
EP13.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f10  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08003fcc  08003fcc  00004fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004150  08004150  00006080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004150  08004150  00005150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004158  08004158  00006080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004158  08004158  00005158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800415c  0800415c  0000515c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08004160  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000080  080041e0  00006080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  080041e0  000062ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c241  00000000  00000000  000060a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000239b  00000000  00000000  000122e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f0  00000000  00000000  00014688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000780  00000000  00000000  00015078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019386  00000000  00000000  000157f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed34  00000000  00000000  0002eb7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099364  00000000  00000000  0003d8b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d6c16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002880  00000000  00000000  000d6c5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000d94dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000080 	.word	0x20000080
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003fb4 	.word	0x08003fb4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000084 	.word	0x20000084
 8000100:	08003fb4 	.word	0x08003fb4

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000634:	4b0e      	ldr	r3, [pc, #56]	@ (8000670 <MX_CRC_Init+0x40>)
 8000636:	4a0f      	ldr	r2, [pc, #60]	@ (8000674 <MX_CRC_Init+0x44>)
 8000638:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800063a:	4b0d      	ldr	r3, [pc, #52]	@ (8000670 <MX_CRC_Init+0x40>)
 800063c:	2200      	movs	r2, #0
 800063e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000640:	4b0b      	ldr	r3, [pc, #44]	@ (8000670 <MX_CRC_Init+0x40>)
 8000642:	2200      	movs	r2, #0
 8000644:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000646:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <MX_CRC_Init+0x40>)
 8000648:	2200      	movs	r2, #0
 800064a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800064c:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <MX_CRC_Init+0x40>)
 800064e:	2200      	movs	r2, #0
 8000650:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 8000652:	4b07      	ldr	r3, [pc, #28]	@ (8000670 <MX_CRC_Init+0x40>)
 8000654:	2203      	movs	r2, #3
 8000656:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000658:	4b05      	ldr	r3, [pc, #20]	@ (8000670 <MX_CRC_Init+0x40>)
 800065a:	0018      	movs	r0, r3
 800065c:	f000 fc24 	bl	8000ea8 <HAL_CRC_Init>
 8000660:	1e03      	subs	r3, r0, #0
 8000662:	d001      	beq.n	8000668 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000664:	f000 f92c 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000668:	46c0      	nop			@ (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	2000009c 	.word	0x2000009c
 8000674:	40023000 	.word	0x40023000

08000678 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a0a      	ldr	r2, [pc, #40]	@ (80006b0 <HAL_CRC_MspInit+0x38>)
 8000686:	4293      	cmp	r3, r2
 8000688:	d10d      	bne.n	80006a6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800068a:	4b0a      	ldr	r3, [pc, #40]	@ (80006b4 <HAL_CRC_MspInit+0x3c>)
 800068c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800068e:	4b09      	ldr	r3, [pc, #36]	@ (80006b4 <HAL_CRC_MspInit+0x3c>)
 8000690:	2180      	movs	r1, #128	@ 0x80
 8000692:	0149      	lsls	r1, r1, #5
 8000694:	430a      	orrs	r2, r1
 8000696:	639a      	str	r2, [r3, #56]	@ 0x38
 8000698:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <HAL_CRC_MspInit+0x3c>)
 800069a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800069c:	2380      	movs	r3, #128	@ 0x80
 800069e:	015b      	lsls	r3, r3, #5
 80006a0:	4013      	ands	r3, r2
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	b004      	add	sp, #16
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	40023000 	.word	0x40023000
 80006b4:	40021000 	.word	0x40021000

080006b8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	4b08      	ldr	r3, [pc, #32]	@ (80006e0 <MX_GPIO_Init+0x28>)
 80006c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80006c2:	4b07      	ldr	r3, [pc, #28]	@ (80006e0 <MX_GPIO_Init+0x28>)
 80006c4:	2101      	movs	r1, #1
 80006c6:	430a      	orrs	r2, r1
 80006c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ca:	4b05      	ldr	r3, [pc, #20]	@ (80006e0 <MX_GPIO_Init+0x28>)
 80006cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80006ce:	2201      	movs	r2, #1
 80006d0:	4013      	ands	r3, r2
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	687b      	ldr	r3, [r7, #4]

}
 80006d6:	46c0      	nop			@ (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b002      	add	sp, #8
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	40021000 	.word	0x40021000

080006e4 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t *) &ch, 1, 100);
 80006ec:	1d39      	adds	r1, r7, #4
 80006ee:	4805      	ldr	r0, [pc, #20]	@ (8000704 <__io_putchar+0x20>)
 80006f0:	2364      	movs	r3, #100	@ 0x64
 80006f2:	2201      	movs	r2, #1
 80006f4:	f001 fe4e 	bl	8002394 <HAL_UART_Transmit>
	return ch;
 80006f8:	687b      	ldr	r3, [r7, #4]
}
 80006fa:	0018      	movs	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b002      	add	sp, #8
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	200000c8 	.word	0x200000c8

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070e:	f000 fa91 	bl	8000c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000712:	f000 f84b 	bl	80007ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000716:	f7ff ffcf 	bl	80006b8 <MX_GPIO_Init>
  MX_CRC_Init();
 800071a:	f7ff ff89 	bl	8000630 <MX_CRC_Init>
  MX_USART2_UART_Init();
 800071e:	f000 f9ad 	bl	8000a7c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\r================================ CRC TEST ================================\n\r");
 8000722:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <main+0x88>)
 8000724:	0018      	movs	r0, r3
 8000726:	f002 fda9 	bl	800327c <iprintf>
  u32CRCValueHw = HAL_CRC_Calculate(&hcrc, data, 5);
 800072a:	491a      	ldr	r1, [pc, #104]	@ (8000794 <main+0x8c>)
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <main+0x90>)
 800072e:	2205      	movs	r2, #5
 8000730:	0018      	movs	r0, r3
 8000732:	f000 fc1f 	bl	8000f74 <HAL_CRC_Calculate>
 8000736:	0002      	movs	r2, r0
 8000738:	4b18      	ldr	r3, [pc, #96]	@ (800079c <main+0x94>)
 800073a:	601a      	str	r2, [r3, #0]
  for(uint8_t i = 0; i <5; i++)
 800073c:	1dfb      	adds	r3, r7, #7
 800073e:	2200      	movs	r2, #0
 8000740:	701a      	strb	r2, [r3, #0]
 8000742:	e011      	b.n	8000768 <main+0x60>
  {
	  u32CRCValueSoft = Crc32(u32CRCValueSoft, data[i]);
 8000744:	4b16      	ldr	r3, [pc, #88]	@ (80007a0 <main+0x98>)
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	1dfb      	adds	r3, r7, #7
 800074a:	781a      	ldrb	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <main+0x8c>)
 800074e:	0092      	lsls	r2, r2, #2
 8000750:	58d3      	ldr	r3, [r2, r3]
 8000752:	0019      	movs	r1, r3
 8000754:	f000 f888 	bl	8000868 <Crc32>
 8000758:	0002      	movs	r2, r0
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <main+0x98>)
 800075c:	601a      	str	r2, [r3, #0]
  for(uint8_t i = 0; i <5; i++)
 800075e:	1dfb      	adds	r3, r7, #7
 8000760:	781a      	ldrb	r2, [r3, #0]
 8000762:	1dfb      	adds	r3, r7, #7
 8000764:	3201      	adds	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	1dfb      	adds	r3, r7, #7
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b04      	cmp	r3, #4
 800076e:	d9e9      	bls.n	8000744 <main+0x3c>
  }
	printf("\tChecksum generated by STM32 hardware CRC Unit = 0x%08X\n\r", (unsigned int)u32CRCValueHw);
 8000770:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <main+0x94>)
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <main+0x9c>)
 8000776:	0011      	movs	r1, r2
 8000778:	0018      	movs	r0, r3
 800077a:	f002 fd7f 	bl	800327c <iprintf>
	printf("\tChecksum generated by STM32 software CRC      = 0x%08X\n\r", (unsigned int)u32CRCValueSoft);
 800077e:	4b08      	ldr	r3, [pc, #32]	@ (80007a0 <main+0x98>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <main+0xa0>)
 8000784:	0011      	movs	r1, r2
 8000786:	0018      	movs	r0, r3
 8000788:	f002 fd78 	bl	800327c <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800078c:	46c0      	nop			@ (mov r8, r8)
 800078e:	e7fd      	b.n	800078c <main+0x84>
 8000790:	08003fcc 	.word	0x08003fcc
 8000794:	20000000 	.word	0x20000000
 8000798:	2000009c 	.word	0x2000009c
 800079c:	200000c0 	.word	0x200000c0
 80007a0:	20000014 	.word	0x20000014
 80007a4:	0800401c 	.word	0x0800401c
 80007a8:	08004058 	.word	0x08004058

080007ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b093      	sub	sp, #76	@ 0x4c
 80007b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007b2:	2410      	movs	r4, #16
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	0018      	movs	r0, r3
 80007b8:	2338      	movs	r3, #56	@ 0x38
 80007ba:	001a      	movs	r2, r3
 80007bc:	2100      	movs	r1, #0
 80007be:	f002 fdb9 	bl	8003334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c2:	003b      	movs	r3, r7
 80007c4:	0018      	movs	r0, r3
 80007c6:	2310      	movs	r3, #16
 80007c8:	001a      	movs	r2, r3
 80007ca:	2100      	movs	r1, #0
 80007cc:	f002 fdb2 	bl	8003334 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	009b      	lsls	r3, r3, #2
 80007d4:	0018      	movs	r0, r3
 80007d6:	f000 febf 	bl	8001558 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	2202      	movs	r2, #2
 80007de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	2280      	movs	r2, #128	@ 0x80
 80007e4:	0052      	lsls	r2, r2, #1
 80007e6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007e8:	0021      	movs	r1, r4
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2200      	movs	r2, #0
 80007ee:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2240      	movs	r2, #64	@ 0x40
 80007f4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f6:	187b      	adds	r3, r7, r1
 80007f8:	2202      	movs	r2, #2
 80007fa:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	2202      	movs	r2, #2
 8000800:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2200      	movs	r2, #0
 8000806:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2208      	movs	r2, #8
 800080c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2280      	movs	r2, #128	@ 0x80
 8000812:	0292      	lsls	r2, r2, #10
 8000814:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2280      	movs	r2, #128	@ 0x80
 800081a:	0492      	lsls	r2, r2, #18
 800081c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2280      	movs	r2, #128	@ 0x80
 8000822:	0592      	lsls	r2, r2, #22
 8000824:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	187b      	adds	r3, r7, r1
 8000828:	0018      	movs	r0, r3
 800082a:	f000 fee1 	bl	80015f0 <HAL_RCC_OscConfig>
 800082e:	1e03      	subs	r3, r0, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000832:	f000 f845 	bl	80008c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000836:	003b      	movs	r3, r7
 8000838:	2207      	movs	r2, #7
 800083a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083c:	003b      	movs	r3, r7
 800083e:	2202      	movs	r2, #2
 8000840:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	003b      	movs	r3, r7
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000848:	003b      	movs	r3, r7
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800084e:	003b      	movs	r3, r7
 8000850:	2102      	movs	r1, #2
 8000852:	0018      	movs	r0, r3
 8000854:	f001 f9e6 	bl	8001c24 <HAL_RCC_ClockConfig>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800085c:	f000 f830 	bl	80008c0 <Error_Handler>
  }
}
 8000860:	46c0      	nop			@ (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	b013      	add	sp, #76	@ 0x4c
 8000866:	bd90      	pop	{r4, r7, pc}

08000868 <Crc32>:

/* USER CODE BEGIN 4 */
uint32_t Crc32(uint32_t Crc, uint32_t Data)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	6039      	str	r1, [r7, #0]
	uint8_t index;

	Crc = Crc ^ Data;
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	4053      	eors	r3, r2
 8000878:	607b      	str	r3, [r7, #4]
	for(index=0; index<32; index++)
 800087a:	230f      	movs	r3, #15
 800087c:	18fb      	adds	r3, r7, r3
 800087e:	2200      	movs	r2, #0
 8000880:	701a      	strb	r2, [r3, #0]
 8000882:	e011      	b.n	80008a8 <Crc32+0x40>
	{
		if (Crc & 0x80000000)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2b00      	cmp	r3, #0
 8000888:	da05      	bge.n	8000896 <Crc32+0x2e>
			Crc = (Crc << 1) ^ 0x04C11DB7; // Polynomial used in STM32
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	4a0b      	ldr	r2, [pc, #44]	@ (80008bc <Crc32+0x54>)
 8000890:	4053      	eors	r3, r2
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	e002      	b.n	800089c <Crc32+0x34>
		else
			Crc = (Crc << 1);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	005b      	lsls	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
	for(index=0; index<32; index++)
 800089c:	210f      	movs	r1, #15
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	781a      	ldrb	r2, [r3, #0]
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	3201      	adds	r2, #1
 80008a6:	701a      	strb	r2, [r3, #0]
 80008a8:	230f      	movs	r3, #15
 80008aa:	18fb      	adds	r3, r7, r3
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b1f      	cmp	r3, #31
 80008b0:	d9e8      	bls.n	8000884 <Crc32+0x1c>
	}
	return(Crc);
 80008b2:	687b      	ldr	r3, [r7, #4]
}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b004      	add	sp, #16
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	04c11db7 	.word	0x04c11db7

080008c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c4:	b672      	cpsid	i
}
 80008c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c8:	46c0      	nop			@ (mov r8, r8)
 80008ca:	e7fd      	b.n	80008c8 <Error_Handler+0x8>

080008cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <HAL_MspInit+0x44>)
 80008d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000910 <HAL_MspInit+0x44>)
 80008d8:	2101      	movs	r1, #1
 80008da:	430a      	orrs	r2, r1
 80008dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80008de:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <HAL_MspInit+0x44>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e2:	2201      	movs	r2, #1
 80008e4:	4013      	ands	r3, r2
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <HAL_MspInit+0x44>)
 80008ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008ee:	4b08      	ldr	r3, [pc, #32]	@ (8000910 <HAL_MspInit+0x44>)
 80008f0:	2180      	movs	r1, #128	@ 0x80
 80008f2:	0549      	lsls	r1, r1, #21
 80008f4:	430a      	orrs	r2, r1
 80008f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008f8:	4b05      	ldr	r3, [pc, #20]	@ (8000910 <HAL_MspInit+0x44>)
 80008fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008fc:	2380      	movs	r3, #128	@ 0x80
 80008fe:	055b      	lsls	r3, r3, #21
 8000900:	4013      	ands	r3, r2
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	b002      	add	sp, #8
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	40021000 	.word	0x40021000

08000914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	e7fd      	b.n	8000918 <NMI_Handler+0x4>

0800091c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000920:	46c0      	nop			@ (mov r8, r8)
 8000922:	e7fd      	b.n	8000920 <HardFault_Handler+0x4>

08000924 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000928:	46c0      	nop			@ (mov r8, r8)
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800092e:	b580      	push	{r7, lr}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000932:	46c0      	nop			@ (mov r8, r8)
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}

08000938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800093c:	f000 f9e4 	bl	8000d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000940:	46c0      	nop			@ (mov r8, r8)
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	b086      	sub	sp, #24
 800094a:	af00      	add	r7, sp, #0
 800094c:	60f8      	str	r0, [r7, #12]
 800094e:	60b9      	str	r1, [r7, #8]
 8000950:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000952:	2300      	movs	r3, #0
 8000954:	617b      	str	r3, [r7, #20]
 8000956:	e00a      	b.n	800096e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000958:	e000      	b.n	800095c <_read+0x16>
 800095a:	bf00      	nop
 800095c:	0001      	movs	r1, r0
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	1c5a      	adds	r2, r3, #1
 8000962:	60ba      	str	r2, [r7, #8]
 8000964:	b2ca      	uxtb	r2, r1
 8000966:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	3301      	adds	r3, #1
 800096c:	617b      	str	r3, [r7, #20]
 800096e:	697a      	ldr	r2, [r7, #20]
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	429a      	cmp	r2, r3
 8000974:	dbf0      	blt.n	8000958 <_read+0x12>
  }

  return len;
 8000976:	687b      	ldr	r3, [r7, #4]
}
 8000978:	0018      	movs	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	b006      	add	sp, #24
 800097e:	bd80      	pop	{r7, pc}

08000980 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	e009      	b.n	80009a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	1c5a      	adds	r2, r3, #1
 8000996:	60ba      	str	r2, [r7, #8]
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	0018      	movs	r0, r3
 800099c:	f7ff fea2 	bl	80006e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	3301      	adds	r3, #1
 80009a4:	617b      	str	r3, [r7, #20]
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbf1      	blt.n	8000992 <_write+0x12>
  }
  return len;
 80009ae:	687b      	ldr	r3, [r7, #4]
}
 80009b0:	0018      	movs	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b006      	add	sp, #24
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <_close>:

int _close(int file)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009c0:	2301      	movs	r3, #1
 80009c2:	425b      	negs	r3, r3
}
 80009c4:	0018      	movs	r0, r3
 80009c6:	46bd      	mov	sp, r7
 80009c8:	b002      	add	sp, #8
 80009ca:	bd80      	pop	{r7, pc}

080009cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	2280      	movs	r2, #128	@ 0x80
 80009da:	0192      	lsls	r2, r2, #6
 80009dc:	605a      	str	r2, [r3, #4]
  return 0;
 80009de:	2300      	movs	r3, #0
}
 80009e0:	0018      	movs	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	b002      	add	sp, #8
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <_isatty>:

int _isatty(int file)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009f0:	2301      	movs	r3, #1
}
 80009f2:	0018      	movs	r0, r3
 80009f4:	46bd      	mov	sp, r7
 80009f6:	b002      	add	sp, #8
 80009f8:	bd80      	pop	{r7, pc}

080009fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b084      	sub	sp, #16
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	60f8      	str	r0, [r7, #12]
 8000a02:	60b9      	str	r1, [r7, #8]
 8000a04:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	0018      	movs	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b004      	add	sp, #16
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	18d3      	adds	r3, r2, r3
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f002 fcce 	bl	80033e0 <__errno>
 8000a44:	0003      	movs	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	425b      	negs	r3, r3
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	18d2      	adds	r2, r2, r3
 8000a5e:	4b05      	ldr	r3, [pc, #20]	@ (8000a74 <_sbrk+0x64>)
 8000a60:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	0018      	movs	r0, r3
 8000a66:	46bd      	mov	sp, r7
 8000a68:	b006      	add	sp, #24
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20009000 	.word	0x20009000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	200000c4 	.word	0x200000c4
 8000a78:	200002b0 	.word	0x200002b0

08000a7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a80:	4b23      	ldr	r3, [pc, #140]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a82:	4a24      	ldr	r2, [pc, #144]	@ (8000b14 <MX_USART2_UART_Init+0x98>)
 8000a84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a86:	4b22      	ldr	r3, [pc, #136]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a88:	22e1      	movs	r2, #225	@ 0xe1
 8000a8a:	0252      	lsls	r2, r2, #9
 8000a8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8e:	4b20      	ldr	r3, [pc, #128]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a94:	4b1e      	ldr	r3, [pc, #120]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aac:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000abe:	4b14      	ldr	r3, [pc, #80]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ac4:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 fc0e 	bl	80022e8 <HAL_UART_Init>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000ad0:	f7ff fef6 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f002 fa2b 	bl	8002f34 <HAL_UARTEx_SetTxFifoThreshold>
 8000ade:	1e03      	subs	r3, r0, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000ae2:	f7ff feed 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000ae8:	2100      	movs	r1, #0
 8000aea:	0018      	movs	r0, r3
 8000aec:	f002 fa62 	bl	8002fb4 <HAL_UARTEx_SetRxFifoThreshold>
 8000af0:	1e03      	subs	r3, r0, #0
 8000af2:	d001      	beq.n	8000af8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000af4:	f7ff fee4 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000af8:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <MX_USART2_UART_Init+0x94>)
 8000afa:	0018      	movs	r0, r3
 8000afc:	f002 f9e0 	bl	8002ec0 <HAL_UARTEx_DisableFifoMode>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000b04:	f7ff fedc 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	200000c8 	.word	0x200000c8
 8000b14:	40004400 	.word	0x40004400

08000b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b097      	sub	sp, #92	@ 0x5c
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	2344      	movs	r3, #68	@ 0x44
 8000b22:	18fb      	adds	r3, r7, r3
 8000b24:	0018      	movs	r0, r3
 8000b26:	2314      	movs	r3, #20
 8000b28:	001a      	movs	r2, r3
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	f002 fc02 	bl	8003334 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b30:	2410      	movs	r4, #16
 8000b32:	193b      	adds	r3, r7, r4
 8000b34:	0018      	movs	r0, r3
 8000b36:	2334      	movs	r3, #52	@ 0x34
 8000b38:	001a      	movs	r2, r3
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	f002 fbfa 	bl	8003334 <memset>
  if(uartHandle->Instance==USART2)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a22      	ldr	r2, [pc, #136]	@ (8000bd0 <HAL_UART_MspInit+0xb8>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d13e      	bne.n	8000bc8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b4a:	193b      	adds	r3, r7, r4
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b50:	193b      	adds	r3, r7, r4
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b56:	193b      	adds	r3, r7, r4
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f001 fa0d 	bl	8001f78 <HAL_RCCEx_PeriphCLKConfig>
 8000b5e:	1e03      	subs	r3, r0, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b62:	f7ff fead 	bl	80008c0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b66:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd4 <HAL_UART_MspInit+0xbc>)
 8000b68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd4 <HAL_UART_MspInit+0xbc>)
 8000b6c:	2180      	movs	r1, #128	@ 0x80
 8000b6e:	0289      	lsls	r1, r1, #10
 8000b70:	430a      	orrs	r2, r1
 8000b72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b74:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <HAL_UART_MspInit+0xbc>)
 8000b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b78:	2380      	movs	r3, #128	@ 0x80
 8000b7a:	029b      	lsls	r3, r3, #10
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <HAL_UART_MspInit+0xbc>)
 8000b84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b86:	4b13      	ldr	r3, [pc, #76]	@ (8000bd4 <HAL_UART_MspInit+0xbc>)
 8000b88:	2101      	movs	r1, #1
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b8e:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <HAL_UART_MspInit+0xbc>)
 8000b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b92:	2201      	movs	r2, #1
 8000b94:	4013      	ands	r3, r2
 8000b96:	60bb      	str	r3, [r7, #8]
 8000b98:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b9a:	2144      	movs	r1, #68	@ 0x44
 8000b9c:	187b      	adds	r3, r7, r1
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	2202      	movs	r2, #2
 8000ba6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	187b      	adds	r3, r7, r1
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bba:	187a      	adds	r2, r7, r1
 8000bbc:	23a0      	movs	r3, #160	@ 0xa0
 8000bbe:	05db      	lsls	r3, r3, #23
 8000bc0:	0011      	movs	r1, r2
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f000 fb64 	bl	8001290 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000bc8:	46c0      	nop			@ (mov r8, r8)
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b017      	add	sp, #92	@ 0x5c
 8000bce:	bd90      	pop	{r4, r7, pc}
 8000bd0:	40004400 	.word	0x40004400
 8000bd4:	40021000 	.word	0x40021000

08000bd8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bd8:	480d      	ldr	r0, [pc, #52]	@ (8000c10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bda:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bdc:	f000 f825 	bl	8000c2a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000be0:	480c      	ldr	r0, [pc, #48]	@ (8000c14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000be2:	490d      	ldr	r1, [pc, #52]	@ (8000c18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000be4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c1c <LoopForever+0xe>)
  movs r3, #0
 8000be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be8:	e002      	b.n	8000bf0 <LoopCopyDataInit>

08000bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bee:	3304      	adds	r3, #4

08000bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bf4:	d3f9      	bcc.n	8000bea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf8:	4c0a      	ldr	r4, [pc, #40]	@ (8000c24 <LoopForever+0x16>)
  movs r3, #0
 8000bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bfc:	e001      	b.n	8000c02 <LoopFillZerobss>

08000bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c00:	3204      	adds	r2, #4

08000c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c04:	d3fb      	bcc.n	8000bfe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c06:	f002 fbf1 	bl	80033ec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000c0a:	f7ff fd7d 	bl	8000708 <main>

08000c0e <LoopForever>:

LoopForever:
  b LoopForever
 8000c0e:	e7fe      	b.n	8000c0e <LoopForever>
  ldr   r0, =_estack
 8000c10:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c18:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000c1c:	08004160 	.word	0x08004160
  ldr r2, =_sbss
 8000c20:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000c24:	200002ac 	.word	0x200002ac

08000c28 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c28:	e7fe      	b.n	8000c28 <ADC1_COMP_IRQHandler>

08000c2a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c2e:	46c0      	nop			@ (mov r8, r8)
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c3a:	1dfb      	adds	r3, r7, #7
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c40:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <HAL_Init+0x3c>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <HAL_Init+0x3c>)
 8000c46:	2180      	movs	r1, #128	@ 0x80
 8000c48:	0049      	lsls	r1, r1, #1
 8000c4a:	430a      	orrs	r2, r1
 8000c4c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c4e:	2003      	movs	r0, #3
 8000c50:	f000 f810 	bl	8000c74 <HAL_InitTick>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d003      	beq.n	8000c60 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e001      	b.n	8000c64 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c60:	f7ff fe34 	bl	80008cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c64:	1dfb      	adds	r3, r7, #7
 8000c66:	781b      	ldrb	r3, [r3, #0]
}
 8000c68:	0018      	movs	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	b002      	add	sp, #8
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40022000 	.word	0x40022000

08000c74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	18fb      	adds	r3, r7, r3
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000c84:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <HAL_InitTick+0x88>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d02b      	beq.n	8000ce4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <HAL_InitTick+0x8c>)
 8000c8e:	681c      	ldr	r4, [r3, #0]
 8000c90:	4b1a      	ldr	r3, [pc, #104]	@ (8000cfc <HAL_InitTick+0x88>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	0019      	movs	r1, r3
 8000c96:	23fa      	movs	r3, #250	@ 0xfa
 8000c98:	0098      	lsls	r0, r3, #2
 8000c9a:	f7ff fa3d 	bl	8000118 <__udivsi3>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	0020      	movs	r0, r4
 8000ca4:	f7ff fa38 	bl	8000118 <__udivsi3>
 8000ca8:	0003      	movs	r3, r0
 8000caa:	0018      	movs	r0, r3
 8000cac:	f000 f8ef 	bl	8000e8e <HAL_SYSTICK_Config>
 8000cb0:	1e03      	subs	r3, r0, #0
 8000cb2:	d112      	bne.n	8000cda <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	2b03      	cmp	r3, #3
 8000cb8:	d80a      	bhi.n	8000cd0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	425b      	negs	r3, r3
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f000 f8ce 	bl	8000e64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <HAL_InitTick+0x90>)
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	e00d      	b.n	8000cec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000cd0:	230f      	movs	r3, #15
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	701a      	strb	r2, [r3, #0]
 8000cd8:	e008      	b.n	8000cec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cda:	230f      	movs	r3, #15
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	2201      	movs	r2, #1
 8000ce0:	701a      	strb	r2, [r3, #0]
 8000ce2:	e003      	b.n	8000cec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	2201      	movs	r2, #1
 8000cea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000cec:	230f      	movs	r3, #15
 8000cee:	18fb      	adds	r3, r7, r3
 8000cf0:	781b      	ldrb	r3, [r3, #0]
}
 8000cf2:	0018      	movs	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	b005      	add	sp, #20
 8000cf8:	bd90      	pop	{r4, r7, pc}
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	20000020 	.word	0x20000020
 8000d00:	20000018 	.word	0x20000018
 8000d04:	2000001c 	.word	0x2000001c

08000d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d0c:	4b05      	ldr	r3, [pc, #20]	@ (8000d24 <HAL_IncTick+0x1c>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	001a      	movs	r2, r3
 8000d12:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <HAL_IncTick+0x20>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	18d2      	adds	r2, r2, r3
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <HAL_IncTick+0x20>)
 8000d1a:	601a      	str	r2, [r3, #0]
}
 8000d1c:	46c0      	nop			@ (mov r8, r8)
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	20000020 	.word	0x20000020
 8000d28:	2000015c 	.word	0x2000015c

08000d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b02      	ldr	r3, [pc, #8]	@ (8000d3c <HAL_GetTick+0x10>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	0018      	movs	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	2000015c 	.word	0x2000015c

08000d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d40:	b590      	push	{r4, r7, lr}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	0002      	movs	r2, r0
 8000d48:	6039      	str	r1, [r7, #0]
 8000d4a:	1dfb      	adds	r3, r7, #7
 8000d4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d54:	d828      	bhi.n	8000da8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d56:	4a2f      	ldr	r2, [pc, #188]	@ (8000e14 <__NVIC_SetPriority+0xd4>)
 8000d58:	1dfb      	adds	r3, r7, #7
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b25b      	sxtb	r3, r3
 8000d5e:	089b      	lsrs	r3, r3, #2
 8000d60:	33c0      	adds	r3, #192	@ 0xc0
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	589b      	ldr	r3, [r3, r2]
 8000d66:	1dfa      	adds	r2, r7, #7
 8000d68:	7812      	ldrb	r2, [r2, #0]
 8000d6a:	0011      	movs	r1, r2
 8000d6c:	2203      	movs	r2, #3
 8000d6e:	400a      	ands	r2, r1
 8000d70:	00d2      	lsls	r2, r2, #3
 8000d72:	21ff      	movs	r1, #255	@ 0xff
 8000d74:	4091      	lsls	r1, r2
 8000d76:	000a      	movs	r2, r1
 8000d78:	43d2      	mvns	r2, r2
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	019b      	lsls	r3, r3, #6
 8000d82:	22ff      	movs	r2, #255	@ 0xff
 8000d84:	401a      	ands	r2, r3
 8000d86:	1dfb      	adds	r3, r7, #7
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	4003      	ands	r3, r0
 8000d90:	00db      	lsls	r3, r3, #3
 8000d92:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d94:	481f      	ldr	r0, [pc, #124]	@ (8000e14 <__NVIC_SetPriority+0xd4>)
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	b25b      	sxtb	r3, r3
 8000d9c:	089b      	lsrs	r3, r3, #2
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	33c0      	adds	r3, #192	@ 0xc0
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000da6:	e031      	b.n	8000e0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000da8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e18 <__NVIC_SetPriority+0xd8>)
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	0019      	movs	r1, r3
 8000db0:	230f      	movs	r3, #15
 8000db2:	400b      	ands	r3, r1
 8000db4:	3b08      	subs	r3, #8
 8000db6:	089b      	lsrs	r3, r3, #2
 8000db8:	3306      	adds	r3, #6
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	18d3      	adds	r3, r2, r3
 8000dbe:	3304      	adds	r3, #4
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	1dfa      	adds	r2, r7, #7
 8000dc4:	7812      	ldrb	r2, [r2, #0]
 8000dc6:	0011      	movs	r1, r2
 8000dc8:	2203      	movs	r2, #3
 8000dca:	400a      	ands	r2, r1
 8000dcc:	00d2      	lsls	r2, r2, #3
 8000dce:	21ff      	movs	r1, #255	@ 0xff
 8000dd0:	4091      	lsls	r1, r2
 8000dd2:	000a      	movs	r2, r1
 8000dd4:	43d2      	mvns	r2, r2
 8000dd6:	401a      	ands	r2, r3
 8000dd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	019b      	lsls	r3, r3, #6
 8000dde:	22ff      	movs	r2, #255	@ 0xff
 8000de0:	401a      	ands	r2, r3
 8000de2:	1dfb      	adds	r3, r7, #7
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	0018      	movs	r0, r3
 8000de8:	2303      	movs	r3, #3
 8000dea:	4003      	ands	r3, r0
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000df0:	4809      	ldr	r0, [pc, #36]	@ (8000e18 <__NVIC_SetPriority+0xd8>)
 8000df2:	1dfb      	adds	r3, r7, #7
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	001c      	movs	r4, r3
 8000df8:	230f      	movs	r3, #15
 8000dfa:	4023      	ands	r3, r4
 8000dfc:	3b08      	subs	r3, #8
 8000dfe:	089b      	lsrs	r3, r3, #2
 8000e00:	430a      	orrs	r2, r1
 8000e02:	3306      	adds	r3, #6
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	18c3      	adds	r3, r0, r3
 8000e08:	3304      	adds	r3, #4
 8000e0a:	601a      	str	r2, [r3, #0]
}
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b003      	add	sp, #12
 8000e12:	bd90      	pop	{r4, r7, pc}
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	1e5a      	subs	r2, r3, #1
 8000e28:	2380      	movs	r3, #128	@ 0x80
 8000e2a:	045b      	lsls	r3, r3, #17
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d301      	bcc.n	8000e34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e30:	2301      	movs	r3, #1
 8000e32:	e010      	b.n	8000e56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e34:	4b0a      	ldr	r3, [pc, #40]	@ (8000e60 <SysTick_Config+0x44>)
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	3a01      	subs	r2, #1
 8000e3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	425b      	negs	r3, r3
 8000e40:	2103      	movs	r1, #3
 8000e42:	0018      	movs	r0, r3
 8000e44:	f7ff ff7c 	bl	8000d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e48:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <SysTick_Config+0x44>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e4e:	4b04      	ldr	r3, [pc, #16]	@ (8000e60 <SysTick_Config+0x44>)
 8000e50:	2207      	movs	r2, #7
 8000e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	0018      	movs	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b002      	add	sp, #8
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			@ (mov r8, r8)
 8000e60:	e000e010 	.word	0xe000e010

08000e64 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60b9      	str	r1, [r7, #8]
 8000e6c:	607a      	str	r2, [r7, #4]
 8000e6e:	210f      	movs	r1, #15
 8000e70:	187b      	adds	r3, r7, r1
 8000e72:	1c02      	adds	r2, r0, #0
 8000e74:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	187b      	adds	r3, r7, r1
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	b25b      	sxtb	r3, r3
 8000e7e:	0011      	movs	r1, r2
 8000e80:	0018      	movs	r0, r3
 8000e82:	f7ff ff5d 	bl	8000d40 <__NVIC_SetPriority>
}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b004      	add	sp, #16
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	0018      	movs	r0, r3
 8000e9a:	f7ff ffbf 	bl	8000e1c <SysTick_Config>
 8000e9e:	0003      	movs	r3, r0
}
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b002      	add	sp, #8
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d101      	bne.n	8000eba <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e056      	b.n	8000f68 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7f5b      	ldrb	r3, [r3, #29]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d106      	bne.n	8000ed2 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f7ff fbd3 	bl	8000678 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	791b      	ldrb	r3, [r3, #4]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d10c      	bne.n	8000efa <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a22      	ldr	r2, [pc, #136]	@ (8000f70 <HAL_CRC_Init+0xc8>)
 8000ee6:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	689a      	ldr	r2, [r3, #8]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2118      	movs	r1, #24
 8000ef4:	438a      	bics	r2, r1
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	e00b      	b.n	8000f12 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6899      	ldr	r1, [r3, #8]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	68da      	ldr	r2, [r3, #12]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	0018      	movs	r0, r3
 8000f06:	f000 f94e 	bl	80011a6 <HAL_CRCEx_Polynomial_Set>
 8000f0a:	1e03      	subs	r3, r0, #0
 8000f0c:	d001      	beq.n	8000f12 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e02a      	b.n	8000f68 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	795b      	ldrb	r3, [r3, #5]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d105      	bne.n	8000f26 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2201      	movs	r2, #1
 8000f20:	4252      	negs	r2, r2
 8000f22:	611a      	str	r2, [r3, #16]
 8000f24:	e004      	b.n	8000f30 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	6912      	ldr	r2, [r2, #16]
 8000f2e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	689b      	ldr	r3, [r3, #8]
 8000f36:	2260      	movs	r2, #96	@ 0x60
 8000f38:	4393      	bics	r3, r2
 8000f3a:	0019      	movs	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	695a      	ldr	r2, [r3, #20]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	430a      	orrs	r2, r1
 8000f46:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	2280      	movs	r2, #128	@ 0x80
 8000f50:	4393      	bics	r3, r2
 8000f52:	0019      	movs	r1, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	699a      	ldr	r2, [r3, #24]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2201      	movs	r2, #1
 8000f64:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8000f66:	2300      	movs	r3, #0
}
 8000f68:	0018      	movs	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b002      	add	sp, #8
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	04c11db7 	.word	0x04c11db7

08000f74 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8000f80:	2300      	movs	r3, #0
 8000f82:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	2202      	movs	r2, #2
 8000f88:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2101      	movs	r1, #1
 8000f96:	430a      	orrs	r2, r1
 8000f98:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	6a1b      	ldr	r3, [r3, #32]
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	d005      	beq.n	8000fae <HAL_CRC_Calculate+0x3a>
 8000fa2:	d82d      	bhi.n	8001000 <HAL_CRC_Calculate+0x8c>
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d019      	beq.n	8000fdc <HAL_CRC_Calculate+0x68>
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d020      	beq.n	8000fee <HAL_CRC_Calculate+0x7a>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8000fac:	e028      	b.n	8001000 <HAL_CRC_Calculate+0x8c>
      for (index = 0U; index < BufferLength; index++)
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	e00a      	b.n	8000fca <HAL_CRC_Calculate+0x56>
        hcrc->Instance->DR = pBuffer[index];
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	68ba      	ldr	r2, [r7, #8]
 8000fba:	18d2      	adds	r2, r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d3f0      	bcc.n	8000fb4 <HAL_CRC_Calculate+0x40>
      temp = hcrc->Instance->DR;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	613b      	str	r3, [r7, #16]
      break;
 8000fda:	e012      	b.n	8001002 <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	68b9      	ldr	r1, [r7, #8]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f000 f815 	bl	8001012 <CRC_Handle_8>
 8000fe8:	0003      	movs	r3, r0
 8000fea:	613b      	str	r3, [r7, #16]
      break;
 8000fec:	e009      	b.n	8001002 <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	68b9      	ldr	r1, [r7, #8]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f000 f89f 	bl	8001138 <CRC_Handle_16>
 8000ffa:	0003      	movs	r3, r0
 8000ffc:	613b      	str	r3, [r7, #16]
      break;
 8000ffe:	e000      	b.n	8001002 <HAL_CRC_Calculate+0x8e>
      break;
 8001000:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2201      	movs	r2, #1
 8001006:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8001008:	693b      	ldr	r3, [r7, #16]
}
 800100a:	0018      	movs	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	b006      	add	sp, #24
 8001010:	bd80      	pop	{r7, pc}

08001012 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b088      	sub	sp, #32
 8001016:	af00      	add	r7, sp, #0
 8001018:	60f8      	str	r0, [r7, #12]
 800101a:	60b9      	str	r1, [r7, #8]
 800101c:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
 8001022:	e023      	b.n	800106c <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	18d3      	adds	r3, r2, r3
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	3301      	adds	r3, #1
 8001036:	68b9      	ldr	r1, [r7, #8]
 8001038:	18cb      	adds	r3, r1, r3
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800103e:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	3302      	adds	r3, #2
 8001046:	68b9      	ldr	r1, [r7, #8]
 8001048:	18cb      	adds	r3, r1, r3
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800104e:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	3303      	adds	r3, #3
 8001056:	68b9      	ldr	r1, [r7, #8]
 8001058:	18cb      	adds	r3, r1, r3
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001062:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001064:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3301      	adds	r3, #1
 800106a:	61fb      	str	r3, [r7, #28]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	69fa      	ldr	r2, [r7, #28]
 8001072:	429a      	cmp	r2, r3
 8001074:	d3d6      	bcc.n	8001024 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2203      	movs	r2, #3
 800107a:	4013      	ands	r3, r2
 800107c:	d055      	beq.n	800112a <CRC_Handle_8+0x118>
  {
    if ((BufferLength % 4U) == 1U)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2203      	movs	r2, #3
 8001082:	4013      	ands	r3, r2
 8001084:	2b01      	cmp	r3, #1
 8001086:	d107      	bne.n	8001098 <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	68ba      	ldr	r2, [r7, #8]
 800108e:	18d2      	adds	r2, r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	7812      	ldrb	r2, [r2, #0]
 8001096:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2203      	movs	r2, #3
 800109c:	4013      	ands	r3, r2
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d11a      	bne.n	80010d8 <CRC_Handle_8+0xc6>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	18d3      	adds	r3, r2, r3
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	3301      	adds	r3, #1
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	18cb      	adds	r3, r1, r3
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	b21b      	sxth	r3, r3
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	211a      	movs	r1, #26
 80010c6:	187b      	adds	r3, r7, r1
 80010c8:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	187a      	adds	r2, r7, r1
 80010d4:	8812      	ldrh	r2, [r2, #0]
 80010d6:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2203      	movs	r2, #3
 80010dc:	4013      	ands	r3, r2
 80010de:	2b03      	cmp	r3, #3
 80010e0:	d123      	bne.n	800112a <CRC_Handle_8+0x118>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	18d3      	adds	r3, r2, r3
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	3301      	adds	r3, #1
 80010f8:	68b9      	ldr	r1, [r7, #8]
 80010fa:	18cb      	adds	r3, r1, r3
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	b21b      	sxth	r3, r3
 8001100:	4313      	orrs	r3, r2
 8001102:	b21a      	sxth	r2, r3
 8001104:	211a      	movs	r1, #26
 8001106:	187b      	adds	r3, r7, r1
 8001108:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	187a      	adds	r2, r7, r1
 8001114:	8812      	ldrh	r2, [r2, #0]
 8001116:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	3302      	adds	r3, #2
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	18d2      	adds	r2, r2, r3
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	7812      	ldrb	r2, [r2, #0]
 8001128:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	0018      	movs	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	b008      	add	sp, #32
 8001136:	bd80      	pop	{r7, pc}

08001138 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	e013      	b.n	8001172 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	18d3      	adds	r3, r2, r3
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	041a      	lsls	r2, r3, #16
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	3302      	adds	r3, #2
 800115c:	68b9      	ldr	r1, [r7, #8]
 800115e:	18cb      	adds	r3, r1, r3
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	0019      	movs	r1, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	430a      	orrs	r2, r1
 800116a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	3301      	adds	r3, #1
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	085b      	lsrs	r3, r3, #1
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	429a      	cmp	r2, r3
 800117a:	d3e6      	bcc.n	800114a <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2201      	movs	r2, #1
 8001180:	4013      	ands	r3, r2
 8001182:	d009      	beq.n	8001198 <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	18d3      	adds	r3, r2, r3
 8001192:	881a      	ldrh	r2, [r3, #0]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
}
 800119e:	0018      	movs	r0, r3
 80011a0:	46bd      	mov	sp, r7
 80011a2:	b006      	add	sp, #24
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b086      	sub	sp, #24
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	60f8      	str	r0, [r7, #12]
 80011ae:	60b9      	str	r1, [r7, #8]
 80011b0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011b2:	2117      	movs	r1, #23
 80011b4:	187b      	adds	r3, r7, r1
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80011ba:	231f      	movs	r3, #31
 80011bc:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	2201      	movs	r2, #1
 80011c2:	4013      	ands	r3, r2
 80011c4:	d103      	bne.n	80011ce <HAL_CRCEx_Polynomial_Set+0x28>
  {
    status =  HAL_ERROR;
 80011c6:	187b      	adds	r3, r7, r1
 80011c8:	2201      	movs	r2, #1
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	e045      	b.n	800125a <HAL_CRCEx_Polynomial_Set+0xb4>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80011ce:	46c0      	nop			@ (mov r8, r8)
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	1e5a      	subs	r2, r3, #1
 80011d4:	613a      	str	r2, [r7, #16]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d008      	beq.n	80011ec <HAL_CRCEx_Polynomial_Set+0x46>
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	221f      	movs	r2, #31
 80011de:	4013      	ands	r3, r2
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	40da      	lsrs	r2, r3
 80011e4:	0013      	movs	r3, r2
 80011e6:	2201      	movs	r2, #1
 80011e8:	4013      	ands	r3, r2
 80011ea:	d0f1      	beq.n	80011d0 <HAL_CRCEx_Polynomial_Set+0x2a>
    {
    }

    switch (PolyLength)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b18      	cmp	r3, #24
 80011f0:	d00f      	beq.n	8001212 <HAL_CRCEx_Polynomial_Set+0x6c>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b18      	cmp	r3, #24
 80011f6:	d824      	bhi.n	8001242 <HAL_CRCEx_Polynomial_Set+0x9c>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b10      	cmp	r3, #16
 80011fc:	d011      	beq.n	8001222 <HAL_CRCEx_Polynomial_Set+0x7c>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2b10      	cmp	r3, #16
 8001202:	d81e      	bhi.n	8001242 <HAL_CRCEx_Polynomial_Set+0x9c>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d020      	beq.n	800124c <HAL_CRCEx_Polynomial_Set+0xa6>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2b08      	cmp	r3, #8
 800120e:	d010      	beq.n	8001232 <HAL_CRCEx_Polynomial_Set+0x8c>
 8001210:	e017      	b.n	8001242 <HAL_CRCEx_Polynomial_Set+0x9c>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	2b06      	cmp	r3, #6
 8001216:	d91b      	bls.n	8001250 <HAL_CRCEx_Polynomial_Set+0xaa>
        {
          status =   HAL_ERROR;
 8001218:	2317      	movs	r3, #23
 800121a:	18fb      	adds	r3, r7, r3
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001220:	e016      	b.n	8001250 <HAL_CRCEx_Polynomial_Set+0xaa>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	2b07      	cmp	r3, #7
 8001226:	d915      	bls.n	8001254 <HAL_CRCEx_Polynomial_Set+0xae>
        {
          status =   HAL_ERROR;
 8001228:	2317      	movs	r3, #23
 800122a:	18fb      	adds	r3, r7, r3
 800122c:	2201      	movs	r2, #1
 800122e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001230:	e010      	b.n	8001254 <HAL_CRCEx_Polynomial_Set+0xae>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	2b0f      	cmp	r3, #15
 8001236:	d90f      	bls.n	8001258 <HAL_CRCEx_Polynomial_Set+0xb2>
        {
          status =   HAL_ERROR;
 8001238:	2317      	movs	r3, #23
 800123a:	18fb      	adds	r3, r7, r3
 800123c:	2201      	movs	r2, #1
 800123e:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001240:	e00a      	b.n	8001258 <HAL_CRCEx_Polynomial_Set+0xb2>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8001242:	2317      	movs	r3, #23
 8001244:	18fb      	adds	r3, r7, r3
 8001246:	2201      	movs	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
        break;
 800124a:	e006      	b.n	800125a <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 800124c:	46c0      	nop			@ (mov r8, r8)
 800124e:	e004      	b.n	800125a <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001250:	46c0      	nop			@ (mov r8, r8)
 8001252:	e002      	b.n	800125a <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001254:	46c0      	nop			@ (mov r8, r8)
 8001256:	e000      	b.n	800125a <HAL_CRCEx_Polynomial_Set+0xb4>
        break;
 8001258:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (status == HAL_OK)
 800125a:	2317      	movs	r3, #23
 800125c:	18fb      	adds	r3, r7, r3
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d10e      	bne.n	8001282 <HAL_CRCEx_Polynomial_Set+0xdc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	2218      	movs	r2, #24
 8001274:	4393      	bics	r3, r2
 8001276:	0019      	movs	r1, r3
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	430a      	orrs	r2, r1
 8001280:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001282:	2317      	movs	r3, #23
 8001284:	18fb      	adds	r3, r7, r3
 8001286:	781b      	ldrb	r3, [r3, #0]
}
 8001288:	0018      	movs	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	b006      	add	sp, #24
 800128e:	bd80      	pop	{r7, pc}

08001290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800129e:	e147      	b.n	8001530 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2101      	movs	r1, #1
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	4091      	lsls	r1, r2
 80012aa:	000a      	movs	r2, r1
 80012ac:	4013      	ands	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d100      	bne.n	80012b8 <HAL_GPIO_Init+0x28>
 80012b6:	e138      	b.n	800152a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2203      	movs	r2, #3
 80012be:	4013      	ands	r3, r2
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d005      	beq.n	80012d0 <HAL_GPIO_Init+0x40>
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2203      	movs	r2, #3
 80012ca:	4013      	ands	r3, r2
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d130      	bne.n	8001332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	2203      	movs	r2, #3
 80012dc:	409a      	lsls	r2, r3
 80012de:	0013      	movs	r3, r2
 80012e0:	43da      	mvns	r2, r3
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	4013      	ands	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	68da      	ldr	r2, [r3, #12]
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	409a      	lsls	r2, r3
 80012f2:	0013      	movs	r3, r2
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001306:	2201      	movs	r2, #1
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	409a      	lsls	r2, r3
 800130c:	0013      	movs	r3, r2
 800130e:	43da      	mvns	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	091b      	lsrs	r3, r3, #4
 800131c:	2201      	movs	r2, #1
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
 8001324:	0013      	movs	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2203      	movs	r2, #3
 8001338:	4013      	ands	r3, r2
 800133a:	2b03      	cmp	r3, #3
 800133c:	d017      	beq.n	800136e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	2203      	movs	r2, #3
 800134a:	409a      	lsls	r2, r3
 800134c:	0013      	movs	r3, r2
 800134e:	43da      	mvns	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2203      	movs	r2, #3
 8001374:	4013      	ands	r3, r2
 8001376:	2b02      	cmp	r3, #2
 8001378:	d123      	bne.n	80013c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	08da      	lsrs	r2, r3, #3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3208      	adds	r2, #8
 8001382:	0092      	lsls	r2, r2, #2
 8001384:	58d3      	ldr	r3, [r2, r3]
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	2207      	movs	r2, #7
 800138c:	4013      	ands	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	220f      	movs	r2, #15
 8001392:	409a      	lsls	r2, r3
 8001394:	0013      	movs	r3, r2
 8001396:	43da      	mvns	r2, r3
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	4013      	ands	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	691a      	ldr	r2, [r3, #16]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	2107      	movs	r1, #7
 80013a6:	400b      	ands	r3, r1
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	409a      	lsls	r2, r3
 80013ac:	0013      	movs	r3, r2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	08da      	lsrs	r2, r3, #3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3208      	adds	r2, #8
 80013bc:	0092      	lsls	r2, r2, #2
 80013be:	6939      	ldr	r1, [r7, #16]
 80013c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	2203      	movs	r2, #3
 80013ce:	409a      	lsls	r2, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	43da      	mvns	r2, r3
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2203      	movs	r2, #3
 80013e0:	401a      	ands	r2, r3
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	409a      	lsls	r2, r3
 80013e8:	0013      	movs	r3, r2
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	23c0      	movs	r3, #192	@ 0xc0
 80013fc:	029b      	lsls	r3, r3, #10
 80013fe:	4013      	ands	r3, r2
 8001400:	d100      	bne.n	8001404 <HAL_GPIO_Init+0x174>
 8001402:	e092      	b.n	800152a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001404:	4a50      	ldr	r2, [pc, #320]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	089b      	lsrs	r3, r3, #2
 800140a:	3318      	adds	r3, #24
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	589b      	ldr	r3, [r3, r2]
 8001410:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	2203      	movs	r2, #3
 8001416:	4013      	ands	r3, r2
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	220f      	movs	r2, #15
 800141c:	409a      	lsls	r2, r3
 800141e:	0013      	movs	r3, r2
 8001420:	43da      	mvns	r2, r3
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4013      	ands	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	23a0      	movs	r3, #160	@ 0xa0
 800142c:	05db      	lsls	r3, r3, #23
 800142e:	429a      	cmp	r2, r3
 8001430:	d013      	beq.n	800145a <HAL_GPIO_Init+0x1ca>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a45      	ldr	r2, [pc, #276]	@ (800154c <HAL_GPIO_Init+0x2bc>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d00d      	beq.n	8001456 <HAL_GPIO_Init+0x1c6>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a44      	ldr	r2, [pc, #272]	@ (8001550 <HAL_GPIO_Init+0x2c0>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d007      	beq.n	8001452 <HAL_GPIO_Init+0x1c2>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a43      	ldr	r2, [pc, #268]	@ (8001554 <HAL_GPIO_Init+0x2c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d101      	bne.n	800144e <HAL_GPIO_Init+0x1be>
 800144a:	2303      	movs	r3, #3
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 800144e:	2305      	movs	r3, #5
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 800145a:	2300      	movs	r3, #0
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	2103      	movs	r1, #3
 8001460:	400a      	ands	r2, r1
 8001462:	00d2      	lsls	r2, r2, #3
 8001464:	4093      	lsls	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800146c:	4936      	ldr	r1, [pc, #216]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3318      	adds	r3, #24
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800147a:	4b33      	ldr	r3, [pc, #204]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43da      	mvns	r2, r3
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	2380      	movs	r3, #128	@ 0x80
 8001490:	035b      	lsls	r3, r3, #13
 8001492:	4013      	ands	r3, r2
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800149e:	4b2a      	ldr	r3, [pc, #168]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80014a4:	4b28      	ldr	r3, [pc, #160]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	43da      	mvns	r2, r3
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4013      	ands	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	2380      	movs	r3, #128	@ 0x80
 80014ba:	039b      	lsls	r3, r3, #14
 80014bc:	4013      	ands	r3, r2
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 80014d0:	2384      	movs	r3, #132	@ 0x84
 80014d2:	58d3      	ldr	r3, [r2, r3]
 80014d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	43da      	mvns	r2, r3
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4013      	ands	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	029b      	lsls	r3, r3, #10
 80014e8:	4013      	ands	r3, r2
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014f4:	4914      	ldr	r1, [pc, #80]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 80014f6:	2284      	movs	r2, #132	@ 0x84
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80014fc:	4a12      	ldr	r2, [pc, #72]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 80014fe:	2380      	movs	r3, #128	@ 0x80
 8001500:	58d3      	ldr	r3, [r2, r3]
 8001502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43da      	mvns	r2, r3
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4013      	ands	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	2380      	movs	r3, #128	@ 0x80
 8001514:	025b      	lsls	r3, r3, #9
 8001516:	4013      	ands	r3, r2
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001522:	4909      	ldr	r1, [pc, #36]	@ (8001548 <HAL_GPIO_Init+0x2b8>)
 8001524:	2280      	movs	r2, #128	@ 0x80
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3301      	adds	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	40da      	lsrs	r2, r3
 8001538:	1e13      	subs	r3, r2, #0
 800153a:	d000      	beq.n	800153e <HAL_GPIO_Init+0x2ae>
 800153c:	e6b0      	b.n	80012a0 <HAL_GPIO_Init+0x10>
  }
}
 800153e:	46c0      	nop			@ (mov r8, r8)
 8001540:	46c0      	nop			@ (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b006      	add	sp, #24
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021800 	.word	0x40021800
 800154c:	50000400 	.word	0x50000400
 8001550:	50000800 	.word	0x50000800
 8001554:	50000c00 	.word	0x50000c00

08001558 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001560:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a19      	ldr	r2, [pc, #100]	@ (80015cc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001566:	4013      	ands	r3, r2
 8001568:	0019      	movs	r1, r3
 800156a:	4b17      	ldr	r3, [pc, #92]	@ (80015c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	430a      	orrs	r2, r1
 8001570:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	2380      	movs	r3, #128	@ 0x80
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	429a      	cmp	r2, r3
 800157a:	d11f      	bne.n	80015bc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	0013      	movs	r3, r2
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	189b      	adds	r3, r3, r2
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	4912      	ldr	r1, [pc, #72]	@ (80015d4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800158a:	0018      	movs	r0, r3
 800158c:	f7fe fdc4 	bl	8000118 <__udivsi3>
 8001590:	0003      	movs	r3, r0
 8001592:	3301      	adds	r3, #1
 8001594:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001596:	e008      	b.n	80015aa <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d003      	beq.n	80015a6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3b01      	subs	r3, #1
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	e001      	b.n	80015aa <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80015a6:	2303      	movs	r3, #3
 80015a8:	e009      	b.n	80015be <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80015aa:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80015ac:	695a      	ldr	r2, [r3, #20]
 80015ae:	2380      	movs	r3, #128	@ 0x80
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	401a      	ands	r2, r3
 80015b4:	2380      	movs	r3, #128	@ 0x80
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d0ed      	beq.n	8001598 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	0018      	movs	r0, r3
 80015c0:	46bd      	mov	sp, r7
 80015c2:	b004      	add	sp, #16
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	46c0      	nop			@ (mov r8, r8)
 80015c8:	40007000 	.word	0x40007000
 80015cc:	fffff9ff 	.word	0xfffff9ff
 80015d0:	20000018 	.word	0x20000018
 80015d4:	000f4240 	.word	0x000f4240

080015d8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80015dc:	4b03      	ldr	r3, [pc, #12]	@ (80015ec <LL_RCC_GetAPB1Prescaler+0x14>)
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	23e0      	movs	r3, #224	@ 0xe0
 80015e2:	01db      	lsls	r3, r3, #7
 80015e4:	4013      	ands	r3, r2
}
 80015e6:	0018      	movs	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40021000 	.word	0x40021000

080015f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b088      	sub	sp, #32
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e2fe      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2201      	movs	r2, #1
 8001608:	4013      	ands	r3, r2
 800160a:	d100      	bne.n	800160e <HAL_RCC_OscConfig+0x1e>
 800160c:	e07c      	b.n	8001708 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800160e:	4bc3      	ldr	r3, [pc, #780]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001610:	689b      	ldr	r3, [r3, #8]
 8001612:	2238      	movs	r2, #56	@ 0x38
 8001614:	4013      	ands	r3, r2
 8001616:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001618:	4bc0      	ldr	r3, [pc, #768]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2203      	movs	r2, #3
 800161e:	4013      	ands	r3, r2
 8001620:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b10      	cmp	r3, #16
 8001626:	d102      	bne.n	800162e <HAL_RCC_OscConfig+0x3e>
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	2b03      	cmp	r3, #3
 800162c:	d002      	beq.n	8001634 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	2b08      	cmp	r3, #8
 8001632:	d10b      	bne.n	800164c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001634:	4bb9      	ldr	r3, [pc, #740]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	2380      	movs	r3, #128	@ 0x80
 800163a:	029b      	lsls	r3, r3, #10
 800163c:	4013      	ands	r3, r2
 800163e:	d062      	beq.n	8001706 <HAL_RCC_OscConfig+0x116>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d15e      	bne.n	8001706 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e2d9      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	2380      	movs	r3, #128	@ 0x80
 8001652:	025b      	lsls	r3, r3, #9
 8001654:	429a      	cmp	r2, r3
 8001656:	d107      	bne.n	8001668 <HAL_RCC_OscConfig+0x78>
 8001658:	4bb0      	ldr	r3, [pc, #704]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	4baf      	ldr	r3, [pc, #700]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800165e:	2180      	movs	r1, #128	@ 0x80
 8001660:	0249      	lsls	r1, r1, #9
 8001662:	430a      	orrs	r2, r1
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	e020      	b.n	80016aa <HAL_RCC_OscConfig+0xba>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	23a0      	movs	r3, #160	@ 0xa0
 800166e:	02db      	lsls	r3, r3, #11
 8001670:	429a      	cmp	r2, r3
 8001672:	d10e      	bne.n	8001692 <HAL_RCC_OscConfig+0xa2>
 8001674:	4ba9      	ldr	r3, [pc, #676]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4ba8      	ldr	r3, [pc, #672]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800167a:	2180      	movs	r1, #128	@ 0x80
 800167c:	02c9      	lsls	r1, r1, #11
 800167e:	430a      	orrs	r2, r1
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	4ba6      	ldr	r3, [pc, #664]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4ba5      	ldr	r3, [pc, #660]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001688:	2180      	movs	r1, #128	@ 0x80
 800168a:	0249      	lsls	r1, r1, #9
 800168c:	430a      	orrs	r2, r1
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	e00b      	b.n	80016aa <HAL_RCC_OscConfig+0xba>
 8001692:	4ba2      	ldr	r3, [pc, #648]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	4ba1      	ldr	r3, [pc, #644]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001698:	49a1      	ldr	r1, [pc, #644]	@ (8001920 <HAL_RCC_OscConfig+0x330>)
 800169a:	400a      	ands	r2, r1
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	4b9f      	ldr	r3, [pc, #636]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	4b9e      	ldr	r3, [pc, #632]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80016a4:	499f      	ldr	r1, [pc, #636]	@ (8001924 <HAL_RCC_OscConfig+0x334>)
 80016a6:	400a      	ands	r2, r1
 80016a8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d014      	beq.n	80016dc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b2:	f7ff fb3b 	bl	8000d2c <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016bc:	f7ff fb36 	bl	8000d2c <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b64      	cmp	r3, #100	@ 0x64
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e298      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ce:	4b93      	ldr	r3, [pc, #588]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	2380      	movs	r3, #128	@ 0x80
 80016d4:	029b      	lsls	r3, r3, #10
 80016d6:	4013      	ands	r3, r2
 80016d8:	d0f0      	beq.n	80016bc <HAL_RCC_OscConfig+0xcc>
 80016da:	e015      	b.n	8001708 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016dc:	f7ff fb26 	bl	8000d2c <HAL_GetTick>
 80016e0:	0003      	movs	r3, r0
 80016e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016e4:	e008      	b.n	80016f8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016e6:	f7ff fb21 	bl	8000d2c <HAL_GetTick>
 80016ea:	0002      	movs	r2, r0
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	2b64      	cmp	r3, #100	@ 0x64
 80016f2:	d901      	bls.n	80016f8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80016f4:	2303      	movs	r3, #3
 80016f6:	e283      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016f8:	4b88      	ldr	r3, [pc, #544]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	2380      	movs	r3, #128	@ 0x80
 80016fe:	029b      	lsls	r3, r3, #10
 8001700:	4013      	ands	r3, r2
 8001702:	d1f0      	bne.n	80016e6 <HAL_RCC_OscConfig+0xf6>
 8001704:	e000      	b.n	8001708 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001706:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2202      	movs	r2, #2
 800170e:	4013      	ands	r3, r2
 8001710:	d100      	bne.n	8001714 <HAL_RCC_OscConfig+0x124>
 8001712:	e099      	b.n	8001848 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001714:	4b81      	ldr	r3, [pc, #516]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2238      	movs	r2, #56	@ 0x38
 800171a:	4013      	ands	r3, r2
 800171c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800171e:	4b7f      	ldr	r3, [pc, #508]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	2203      	movs	r2, #3
 8001724:	4013      	ands	r3, r2
 8001726:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	2b10      	cmp	r3, #16
 800172c:	d102      	bne.n	8001734 <HAL_RCC_OscConfig+0x144>
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2b02      	cmp	r3, #2
 8001732:	d002      	beq.n	800173a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d135      	bne.n	80017a6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800173a:	4b78      	ldr	r3, [pc, #480]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	4013      	ands	r3, r2
 8001744:	d005      	beq.n	8001752 <HAL_RCC_OscConfig+0x162>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e256      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001752:	4b72      	ldr	r3, [pc, #456]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4a74      	ldr	r2, [pc, #464]	@ (8001928 <HAL_RCC_OscConfig+0x338>)
 8001758:	4013      	ands	r3, r2
 800175a:	0019      	movs	r1, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	021a      	lsls	r2, r3, #8
 8001762:	4b6e      	ldr	r3, [pc, #440]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001764:	430a      	orrs	r2, r1
 8001766:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d112      	bne.n	8001794 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800176e:	4b6b      	ldr	r3, [pc, #428]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a6e      	ldr	r2, [pc, #440]	@ (800192c <HAL_RCC_OscConfig+0x33c>)
 8001774:	4013      	ands	r3, r2
 8001776:	0019      	movs	r1, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691a      	ldr	r2, [r3, #16]
 800177c:	4b67      	ldr	r3, [pc, #412]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001782:	4b66      	ldr	r3, [pc, #408]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	0adb      	lsrs	r3, r3, #11
 8001788:	2207      	movs	r2, #7
 800178a:	4013      	ands	r3, r2
 800178c:	4a68      	ldr	r2, [pc, #416]	@ (8001930 <HAL_RCC_OscConfig+0x340>)
 800178e:	40da      	lsrs	r2, r3
 8001790:	4b68      	ldr	r3, [pc, #416]	@ (8001934 <HAL_RCC_OscConfig+0x344>)
 8001792:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001794:	4b68      	ldr	r3, [pc, #416]	@ (8001938 <HAL_RCC_OscConfig+0x348>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	0018      	movs	r0, r3
 800179a:	f7ff fa6b 	bl	8000c74 <HAL_InitTick>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d051      	beq.n	8001846 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e22c      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d030      	beq.n	8001810 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80017ae:	4b5b      	ldr	r3, [pc, #364]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a5e      	ldr	r2, [pc, #376]	@ (800192c <HAL_RCC_OscConfig+0x33c>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	0019      	movs	r1, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	691a      	ldr	r2, [r3, #16]
 80017bc:	4b57      	ldr	r3, [pc, #348]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80017be:	430a      	orrs	r2, r1
 80017c0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80017c2:	4b56      	ldr	r3, [pc, #344]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	4b55      	ldr	r3, [pc, #340]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80017c8:	2180      	movs	r1, #128	@ 0x80
 80017ca:	0049      	lsls	r1, r1, #1
 80017cc:	430a      	orrs	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d0:	f7ff faac 	bl	8000d2c <HAL_GetTick>
 80017d4:	0003      	movs	r3, r0
 80017d6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017da:	f7ff faa7 	bl	8000d2c <HAL_GetTick>
 80017de:	0002      	movs	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e209      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017ec:	4b4b      	ldr	r3, [pc, #300]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	2380      	movs	r3, #128	@ 0x80
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	4013      	ands	r3, r2
 80017f6:	d0f0      	beq.n	80017da <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4b48      	ldr	r3, [pc, #288]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001928 <HAL_RCC_OscConfig+0x338>)
 80017fe:	4013      	ands	r3, r2
 8001800:	0019      	movs	r1, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	021a      	lsls	r2, r3, #8
 8001808:	4b44      	ldr	r3, [pc, #272]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800180a:	430a      	orrs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	e01b      	b.n	8001848 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001810:	4b42      	ldr	r3, [pc, #264]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b41      	ldr	r3, [pc, #260]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001816:	4949      	ldr	r1, [pc, #292]	@ (800193c <HAL_RCC_OscConfig+0x34c>)
 8001818:	400a      	ands	r2, r1
 800181a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7ff fa86 	bl	8000d2c <HAL_GetTick>
 8001820:	0003      	movs	r3, r0
 8001822:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001824:	e008      	b.n	8001838 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001826:	f7ff fa81 	bl	8000d2c <HAL_GetTick>
 800182a:	0002      	movs	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e1e3      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001838:	4b38      	ldr	r3, [pc, #224]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	4013      	ands	r3, r2
 8001842:	d1f0      	bne.n	8001826 <HAL_RCC_OscConfig+0x236>
 8001844:	e000      	b.n	8001848 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001846:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2208      	movs	r2, #8
 800184e:	4013      	ands	r3, r2
 8001850:	d047      	beq.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001852:	4b32      	ldr	r3, [pc, #200]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	2238      	movs	r2, #56	@ 0x38
 8001858:	4013      	ands	r3, r2
 800185a:	2b18      	cmp	r3, #24
 800185c:	d10a      	bne.n	8001874 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800185e:	4b2f      	ldr	r3, [pc, #188]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001862:	2202      	movs	r2, #2
 8001864:	4013      	ands	r3, r2
 8001866:	d03c      	beq.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d138      	bne.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e1c5      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d019      	beq.n	80018b0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800187c:	4b27      	ldr	r3, [pc, #156]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 800187e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001880:	4b26      	ldr	r3, [pc, #152]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001882:	2101      	movs	r1, #1
 8001884:	430a      	orrs	r2, r1
 8001886:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001888:	f7ff fa50 	bl	8000d2c <HAL_GetTick>
 800188c:	0003      	movs	r3, r0
 800188e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001892:	f7ff fa4b 	bl	8000d2c <HAL_GetTick>
 8001896:	0002      	movs	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e1ad      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018a4:	4b1d      	ldr	r3, [pc, #116]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80018a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a8:	2202      	movs	r2, #2
 80018aa:	4013      	ands	r3, r2
 80018ac:	d0f1      	beq.n	8001892 <HAL_RCC_OscConfig+0x2a2>
 80018ae:	e018      	b.n	80018e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80018b0:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80018b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018b4:	4b19      	ldr	r3, [pc, #100]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80018b6:	2101      	movs	r1, #1
 80018b8:	438a      	bics	r2, r1
 80018ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018bc:	f7ff fa36 	bl	8000d2c <HAL_GetTick>
 80018c0:	0003      	movs	r3, r0
 80018c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018c4:	e008      	b.n	80018d8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c6:	f7ff fa31 	bl	8000d2c <HAL_GetTick>
 80018ca:	0002      	movs	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e193      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018d8:	4b10      	ldr	r3, [pc, #64]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80018da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018dc:	2202      	movs	r2, #2
 80018de:	4013      	ands	r3, r2
 80018e0:	d1f1      	bne.n	80018c6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2204      	movs	r2, #4
 80018e8:	4013      	ands	r3, r2
 80018ea:	d100      	bne.n	80018ee <HAL_RCC_OscConfig+0x2fe>
 80018ec:	e0c6      	b.n	8001a7c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ee:	231f      	movs	r3, #31
 80018f0:	18fb      	adds	r3, r7, r3
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80018f6:	4b09      	ldr	r3, [pc, #36]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	2238      	movs	r2, #56	@ 0x38
 80018fc:	4013      	ands	r3, r2
 80018fe:	2b20      	cmp	r3, #32
 8001900:	d11e      	bne.n	8001940 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001902:	4b06      	ldr	r3, [pc, #24]	@ (800191c <HAL_RCC_OscConfig+0x32c>)
 8001904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001906:	2202      	movs	r2, #2
 8001908:	4013      	ands	r3, r2
 800190a:	d100      	bne.n	800190e <HAL_RCC_OscConfig+0x31e>
 800190c:	e0b6      	b.n	8001a7c <HAL_RCC_OscConfig+0x48c>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d000      	beq.n	8001918 <HAL_RCC_OscConfig+0x328>
 8001916:	e0b1      	b.n	8001a7c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e171      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
 800191c:	40021000 	.word	0x40021000
 8001920:	fffeffff 	.word	0xfffeffff
 8001924:	fffbffff 	.word	0xfffbffff
 8001928:	ffff80ff 	.word	0xffff80ff
 800192c:	ffffc7ff 	.word	0xffffc7ff
 8001930:	00f42400 	.word	0x00f42400
 8001934:	20000018 	.word	0x20000018
 8001938:	2000001c 	.word	0x2000001c
 800193c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001940:	4bb1      	ldr	r3, [pc, #708]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001942:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001944:	2380      	movs	r3, #128	@ 0x80
 8001946:	055b      	lsls	r3, r3, #21
 8001948:	4013      	ands	r3, r2
 800194a:	d101      	bne.n	8001950 <HAL_RCC_OscConfig+0x360>
 800194c:	2301      	movs	r3, #1
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0x362>
 8001950:	2300      	movs	r3, #0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d011      	beq.n	800197a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	4bac      	ldr	r3, [pc, #688]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001958:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800195a:	4bab      	ldr	r3, [pc, #684]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 800195c:	2180      	movs	r1, #128	@ 0x80
 800195e:	0549      	lsls	r1, r1, #21
 8001960:	430a      	orrs	r2, r1
 8001962:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001964:	4ba8      	ldr	r3, [pc, #672]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001966:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	055b      	lsls	r3, r3, #21
 800196c:	4013      	ands	r3, r2
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001972:	231f      	movs	r3, #31
 8001974:	18fb      	adds	r3, r7, r3
 8001976:	2201      	movs	r2, #1
 8001978:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800197a:	4ba4      	ldr	r3, [pc, #656]	@ (8001c0c <HAL_RCC_OscConfig+0x61c>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	2380      	movs	r3, #128	@ 0x80
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	4013      	ands	r3, r2
 8001984:	d11a      	bne.n	80019bc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001986:	4ba1      	ldr	r3, [pc, #644]	@ (8001c0c <HAL_RCC_OscConfig+0x61c>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	4ba0      	ldr	r3, [pc, #640]	@ (8001c0c <HAL_RCC_OscConfig+0x61c>)
 800198c:	2180      	movs	r1, #128	@ 0x80
 800198e:	0049      	lsls	r1, r1, #1
 8001990:	430a      	orrs	r2, r1
 8001992:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001994:	f7ff f9ca 	bl	8000d2c <HAL_GetTick>
 8001998:	0003      	movs	r3, r0
 800199a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800199e:	f7ff f9c5 	bl	8000d2c <HAL_GetTick>
 80019a2:	0002      	movs	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e127      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019b0:	4b96      	ldr	r3, [pc, #600]	@ (8001c0c <HAL_RCC_OscConfig+0x61c>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2380      	movs	r3, #128	@ 0x80
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	4013      	ands	r3, r2
 80019ba:	d0f0      	beq.n	800199e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d106      	bne.n	80019d2 <HAL_RCC_OscConfig+0x3e2>
 80019c4:	4b90      	ldr	r3, [pc, #576]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019c8:	4b8f      	ldr	r3, [pc, #572]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019ca:	2101      	movs	r1, #1
 80019cc:	430a      	orrs	r2, r1
 80019ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019d0:	e01c      	b.n	8001a0c <HAL_RCC_OscConfig+0x41c>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b05      	cmp	r3, #5
 80019d8:	d10c      	bne.n	80019f4 <HAL_RCC_OscConfig+0x404>
 80019da:	4b8b      	ldr	r3, [pc, #556]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019de:	4b8a      	ldr	r3, [pc, #552]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019e0:	2104      	movs	r1, #4
 80019e2:	430a      	orrs	r2, r1
 80019e4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019e6:	4b88      	ldr	r3, [pc, #544]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019ea:	4b87      	ldr	r3, [pc, #540]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019ec:	2101      	movs	r1, #1
 80019ee:	430a      	orrs	r2, r1
 80019f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80019f2:	e00b      	b.n	8001a0c <HAL_RCC_OscConfig+0x41c>
 80019f4:	4b84      	ldr	r3, [pc, #528]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80019f8:	4b83      	ldr	r3, [pc, #524]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 80019fa:	2101      	movs	r1, #1
 80019fc:	438a      	bics	r2, r1
 80019fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a00:	4b81      	ldr	r3, [pc, #516]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a02:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001a04:	4b80      	ldr	r3, [pc, #512]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a06:	2104      	movs	r1, #4
 8001a08:	438a      	bics	r2, r1
 8001a0a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d014      	beq.n	8001a3e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7ff f98a 	bl	8000d2c <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a1c:	e009      	b.n	8001a32 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a1e:	f7ff f985 	bl	8000d2c <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	4a79      	ldr	r2, [pc, #484]	@ (8001c10 <HAL_RCC_OscConfig+0x620>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e0e6      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a32:	4b75      	ldr	r3, [pc, #468]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a36:	2202      	movs	r2, #2
 8001a38:	4013      	ands	r3, r2
 8001a3a:	d0f0      	beq.n	8001a1e <HAL_RCC_OscConfig+0x42e>
 8001a3c:	e013      	b.n	8001a66 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a3e:	f7ff f975 	bl	8000d2c <HAL_GetTick>
 8001a42:	0003      	movs	r3, r0
 8001a44:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a46:	e009      	b.n	8001a5c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a48:	f7ff f970 	bl	8000d2c <HAL_GetTick>
 8001a4c:	0002      	movs	r2, r0
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	4a6f      	ldr	r2, [pc, #444]	@ (8001c10 <HAL_RCC_OscConfig+0x620>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e0d1      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a5c:	4b6a      	ldr	r3, [pc, #424]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a60:	2202      	movs	r2, #2
 8001a62:	4013      	ands	r3, r2
 8001a64:	d1f0      	bne.n	8001a48 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001a66:	231f      	movs	r3, #31
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d105      	bne.n	8001a7c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001a70:	4b65      	ldr	r3, [pc, #404]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a74:	4b64      	ldr	r3, [pc, #400]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a76:	4967      	ldr	r1, [pc, #412]	@ (8001c14 <HAL_RCC_OscConfig+0x624>)
 8001a78:	400a      	ands	r2, r1
 8001a7a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d100      	bne.n	8001a86 <HAL_RCC_OscConfig+0x496>
 8001a84:	e0bb      	b.n	8001bfe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a86:	4b60      	ldr	r3, [pc, #384]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2238      	movs	r2, #56	@ 0x38
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	2b10      	cmp	r3, #16
 8001a90:	d100      	bne.n	8001a94 <HAL_RCC_OscConfig+0x4a4>
 8001a92:	e07b      	b.n	8001b8c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d156      	bne.n	8001b4a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a9c:	4b5a      	ldr	r3, [pc, #360]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b59      	ldr	r3, [pc, #356]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001aa2:	495d      	ldr	r1, [pc, #372]	@ (8001c18 <HAL_RCC_OscConfig+0x628>)
 8001aa4:	400a      	ands	r2, r1
 8001aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa8:	f7ff f940 	bl	8000d2c <HAL_GetTick>
 8001aac:	0003      	movs	r3, r0
 8001aae:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ab0:	e008      	b.n	8001ac4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab2:	f7ff f93b 	bl	8000d2c <HAL_GetTick>
 8001ab6:	0002      	movs	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d901      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	e09d      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ac4:	4b50      	ldr	r3, [pc, #320]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	2380      	movs	r3, #128	@ 0x80
 8001aca:	049b      	lsls	r3, r3, #18
 8001acc:	4013      	ands	r3, r2
 8001ace:	d1f0      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ad0:	4b4d      	ldr	r3, [pc, #308]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	4a51      	ldr	r2, [pc, #324]	@ (8001c1c <HAL_RCC_OscConfig+0x62c>)
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	0019      	movs	r1, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1a      	ldr	r2, [r3, #32]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001af0:	431a      	orrs	r2, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001afc:	431a      	orrs	r2, r3
 8001afe:	4b42      	ldr	r3, [pc, #264]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b00:	430a      	orrs	r2, r1
 8001b02:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b04:	4b40      	ldr	r3, [pc, #256]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b3f      	ldr	r3, [pc, #252]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b0a:	2180      	movs	r1, #128	@ 0x80
 8001b0c:	0449      	lsls	r1, r1, #17
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001b12:	4b3d      	ldr	r3, [pc, #244]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b14:	68da      	ldr	r2, [r3, #12]
 8001b16:	4b3c      	ldr	r3, [pc, #240]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b18:	2180      	movs	r1, #128	@ 0x80
 8001b1a:	0549      	lsls	r1, r1, #21
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b20:	f7ff f904 	bl	8000d2c <HAL_GetTick>
 8001b24:	0003      	movs	r3, r0
 8001b26:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2a:	f7ff f8ff 	bl	8000d2c <HAL_GetTick>
 8001b2e:	0002      	movs	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e061      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b3c:	4b32      	ldr	r3, [pc, #200]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	2380      	movs	r3, #128	@ 0x80
 8001b42:	049b      	lsls	r3, r3, #18
 8001b44:	4013      	ands	r3, r2
 8001b46:	d0f0      	beq.n	8001b2a <HAL_RCC_OscConfig+0x53a>
 8001b48:	e059      	b.n	8001bfe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b50:	4931      	ldr	r1, [pc, #196]	@ (8001c18 <HAL_RCC_OscConfig+0x628>)
 8001b52:	400a      	ands	r2, r1
 8001b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b56:	f7ff f8e9 	bl	8000d2c <HAL_GetTick>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b60:	f7ff f8e4 	bl	8000d2c <HAL_GetTick>
 8001b64:	0002      	movs	r2, r0
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e046      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b72:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	2380      	movs	r3, #128	@ 0x80
 8001b78:	049b      	lsls	r3, r3, #18
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d1f0      	bne.n	8001b60 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	4b21      	ldr	r3, [pc, #132]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b84:	4926      	ldr	r1, [pc, #152]	@ (8001c20 <HAL_RCC_OscConfig+0x630>)
 8001b86:	400a      	ands	r2, r1
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	e038      	b.n	8001bfe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69db      	ldr	r3, [r3, #28]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e033      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <HAL_RCC_OscConfig+0x618>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	2203      	movs	r2, #3
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a1b      	ldr	r3, [r3, #32]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d126      	bne.n	8001bfa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	2270      	movs	r2, #112	@ 0x70
 8001bb0:	401a      	ands	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d11f      	bne.n	8001bfa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	23fe      	movs	r3, #254	@ 0xfe
 8001bbe:	01db      	lsls	r3, r3, #7
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d116      	bne.n	8001bfa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	23f8      	movs	r3, #248	@ 0xf8
 8001bd0:	039b      	lsls	r3, r3, #14
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d10e      	bne.n	8001bfa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	23e0      	movs	r3, #224	@ 0xe0
 8001be0:	051b      	lsls	r3, r3, #20
 8001be2:	401a      	ands	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d106      	bne.n	8001bfa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	0f5b      	lsrs	r3, r3, #29
 8001bf0:	075a      	lsls	r2, r3, #29
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d001      	beq.n	8001bfe <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	0018      	movs	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b008      	add	sp, #32
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40007000 	.word	0x40007000
 8001c10:	00001388 	.word	0x00001388
 8001c14:	efffffff 	.word	0xefffffff
 8001c18:	feffffff 	.word	0xfeffffff
 8001c1c:	11c1808c 	.word	0x11c1808c
 8001c20:	eefefffc 	.word	0xeefefffc

08001c24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e0e9      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c38:	4b76      	ldr	r3, [pc, #472]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	4013      	ands	r3, r2
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d91e      	bls.n	8001c84 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c46:	4b73      	ldr	r3, [pc, #460]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2207      	movs	r2, #7
 8001c4c:	4393      	bics	r3, r2
 8001c4e:	0019      	movs	r1, r3
 8001c50:	4b70      	ldr	r3, [pc, #448]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	430a      	orrs	r2, r1
 8001c56:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c58:	f7ff f868 	bl	8000d2c <HAL_GetTick>
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c60:	e009      	b.n	8001c76 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c62:	f7ff f863 	bl	8000d2c <HAL_GetTick>
 8001c66:	0002      	movs	r2, r0
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	4a6a      	ldr	r2, [pc, #424]	@ (8001e18 <HAL_RCC_ClockConfig+0x1f4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e0ca      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c76:	4b67      	ldr	r3, [pc, #412]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2207      	movs	r2, #7
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d1ee      	bne.n	8001c62 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2202      	movs	r2, #2
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d015      	beq.n	8001cba <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2204      	movs	r2, #4
 8001c94:	4013      	ands	r3, r2
 8001c96:	d006      	beq.n	8001ca6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001c98:	4b60      	ldr	r3, [pc, #384]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	4b5f      	ldr	r3, [pc, #380]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001c9e:	21e0      	movs	r1, #224	@ 0xe0
 8001ca0:	01c9      	lsls	r1, r1, #7
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ca6:	4b5d      	ldr	r3, [pc, #372]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	4a5d      	ldr	r2, [pc, #372]	@ (8001e20 <HAL_RCC_ClockConfig+0x1fc>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	0019      	movs	r1, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	4b59      	ldr	r3, [pc, #356]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d057      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d107      	bne.n	8001cdc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ccc:	4b53      	ldr	r3, [pc, #332]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	2380      	movs	r3, #128	@ 0x80
 8001cd2:	029b      	lsls	r3, r3, #10
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	d12b      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e097      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b02      	cmp	r3, #2
 8001ce2:	d107      	bne.n	8001cf4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	2380      	movs	r3, #128	@ 0x80
 8001cea:	049b      	lsls	r3, r3, #18
 8001cec:	4013      	ands	r3, r2
 8001cee:	d11f      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e08b      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d107      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cfc:	4b47      	ldr	r3, [pc, #284]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2380      	movs	r3, #128	@ 0x80
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	4013      	ands	r3, r2
 8001d06:	d113      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e07f      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b03      	cmp	r3, #3
 8001d12:	d106      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d14:	4b41      	ldr	r3, [pc, #260]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d18:	2202      	movs	r2, #2
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	d108      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e074      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d22:	4b3e      	ldr	r3, [pc, #248]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d26:	2202      	movs	r2, #2
 8001d28:	4013      	ands	r3, r2
 8001d2a:	d101      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e06d      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d30:	4b3a      	ldr	r3, [pc, #232]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	2207      	movs	r2, #7
 8001d36:	4393      	bics	r3, r2
 8001d38:	0019      	movs	r1, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	4b37      	ldr	r3, [pc, #220]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001d40:	430a      	orrs	r2, r1
 8001d42:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d44:	f7fe fff2 	bl	8000d2c <HAL_GetTick>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4c:	e009      	b.n	8001d62 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d4e:	f7fe ffed 	bl	8000d2c <HAL_GetTick>
 8001d52:	0002      	movs	r2, r0
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	4a2f      	ldr	r2, [pc, #188]	@ (8001e18 <HAL_RCC_ClockConfig+0x1f4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e054      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d62:	4b2e      	ldr	r3, [pc, #184]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2238      	movs	r2, #56	@ 0x38
 8001d68:	401a      	ands	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d1ec      	bne.n	8001d4e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d74:	4b27      	ldr	r3, [pc, #156]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2207      	movs	r2, #7
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	683a      	ldr	r2, [r7, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d21e      	bcs.n	8001dc0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d82:	4b24      	ldr	r3, [pc, #144]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2207      	movs	r2, #7
 8001d88:	4393      	bics	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001d8e:	683a      	ldr	r2, [r7, #0]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d94:	f7fe ffca 	bl	8000d2c <HAL_GetTick>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d9c:	e009      	b.n	8001db2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d9e:	f7fe ffc5 	bl	8000d2c <HAL_GetTick>
 8001da2:	0002      	movs	r2, r0
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	4a1b      	ldr	r2, [pc, #108]	@ (8001e18 <HAL_RCC_ClockConfig+0x1f4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e02c      	b.n	8001e0c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001db2:	4b18      	ldr	r3, [pc, #96]	@ (8001e14 <HAL_RCC_ClockConfig+0x1f0>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2207      	movs	r2, #7
 8001db8:	4013      	ands	r3, r2
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d1ee      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	d009      	beq.n	8001dde <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001dca:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	4a15      	ldr	r2, [pc, #84]	@ (8001e24 <HAL_RCC_ClockConfig+0x200>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	0019      	movs	r1, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001dde:	f000 f829 	bl	8001e34 <HAL_RCC_GetSysClockFreq>
 8001de2:	0001      	movs	r1, r0
 8001de4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e1c <HAL_RCC_ClockConfig+0x1f8>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	0a1b      	lsrs	r3, r3, #8
 8001dea:	220f      	movs	r2, #15
 8001dec:	401a      	ands	r2, r3
 8001dee:	4b0e      	ldr	r3, [pc, #56]	@ (8001e28 <HAL_RCC_ClockConfig+0x204>)
 8001df0:	0092      	lsls	r2, r2, #2
 8001df2:	58d3      	ldr	r3, [r2, r3]
 8001df4:	221f      	movs	r2, #31
 8001df6:	4013      	ands	r3, r2
 8001df8:	000a      	movs	r2, r1
 8001dfa:	40da      	lsrs	r2, r3
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e2c <HAL_RCC_ClockConfig+0x208>)
 8001dfe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e00:	4b0b      	ldr	r3, [pc, #44]	@ (8001e30 <HAL_RCC_ClockConfig+0x20c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	0018      	movs	r0, r3
 8001e06:	f7fe ff35 	bl	8000c74 <HAL_InitTick>
 8001e0a:	0003      	movs	r3, r0
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b004      	add	sp, #16
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40022000 	.word	0x40022000
 8001e18:	00001388 	.word	0x00001388
 8001e1c:	40021000 	.word	0x40021000
 8001e20:	fffff0ff 	.word	0xfffff0ff
 8001e24:	ffff8fff 	.word	0xffff8fff
 8001e28:	08004094 	.word	0x08004094
 8001e2c:	20000018 	.word	0x20000018
 8001e30:	2000001c 	.word	0x2000001c

08001e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e3a:	4b3c      	ldr	r3, [pc, #240]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	2238      	movs	r2, #56	@ 0x38
 8001e40:	4013      	ands	r3, r2
 8001e42:	d10f      	bne.n	8001e64 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001e44:	4b39      	ldr	r3, [pc, #228]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	0adb      	lsrs	r3, r3, #11
 8001e4a:	2207      	movs	r2, #7
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	2201      	movs	r2, #1
 8001e50:	409a      	lsls	r2, r3
 8001e52:	0013      	movs	r3, r2
 8001e54:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	4835      	ldr	r0, [pc, #212]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e5a:	f7fe f95d 	bl	8000118 <__udivsi3>
 8001e5e:	0003      	movs	r3, r0
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	e05d      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e64:	4b31      	ldr	r3, [pc, #196]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2238      	movs	r2, #56	@ 0x38
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d102      	bne.n	8001e76 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e70:	4b30      	ldr	r3, [pc, #192]	@ (8001f34 <HAL_RCC_GetSysClockFreq+0x100>)
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	e054      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e76:	4b2d      	ldr	r3, [pc, #180]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	2238      	movs	r2, #56	@ 0x38
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	2b10      	cmp	r3, #16
 8001e80:	d138      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001e82:	4b2a      	ldr	r3, [pc, #168]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e84:	68db      	ldr	r3, [r3, #12]
 8001e86:	2203      	movs	r2, #3
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e8c:	4b27      	ldr	r3, [pc, #156]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	091b      	lsrs	r3, r3, #4
 8001e92:	2207      	movs	r2, #7
 8001e94:	4013      	ands	r3, r2
 8001e96:	3301      	adds	r3, #1
 8001e98:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2b03      	cmp	r3, #3
 8001e9e:	d10d      	bne.n	8001ebc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ea0:	68b9      	ldr	r1, [r7, #8]
 8001ea2:	4824      	ldr	r0, [pc, #144]	@ (8001f34 <HAL_RCC_GetSysClockFreq+0x100>)
 8001ea4:	f7fe f938 	bl	8000118 <__udivsi3>
 8001ea8:	0003      	movs	r3, r0
 8001eaa:	0019      	movs	r1, r3
 8001eac:	4b1f      	ldr	r3, [pc, #124]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	0a1b      	lsrs	r3, r3, #8
 8001eb2:	227f      	movs	r2, #127	@ 0x7f
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	434b      	muls	r3, r1
 8001eb8:	617b      	str	r3, [r7, #20]
        break;
 8001eba:	e00d      	b.n	8001ed8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001ebc:	68b9      	ldr	r1, [r7, #8]
 8001ebe:	481c      	ldr	r0, [pc, #112]	@ (8001f30 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ec0:	f7fe f92a 	bl	8000118 <__udivsi3>
 8001ec4:	0003      	movs	r3, r0
 8001ec6:	0019      	movs	r1, r3
 8001ec8:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	0a1b      	lsrs	r3, r3, #8
 8001ece:	227f      	movs	r2, #127	@ 0x7f
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	434b      	muls	r3, r1
 8001ed4:	617b      	str	r3, [r7, #20]
        break;
 8001ed6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001ed8:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0f5b      	lsrs	r3, r3, #29
 8001ede:	2207      	movs	r2, #7
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001ee6:	6879      	ldr	r1, [r7, #4]
 8001ee8:	6978      	ldr	r0, [r7, #20]
 8001eea:	f7fe f915 	bl	8000118 <__udivsi3>
 8001eee:	0003      	movs	r3, r0
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	e015      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2238      	movs	r2, #56	@ 0x38
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b20      	cmp	r3, #32
 8001efe:	d103      	bne.n	8001f08 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001f00:	2380      	movs	r3, #128	@ 0x80
 8001f02:	021b      	lsls	r3, r3, #8
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	e00b      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001f08:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2238      	movs	r2, #56	@ 0x38
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b18      	cmp	r3, #24
 8001f12:	d103      	bne.n	8001f1c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001f14:	23fa      	movs	r3, #250	@ 0xfa
 8001f16:	01db      	lsls	r3, r3, #7
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	e001      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001f20:	693b      	ldr	r3, [r7, #16]
}
 8001f22:	0018      	movs	r0, r3
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b006      	add	sp, #24
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	00f42400 	.word	0x00f42400
 8001f34:	007a1200 	.word	0x007a1200

08001f38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f3c:	4b02      	ldr	r3, [pc, #8]	@ (8001f48 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
}
 8001f40:	0018      	movs	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	46c0      	nop			@ (mov r8, r8)
 8001f48:	20000018 	.word	0x20000018

08001f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f4c:	b5b0      	push	{r4, r5, r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001f50:	f7ff fff2 	bl	8001f38 <HAL_RCC_GetHCLKFreq>
 8001f54:	0004      	movs	r4, r0
 8001f56:	f7ff fb3f 	bl	80015d8 <LL_RCC_GetAPB1Prescaler>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	0b1a      	lsrs	r2, r3, #12
 8001f5e:	4b05      	ldr	r3, [pc, #20]	@ (8001f74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f60:	0092      	lsls	r2, r2, #2
 8001f62:	58d3      	ldr	r3, [r2, r3]
 8001f64:	221f      	movs	r2, #31
 8001f66:	4013      	ands	r3, r2
 8001f68:	40dc      	lsrs	r4, r3
 8001f6a:	0023      	movs	r3, r4
}
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bdb0      	pop	{r4, r5, r7, pc}
 8001f72:	46c0      	nop			@ (mov r8, r8)
 8001f74:	080040d4 	.word	0x080040d4

08001f78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001f80:	2313      	movs	r3, #19
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f88:	2312      	movs	r3, #18
 8001f8a:	18fb      	adds	r3, r7, r3
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	2380      	movs	r3, #128	@ 0x80
 8001f96:	029b      	lsls	r3, r3, #10
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d100      	bne.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001f9c:	e0a3      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9e:	2011      	movs	r0, #17
 8001fa0:	183b      	adds	r3, r7, r0
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa6:	4bc3      	ldr	r3, [pc, #780]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fa8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001faa:	2380      	movs	r3, #128	@ 0x80
 8001fac:	055b      	lsls	r3, r3, #21
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d110      	bne.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fb2:	4bc0      	ldr	r3, [pc, #768]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fb6:	4bbf      	ldr	r3, [pc, #764]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb8:	2180      	movs	r1, #128	@ 0x80
 8001fba:	0549      	lsls	r1, r1, #21
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fc0:	4bbc      	ldr	r3, [pc, #752]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fc2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	055b      	lsls	r3, r3, #21
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60bb      	str	r3, [r7, #8]
 8001fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fce:	183b      	adds	r3, r7, r0
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fd4:	4bb8      	ldr	r3, [pc, #736]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4bb7      	ldr	r3, [pc, #732]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	0049      	lsls	r1, r1, #1
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fe2:	f7fe fea3 	bl	8000d2c <HAL_GetTick>
 8001fe6:	0003      	movs	r3, r0
 8001fe8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fea:	e00b      	b.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fec:	f7fe fe9e 	bl	8000d2c <HAL_GetTick>
 8001ff0:	0002      	movs	r2, r0
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d904      	bls.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001ffa:	2313      	movs	r3, #19
 8001ffc:	18fb      	adds	r3, r7, r3
 8001ffe:	2203      	movs	r2, #3
 8002000:	701a      	strb	r2, [r3, #0]
        break;
 8002002:	e005      	b.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002004:	4bac      	ldr	r3, [pc, #688]	@ (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	2380      	movs	r3, #128	@ 0x80
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4013      	ands	r3, r2
 800200e:	d0ed      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002010:	2313      	movs	r3, #19
 8002012:	18fb      	adds	r3, r7, r3
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d154      	bne.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800201a:	4ba6      	ldr	r3, [pc, #664]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800201c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800201e:	23c0      	movs	r3, #192	@ 0xc0
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4013      	ands	r3, r2
 8002024:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d019      	beq.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002030:	697a      	ldr	r2, [r7, #20]
 8002032:	429a      	cmp	r2, r3
 8002034:	d014      	beq.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002036:	4b9f      	ldr	r3, [pc, #636]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800203a:	4aa0      	ldr	r2, [pc, #640]	@ (80022bc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800203c:	4013      	ands	r3, r2
 800203e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002040:	4b9c      	ldr	r3, [pc, #624]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002042:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002044:	4b9b      	ldr	r3, [pc, #620]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002046:	2180      	movs	r1, #128	@ 0x80
 8002048:	0249      	lsls	r1, r1, #9
 800204a:	430a      	orrs	r2, r1
 800204c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800204e:	4b99      	ldr	r3, [pc, #612]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002050:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002052:	4b98      	ldr	r3, [pc, #608]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002054:	499a      	ldr	r1, [pc, #616]	@ (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8002056:	400a      	ands	r2, r1
 8002058:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800205a:	4b96      	ldr	r3, [pc, #600]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	2201      	movs	r2, #1
 8002064:	4013      	ands	r3, r2
 8002066:	d016      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002068:	f7fe fe60 	bl	8000d2c <HAL_GetTick>
 800206c:	0003      	movs	r3, r0
 800206e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002070:	e00c      	b.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002072:	f7fe fe5b 	bl	8000d2c <HAL_GetTick>
 8002076:	0002      	movs	r2, r0
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	4a91      	ldr	r2, [pc, #580]	@ (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d904      	bls.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002082:	2313      	movs	r3, #19
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	2203      	movs	r2, #3
 8002088:	701a      	strb	r2, [r3, #0]
            break;
 800208a:	e004      	b.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800208c:	4b89      	ldr	r3, [pc, #548]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800208e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002090:	2202      	movs	r2, #2
 8002092:	4013      	ands	r3, r2
 8002094:	d0ed      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002096:	2313      	movs	r3, #19
 8002098:	18fb      	adds	r3, r7, r3
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d10a      	bne.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020a0:	4b84      	ldr	r3, [pc, #528]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a4:	4a85      	ldr	r2, [pc, #532]	@ (80022bc <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	0019      	movs	r1, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020ae:	4b81      	ldr	r3, [pc, #516]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b0:	430a      	orrs	r2, r1
 80020b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80020b4:	e00c      	b.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80020b6:	2312      	movs	r3, #18
 80020b8:	18fb      	adds	r3, r7, r3
 80020ba:	2213      	movs	r2, #19
 80020bc:	18ba      	adds	r2, r7, r2
 80020be:	7812      	ldrb	r2, [r2, #0]
 80020c0:	701a      	strb	r2, [r3, #0]
 80020c2:	e005      	b.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020c4:	2312      	movs	r3, #18
 80020c6:	18fb      	adds	r3, r7, r3
 80020c8:	2213      	movs	r2, #19
 80020ca:	18ba      	adds	r2, r7, r2
 80020cc:	7812      	ldrb	r2, [r2, #0]
 80020ce:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020d0:	2311      	movs	r3, #17
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d105      	bne.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020da:	4b76      	ldr	r3, [pc, #472]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020de:	4b75      	ldr	r3, [pc, #468]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e0:	4979      	ldr	r1, [pc, #484]	@ (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80020e2:	400a      	ands	r2, r1
 80020e4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2201      	movs	r2, #1
 80020ec:	4013      	ands	r3, r2
 80020ee:	d009      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020f0:	4b70      	ldr	r3, [pc, #448]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f4:	2203      	movs	r2, #3
 80020f6:	4393      	bics	r3, r2
 80020f8:	0019      	movs	r1, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	4b6d      	ldr	r3, [pc, #436]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002100:	430a      	orrs	r2, r1
 8002102:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2202      	movs	r2, #2
 800210a:	4013      	ands	r3, r2
 800210c:	d009      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800210e:	4b69      	ldr	r3, [pc, #420]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002110:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002112:	220c      	movs	r2, #12
 8002114:	4393      	bics	r3, r2
 8002116:	0019      	movs	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	4b65      	ldr	r3, [pc, #404]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800211e:	430a      	orrs	r2, r1
 8002120:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2210      	movs	r2, #16
 8002128:	4013      	ands	r3, r2
 800212a:	d009      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800212c:	4b61      	ldr	r3, [pc, #388]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800212e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002130:	4a66      	ldr	r2, [pc, #408]	@ (80022cc <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002132:	4013      	ands	r3, r2
 8002134:	0019      	movs	r1, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	4b5e      	ldr	r3, [pc, #376]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800213c:	430a      	orrs	r2, r1
 800213e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	2380      	movs	r3, #128	@ 0x80
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4013      	ands	r3, r2
 800214a:	d009      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800214c:	4b59      	ldr	r3, [pc, #356]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002150:	4a5f      	ldr	r2, [pc, #380]	@ (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002152:	4013      	ands	r3, r2
 8002154:	0019      	movs	r1, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	699a      	ldr	r2, [r3, #24]
 800215a:	4b56      	ldr	r3, [pc, #344]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800215c:	430a      	orrs	r2, r1
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2380      	movs	r3, #128	@ 0x80
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	4013      	ands	r3, r2
 800216a:	d009      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800216c:	4b51      	ldr	r3, [pc, #324]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800216e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002170:	4a58      	ldr	r2, [pc, #352]	@ (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002172:	4013      	ands	r3, r2
 8002174:	0019      	movs	r1, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69da      	ldr	r2, [r3, #28]
 800217a:	4b4e      	ldr	r3, [pc, #312]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800217c:	430a      	orrs	r2, r1
 800217e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2220      	movs	r2, #32
 8002186:	4013      	ands	r3, r2
 8002188:	d009      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800218a:	4b4a      	ldr	r3, [pc, #296]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800218c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800218e:	4a52      	ldr	r2, [pc, #328]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002190:	4013      	ands	r3, r2
 8002192:	0019      	movs	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691a      	ldr	r2, [r3, #16]
 8002198:	4b46      	ldr	r3, [pc, #280]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800219a:	430a      	orrs	r2, r1
 800219c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	2380      	movs	r3, #128	@ 0x80
 80021a4:	01db      	lsls	r3, r3, #7
 80021a6:	4013      	ands	r3, r2
 80021a8:	d015      	beq.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021aa:	4b42      	ldr	r3, [pc, #264]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	0899      	lsrs	r1, r3, #2
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a1a      	ldr	r2, [r3, #32]
 80021b6:	4b3f      	ldr	r3, [pc, #252]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021b8:	430a      	orrs	r2, r1
 80021ba:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a1a      	ldr	r2, [r3, #32]
 80021c0:	2380      	movs	r3, #128	@ 0x80
 80021c2:	05db      	lsls	r3, r3, #23
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d106      	bne.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80021c8:	4b3a      	ldr	r3, [pc, #232]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ca:	68da      	ldr	r2, [r3, #12]
 80021cc:	4b39      	ldr	r3, [pc, #228]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ce:	2180      	movs	r1, #128	@ 0x80
 80021d0:	0249      	lsls	r1, r1, #9
 80021d2:	430a      	orrs	r2, r1
 80021d4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	2380      	movs	r3, #128	@ 0x80
 80021dc:	031b      	lsls	r3, r3, #12
 80021de:	4013      	ands	r3, r2
 80021e0:	d009      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80021e2:	4b34      	ldr	r3, [pc, #208]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021e6:	2240      	movs	r2, #64	@ 0x40
 80021e8:	4393      	bics	r3, r2
 80021ea:	0019      	movs	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021f0:	4b30      	ldr	r3, [pc, #192]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021f2:	430a      	orrs	r2, r1
 80021f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	2380      	movs	r3, #128	@ 0x80
 80021fc:	039b      	lsls	r3, r3, #14
 80021fe:	4013      	ands	r3, r2
 8002200:	d016      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002202:	4b2c      	ldr	r3, [pc, #176]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002204:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002206:	4a35      	ldr	r2, [pc, #212]	@ (80022dc <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002208:	4013      	ands	r3, r2
 800220a:	0019      	movs	r1, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002210:	4b28      	ldr	r3, [pc, #160]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002212:	430a      	orrs	r2, r1
 8002214:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800221a:	2380      	movs	r3, #128	@ 0x80
 800221c:	03db      	lsls	r3, r3, #15
 800221e:	429a      	cmp	r2, r3
 8002220:	d106      	bne.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002222:	4b24      	ldr	r3, [pc, #144]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	4b23      	ldr	r3, [pc, #140]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002228:	2180      	movs	r1, #128	@ 0x80
 800222a:	0449      	lsls	r1, r1, #17
 800222c:	430a      	orrs	r2, r1
 800222e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2380      	movs	r3, #128	@ 0x80
 8002236:	03db      	lsls	r3, r3, #15
 8002238:	4013      	ands	r3, r2
 800223a:	d016      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800223c:	4b1d      	ldr	r3, [pc, #116]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800223e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002240:	4a27      	ldr	r2, [pc, #156]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002242:	4013      	ands	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800224a:	4b1a      	ldr	r3, [pc, #104]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800224c:	430a      	orrs	r2, r1
 800224e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002254:	2380      	movs	r3, #128	@ 0x80
 8002256:	045b      	lsls	r3, r3, #17
 8002258:	429a      	cmp	r2, r3
 800225a:	d106      	bne.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800225c:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	4b14      	ldr	r3, [pc, #80]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002262:	2180      	movs	r1, #128	@ 0x80
 8002264:	0449      	lsls	r1, r1, #17
 8002266:	430a      	orrs	r2, r1
 8002268:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	2380      	movs	r3, #128	@ 0x80
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	4013      	ands	r3, r2
 8002274:	d016      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002276:	4b0f      	ldr	r3, [pc, #60]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227a:	4a1a      	ldr	r2, [pc, #104]	@ (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800227c:	4013      	ands	r3, r2
 800227e:	0019      	movs	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	695a      	ldr	r2, [r3, #20]
 8002284:	4b0b      	ldr	r3, [pc, #44]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002286:	430a      	orrs	r2, r1
 8002288:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	695a      	ldr	r2, [r3, #20]
 800228e:	2380      	movs	r3, #128	@ 0x80
 8002290:	01db      	lsls	r3, r3, #7
 8002292:	429a      	cmp	r2, r3
 8002294:	d106      	bne.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002296:	4b07      	ldr	r3, [pc, #28]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002298:	68da      	ldr	r2, [r3, #12]
 800229a:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800229c:	2180      	movs	r1, #128	@ 0x80
 800229e:	0249      	lsls	r1, r1, #9
 80022a0:	430a      	orrs	r2, r1
 80022a2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80022a4:	2312      	movs	r3, #18
 80022a6:	18fb      	adds	r3, r7, r3
 80022a8:	781b      	ldrb	r3, [r3, #0]
}
 80022aa:	0018      	movs	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	b006      	add	sp, #24
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	40021000 	.word	0x40021000
 80022b8:	40007000 	.word	0x40007000
 80022bc:	fffffcff 	.word	0xfffffcff
 80022c0:	fffeffff 	.word	0xfffeffff
 80022c4:	00001388 	.word	0x00001388
 80022c8:	efffffff 	.word	0xefffffff
 80022cc:	fffff3ff 	.word	0xfffff3ff
 80022d0:	fff3ffff 	.word	0xfff3ffff
 80022d4:	ffcfffff 	.word	0xffcfffff
 80022d8:	ffffcfff 	.word	0xffffcfff
 80022dc:	ffbfffff 	.word	0xffbfffff
 80022e0:	feffffff 	.word	0xfeffffff
 80022e4:	ffff3fff 	.word	0xffff3fff

080022e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e046      	b.n	8002388 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2288      	movs	r2, #136	@ 0x88
 80022fe:	589b      	ldr	r3, [r3, r2]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d107      	bne.n	8002314 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2284      	movs	r2, #132	@ 0x84
 8002308:	2100      	movs	r1, #0
 800230a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	0018      	movs	r0, r3
 8002310:	f7fe fc02 	bl	8000b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2288      	movs	r2, #136	@ 0x88
 8002318:	2124      	movs	r1, #36	@ 0x24
 800231a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2101      	movs	r1, #1
 8002328:	438a      	bics	r2, r1
 800232a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	0018      	movs	r0, r3
 8002338:	f000 fb8e 	bl	8002a58 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	0018      	movs	r0, r3
 8002340:	f000 f8cc 	bl	80024dc <UART_SetConfig>
 8002344:	0003      	movs	r3, r0
 8002346:	2b01      	cmp	r3, #1
 8002348:	d101      	bne.n	800234e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e01c      	b.n	8002388 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	490d      	ldr	r1, [pc, #52]	@ (8002390 <HAL_UART_Init+0xa8>)
 800235a:	400a      	ands	r2, r1
 800235c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	212a      	movs	r1, #42	@ 0x2a
 800236a:	438a      	bics	r2, r1
 800236c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2101      	movs	r1, #1
 800237a:	430a      	orrs	r2, r1
 800237c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	0018      	movs	r0, r3
 8002382:	f000 fc1d 	bl	8002bc0 <UART_CheckIdleState>
 8002386:	0003      	movs	r3, r0
}
 8002388:	0018      	movs	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	b002      	add	sp, #8
 800238e:	bd80      	pop	{r7, pc}
 8002390:	ffffb7ff 	.word	0xffffb7ff

08002394 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b08a      	sub	sp, #40	@ 0x28
 8002398:	af02      	add	r7, sp, #8
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	1dbb      	adds	r3, r7, #6
 80023a2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2288      	movs	r2, #136	@ 0x88
 80023a8:	589b      	ldr	r3, [r3, r2]
 80023aa:	2b20      	cmp	r3, #32
 80023ac:	d000      	beq.n	80023b0 <HAL_UART_Transmit+0x1c>
 80023ae:	e090      	b.n	80024d2 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d003      	beq.n	80023be <HAL_UART_Transmit+0x2a>
 80023b6:	1dbb      	adds	r3, r7, #6
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d101      	bne.n	80023c2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	e088      	b.n	80024d4 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	2380      	movs	r3, #128	@ 0x80
 80023c8:	015b      	lsls	r3, r3, #5
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d109      	bne.n	80023e2 <HAL_UART_Transmit+0x4e>
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d105      	bne.n	80023e2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2201      	movs	r2, #1
 80023da:	4013      	ands	r3, r2
 80023dc:	d001      	beq.n	80023e2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e078      	b.n	80024d4 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2290      	movs	r2, #144	@ 0x90
 80023e6:	2100      	movs	r1, #0
 80023e8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2288      	movs	r2, #136	@ 0x88
 80023ee:	2121      	movs	r1, #33	@ 0x21
 80023f0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023f2:	f7fe fc9b 	bl	8000d2c <HAL_GetTick>
 80023f6:	0003      	movs	r3, r0
 80023f8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	1dba      	adds	r2, r7, #6
 80023fe:	2154      	movs	r1, #84	@ 0x54
 8002400:	8812      	ldrh	r2, [r2, #0]
 8002402:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	1dba      	adds	r2, r7, #6
 8002408:	2156      	movs	r1, #86	@ 0x56
 800240a:	8812      	ldrh	r2, [r2, #0]
 800240c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	689a      	ldr	r2, [r3, #8]
 8002412:	2380      	movs	r3, #128	@ 0x80
 8002414:	015b      	lsls	r3, r3, #5
 8002416:	429a      	cmp	r2, r3
 8002418:	d108      	bne.n	800242c <HAL_UART_Transmit+0x98>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d104      	bne.n	800242c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002422:	2300      	movs	r3, #0
 8002424:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	61bb      	str	r3, [r7, #24]
 800242a:	e003      	b.n	8002434 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002430:	2300      	movs	r3, #0
 8002432:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002434:	e030      	b.n	8002498 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002436:	697a      	ldr	r2, [r7, #20]
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	0013      	movs	r3, r2
 8002440:	2200      	movs	r2, #0
 8002442:	2180      	movs	r1, #128	@ 0x80
 8002444:	f000 fc66 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 8002448:	1e03      	subs	r3, r0, #0
 800244a:	d005      	beq.n	8002458 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2288      	movs	r2, #136	@ 0x88
 8002450:	2120      	movs	r1, #32
 8002452:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e03d      	b.n	80024d4 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002458:	69fb      	ldr	r3, [r7, #28]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d10b      	bne.n	8002476 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	001a      	movs	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	05d2      	lsls	r2, r2, #23
 800246a:	0dd2      	lsrs	r2, r2, #23
 800246c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	3302      	adds	r3, #2
 8002472:	61bb      	str	r3, [r7, #24]
 8002474:	e007      	b.n	8002486 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	781a      	ldrb	r2, [r3, #0]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	3301      	adds	r3, #1
 8002484:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2256      	movs	r2, #86	@ 0x56
 800248a:	5a9b      	ldrh	r3, [r3, r2]
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b299      	uxth	r1, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2256      	movs	r2, #86	@ 0x56
 8002496:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2256      	movs	r2, #86	@ 0x56
 800249c:	5a9b      	ldrh	r3, [r3, r2]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1c8      	bne.n	8002436 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024a4:	697a      	ldr	r2, [r7, #20]
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	0013      	movs	r3, r2
 80024ae:	2200      	movs	r2, #0
 80024b0:	2140      	movs	r1, #64	@ 0x40
 80024b2:	f000 fc2f 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 80024b6:	1e03      	subs	r3, r0, #0
 80024b8:	d005      	beq.n	80024c6 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2288      	movs	r2, #136	@ 0x88
 80024be:	2120      	movs	r1, #32
 80024c0:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e006      	b.n	80024d4 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2288      	movs	r2, #136	@ 0x88
 80024ca:	2120      	movs	r1, #32
 80024cc:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80024ce:	2300      	movs	r3, #0
 80024d0:	e000      	b.n	80024d4 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80024d2:	2302      	movs	r3, #2
  }
}
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b008      	add	sp, #32
 80024da:	bd80      	pop	{r7, pc}

080024dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024dc:	b5b0      	push	{r4, r5, r7, lr}
 80024de:	b090      	sub	sp, #64	@ 0x40
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80024e4:	231a      	movs	r3, #26
 80024e6:	2220      	movs	r2, #32
 80024e8:	189b      	adds	r3, r3, r2
 80024ea:	19db      	adds	r3, r3, r7
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	431a      	orrs	r2, r3
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	4313      	orrs	r3, r2
 8002506:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4aaf      	ldr	r2, [pc, #700]	@ (80027cc <UART_SetConfig+0x2f0>)
 8002510:	4013      	ands	r3, r2
 8002512:	0019      	movs	r1, r3
 8002514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800251a:	430b      	orrs	r3, r1
 800251c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4aaa      	ldr	r2, [pc, #680]	@ (80027d0 <UART_SetConfig+0x2f4>)
 8002526:	4013      	ands	r3, r2
 8002528:	0018      	movs	r0, r3
 800252a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252c:	68d9      	ldr	r1, [r3, #12]
 800252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	0003      	movs	r3, r0
 8002534:	430b      	orrs	r3, r1
 8002536:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800253e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4aa4      	ldr	r2, [pc, #656]	@ (80027d4 <UART_SetConfig+0x2f8>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d004      	beq.n	8002552 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254a:	6a1b      	ldr	r3, [r3, #32]
 800254c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800254e:	4313      	orrs	r3, r2
 8002550:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4a9f      	ldr	r2, [pc, #636]	@ (80027d8 <UART_SetConfig+0x2fc>)
 800255a:	4013      	ands	r3, r2
 800255c:	0019      	movs	r1, r3
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002564:	430b      	orrs	r3, r1
 8002566:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256e:	220f      	movs	r2, #15
 8002570:	4393      	bics	r3, r2
 8002572:	0018      	movs	r0, r3
 8002574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002576:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	0003      	movs	r3, r0
 800257e:	430b      	orrs	r3, r1
 8002580:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a95      	ldr	r2, [pc, #596]	@ (80027dc <UART_SetConfig+0x300>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d131      	bne.n	80025f0 <UART_SetConfig+0x114>
 800258c:	4b94      	ldr	r3, [pc, #592]	@ (80027e0 <UART_SetConfig+0x304>)
 800258e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002590:	2203      	movs	r2, #3
 8002592:	4013      	ands	r3, r2
 8002594:	2b03      	cmp	r3, #3
 8002596:	d01d      	beq.n	80025d4 <UART_SetConfig+0xf8>
 8002598:	d823      	bhi.n	80025e2 <UART_SetConfig+0x106>
 800259a:	2b02      	cmp	r3, #2
 800259c:	d00c      	beq.n	80025b8 <UART_SetConfig+0xdc>
 800259e:	d820      	bhi.n	80025e2 <UART_SetConfig+0x106>
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d002      	beq.n	80025aa <UART_SetConfig+0xce>
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d00e      	beq.n	80025c6 <UART_SetConfig+0xea>
 80025a8:	e01b      	b.n	80025e2 <UART_SetConfig+0x106>
 80025aa:	231b      	movs	r3, #27
 80025ac:	2220      	movs	r2, #32
 80025ae:	189b      	adds	r3, r3, r2
 80025b0:	19db      	adds	r3, r3, r7
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
 80025b6:	e0b4      	b.n	8002722 <UART_SetConfig+0x246>
 80025b8:	231b      	movs	r3, #27
 80025ba:	2220      	movs	r2, #32
 80025bc:	189b      	adds	r3, r3, r2
 80025be:	19db      	adds	r3, r3, r7
 80025c0:	2202      	movs	r2, #2
 80025c2:	701a      	strb	r2, [r3, #0]
 80025c4:	e0ad      	b.n	8002722 <UART_SetConfig+0x246>
 80025c6:	231b      	movs	r3, #27
 80025c8:	2220      	movs	r2, #32
 80025ca:	189b      	adds	r3, r3, r2
 80025cc:	19db      	adds	r3, r3, r7
 80025ce:	2204      	movs	r2, #4
 80025d0:	701a      	strb	r2, [r3, #0]
 80025d2:	e0a6      	b.n	8002722 <UART_SetConfig+0x246>
 80025d4:	231b      	movs	r3, #27
 80025d6:	2220      	movs	r2, #32
 80025d8:	189b      	adds	r3, r3, r2
 80025da:	19db      	adds	r3, r3, r7
 80025dc:	2208      	movs	r2, #8
 80025de:	701a      	strb	r2, [r3, #0]
 80025e0:	e09f      	b.n	8002722 <UART_SetConfig+0x246>
 80025e2:	231b      	movs	r3, #27
 80025e4:	2220      	movs	r2, #32
 80025e6:	189b      	adds	r3, r3, r2
 80025e8:	19db      	adds	r3, r3, r7
 80025ea:	2210      	movs	r2, #16
 80025ec:	701a      	strb	r2, [r3, #0]
 80025ee:	e098      	b.n	8002722 <UART_SetConfig+0x246>
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a7b      	ldr	r2, [pc, #492]	@ (80027e4 <UART_SetConfig+0x308>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d131      	bne.n	800265e <UART_SetConfig+0x182>
 80025fa:	4b79      	ldr	r3, [pc, #484]	@ (80027e0 <UART_SetConfig+0x304>)
 80025fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fe:	220c      	movs	r2, #12
 8002600:	4013      	ands	r3, r2
 8002602:	2b0c      	cmp	r3, #12
 8002604:	d01d      	beq.n	8002642 <UART_SetConfig+0x166>
 8002606:	d823      	bhi.n	8002650 <UART_SetConfig+0x174>
 8002608:	2b08      	cmp	r3, #8
 800260a:	d00c      	beq.n	8002626 <UART_SetConfig+0x14a>
 800260c:	d820      	bhi.n	8002650 <UART_SetConfig+0x174>
 800260e:	2b00      	cmp	r3, #0
 8002610:	d002      	beq.n	8002618 <UART_SetConfig+0x13c>
 8002612:	2b04      	cmp	r3, #4
 8002614:	d00e      	beq.n	8002634 <UART_SetConfig+0x158>
 8002616:	e01b      	b.n	8002650 <UART_SetConfig+0x174>
 8002618:	231b      	movs	r3, #27
 800261a:	2220      	movs	r2, #32
 800261c:	189b      	adds	r3, r3, r2
 800261e:	19db      	adds	r3, r3, r7
 8002620:	2200      	movs	r2, #0
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e07d      	b.n	8002722 <UART_SetConfig+0x246>
 8002626:	231b      	movs	r3, #27
 8002628:	2220      	movs	r2, #32
 800262a:	189b      	adds	r3, r3, r2
 800262c:	19db      	adds	r3, r3, r7
 800262e:	2202      	movs	r2, #2
 8002630:	701a      	strb	r2, [r3, #0]
 8002632:	e076      	b.n	8002722 <UART_SetConfig+0x246>
 8002634:	231b      	movs	r3, #27
 8002636:	2220      	movs	r2, #32
 8002638:	189b      	adds	r3, r3, r2
 800263a:	19db      	adds	r3, r3, r7
 800263c:	2204      	movs	r2, #4
 800263e:	701a      	strb	r2, [r3, #0]
 8002640:	e06f      	b.n	8002722 <UART_SetConfig+0x246>
 8002642:	231b      	movs	r3, #27
 8002644:	2220      	movs	r2, #32
 8002646:	189b      	adds	r3, r3, r2
 8002648:	19db      	adds	r3, r3, r7
 800264a:	2208      	movs	r2, #8
 800264c:	701a      	strb	r2, [r3, #0]
 800264e:	e068      	b.n	8002722 <UART_SetConfig+0x246>
 8002650:	231b      	movs	r3, #27
 8002652:	2220      	movs	r2, #32
 8002654:	189b      	adds	r3, r3, r2
 8002656:	19db      	adds	r3, r3, r7
 8002658:	2210      	movs	r2, #16
 800265a:	701a      	strb	r2, [r3, #0]
 800265c:	e061      	b.n	8002722 <UART_SetConfig+0x246>
 800265e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a61      	ldr	r2, [pc, #388]	@ (80027e8 <UART_SetConfig+0x30c>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d106      	bne.n	8002676 <UART_SetConfig+0x19a>
 8002668:	231b      	movs	r3, #27
 800266a:	2220      	movs	r2, #32
 800266c:	189b      	adds	r3, r3, r2
 800266e:	19db      	adds	r3, r3, r7
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	e055      	b.n	8002722 <UART_SetConfig+0x246>
 8002676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5c      	ldr	r2, [pc, #368]	@ (80027ec <UART_SetConfig+0x310>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d106      	bne.n	800268e <UART_SetConfig+0x1b2>
 8002680:	231b      	movs	r3, #27
 8002682:	2220      	movs	r2, #32
 8002684:	189b      	adds	r3, r3, r2
 8002686:	19db      	adds	r3, r3, r7
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
 800268c:	e049      	b.n	8002722 <UART_SetConfig+0x246>
 800268e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a50      	ldr	r2, [pc, #320]	@ (80027d4 <UART_SetConfig+0x2f8>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d13e      	bne.n	8002716 <UART_SetConfig+0x23a>
 8002698:	4b51      	ldr	r3, [pc, #324]	@ (80027e0 <UART_SetConfig+0x304>)
 800269a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800269c:	23c0      	movs	r3, #192	@ 0xc0
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	4013      	ands	r3, r2
 80026a2:	22c0      	movs	r2, #192	@ 0xc0
 80026a4:	0112      	lsls	r2, r2, #4
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d027      	beq.n	80026fa <UART_SetConfig+0x21e>
 80026aa:	22c0      	movs	r2, #192	@ 0xc0
 80026ac:	0112      	lsls	r2, r2, #4
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d82a      	bhi.n	8002708 <UART_SetConfig+0x22c>
 80026b2:	2280      	movs	r2, #128	@ 0x80
 80026b4:	0112      	lsls	r2, r2, #4
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d011      	beq.n	80026de <UART_SetConfig+0x202>
 80026ba:	2280      	movs	r2, #128	@ 0x80
 80026bc:	0112      	lsls	r2, r2, #4
 80026be:	4293      	cmp	r3, r2
 80026c0:	d822      	bhi.n	8002708 <UART_SetConfig+0x22c>
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d004      	beq.n	80026d0 <UART_SetConfig+0x1f4>
 80026c6:	2280      	movs	r2, #128	@ 0x80
 80026c8:	00d2      	lsls	r2, r2, #3
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d00e      	beq.n	80026ec <UART_SetConfig+0x210>
 80026ce:	e01b      	b.n	8002708 <UART_SetConfig+0x22c>
 80026d0:	231b      	movs	r3, #27
 80026d2:	2220      	movs	r2, #32
 80026d4:	189b      	adds	r3, r3, r2
 80026d6:	19db      	adds	r3, r3, r7
 80026d8:	2200      	movs	r2, #0
 80026da:	701a      	strb	r2, [r3, #0]
 80026dc:	e021      	b.n	8002722 <UART_SetConfig+0x246>
 80026de:	231b      	movs	r3, #27
 80026e0:	2220      	movs	r2, #32
 80026e2:	189b      	adds	r3, r3, r2
 80026e4:	19db      	adds	r3, r3, r7
 80026e6:	2202      	movs	r2, #2
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	e01a      	b.n	8002722 <UART_SetConfig+0x246>
 80026ec:	231b      	movs	r3, #27
 80026ee:	2220      	movs	r2, #32
 80026f0:	189b      	adds	r3, r3, r2
 80026f2:	19db      	adds	r3, r3, r7
 80026f4:	2204      	movs	r2, #4
 80026f6:	701a      	strb	r2, [r3, #0]
 80026f8:	e013      	b.n	8002722 <UART_SetConfig+0x246>
 80026fa:	231b      	movs	r3, #27
 80026fc:	2220      	movs	r2, #32
 80026fe:	189b      	adds	r3, r3, r2
 8002700:	19db      	adds	r3, r3, r7
 8002702:	2208      	movs	r2, #8
 8002704:	701a      	strb	r2, [r3, #0]
 8002706:	e00c      	b.n	8002722 <UART_SetConfig+0x246>
 8002708:	231b      	movs	r3, #27
 800270a:	2220      	movs	r2, #32
 800270c:	189b      	adds	r3, r3, r2
 800270e:	19db      	adds	r3, r3, r7
 8002710:	2210      	movs	r2, #16
 8002712:	701a      	strb	r2, [r3, #0]
 8002714:	e005      	b.n	8002722 <UART_SetConfig+0x246>
 8002716:	231b      	movs	r3, #27
 8002718:	2220      	movs	r2, #32
 800271a:	189b      	adds	r3, r3, r2
 800271c:	19db      	adds	r3, r3, r7
 800271e:	2210      	movs	r2, #16
 8002720:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a2b      	ldr	r2, [pc, #172]	@ (80027d4 <UART_SetConfig+0x2f8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d000      	beq.n	800272e <UART_SetConfig+0x252>
 800272c:	e0a9      	b.n	8002882 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800272e:	231b      	movs	r3, #27
 8002730:	2220      	movs	r2, #32
 8002732:	189b      	adds	r3, r3, r2
 8002734:	19db      	adds	r3, r3, r7
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	2b08      	cmp	r3, #8
 800273a:	d015      	beq.n	8002768 <UART_SetConfig+0x28c>
 800273c:	dc18      	bgt.n	8002770 <UART_SetConfig+0x294>
 800273e:	2b04      	cmp	r3, #4
 8002740:	d00d      	beq.n	800275e <UART_SetConfig+0x282>
 8002742:	dc15      	bgt.n	8002770 <UART_SetConfig+0x294>
 8002744:	2b00      	cmp	r3, #0
 8002746:	d002      	beq.n	800274e <UART_SetConfig+0x272>
 8002748:	2b02      	cmp	r3, #2
 800274a:	d005      	beq.n	8002758 <UART_SetConfig+0x27c>
 800274c:	e010      	b.n	8002770 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800274e:	f7ff fbfd 	bl	8001f4c <HAL_RCC_GetPCLK1Freq>
 8002752:	0003      	movs	r3, r0
 8002754:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002756:	e014      	b.n	8002782 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002758:	4b25      	ldr	r3, [pc, #148]	@ (80027f0 <UART_SetConfig+0x314>)
 800275a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800275c:	e011      	b.n	8002782 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800275e:	f7ff fb69 	bl	8001e34 <HAL_RCC_GetSysClockFreq>
 8002762:	0003      	movs	r3, r0
 8002764:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002766:	e00c      	b.n	8002782 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002768:	2380      	movs	r3, #128	@ 0x80
 800276a:	021b      	lsls	r3, r3, #8
 800276c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800276e:	e008      	b.n	8002782 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002770:	2300      	movs	r3, #0
 8002772:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002774:	231a      	movs	r3, #26
 8002776:	2220      	movs	r2, #32
 8002778:	189b      	adds	r3, r3, r2
 800277a:	19db      	adds	r3, r3, r7
 800277c:	2201      	movs	r2, #1
 800277e:	701a      	strb	r2, [r3, #0]
        break;
 8002780:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002784:	2b00      	cmp	r3, #0
 8002786:	d100      	bne.n	800278a <UART_SetConfig+0x2ae>
 8002788:	e14b      	b.n	8002a22 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800278e:	4b19      	ldr	r3, [pc, #100]	@ (80027f4 <UART_SetConfig+0x318>)
 8002790:	0052      	lsls	r2, r2, #1
 8002792:	5ad3      	ldrh	r3, [r2, r3]
 8002794:	0019      	movs	r1, r3
 8002796:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002798:	f7fd fcbe 	bl	8000118 <__udivsi3>
 800279c:	0003      	movs	r3, r0
 800279e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	0013      	movs	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	189b      	adds	r3, r3, r2
 80027aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d305      	bcc.n	80027bc <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80027b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80027b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d91d      	bls.n	80027f8 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80027bc:	231a      	movs	r3, #26
 80027be:	2220      	movs	r2, #32
 80027c0:	189b      	adds	r3, r3, r2
 80027c2:	19db      	adds	r3, r3, r7
 80027c4:	2201      	movs	r2, #1
 80027c6:	701a      	strb	r2, [r3, #0]
 80027c8:	e12b      	b.n	8002a22 <UART_SetConfig+0x546>
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	cfff69f3 	.word	0xcfff69f3
 80027d0:	ffffcfff 	.word	0xffffcfff
 80027d4:	40008000 	.word	0x40008000
 80027d8:	11fff4ff 	.word	0x11fff4ff
 80027dc:	40013800 	.word	0x40013800
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40004400 	.word	0x40004400
 80027e8:	40004800 	.word	0x40004800
 80027ec:	40004c00 	.word	0x40004c00
 80027f0:	00f42400 	.word	0x00f42400
 80027f4:	080040f4 	.word	0x080040f4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027fa:	61bb      	str	r3, [r7, #24]
 80027fc:	2300      	movs	r3, #0
 80027fe:	61fb      	str	r3, [r7, #28]
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002804:	4b92      	ldr	r3, [pc, #584]	@ (8002a50 <UART_SetConfig+0x574>)
 8002806:	0052      	lsls	r2, r2, #1
 8002808:	5ad3      	ldrh	r3, [r2, r3]
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	69b8      	ldr	r0, [r7, #24]
 8002816:	69f9      	ldr	r1, [r7, #28]
 8002818:	f7fd fdf4 	bl	8000404 <__aeabi_uldivmod>
 800281c:	0002      	movs	r2, r0
 800281e:	000b      	movs	r3, r1
 8002820:	0e11      	lsrs	r1, r2, #24
 8002822:	021d      	lsls	r5, r3, #8
 8002824:	430d      	orrs	r5, r1
 8002826:	0214      	lsls	r4, r2, #8
 8002828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	085b      	lsrs	r3, r3, #1
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68b8      	ldr	r0, [r7, #8]
 8002836:	68f9      	ldr	r1, [r7, #12]
 8002838:	1900      	adds	r0, r0, r4
 800283a:	4169      	adcs	r1, r5
 800283c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	603b      	str	r3, [r7, #0]
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f7fd fddb 	bl	8000404 <__aeabi_uldivmod>
 800284e:	0002      	movs	r2, r0
 8002850:	000b      	movs	r3, r1
 8002852:	0013      	movs	r3, r2
 8002854:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002858:	23c0      	movs	r3, #192	@ 0xc0
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	429a      	cmp	r2, r3
 800285e:	d309      	bcc.n	8002874 <UART_SetConfig+0x398>
 8002860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002862:	2380      	movs	r3, #128	@ 0x80
 8002864:	035b      	lsls	r3, r3, #13
 8002866:	429a      	cmp	r2, r3
 8002868:	d204      	bcs.n	8002874 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002870:	60da      	str	r2, [r3, #12]
 8002872:	e0d6      	b.n	8002a22 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002874:	231a      	movs	r3, #26
 8002876:	2220      	movs	r2, #32
 8002878:	189b      	adds	r3, r3, r2
 800287a:	19db      	adds	r3, r3, r7
 800287c:	2201      	movs	r2, #1
 800287e:	701a      	strb	r2, [r3, #0]
 8002880:	e0cf      	b.n	8002a22 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002884:	69da      	ldr	r2, [r3, #28]
 8002886:	2380      	movs	r3, #128	@ 0x80
 8002888:	021b      	lsls	r3, r3, #8
 800288a:	429a      	cmp	r2, r3
 800288c:	d000      	beq.n	8002890 <UART_SetConfig+0x3b4>
 800288e:	e070      	b.n	8002972 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002890:	231b      	movs	r3, #27
 8002892:	2220      	movs	r2, #32
 8002894:	189b      	adds	r3, r3, r2
 8002896:	19db      	adds	r3, r3, r7
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b08      	cmp	r3, #8
 800289c:	d015      	beq.n	80028ca <UART_SetConfig+0x3ee>
 800289e:	dc18      	bgt.n	80028d2 <UART_SetConfig+0x3f6>
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d00d      	beq.n	80028c0 <UART_SetConfig+0x3e4>
 80028a4:	dc15      	bgt.n	80028d2 <UART_SetConfig+0x3f6>
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d002      	beq.n	80028b0 <UART_SetConfig+0x3d4>
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d005      	beq.n	80028ba <UART_SetConfig+0x3de>
 80028ae:	e010      	b.n	80028d2 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028b0:	f7ff fb4c 	bl	8001f4c <HAL_RCC_GetPCLK1Freq>
 80028b4:	0003      	movs	r3, r0
 80028b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80028b8:	e014      	b.n	80028e4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028ba:	4b66      	ldr	r3, [pc, #408]	@ (8002a54 <UART_SetConfig+0x578>)
 80028bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80028be:	e011      	b.n	80028e4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028c0:	f7ff fab8 	bl	8001e34 <HAL_RCC_GetSysClockFreq>
 80028c4:	0003      	movs	r3, r0
 80028c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80028c8:	e00c      	b.n	80028e4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ca:	2380      	movs	r3, #128	@ 0x80
 80028cc:	021b      	lsls	r3, r3, #8
 80028ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80028d0:	e008      	b.n	80028e4 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80028d6:	231a      	movs	r3, #26
 80028d8:	2220      	movs	r2, #32
 80028da:	189b      	adds	r3, r3, r2
 80028dc:	19db      	adds	r3, r3, r7
 80028de:	2201      	movs	r2, #1
 80028e0:	701a      	strb	r2, [r3, #0]
        break;
 80028e2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d100      	bne.n	80028ec <UART_SetConfig+0x410>
 80028ea:	e09a      	b.n	8002a22 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028f0:	4b57      	ldr	r3, [pc, #348]	@ (8002a50 <UART_SetConfig+0x574>)
 80028f2:	0052      	lsls	r2, r2, #1
 80028f4:	5ad3      	ldrh	r3, [r2, r3]
 80028f6:	0019      	movs	r1, r3
 80028f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80028fa:	f7fd fc0d 	bl	8000118 <__udivsi3>
 80028fe:	0003      	movs	r3, r0
 8002900:	005a      	lsls	r2, r3, #1
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	085b      	lsrs	r3, r3, #1
 8002908:	18d2      	adds	r2, r2, r3
 800290a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	0019      	movs	r1, r3
 8002910:	0010      	movs	r0, r2
 8002912:	f7fd fc01 	bl	8000118 <__udivsi3>
 8002916:	0003      	movs	r3, r0
 8002918:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800291a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800291c:	2b0f      	cmp	r3, #15
 800291e:	d921      	bls.n	8002964 <UART_SetConfig+0x488>
 8002920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002922:	2380      	movs	r3, #128	@ 0x80
 8002924:	025b      	lsls	r3, r3, #9
 8002926:	429a      	cmp	r2, r3
 8002928:	d21c      	bcs.n	8002964 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800292a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800292c:	b29a      	uxth	r2, r3
 800292e:	200e      	movs	r0, #14
 8002930:	2420      	movs	r4, #32
 8002932:	1903      	adds	r3, r0, r4
 8002934:	19db      	adds	r3, r3, r7
 8002936:	210f      	movs	r1, #15
 8002938:	438a      	bics	r2, r1
 800293a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800293c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800293e:	085b      	lsrs	r3, r3, #1
 8002940:	b29b      	uxth	r3, r3
 8002942:	2207      	movs	r2, #7
 8002944:	4013      	ands	r3, r2
 8002946:	b299      	uxth	r1, r3
 8002948:	1903      	adds	r3, r0, r4
 800294a:	19db      	adds	r3, r3, r7
 800294c:	1902      	adds	r2, r0, r4
 800294e:	19d2      	adds	r2, r2, r7
 8002950:	8812      	ldrh	r2, [r2, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	1902      	adds	r2, r0, r4
 800295c:	19d2      	adds	r2, r2, r7
 800295e:	8812      	ldrh	r2, [r2, #0]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	e05e      	b.n	8002a22 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002964:	231a      	movs	r3, #26
 8002966:	2220      	movs	r2, #32
 8002968:	189b      	adds	r3, r3, r2
 800296a:	19db      	adds	r3, r3, r7
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
 8002970:	e057      	b.n	8002a22 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002972:	231b      	movs	r3, #27
 8002974:	2220      	movs	r2, #32
 8002976:	189b      	adds	r3, r3, r2
 8002978:	19db      	adds	r3, r3, r7
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b08      	cmp	r3, #8
 800297e:	d015      	beq.n	80029ac <UART_SetConfig+0x4d0>
 8002980:	dc18      	bgt.n	80029b4 <UART_SetConfig+0x4d8>
 8002982:	2b04      	cmp	r3, #4
 8002984:	d00d      	beq.n	80029a2 <UART_SetConfig+0x4c6>
 8002986:	dc15      	bgt.n	80029b4 <UART_SetConfig+0x4d8>
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <UART_SetConfig+0x4b6>
 800298c:	2b02      	cmp	r3, #2
 800298e:	d005      	beq.n	800299c <UART_SetConfig+0x4c0>
 8002990:	e010      	b.n	80029b4 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002992:	f7ff fadb 	bl	8001f4c <HAL_RCC_GetPCLK1Freq>
 8002996:	0003      	movs	r3, r0
 8002998:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800299a:	e014      	b.n	80029c6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800299c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <UART_SetConfig+0x578>)
 800299e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029a0:	e011      	b.n	80029c6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029a2:	f7ff fa47 	bl	8001e34 <HAL_RCC_GetSysClockFreq>
 80029a6:	0003      	movs	r3, r0
 80029a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029aa:	e00c      	b.n	80029c6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029ac:	2380      	movs	r3, #128	@ 0x80
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80029b2:	e008      	b.n	80029c6 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80029b8:	231a      	movs	r3, #26
 80029ba:	2220      	movs	r2, #32
 80029bc:	189b      	adds	r3, r3, r2
 80029be:	19db      	adds	r3, r3, r7
 80029c0:	2201      	movs	r2, #1
 80029c2:	701a      	strb	r2, [r3, #0]
        break;
 80029c4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80029c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d02a      	beq.n	8002a22 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80029cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029d0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a50 <UART_SetConfig+0x574>)
 80029d2:	0052      	lsls	r2, r2, #1
 80029d4:	5ad3      	ldrh	r3, [r2, r3]
 80029d6:	0019      	movs	r1, r3
 80029d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80029da:	f7fd fb9d 	bl	8000118 <__udivsi3>
 80029de:	0003      	movs	r3, r0
 80029e0:	001a      	movs	r2, r3
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	085b      	lsrs	r3, r3, #1
 80029e8:	18d2      	adds	r2, r2, r3
 80029ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	0019      	movs	r1, r3
 80029f0:	0010      	movs	r0, r2
 80029f2:	f7fd fb91 	bl	8000118 <__udivsi3>
 80029f6:	0003      	movs	r3, r0
 80029f8:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029fc:	2b0f      	cmp	r3, #15
 80029fe:	d90a      	bls.n	8002a16 <UART_SetConfig+0x53a>
 8002a00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a02:	2380      	movs	r3, #128	@ 0x80
 8002a04:	025b      	lsls	r3, r3, #9
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d205      	bcs.n	8002a16 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	60da      	str	r2, [r3, #12]
 8002a14:	e005      	b.n	8002a22 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002a16:	231a      	movs	r3, #26
 8002a18:	2220      	movs	r2, #32
 8002a1a:	189b      	adds	r3, r3, r2
 8002a1c:	19db      	adds	r3, r3, r7
 8002a1e:	2201      	movs	r2, #1
 8002a20:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a24:	226a      	movs	r2, #106	@ 0x6a
 8002a26:	2101      	movs	r1, #1
 8002a28:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	2268      	movs	r2, #104	@ 0x68
 8002a2e:	2101      	movs	r1, #1
 8002a30:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	2200      	movs	r2, #0
 8002a36:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002a3e:	231a      	movs	r3, #26
 8002a40:	2220      	movs	r2, #32
 8002a42:	189b      	adds	r3, r3, r2
 8002a44:	19db      	adds	r3, r3, r7
 8002a46:	781b      	ldrb	r3, [r3, #0]
}
 8002a48:	0018      	movs	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b010      	add	sp, #64	@ 0x40
 8002a4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a50:	080040f4 	.word	0x080040f4
 8002a54:	00f42400 	.word	0x00f42400

08002a58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a64:	2208      	movs	r2, #8
 8002a66:	4013      	ands	r3, r2
 8002a68:	d00b      	beq.n	8002a82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	4a4a      	ldr	r2, [pc, #296]	@ (8002b9c <UART_AdvFeatureConfig+0x144>)
 8002a72:	4013      	ands	r3, r2
 8002a74:	0019      	movs	r1, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a86:	2201      	movs	r2, #1
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d00b      	beq.n	8002aa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	4a43      	ldr	r2, [pc, #268]	@ (8002ba0 <UART_AdvFeatureConfig+0x148>)
 8002a94:	4013      	ands	r3, r2
 8002a96:	0019      	movs	r1, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d00b      	beq.n	8002ac6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ba4 <UART_AdvFeatureConfig+0x14c>)
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	0019      	movs	r1, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aca:	2204      	movs	r2, #4
 8002acc:	4013      	ands	r3, r2
 8002ace:	d00b      	beq.n	8002ae8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	4a34      	ldr	r2, [pc, #208]	@ (8002ba8 <UART_AdvFeatureConfig+0x150>)
 8002ad8:	4013      	ands	r3, r2
 8002ada:	0019      	movs	r1, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aec:	2210      	movs	r2, #16
 8002aee:	4013      	ands	r3, r2
 8002af0:	d00b      	beq.n	8002b0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	4a2c      	ldr	r2, [pc, #176]	@ (8002bac <UART_AdvFeatureConfig+0x154>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	0019      	movs	r1, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b0e:	2220      	movs	r2, #32
 8002b10:	4013      	ands	r3, r2
 8002b12:	d00b      	beq.n	8002b2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	4a25      	ldr	r2, [pc, #148]	@ (8002bb0 <UART_AdvFeatureConfig+0x158>)
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	0019      	movs	r1, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b30:	2240      	movs	r2, #64	@ 0x40
 8002b32:	4013      	ands	r3, r2
 8002b34:	d01d      	beq.n	8002b72 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb4 <UART_AdvFeatureConfig+0x15c>)
 8002b3e:	4013      	ands	r3, r2
 8002b40:	0019      	movs	r1, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b52:	2380      	movs	r3, #128	@ 0x80
 8002b54:	035b      	lsls	r3, r3, #13
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d10b      	bne.n	8002b72 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4a15      	ldr	r2, [pc, #84]	@ (8002bb8 <UART_AdvFeatureConfig+0x160>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	0019      	movs	r1, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	2280      	movs	r2, #128	@ 0x80
 8002b78:	4013      	ands	r3, r2
 8002b7a:	d00b      	beq.n	8002b94 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4a0e      	ldr	r2, [pc, #56]	@ (8002bbc <UART_AdvFeatureConfig+0x164>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	0019      	movs	r1, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	605a      	str	r2, [r3, #4]
  }
}
 8002b94:	46c0      	nop			@ (mov r8, r8)
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b002      	add	sp, #8
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	ffff7fff 	.word	0xffff7fff
 8002ba0:	fffdffff 	.word	0xfffdffff
 8002ba4:	fffeffff 	.word	0xfffeffff
 8002ba8:	fffbffff 	.word	0xfffbffff
 8002bac:	ffffefff 	.word	0xffffefff
 8002bb0:	ffffdfff 	.word	0xffffdfff
 8002bb4:	ffefffff 	.word	0xffefffff
 8002bb8:	ff9fffff 	.word	0xff9fffff
 8002bbc:	fff7ffff 	.word	0xfff7ffff

08002bc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b092      	sub	sp, #72	@ 0x48
 8002bc4:	af02      	add	r7, sp, #8
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2290      	movs	r2, #144	@ 0x90
 8002bcc:	2100      	movs	r1, #0
 8002bce:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002bd0:	f7fe f8ac 	bl	8000d2c <HAL_GetTick>
 8002bd4:	0003      	movs	r3, r0
 8002bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2208      	movs	r2, #8
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d12d      	bne.n	8002c42 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002be8:	2280      	movs	r2, #128	@ 0x80
 8002bea:	0391      	lsls	r1, r2, #14
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	4a47      	ldr	r2, [pc, #284]	@ (8002d0c <UART_CheckIdleState+0x14c>)
 8002bf0:	9200      	str	r2, [sp, #0]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f000 f88e 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 8002bf8:	1e03      	subs	r3, r0, #0
 8002bfa:	d022      	beq.n	8002c42 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bfc:	f3ef 8310 	mrs	r3, PRIMASK
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002c04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c06:	2301      	movs	r3, #1
 8002c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c0c:	f383 8810 	msr	PRIMASK, r3
}
 8002c10:	46c0      	nop			@ (mov r8, r8)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2180      	movs	r1, #128	@ 0x80
 8002c1e:	438a      	bics	r2, r1
 8002c20:	601a      	str	r2, [r3, #0]
 8002c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c28:	f383 8810 	msr	PRIMASK, r3
}
 8002c2c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2288      	movs	r2, #136	@ 0x88
 8002c32:	2120      	movs	r1, #32
 8002c34:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2284      	movs	r2, #132	@ 0x84
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e060      	b.n	8002d04 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2204      	movs	r2, #4
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	d146      	bne.n	8002cde <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c52:	2280      	movs	r2, #128	@ 0x80
 8002c54:	03d1      	lsls	r1, r2, #15
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	4a2c      	ldr	r2, [pc, #176]	@ (8002d0c <UART_CheckIdleState+0x14c>)
 8002c5a:	9200      	str	r2, [sp, #0]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f000 f859 	bl	8002d14 <UART_WaitOnFlagUntilTimeout>
 8002c62:	1e03      	subs	r3, r0, #0
 8002c64:	d03b      	beq.n	8002cde <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c66:	f3ef 8310 	mrs	r3, PRIMASK
 8002c6a:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c70:	2301      	movs	r3, #1
 8002c72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	f383 8810 	msr	PRIMASK, r3
}
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4922      	ldr	r1, [pc, #136]	@ (8002d10 <UART_CheckIdleState+0x150>)
 8002c88:	400a      	ands	r2, r1
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f383 8810 	msr	PRIMASK, r3
}
 8002c96:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c98:	f3ef 8310 	mrs	r3, PRIMASK
 8002c9c:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c9e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ca0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	f383 8810 	msr	PRIMASK, r3
}
 8002cac:	46c0      	nop			@ (mov r8, r8)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2101      	movs	r1, #1
 8002cba:	438a      	bics	r2, r1
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	f383 8810 	msr	PRIMASK, r3
}
 8002cc8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	228c      	movs	r2, #140	@ 0x8c
 8002cce:	2120      	movs	r1, #32
 8002cd0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2284      	movs	r2, #132	@ 0x84
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e012      	b.n	8002d04 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2288      	movs	r2, #136	@ 0x88
 8002ce2:	2120      	movs	r1, #32
 8002ce4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	228c      	movs	r2, #140	@ 0x8c
 8002cea:	2120      	movs	r1, #32
 8002cec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2284      	movs	r2, #132	@ 0x84
 8002cfe:	2100      	movs	r1, #0
 8002d00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	0018      	movs	r0, r3
 8002d06:	46bd      	mov	sp, r7
 8002d08:	b010      	add	sp, #64	@ 0x40
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	01ffffff 	.word	0x01ffffff
 8002d10:	fffffedf 	.word	0xfffffedf

08002d14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	1dfb      	adds	r3, r7, #7
 8002d22:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d24:	e051      	b.n	8002dca <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	d04e      	beq.n	8002dca <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d2c:	f7fd fffe 	bl	8000d2c <HAL_GetTick>
 8002d30:	0002      	movs	r2, r0
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d302      	bcc.n	8002d42 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e051      	b.n	8002dea <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2204      	movs	r2, #4
 8002d4e:	4013      	ands	r3, r2
 8002d50:	d03b      	beq.n	8002dca <UART_WaitOnFlagUntilTimeout+0xb6>
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b80      	cmp	r3, #128	@ 0x80
 8002d56:	d038      	beq.n	8002dca <UART_WaitOnFlagUntilTimeout+0xb6>
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b40      	cmp	r3, #64	@ 0x40
 8002d5c:	d035      	beq.n	8002dca <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	2208      	movs	r2, #8
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d111      	bne.n	8002d90 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2208      	movs	r2, #8
 8002d72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	0018      	movs	r0, r3
 8002d78:	f000 f83c 	bl	8002df4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2290      	movs	r2, #144	@ 0x90
 8002d80:	2108      	movs	r1, #8
 8002d82:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2284      	movs	r2, #132	@ 0x84
 8002d88:	2100      	movs	r1, #0
 8002d8a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e02c      	b.n	8002dea <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	69da      	ldr	r2, [r3, #28]
 8002d96:	2380      	movs	r3, #128	@ 0x80
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d112      	bne.n	8002dca <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2280      	movs	r2, #128	@ 0x80
 8002daa:	0112      	lsls	r2, r2, #4
 8002dac:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f000 f81f 	bl	8002df4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2290      	movs	r2, #144	@ 0x90
 8002dba:	2120      	movs	r1, #32
 8002dbc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2284      	movs	r2, #132	@ 0x84
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e00f      	b.n	8002dea <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	68ba      	ldr	r2, [r7, #8]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	68ba      	ldr	r2, [r7, #8]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	425a      	negs	r2, r3
 8002dda:	4153      	adcs	r3, r2
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	001a      	movs	r2, r3
 8002de0:	1dfb      	adds	r3, r7, #7
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d09e      	beq.n	8002d26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	0018      	movs	r0, r3
 8002dec:	46bd      	mov	sp, r7
 8002dee:	b004      	add	sp, #16
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b08e      	sub	sp, #56	@ 0x38
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dfc:	f3ef 8310 	mrs	r3, PRIMASK
 8002e00:	617b      	str	r3, [r7, #20]
  return(result);
 8002e02:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e06:	2301      	movs	r3, #1
 8002e08:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	f383 8810 	msr	PRIMASK, r3
}
 8002e10:	46c0      	nop			@ (mov r8, r8)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4926      	ldr	r1, [pc, #152]	@ (8002eb8 <UART_EndRxTransfer+0xc4>)
 8002e1e:	400a      	ands	r2, r1
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	f383 8810 	msr	PRIMASK, r3
}
 8002e2c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e2e:	f3ef 8310 	mrs	r3, PRIMASK
 8002e32:	623b      	str	r3, [r7, #32]
  return(result);
 8002e34:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e36:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e38:	2301      	movs	r3, #1
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	f383 8810 	msr	PRIMASK, r3
}
 8002e42:	46c0      	nop			@ (mov r8, r8)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	491b      	ldr	r1, [pc, #108]	@ (8002ebc <UART_EndRxTransfer+0xc8>)
 8002e50:	400a      	ands	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]
 8002e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e56:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e5a:	f383 8810 	msr	PRIMASK, r3
}
 8002e5e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d118      	bne.n	8002e9a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e68:	f3ef 8310 	mrs	r3, PRIMASK
 8002e6c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e6e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e72:	2301      	movs	r3, #1
 8002e74:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f383 8810 	msr	PRIMASK, r3
}
 8002e7c:	46c0      	nop			@ (mov r8, r8)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2110      	movs	r1, #16
 8002e8a:	438a      	bics	r2, r1
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	f383 8810 	msr	PRIMASK, r3
}
 8002e98:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	228c      	movs	r2, #140	@ 0x8c
 8002e9e:	2120      	movs	r1, #32
 8002ea0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b00e      	add	sp, #56	@ 0x38
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	46c0      	nop			@ (mov r8, r8)
 8002eb8:	fffffedf 	.word	0xfffffedf
 8002ebc:	effffffe 	.word	0xeffffffe

08002ec0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2284      	movs	r2, #132	@ 0x84
 8002ecc:	5c9b      	ldrb	r3, [r3, r2]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_UARTEx_DisableFifoMode+0x16>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e027      	b.n	8002f26 <HAL_UARTEx_DisableFifoMode+0x66>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2284      	movs	r2, #132	@ 0x84
 8002eda:	2101      	movs	r1, #1
 8002edc:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2288      	movs	r2, #136	@ 0x88
 8002ee2:	2124      	movs	r1, #36	@ 0x24
 8002ee4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2101      	movs	r1, #1
 8002efa:	438a      	bics	r2, r1
 8002efc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	4a0b      	ldr	r2, [pc, #44]	@ (8002f30 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2288      	movs	r2, #136	@ 0x88
 8002f18:	2120      	movs	r1, #32
 8002f1a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2284      	movs	r2, #132	@ 0x84
 8002f20:	2100      	movs	r1, #0
 8002f22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	0018      	movs	r0, r3
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b004      	add	sp, #16
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	dfffffff 	.word	0xdfffffff

08002f34 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2284      	movs	r2, #132	@ 0x84
 8002f42:	5c9b      	ldrb	r3, [r3, r2]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d101      	bne.n	8002f4c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e02e      	b.n	8002faa <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2284      	movs	r2, #132	@ 0x84
 8002f50:	2101      	movs	r1, #1
 8002f52:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2288      	movs	r2, #136	@ 0x88
 8002f58:	2124      	movs	r1, #36	@ 0x24
 8002f5a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2101      	movs	r1, #1
 8002f70:	438a      	bics	r2, r1
 8002f72:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	00db      	lsls	r3, r3, #3
 8002f7c:	08d9      	lsrs	r1, r3, #3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f000 f854 	bl	8003038 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2288      	movs	r2, #136	@ 0x88
 8002f9c:	2120      	movs	r1, #32
 8002f9e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2284      	movs	r2, #132	@ 0x84
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	0018      	movs	r0, r3
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b004      	add	sp, #16
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2284      	movs	r2, #132	@ 0x84
 8002fc2:	5c9b      	ldrb	r3, [r3, r2]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d101      	bne.n	8002fcc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e02f      	b.n	800302c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2284      	movs	r2, #132	@ 0x84
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2288      	movs	r2, #136	@ 0x88
 8002fd8:	2124      	movs	r1, #36	@ 0x24
 8002fda:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2101      	movs	r1, #1
 8002ff0:	438a      	bics	r2, r1
 8002ff2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8003034 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	0019      	movs	r1, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	0018      	movs	r0, r3
 800300e:	f000 f813 	bl	8003038 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2288      	movs	r2, #136	@ 0x88
 800301e:	2120      	movs	r1, #32
 8003020:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2284      	movs	r2, #132	@ 0x84
 8003026:	2100      	movs	r1, #0
 8003028:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	0018      	movs	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	b004      	add	sp, #16
 8003032:	bd80      	pop	{r7, pc}
 8003034:	f1ffffff 	.word	0xf1ffffff

08003038 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003044:	2b00      	cmp	r3, #0
 8003046:	d108      	bne.n	800305a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	226a      	movs	r2, #106	@ 0x6a
 800304c:	2101      	movs	r1, #1
 800304e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2268      	movs	r2, #104	@ 0x68
 8003054:	2101      	movs	r1, #1
 8003056:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003058:	e043      	b.n	80030e2 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800305a:	260f      	movs	r6, #15
 800305c:	19bb      	adds	r3, r7, r6
 800305e:	2208      	movs	r2, #8
 8003060:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003062:	200e      	movs	r0, #14
 8003064:	183b      	adds	r3, r7, r0
 8003066:	2208      	movs	r2, #8
 8003068:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	0e5b      	lsrs	r3, r3, #25
 8003072:	b2da      	uxtb	r2, r3
 8003074:	240d      	movs	r4, #13
 8003076:	193b      	adds	r3, r7, r4
 8003078:	2107      	movs	r1, #7
 800307a:	400a      	ands	r2, r1
 800307c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	0f5b      	lsrs	r3, r3, #29
 8003086:	b2da      	uxtb	r2, r3
 8003088:	250c      	movs	r5, #12
 800308a:	197b      	adds	r3, r7, r5
 800308c:	2107      	movs	r1, #7
 800308e:	400a      	ands	r2, r1
 8003090:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003092:	183b      	adds	r3, r7, r0
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	197a      	adds	r2, r7, r5
 8003098:	7812      	ldrb	r2, [r2, #0]
 800309a:	4914      	ldr	r1, [pc, #80]	@ (80030ec <UARTEx_SetNbDataToProcess+0xb4>)
 800309c:	5c8a      	ldrb	r2, [r1, r2]
 800309e:	435a      	muls	r2, r3
 80030a0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80030a2:	197b      	adds	r3, r7, r5
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	4a12      	ldr	r2, [pc, #72]	@ (80030f0 <UARTEx_SetNbDataToProcess+0xb8>)
 80030a8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030aa:	0019      	movs	r1, r3
 80030ac:	f7fd f8be 	bl	800022c <__divsi3>
 80030b0:	0003      	movs	r3, r0
 80030b2:	b299      	uxth	r1, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	226a      	movs	r2, #106	@ 0x6a
 80030b8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80030ba:	19bb      	adds	r3, r7, r6
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	193a      	adds	r2, r7, r4
 80030c0:	7812      	ldrb	r2, [r2, #0]
 80030c2:	490a      	ldr	r1, [pc, #40]	@ (80030ec <UARTEx_SetNbDataToProcess+0xb4>)
 80030c4:	5c8a      	ldrb	r2, [r1, r2]
 80030c6:	435a      	muls	r2, r3
 80030c8:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80030ca:	193b      	adds	r3, r7, r4
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	4a08      	ldr	r2, [pc, #32]	@ (80030f0 <UARTEx_SetNbDataToProcess+0xb8>)
 80030d0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80030d2:	0019      	movs	r1, r3
 80030d4:	f7fd f8aa 	bl	800022c <__divsi3>
 80030d8:	0003      	movs	r3, r0
 80030da:	b299      	uxth	r1, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2268      	movs	r2, #104	@ 0x68
 80030e0:	5299      	strh	r1, [r3, r2]
}
 80030e2:	46c0      	nop			@ (mov r8, r8)
 80030e4:	46bd      	mov	sp, r7
 80030e6:	b005      	add	sp, #20
 80030e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030ea:	46c0      	nop			@ (mov r8, r8)
 80030ec:	0800410c 	.word	0x0800410c
 80030f0:	08004114 	.word	0x08004114

080030f4 <std>:
 80030f4:	2300      	movs	r3, #0
 80030f6:	b510      	push	{r4, lr}
 80030f8:	0004      	movs	r4, r0
 80030fa:	6003      	str	r3, [r0, #0]
 80030fc:	6043      	str	r3, [r0, #4]
 80030fe:	6083      	str	r3, [r0, #8]
 8003100:	8181      	strh	r1, [r0, #12]
 8003102:	6643      	str	r3, [r0, #100]	@ 0x64
 8003104:	81c2      	strh	r2, [r0, #14]
 8003106:	6103      	str	r3, [r0, #16]
 8003108:	6143      	str	r3, [r0, #20]
 800310a:	6183      	str	r3, [r0, #24]
 800310c:	0019      	movs	r1, r3
 800310e:	2208      	movs	r2, #8
 8003110:	305c      	adds	r0, #92	@ 0x5c
 8003112:	f000 f90f 	bl	8003334 <memset>
 8003116:	4b0b      	ldr	r3, [pc, #44]	@ (8003144 <std+0x50>)
 8003118:	6224      	str	r4, [r4, #32]
 800311a:	6263      	str	r3, [r4, #36]	@ 0x24
 800311c:	4b0a      	ldr	r3, [pc, #40]	@ (8003148 <std+0x54>)
 800311e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003120:	4b0a      	ldr	r3, [pc, #40]	@ (800314c <std+0x58>)
 8003122:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003124:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <std+0x5c>)
 8003126:	6323      	str	r3, [r4, #48]	@ 0x30
 8003128:	4b0a      	ldr	r3, [pc, #40]	@ (8003154 <std+0x60>)
 800312a:	429c      	cmp	r4, r3
 800312c:	d005      	beq.n	800313a <std+0x46>
 800312e:	4b0a      	ldr	r3, [pc, #40]	@ (8003158 <std+0x64>)
 8003130:	429c      	cmp	r4, r3
 8003132:	d002      	beq.n	800313a <std+0x46>
 8003134:	4b09      	ldr	r3, [pc, #36]	@ (800315c <std+0x68>)
 8003136:	429c      	cmp	r4, r3
 8003138:	d103      	bne.n	8003142 <std+0x4e>
 800313a:	0020      	movs	r0, r4
 800313c:	3058      	adds	r0, #88	@ 0x58
 800313e:	f000 f979 	bl	8003434 <__retarget_lock_init_recursive>
 8003142:	bd10      	pop	{r4, pc}
 8003144:	0800329d 	.word	0x0800329d
 8003148:	080032c5 	.word	0x080032c5
 800314c:	080032fd 	.word	0x080032fd
 8003150:	08003329 	.word	0x08003329
 8003154:	20000160 	.word	0x20000160
 8003158:	200001c8 	.word	0x200001c8
 800315c:	20000230 	.word	0x20000230

08003160 <stdio_exit_handler>:
 8003160:	b510      	push	{r4, lr}
 8003162:	4a03      	ldr	r2, [pc, #12]	@ (8003170 <stdio_exit_handler+0x10>)
 8003164:	4903      	ldr	r1, [pc, #12]	@ (8003174 <stdio_exit_handler+0x14>)
 8003166:	4804      	ldr	r0, [pc, #16]	@ (8003178 <stdio_exit_handler+0x18>)
 8003168:	f000 f86c 	bl	8003244 <_fwalk_sglue>
 800316c:	bd10      	pop	{r4, pc}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	20000024 	.word	0x20000024
 8003174:	08003cc1 	.word	0x08003cc1
 8003178:	20000034 	.word	0x20000034

0800317c <cleanup_stdio>:
 800317c:	6841      	ldr	r1, [r0, #4]
 800317e:	4b0b      	ldr	r3, [pc, #44]	@ (80031ac <cleanup_stdio+0x30>)
 8003180:	b510      	push	{r4, lr}
 8003182:	0004      	movs	r4, r0
 8003184:	4299      	cmp	r1, r3
 8003186:	d001      	beq.n	800318c <cleanup_stdio+0x10>
 8003188:	f000 fd9a 	bl	8003cc0 <_fflush_r>
 800318c:	68a1      	ldr	r1, [r4, #8]
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <cleanup_stdio+0x34>)
 8003190:	4299      	cmp	r1, r3
 8003192:	d002      	beq.n	800319a <cleanup_stdio+0x1e>
 8003194:	0020      	movs	r0, r4
 8003196:	f000 fd93 	bl	8003cc0 <_fflush_r>
 800319a:	68e1      	ldr	r1, [r4, #12]
 800319c:	4b05      	ldr	r3, [pc, #20]	@ (80031b4 <cleanup_stdio+0x38>)
 800319e:	4299      	cmp	r1, r3
 80031a0:	d002      	beq.n	80031a8 <cleanup_stdio+0x2c>
 80031a2:	0020      	movs	r0, r4
 80031a4:	f000 fd8c 	bl	8003cc0 <_fflush_r>
 80031a8:	bd10      	pop	{r4, pc}
 80031aa:	46c0      	nop			@ (mov r8, r8)
 80031ac:	20000160 	.word	0x20000160
 80031b0:	200001c8 	.word	0x200001c8
 80031b4:	20000230 	.word	0x20000230

080031b8 <global_stdio_init.part.0>:
 80031b8:	b510      	push	{r4, lr}
 80031ba:	4b09      	ldr	r3, [pc, #36]	@ (80031e0 <global_stdio_init.part.0+0x28>)
 80031bc:	4a09      	ldr	r2, [pc, #36]	@ (80031e4 <global_stdio_init.part.0+0x2c>)
 80031be:	2104      	movs	r1, #4
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	4809      	ldr	r0, [pc, #36]	@ (80031e8 <global_stdio_init.part.0+0x30>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	f7ff ff95 	bl	80030f4 <std>
 80031ca:	2201      	movs	r2, #1
 80031cc:	2109      	movs	r1, #9
 80031ce:	4807      	ldr	r0, [pc, #28]	@ (80031ec <global_stdio_init.part.0+0x34>)
 80031d0:	f7ff ff90 	bl	80030f4 <std>
 80031d4:	2202      	movs	r2, #2
 80031d6:	2112      	movs	r1, #18
 80031d8:	4805      	ldr	r0, [pc, #20]	@ (80031f0 <global_stdio_init.part.0+0x38>)
 80031da:	f7ff ff8b 	bl	80030f4 <std>
 80031de:	bd10      	pop	{r4, pc}
 80031e0:	20000298 	.word	0x20000298
 80031e4:	08003161 	.word	0x08003161
 80031e8:	20000160 	.word	0x20000160
 80031ec:	200001c8 	.word	0x200001c8
 80031f0:	20000230 	.word	0x20000230

080031f4 <__sfp_lock_acquire>:
 80031f4:	b510      	push	{r4, lr}
 80031f6:	4802      	ldr	r0, [pc, #8]	@ (8003200 <__sfp_lock_acquire+0xc>)
 80031f8:	f000 f91d 	bl	8003436 <__retarget_lock_acquire_recursive>
 80031fc:	bd10      	pop	{r4, pc}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	200002a1 	.word	0x200002a1

08003204 <__sfp_lock_release>:
 8003204:	b510      	push	{r4, lr}
 8003206:	4802      	ldr	r0, [pc, #8]	@ (8003210 <__sfp_lock_release+0xc>)
 8003208:	f000 f916 	bl	8003438 <__retarget_lock_release_recursive>
 800320c:	bd10      	pop	{r4, pc}
 800320e:	46c0      	nop			@ (mov r8, r8)
 8003210:	200002a1 	.word	0x200002a1

08003214 <__sinit>:
 8003214:	b510      	push	{r4, lr}
 8003216:	0004      	movs	r4, r0
 8003218:	f7ff ffec 	bl	80031f4 <__sfp_lock_acquire>
 800321c:	6a23      	ldr	r3, [r4, #32]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <__sinit+0x14>
 8003222:	f7ff ffef 	bl	8003204 <__sfp_lock_release>
 8003226:	bd10      	pop	{r4, pc}
 8003228:	4b04      	ldr	r3, [pc, #16]	@ (800323c <__sinit+0x28>)
 800322a:	6223      	str	r3, [r4, #32]
 800322c:	4b04      	ldr	r3, [pc, #16]	@ (8003240 <__sinit+0x2c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1f6      	bne.n	8003222 <__sinit+0xe>
 8003234:	f7ff ffc0 	bl	80031b8 <global_stdio_init.part.0>
 8003238:	e7f3      	b.n	8003222 <__sinit+0xe>
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	0800317d 	.word	0x0800317d
 8003240:	20000298 	.word	0x20000298

08003244 <_fwalk_sglue>:
 8003244:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003246:	0014      	movs	r4, r2
 8003248:	2600      	movs	r6, #0
 800324a:	9000      	str	r0, [sp, #0]
 800324c:	9101      	str	r1, [sp, #4]
 800324e:	68a5      	ldr	r5, [r4, #8]
 8003250:	6867      	ldr	r7, [r4, #4]
 8003252:	3f01      	subs	r7, #1
 8003254:	d504      	bpl.n	8003260 <_fwalk_sglue+0x1c>
 8003256:	6824      	ldr	r4, [r4, #0]
 8003258:	2c00      	cmp	r4, #0
 800325a:	d1f8      	bne.n	800324e <_fwalk_sglue+0xa>
 800325c:	0030      	movs	r0, r6
 800325e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003260:	89ab      	ldrh	r3, [r5, #12]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d908      	bls.n	8003278 <_fwalk_sglue+0x34>
 8003266:	220e      	movs	r2, #14
 8003268:	5eab      	ldrsh	r3, [r5, r2]
 800326a:	3301      	adds	r3, #1
 800326c:	d004      	beq.n	8003278 <_fwalk_sglue+0x34>
 800326e:	0029      	movs	r1, r5
 8003270:	9800      	ldr	r0, [sp, #0]
 8003272:	9b01      	ldr	r3, [sp, #4]
 8003274:	4798      	blx	r3
 8003276:	4306      	orrs	r6, r0
 8003278:	3568      	adds	r5, #104	@ 0x68
 800327a:	e7ea      	b.n	8003252 <_fwalk_sglue+0xe>

0800327c <iprintf>:
 800327c:	b40f      	push	{r0, r1, r2, r3}
 800327e:	b507      	push	{r0, r1, r2, lr}
 8003280:	4905      	ldr	r1, [pc, #20]	@ (8003298 <iprintf+0x1c>)
 8003282:	ab04      	add	r3, sp, #16
 8003284:	6808      	ldr	r0, [r1, #0]
 8003286:	cb04      	ldmia	r3!, {r2}
 8003288:	6881      	ldr	r1, [r0, #8]
 800328a:	9301      	str	r3, [sp, #4]
 800328c:	f000 f9fa 	bl	8003684 <_vfiprintf_r>
 8003290:	b003      	add	sp, #12
 8003292:	bc08      	pop	{r3}
 8003294:	b004      	add	sp, #16
 8003296:	4718      	bx	r3
 8003298:	20000030 	.word	0x20000030

0800329c <__sread>:
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	000c      	movs	r4, r1
 80032a0:	250e      	movs	r5, #14
 80032a2:	5f49      	ldrsh	r1, [r1, r5]
 80032a4:	f000 f874 	bl	8003390 <_read_r>
 80032a8:	2800      	cmp	r0, #0
 80032aa:	db03      	blt.n	80032b4 <__sread+0x18>
 80032ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80032ae:	181b      	adds	r3, r3, r0
 80032b0:	6563      	str	r3, [r4, #84]	@ 0x54
 80032b2:	bd70      	pop	{r4, r5, r6, pc}
 80032b4:	89a3      	ldrh	r3, [r4, #12]
 80032b6:	4a02      	ldr	r2, [pc, #8]	@ (80032c0 <__sread+0x24>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	81a3      	strh	r3, [r4, #12]
 80032bc:	e7f9      	b.n	80032b2 <__sread+0x16>
 80032be:	46c0      	nop			@ (mov r8, r8)
 80032c0:	ffffefff 	.word	0xffffefff

080032c4 <__swrite>:
 80032c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c6:	001f      	movs	r7, r3
 80032c8:	898b      	ldrh	r3, [r1, #12]
 80032ca:	0005      	movs	r5, r0
 80032cc:	000c      	movs	r4, r1
 80032ce:	0016      	movs	r6, r2
 80032d0:	05db      	lsls	r3, r3, #23
 80032d2:	d505      	bpl.n	80032e0 <__swrite+0x1c>
 80032d4:	230e      	movs	r3, #14
 80032d6:	5ec9      	ldrsh	r1, [r1, r3]
 80032d8:	2200      	movs	r2, #0
 80032da:	2302      	movs	r3, #2
 80032dc:	f000 f844 	bl	8003368 <_lseek_r>
 80032e0:	89a3      	ldrh	r3, [r4, #12]
 80032e2:	4a05      	ldr	r2, [pc, #20]	@ (80032f8 <__swrite+0x34>)
 80032e4:	0028      	movs	r0, r5
 80032e6:	4013      	ands	r3, r2
 80032e8:	81a3      	strh	r3, [r4, #12]
 80032ea:	0032      	movs	r2, r6
 80032ec:	230e      	movs	r3, #14
 80032ee:	5ee1      	ldrsh	r1, [r4, r3]
 80032f0:	003b      	movs	r3, r7
 80032f2:	f000 f861 	bl	80033b8 <_write_r>
 80032f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032f8:	ffffefff 	.word	0xffffefff

080032fc <__sseek>:
 80032fc:	b570      	push	{r4, r5, r6, lr}
 80032fe:	000c      	movs	r4, r1
 8003300:	250e      	movs	r5, #14
 8003302:	5f49      	ldrsh	r1, [r1, r5]
 8003304:	f000 f830 	bl	8003368 <_lseek_r>
 8003308:	89a3      	ldrh	r3, [r4, #12]
 800330a:	1c42      	adds	r2, r0, #1
 800330c:	d103      	bne.n	8003316 <__sseek+0x1a>
 800330e:	4a05      	ldr	r2, [pc, #20]	@ (8003324 <__sseek+0x28>)
 8003310:	4013      	ands	r3, r2
 8003312:	81a3      	strh	r3, [r4, #12]
 8003314:	bd70      	pop	{r4, r5, r6, pc}
 8003316:	2280      	movs	r2, #128	@ 0x80
 8003318:	0152      	lsls	r2, r2, #5
 800331a:	4313      	orrs	r3, r2
 800331c:	81a3      	strh	r3, [r4, #12]
 800331e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003320:	e7f8      	b.n	8003314 <__sseek+0x18>
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	ffffefff 	.word	0xffffefff

08003328 <__sclose>:
 8003328:	b510      	push	{r4, lr}
 800332a:	230e      	movs	r3, #14
 800332c:	5ec9      	ldrsh	r1, [r1, r3]
 800332e:	f000 f809 	bl	8003344 <_close_r>
 8003332:	bd10      	pop	{r4, pc}

08003334 <memset>:
 8003334:	0003      	movs	r3, r0
 8003336:	1882      	adds	r2, r0, r2
 8003338:	4293      	cmp	r3, r2
 800333a:	d100      	bne.n	800333e <memset+0xa>
 800333c:	4770      	bx	lr
 800333e:	7019      	strb	r1, [r3, #0]
 8003340:	3301      	adds	r3, #1
 8003342:	e7f9      	b.n	8003338 <memset+0x4>

08003344 <_close_r>:
 8003344:	2300      	movs	r3, #0
 8003346:	b570      	push	{r4, r5, r6, lr}
 8003348:	4d06      	ldr	r5, [pc, #24]	@ (8003364 <_close_r+0x20>)
 800334a:	0004      	movs	r4, r0
 800334c:	0008      	movs	r0, r1
 800334e:	602b      	str	r3, [r5, #0]
 8003350:	f7fd fb32 	bl	80009b8 <_close>
 8003354:	1c43      	adds	r3, r0, #1
 8003356:	d103      	bne.n	8003360 <_close_r+0x1c>
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d000      	beq.n	8003360 <_close_r+0x1c>
 800335e:	6023      	str	r3, [r4, #0]
 8003360:	bd70      	pop	{r4, r5, r6, pc}
 8003362:	46c0      	nop			@ (mov r8, r8)
 8003364:	2000029c 	.word	0x2000029c

08003368 <_lseek_r>:
 8003368:	b570      	push	{r4, r5, r6, lr}
 800336a:	0004      	movs	r4, r0
 800336c:	0008      	movs	r0, r1
 800336e:	0011      	movs	r1, r2
 8003370:	001a      	movs	r2, r3
 8003372:	2300      	movs	r3, #0
 8003374:	4d05      	ldr	r5, [pc, #20]	@ (800338c <_lseek_r+0x24>)
 8003376:	602b      	str	r3, [r5, #0]
 8003378:	f7fd fb3f 	bl	80009fa <_lseek>
 800337c:	1c43      	adds	r3, r0, #1
 800337e:	d103      	bne.n	8003388 <_lseek_r+0x20>
 8003380:	682b      	ldr	r3, [r5, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d000      	beq.n	8003388 <_lseek_r+0x20>
 8003386:	6023      	str	r3, [r4, #0]
 8003388:	bd70      	pop	{r4, r5, r6, pc}
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	2000029c 	.word	0x2000029c

08003390 <_read_r>:
 8003390:	b570      	push	{r4, r5, r6, lr}
 8003392:	0004      	movs	r4, r0
 8003394:	0008      	movs	r0, r1
 8003396:	0011      	movs	r1, r2
 8003398:	001a      	movs	r2, r3
 800339a:	2300      	movs	r3, #0
 800339c:	4d05      	ldr	r5, [pc, #20]	@ (80033b4 <_read_r+0x24>)
 800339e:	602b      	str	r3, [r5, #0]
 80033a0:	f7fd fad1 	bl	8000946 <_read>
 80033a4:	1c43      	adds	r3, r0, #1
 80033a6:	d103      	bne.n	80033b0 <_read_r+0x20>
 80033a8:	682b      	ldr	r3, [r5, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d000      	beq.n	80033b0 <_read_r+0x20>
 80033ae:	6023      	str	r3, [r4, #0]
 80033b0:	bd70      	pop	{r4, r5, r6, pc}
 80033b2:	46c0      	nop			@ (mov r8, r8)
 80033b4:	2000029c 	.word	0x2000029c

080033b8 <_write_r>:
 80033b8:	b570      	push	{r4, r5, r6, lr}
 80033ba:	0004      	movs	r4, r0
 80033bc:	0008      	movs	r0, r1
 80033be:	0011      	movs	r1, r2
 80033c0:	001a      	movs	r2, r3
 80033c2:	2300      	movs	r3, #0
 80033c4:	4d05      	ldr	r5, [pc, #20]	@ (80033dc <_write_r+0x24>)
 80033c6:	602b      	str	r3, [r5, #0]
 80033c8:	f7fd fada 	bl	8000980 <_write>
 80033cc:	1c43      	adds	r3, r0, #1
 80033ce:	d103      	bne.n	80033d8 <_write_r+0x20>
 80033d0:	682b      	ldr	r3, [r5, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d000      	beq.n	80033d8 <_write_r+0x20>
 80033d6:	6023      	str	r3, [r4, #0]
 80033d8:	bd70      	pop	{r4, r5, r6, pc}
 80033da:	46c0      	nop			@ (mov r8, r8)
 80033dc:	2000029c 	.word	0x2000029c

080033e0 <__errno>:
 80033e0:	4b01      	ldr	r3, [pc, #4]	@ (80033e8 <__errno+0x8>)
 80033e2:	6818      	ldr	r0, [r3, #0]
 80033e4:	4770      	bx	lr
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	20000030 	.word	0x20000030

080033ec <__libc_init_array>:
 80033ec:	b570      	push	{r4, r5, r6, lr}
 80033ee:	2600      	movs	r6, #0
 80033f0:	4c0c      	ldr	r4, [pc, #48]	@ (8003424 <__libc_init_array+0x38>)
 80033f2:	4d0d      	ldr	r5, [pc, #52]	@ (8003428 <__libc_init_array+0x3c>)
 80033f4:	1b64      	subs	r4, r4, r5
 80033f6:	10a4      	asrs	r4, r4, #2
 80033f8:	42a6      	cmp	r6, r4
 80033fa:	d109      	bne.n	8003410 <__libc_init_array+0x24>
 80033fc:	2600      	movs	r6, #0
 80033fe:	f000 fdd9 	bl	8003fb4 <_init>
 8003402:	4c0a      	ldr	r4, [pc, #40]	@ (800342c <__libc_init_array+0x40>)
 8003404:	4d0a      	ldr	r5, [pc, #40]	@ (8003430 <__libc_init_array+0x44>)
 8003406:	1b64      	subs	r4, r4, r5
 8003408:	10a4      	asrs	r4, r4, #2
 800340a:	42a6      	cmp	r6, r4
 800340c:	d105      	bne.n	800341a <__libc_init_array+0x2e>
 800340e:	bd70      	pop	{r4, r5, r6, pc}
 8003410:	00b3      	lsls	r3, r6, #2
 8003412:	58eb      	ldr	r3, [r5, r3]
 8003414:	4798      	blx	r3
 8003416:	3601      	adds	r6, #1
 8003418:	e7ee      	b.n	80033f8 <__libc_init_array+0xc>
 800341a:	00b3      	lsls	r3, r6, #2
 800341c:	58eb      	ldr	r3, [r5, r3]
 800341e:	4798      	blx	r3
 8003420:	3601      	adds	r6, #1
 8003422:	e7f2      	b.n	800340a <__libc_init_array+0x1e>
 8003424:	08004158 	.word	0x08004158
 8003428:	08004158 	.word	0x08004158
 800342c:	0800415c 	.word	0x0800415c
 8003430:	08004158 	.word	0x08004158

08003434 <__retarget_lock_init_recursive>:
 8003434:	4770      	bx	lr

08003436 <__retarget_lock_acquire_recursive>:
 8003436:	4770      	bx	lr

08003438 <__retarget_lock_release_recursive>:
 8003438:	4770      	bx	lr
	...

0800343c <_free_r>:
 800343c:	b570      	push	{r4, r5, r6, lr}
 800343e:	0005      	movs	r5, r0
 8003440:	1e0c      	subs	r4, r1, #0
 8003442:	d010      	beq.n	8003466 <_free_r+0x2a>
 8003444:	3c04      	subs	r4, #4
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	da00      	bge.n	800344e <_free_r+0x12>
 800344c:	18e4      	adds	r4, r4, r3
 800344e:	0028      	movs	r0, r5
 8003450:	f000 f8e0 	bl	8003614 <__malloc_lock>
 8003454:	4a1d      	ldr	r2, [pc, #116]	@ (80034cc <_free_r+0x90>)
 8003456:	6813      	ldr	r3, [r2, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d105      	bne.n	8003468 <_free_r+0x2c>
 800345c:	6063      	str	r3, [r4, #4]
 800345e:	6014      	str	r4, [r2, #0]
 8003460:	0028      	movs	r0, r5
 8003462:	f000 f8df 	bl	8003624 <__malloc_unlock>
 8003466:	bd70      	pop	{r4, r5, r6, pc}
 8003468:	42a3      	cmp	r3, r4
 800346a:	d908      	bls.n	800347e <_free_r+0x42>
 800346c:	6820      	ldr	r0, [r4, #0]
 800346e:	1821      	adds	r1, r4, r0
 8003470:	428b      	cmp	r3, r1
 8003472:	d1f3      	bne.n	800345c <_free_r+0x20>
 8003474:	6819      	ldr	r1, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	1809      	adds	r1, r1, r0
 800347a:	6021      	str	r1, [r4, #0]
 800347c:	e7ee      	b.n	800345c <_free_r+0x20>
 800347e:	001a      	movs	r2, r3
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <_free_r+0x4e>
 8003486:	42a3      	cmp	r3, r4
 8003488:	d9f9      	bls.n	800347e <_free_r+0x42>
 800348a:	6811      	ldr	r1, [r2, #0]
 800348c:	1850      	adds	r0, r2, r1
 800348e:	42a0      	cmp	r0, r4
 8003490:	d10b      	bne.n	80034aa <_free_r+0x6e>
 8003492:	6820      	ldr	r0, [r4, #0]
 8003494:	1809      	adds	r1, r1, r0
 8003496:	1850      	adds	r0, r2, r1
 8003498:	6011      	str	r1, [r2, #0]
 800349a:	4283      	cmp	r3, r0
 800349c:	d1e0      	bne.n	8003460 <_free_r+0x24>
 800349e:	6818      	ldr	r0, [r3, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	1841      	adds	r1, r0, r1
 80034a4:	6011      	str	r1, [r2, #0]
 80034a6:	6053      	str	r3, [r2, #4]
 80034a8:	e7da      	b.n	8003460 <_free_r+0x24>
 80034aa:	42a0      	cmp	r0, r4
 80034ac:	d902      	bls.n	80034b4 <_free_r+0x78>
 80034ae:	230c      	movs	r3, #12
 80034b0:	602b      	str	r3, [r5, #0]
 80034b2:	e7d5      	b.n	8003460 <_free_r+0x24>
 80034b4:	6820      	ldr	r0, [r4, #0]
 80034b6:	1821      	adds	r1, r4, r0
 80034b8:	428b      	cmp	r3, r1
 80034ba:	d103      	bne.n	80034c4 <_free_r+0x88>
 80034bc:	6819      	ldr	r1, [r3, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	1809      	adds	r1, r1, r0
 80034c2:	6021      	str	r1, [r4, #0]
 80034c4:	6063      	str	r3, [r4, #4]
 80034c6:	6054      	str	r4, [r2, #4]
 80034c8:	e7ca      	b.n	8003460 <_free_r+0x24>
 80034ca:	46c0      	nop			@ (mov r8, r8)
 80034cc:	200002a8 	.word	0x200002a8

080034d0 <sbrk_aligned>:
 80034d0:	b570      	push	{r4, r5, r6, lr}
 80034d2:	4e0f      	ldr	r6, [pc, #60]	@ (8003510 <sbrk_aligned+0x40>)
 80034d4:	000d      	movs	r5, r1
 80034d6:	6831      	ldr	r1, [r6, #0]
 80034d8:	0004      	movs	r4, r0
 80034da:	2900      	cmp	r1, #0
 80034dc:	d102      	bne.n	80034e4 <sbrk_aligned+0x14>
 80034de:	f000 fcbb 	bl	8003e58 <_sbrk_r>
 80034e2:	6030      	str	r0, [r6, #0]
 80034e4:	0029      	movs	r1, r5
 80034e6:	0020      	movs	r0, r4
 80034e8:	f000 fcb6 	bl	8003e58 <_sbrk_r>
 80034ec:	1c43      	adds	r3, r0, #1
 80034ee:	d103      	bne.n	80034f8 <sbrk_aligned+0x28>
 80034f0:	2501      	movs	r5, #1
 80034f2:	426d      	negs	r5, r5
 80034f4:	0028      	movs	r0, r5
 80034f6:	bd70      	pop	{r4, r5, r6, pc}
 80034f8:	2303      	movs	r3, #3
 80034fa:	1cc5      	adds	r5, r0, #3
 80034fc:	439d      	bics	r5, r3
 80034fe:	42a8      	cmp	r0, r5
 8003500:	d0f8      	beq.n	80034f4 <sbrk_aligned+0x24>
 8003502:	1a29      	subs	r1, r5, r0
 8003504:	0020      	movs	r0, r4
 8003506:	f000 fca7 	bl	8003e58 <_sbrk_r>
 800350a:	3001      	adds	r0, #1
 800350c:	d1f2      	bne.n	80034f4 <sbrk_aligned+0x24>
 800350e:	e7ef      	b.n	80034f0 <sbrk_aligned+0x20>
 8003510:	200002a4 	.word	0x200002a4

08003514 <_malloc_r>:
 8003514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003516:	2203      	movs	r2, #3
 8003518:	1ccb      	adds	r3, r1, #3
 800351a:	4393      	bics	r3, r2
 800351c:	3308      	adds	r3, #8
 800351e:	0005      	movs	r5, r0
 8003520:	001f      	movs	r7, r3
 8003522:	2b0c      	cmp	r3, #12
 8003524:	d234      	bcs.n	8003590 <_malloc_r+0x7c>
 8003526:	270c      	movs	r7, #12
 8003528:	42b9      	cmp	r1, r7
 800352a:	d833      	bhi.n	8003594 <_malloc_r+0x80>
 800352c:	0028      	movs	r0, r5
 800352e:	f000 f871 	bl	8003614 <__malloc_lock>
 8003532:	4e37      	ldr	r6, [pc, #220]	@ (8003610 <_malloc_r+0xfc>)
 8003534:	6833      	ldr	r3, [r6, #0]
 8003536:	001c      	movs	r4, r3
 8003538:	2c00      	cmp	r4, #0
 800353a:	d12f      	bne.n	800359c <_malloc_r+0x88>
 800353c:	0039      	movs	r1, r7
 800353e:	0028      	movs	r0, r5
 8003540:	f7ff ffc6 	bl	80034d0 <sbrk_aligned>
 8003544:	0004      	movs	r4, r0
 8003546:	1c43      	adds	r3, r0, #1
 8003548:	d15f      	bne.n	800360a <_malloc_r+0xf6>
 800354a:	6834      	ldr	r4, [r6, #0]
 800354c:	9400      	str	r4, [sp, #0]
 800354e:	9b00      	ldr	r3, [sp, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d14a      	bne.n	80035ea <_malloc_r+0xd6>
 8003554:	2c00      	cmp	r4, #0
 8003556:	d052      	beq.n	80035fe <_malloc_r+0xea>
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	0028      	movs	r0, r5
 800355c:	18e3      	adds	r3, r4, r3
 800355e:	9900      	ldr	r1, [sp, #0]
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	f000 fc79 	bl	8003e58 <_sbrk_r>
 8003566:	9b01      	ldr	r3, [sp, #4]
 8003568:	4283      	cmp	r3, r0
 800356a:	d148      	bne.n	80035fe <_malloc_r+0xea>
 800356c:	6823      	ldr	r3, [r4, #0]
 800356e:	0028      	movs	r0, r5
 8003570:	1aff      	subs	r7, r7, r3
 8003572:	0039      	movs	r1, r7
 8003574:	f7ff ffac 	bl	80034d0 <sbrk_aligned>
 8003578:	3001      	adds	r0, #1
 800357a:	d040      	beq.n	80035fe <_malloc_r+0xea>
 800357c:	6823      	ldr	r3, [r4, #0]
 800357e:	19db      	adds	r3, r3, r7
 8003580:	6023      	str	r3, [r4, #0]
 8003582:	6833      	ldr	r3, [r6, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	2a00      	cmp	r2, #0
 8003588:	d133      	bne.n	80035f2 <_malloc_r+0xde>
 800358a:	9b00      	ldr	r3, [sp, #0]
 800358c:	6033      	str	r3, [r6, #0]
 800358e:	e019      	b.n	80035c4 <_malloc_r+0xb0>
 8003590:	2b00      	cmp	r3, #0
 8003592:	dac9      	bge.n	8003528 <_malloc_r+0x14>
 8003594:	230c      	movs	r3, #12
 8003596:	602b      	str	r3, [r5, #0]
 8003598:	2000      	movs	r0, #0
 800359a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800359c:	6821      	ldr	r1, [r4, #0]
 800359e:	1bc9      	subs	r1, r1, r7
 80035a0:	d420      	bmi.n	80035e4 <_malloc_r+0xd0>
 80035a2:	290b      	cmp	r1, #11
 80035a4:	d90a      	bls.n	80035bc <_malloc_r+0xa8>
 80035a6:	19e2      	adds	r2, r4, r7
 80035a8:	6027      	str	r7, [r4, #0]
 80035aa:	42a3      	cmp	r3, r4
 80035ac:	d104      	bne.n	80035b8 <_malloc_r+0xa4>
 80035ae:	6032      	str	r2, [r6, #0]
 80035b0:	6863      	ldr	r3, [r4, #4]
 80035b2:	6011      	str	r1, [r2, #0]
 80035b4:	6053      	str	r3, [r2, #4]
 80035b6:	e005      	b.n	80035c4 <_malloc_r+0xb0>
 80035b8:	605a      	str	r2, [r3, #4]
 80035ba:	e7f9      	b.n	80035b0 <_malloc_r+0x9c>
 80035bc:	6862      	ldr	r2, [r4, #4]
 80035be:	42a3      	cmp	r3, r4
 80035c0:	d10e      	bne.n	80035e0 <_malloc_r+0xcc>
 80035c2:	6032      	str	r2, [r6, #0]
 80035c4:	0028      	movs	r0, r5
 80035c6:	f000 f82d 	bl	8003624 <__malloc_unlock>
 80035ca:	0020      	movs	r0, r4
 80035cc:	2207      	movs	r2, #7
 80035ce:	300b      	adds	r0, #11
 80035d0:	1d23      	adds	r3, r4, #4
 80035d2:	4390      	bics	r0, r2
 80035d4:	1ac2      	subs	r2, r0, r3
 80035d6:	4298      	cmp	r0, r3
 80035d8:	d0df      	beq.n	800359a <_malloc_r+0x86>
 80035da:	1a1b      	subs	r3, r3, r0
 80035dc:	50a3      	str	r3, [r4, r2]
 80035de:	e7dc      	b.n	800359a <_malloc_r+0x86>
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	e7ef      	b.n	80035c4 <_malloc_r+0xb0>
 80035e4:	0023      	movs	r3, r4
 80035e6:	6864      	ldr	r4, [r4, #4]
 80035e8:	e7a6      	b.n	8003538 <_malloc_r+0x24>
 80035ea:	9c00      	ldr	r4, [sp, #0]
 80035ec:	6863      	ldr	r3, [r4, #4]
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	e7ad      	b.n	800354e <_malloc_r+0x3a>
 80035f2:	001a      	movs	r2, r3
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	42a3      	cmp	r3, r4
 80035f8:	d1fb      	bne.n	80035f2 <_malloc_r+0xde>
 80035fa:	2300      	movs	r3, #0
 80035fc:	e7da      	b.n	80035b4 <_malloc_r+0xa0>
 80035fe:	230c      	movs	r3, #12
 8003600:	0028      	movs	r0, r5
 8003602:	602b      	str	r3, [r5, #0]
 8003604:	f000 f80e 	bl	8003624 <__malloc_unlock>
 8003608:	e7c6      	b.n	8003598 <_malloc_r+0x84>
 800360a:	6007      	str	r7, [r0, #0]
 800360c:	e7da      	b.n	80035c4 <_malloc_r+0xb0>
 800360e:	46c0      	nop			@ (mov r8, r8)
 8003610:	200002a8 	.word	0x200002a8

08003614 <__malloc_lock>:
 8003614:	b510      	push	{r4, lr}
 8003616:	4802      	ldr	r0, [pc, #8]	@ (8003620 <__malloc_lock+0xc>)
 8003618:	f7ff ff0d 	bl	8003436 <__retarget_lock_acquire_recursive>
 800361c:	bd10      	pop	{r4, pc}
 800361e:	46c0      	nop			@ (mov r8, r8)
 8003620:	200002a0 	.word	0x200002a0

08003624 <__malloc_unlock>:
 8003624:	b510      	push	{r4, lr}
 8003626:	4802      	ldr	r0, [pc, #8]	@ (8003630 <__malloc_unlock+0xc>)
 8003628:	f7ff ff06 	bl	8003438 <__retarget_lock_release_recursive>
 800362c:	bd10      	pop	{r4, pc}
 800362e:	46c0      	nop			@ (mov r8, r8)
 8003630:	200002a0 	.word	0x200002a0

08003634 <__sfputc_r>:
 8003634:	6893      	ldr	r3, [r2, #8]
 8003636:	b510      	push	{r4, lr}
 8003638:	3b01      	subs	r3, #1
 800363a:	6093      	str	r3, [r2, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	da04      	bge.n	800364a <__sfputc_r+0x16>
 8003640:	6994      	ldr	r4, [r2, #24]
 8003642:	42a3      	cmp	r3, r4
 8003644:	db07      	blt.n	8003656 <__sfputc_r+0x22>
 8003646:	290a      	cmp	r1, #10
 8003648:	d005      	beq.n	8003656 <__sfputc_r+0x22>
 800364a:	6813      	ldr	r3, [r2, #0]
 800364c:	1c58      	adds	r0, r3, #1
 800364e:	6010      	str	r0, [r2, #0]
 8003650:	7019      	strb	r1, [r3, #0]
 8003652:	0008      	movs	r0, r1
 8003654:	bd10      	pop	{r4, pc}
 8003656:	f000 fb5e 	bl	8003d16 <__swbuf_r>
 800365a:	0001      	movs	r1, r0
 800365c:	e7f9      	b.n	8003652 <__sfputc_r+0x1e>

0800365e <__sfputs_r>:
 800365e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003660:	0006      	movs	r6, r0
 8003662:	000f      	movs	r7, r1
 8003664:	0014      	movs	r4, r2
 8003666:	18d5      	adds	r5, r2, r3
 8003668:	42ac      	cmp	r4, r5
 800366a:	d101      	bne.n	8003670 <__sfputs_r+0x12>
 800366c:	2000      	movs	r0, #0
 800366e:	e007      	b.n	8003680 <__sfputs_r+0x22>
 8003670:	7821      	ldrb	r1, [r4, #0]
 8003672:	003a      	movs	r2, r7
 8003674:	0030      	movs	r0, r6
 8003676:	f7ff ffdd 	bl	8003634 <__sfputc_r>
 800367a:	3401      	adds	r4, #1
 800367c:	1c43      	adds	r3, r0, #1
 800367e:	d1f3      	bne.n	8003668 <__sfputs_r+0xa>
 8003680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003684 <_vfiprintf_r>:
 8003684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003686:	b0a1      	sub	sp, #132	@ 0x84
 8003688:	000f      	movs	r7, r1
 800368a:	0015      	movs	r5, r2
 800368c:	001e      	movs	r6, r3
 800368e:	9003      	str	r0, [sp, #12]
 8003690:	2800      	cmp	r0, #0
 8003692:	d004      	beq.n	800369e <_vfiprintf_r+0x1a>
 8003694:	6a03      	ldr	r3, [r0, #32]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <_vfiprintf_r+0x1a>
 800369a:	f7ff fdbb 	bl	8003214 <__sinit>
 800369e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036a0:	07db      	lsls	r3, r3, #31
 80036a2:	d405      	bmi.n	80036b0 <_vfiprintf_r+0x2c>
 80036a4:	89bb      	ldrh	r3, [r7, #12]
 80036a6:	059b      	lsls	r3, r3, #22
 80036a8:	d402      	bmi.n	80036b0 <_vfiprintf_r+0x2c>
 80036aa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80036ac:	f7ff fec3 	bl	8003436 <__retarget_lock_acquire_recursive>
 80036b0:	89bb      	ldrh	r3, [r7, #12]
 80036b2:	071b      	lsls	r3, r3, #28
 80036b4:	d502      	bpl.n	80036bc <_vfiprintf_r+0x38>
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d113      	bne.n	80036e4 <_vfiprintf_r+0x60>
 80036bc:	0039      	movs	r1, r7
 80036be:	9803      	ldr	r0, [sp, #12]
 80036c0:	f000 fb6c 	bl	8003d9c <__swsetup_r>
 80036c4:	2800      	cmp	r0, #0
 80036c6:	d00d      	beq.n	80036e4 <_vfiprintf_r+0x60>
 80036c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036ca:	07db      	lsls	r3, r3, #31
 80036cc:	d503      	bpl.n	80036d6 <_vfiprintf_r+0x52>
 80036ce:	2001      	movs	r0, #1
 80036d0:	4240      	negs	r0, r0
 80036d2:	b021      	add	sp, #132	@ 0x84
 80036d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036d6:	89bb      	ldrh	r3, [r7, #12]
 80036d8:	059b      	lsls	r3, r3, #22
 80036da:	d4f8      	bmi.n	80036ce <_vfiprintf_r+0x4a>
 80036dc:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80036de:	f7ff feab 	bl	8003438 <__retarget_lock_release_recursive>
 80036e2:	e7f4      	b.n	80036ce <_vfiprintf_r+0x4a>
 80036e4:	2300      	movs	r3, #0
 80036e6:	ac08      	add	r4, sp, #32
 80036e8:	6163      	str	r3, [r4, #20]
 80036ea:	3320      	adds	r3, #32
 80036ec:	7663      	strb	r3, [r4, #25]
 80036ee:	3310      	adds	r3, #16
 80036f0:	76a3      	strb	r3, [r4, #26]
 80036f2:	9607      	str	r6, [sp, #28]
 80036f4:	002e      	movs	r6, r5
 80036f6:	7833      	ldrb	r3, [r6, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <_vfiprintf_r+0x7c>
 80036fc:	2b25      	cmp	r3, #37	@ 0x25
 80036fe:	d148      	bne.n	8003792 <_vfiprintf_r+0x10e>
 8003700:	1b73      	subs	r3, r6, r5
 8003702:	9305      	str	r3, [sp, #20]
 8003704:	42ae      	cmp	r6, r5
 8003706:	d00b      	beq.n	8003720 <_vfiprintf_r+0x9c>
 8003708:	002a      	movs	r2, r5
 800370a:	0039      	movs	r1, r7
 800370c:	9803      	ldr	r0, [sp, #12]
 800370e:	f7ff ffa6 	bl	800365e <__sfputs_r>
 8003712:	3001      	adds	r0, #1
 8003714:	d100      	bne.n	8003718 <_vfiprintf_r+0x94>
 8003716:	e0ae      	b.n	8003876 <_vfiprintf_r+0x1f2>
 8003718:	6963      	ldr	r3, [r4, #20]
 800371a:	9a05      	ldr	r2, [sp, #20]
 800371c:	189b      	adds	r3, r3, r2
 800371e:	6163      	str	r3, [r4, #20]
 8003720:	7833      	ldrb	r3, [r6, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d100      	bne.n	8003728 <_vfiprintf_r+0xa4>
 8003726:	e0a6      	b.n	8003876 <_vfiprintf_r+0x1f2>
 8003728:	2201      	movs	r2, #1
 800372a:	2300      	movs	r3, #0
 800372c:	4252      	negs	r2, r2
 800372e:	6062      	str	r2, [r4, #4]
 8003730:	a904      	add	r1, sp, #16
 8003732:	3254      	adds	r2, #84	@ 0x54
 8003734:	1852      	adds	r2, r2, r1
 8003736:	1c75      	adds	r5, r6, #1
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	60e3      	str	r3, [r4, #12]
 800373c:	60a3      	str	r3, [r4, #8]
 800373e:	7013      	strb	r3, [r2, #0]
 8003740:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003742:	4b59      	ldr	r3, [pc, #356]	@ (80038a8 <_vfiprintf_r+0x224>)
 8003744:	2205      	movs	r2, #5
 8003746:	0018      	movs	r0, r3
 8003748:	7829      	ldrb	r1, [r5, #0]
 800374a:	9305      	str	r3, [sp, #20]
 800374c:	f000 fb96 	bl	8003e7c <memchr>
 8003750:	1c6e      	adds	r6, r5, #1
 8003752:	2800      	cmp	r0, #0
 8003754:	d11f      	bne.n	8003796 <_vfiprintf_r+0x112>
 8003756:	6822      	ldr	r2, [r4, #0]
 8003758:	06d3      	lsls	r3, r2, #27
 800375a:	d504      	bpl.n	8003766 <_vfiprintf_r+0xe2>
 800375c:	2353      	movs	r3, #83	@ 0x53
 800375e:	a904      	add	r1, sp, #16
 8003760:	185b      	adds	r3, r3, r1
 8003762:	2120      	movs	r1, #32
 8003764:	7019      	strb	r1, [r3, #0]
 8003766:	0713      	lsls	r3, r2, #28
 8003768:	d504      	bpl.n	8003774 <_vfiprintf_r+0xf0>
 800376a:	2353      	movs	r3, #83	@ 0x53
 800376c:	a904      	add	r1, sp, #16
 800376e:	185b      	adds	r3, r3, r1
 8003770:	212b      	movs	r1, #43	@ 0x2b
 8003772:	7019      	strb	r1, [r3, #0]
 8003774:	782b      	ldrb	r3, [r5, #0]
 8003776:	2b2a      	cmp	r3, #42	@ 0x2a
 8003778:	d016      	beq.n	80037a8 <_vfiprintf_r+0x124>
 800377a:	002e      	movs	r6, r5
 800377c:	2100      	movs	r1, #0
 800377e:	200a      	movs	r0, #10
 8003780:	68e3      	ldr	r3, [r4, #12]
 8003782:	7832      	ldrb	r2, [r6, #0]
 8003784:	1c75      	adds	r5, r6, #1
 8003786:	3a30      	subs	r2, #48	@ 0x30
 8003788:	2a09      	cmp	r2, #9
 800378a:	d950      	bls.n	800382e <_vfiprintf_r+0x1aa>
 800378c:	2900      	cmp	r1, #0
 800378e:	d111      	bne.n	80037b4 <_vfiprintf_r+0x130>
 8003790:	e017      	b.n	80037c2 <_vfiprintf_r+0x13e>
 8003792:	3601      	adds	r6, #1
 8003794:	e7af      	b.n	80036f6 <_vfiprintf_r+0x72>
 8003796:	9b05      	ldr	r3, [sp, #20]
 8003798:	6822      	ldr	r2, [r4, #0]
 800379a:	1ac0      	subs	r0, r0, r3
 800379c:	2301      	movs	r3, #1
 800379e:	4083      	lsls	r3, r0
 80037a0:	4313      	orrs	r3, r2
 80037a2:	0035      	movs	r5, r6
 80037a4:	6023      	str	r3, [r4, #0]
 80037a6:	e7cc      	b.n	8003742 <_vfiprintf_r+0xbe>
 80037a8:	9b07      	ldr	r3, [sp, #28]
 80037aa:	1d19      	adds	r1, r3, #4
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	9107      	str	r1, [sp, #28]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	db01      	blt.n	80037b8 <_vfiprintf_r+0x134>
 80037b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80037b6:	e004      	b.n	80037c2 <_vfiprintf_r+0x13e>
 80037b8:	425b      	negs	r3, r3
 80037ba:	60e3      	str	r3, [r4, #12]
 80037bc:	2302      	movs	r3, #2
 80037be:	4313      	orrs	r3, r2
 80037c0:	6023      	str	r3, [r4, #0]
 80037c2:	7833      	ldrb	r3, [r6, #0]
 80037c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80037c6:	d10c      	bne.n	80037e2 <_vfiprintf_r+0x15e>
 80037c8:	7873      	ldrb	r3, [r6, #1]
 80037ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80037cc:	d134      	bne.n	8003838 <_vfiprintf_r+0x1b4>
 80037ce:	9b07      	ldr	r3, [sp, #28]
 80037d0:	3602      	adds	r6, #2
 80037d2:	1d1a      	adds	r2, r3, #4
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	9207      	str	r2, [sp, #28]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	da01      	bge.n	80037e0 <_vfiprintf_r+0x15c>
 80037dc:	2301      	movs	r3, #1
 80037de:	425b      	negs	r3, r3
 80037e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80037e2:	4d32      	ldr	r5, [pc, #200]	@ (80038ac <_vfiprintf_r+0x228>)
 80037e4:	2203      	movs	r2, #3
 80037e6:	0028      	movs	r0, r5
 80037e8:	7831      	ldrb	r1, [r6, #0]
 80037ea:	f000 fb47 	bl	8003e7c <memchr>
 80037ee:	2800      	cmp	r0, #0
 80037f0:	d006      	beq.n	8003800 <_vfiprintf_r+0x17c>
 80037f2:	2340      	movs	r3, #64	@ 0x40
 80037f4:	1b40      	subs	r0, r0, r5
 80037f6:	4083      	lsls	r3, r0
 80037f8:	6822      	ldr	r2, [r4, #0]
 80037fa:	3601      	adds	r6, #1
 80037fc:	4313      	orrs	r3, r2
 80037fe:	6023      	str	r3, [r4, #0]
 8003800:	7831      	ldrb	r1, [r6, #0]
 8003802:	2206      	movs	r2, #6
 8003804:	482a      	ldr	r0, [pc, #168]	@ (80038b0 <_vfiprintf_r+0x22c>)
 8003806:	1c75      	adds	r5, r6, #1
 8003808:	7621      	strb	r1, [r4, #24]
 800380a:	f000 fb37 	bl	8003e7c <memchr>
 800380e:	2800      	cmp	r0, #0
 8003810:	d040      	beq.n	8003894 <_vfiprintf_r+0x210>
 8003812:	4b28      	ldr	r3, [pc, #160]	@ (80038b4 <_vfiprintf_r+0x230>)
 8003814:	2b00      	cmp	r3, #0
 8003816:	d122      	bne.n	800385e <_vfiprintf_r+0x1da>
 8003818:	2207      	movs	r2, #7
 800381a:	9b07      	ldr	r3, [sp, #28]
 800381c:	3307      	adds	r3, #7
 800381e:	4393      	bics	r3, r2
 8003820:	3308      	adds	r3, #8
 8003822:	9307      	str	r3, [sp, #28]
 8003824:	6963      	ldr	r3, [r4, #20]
 8003826:	9a04      	ldr	r2, [sp, #16]
 8003828:	189b      	adds	r3, r3, r2
 800382a:	6163      	str	r3, [r4, #20]
 800382c:	e762      	b.n	80036f4 <_vfiprintf_r+0x70>
 800382e:	4343      	muls	r3, r0
 8003830:	002e      	movs	r6, r5
 8003832:	2101      	movs	r1, #1
 8003834:	189b      	adds	r3, r3, r2
 8003836:	e7a4      	b.n	8003782 <_vfiprintf_r+0xfe>
 8003838:	2300      	movs	r3, #0
 800383a:	200a      	movs	r0, #10
 800383c:	0019      	movs	r1, r3
 800383e:	3601      	adds	r6, #1
 8003840:	6063      	str	r3, [r4, #4]
 8003842:	7832      	ldrb	r2, [r6, #0]
 8003844:	1c75      	adds	r5, r6, #1
 8003846:	3a30      	subs	r2, #48	@ 0x30
 8003848:	2a09      	cmp	r2, #9
 800384a:	d903      	bls.n	8003854 <_vfiprintf_r+0x1d0>
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0c8      	beq.n	80037e2 <_vfiprintf_r+0x15e>
 8003850:	9109      	str	r1, [sp, #36]	@ 0x24
 8003852:	e7c6      	b.n	80037e2 <_vfiprintf_r+0x15e>
 8003854:	4341      	muls	r1, r0
 8003856:	002e      	movs	r6, r5
 8003858:	2301      	movs	r3, #1
 800385a:	1889      	adds	r1, r1, r2
 800385c:	e7f1      	b.n	8003842 <_vfiprintf_r+0x1be>
 800385e:	aa07      	add	r2, sp, #28
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	0021      	movs	r1, r4
 8003864:	003a      	movs	r2, r7
 8003866:	4b14      	ldr	r3, [pc, #80]	@ (80038b8 <_vfiprintf_r+0x234>)
 8003868:	9803      	ldr	r0, [sp, #12]
 800386a:	e000      	b.n	800386e <_vfiprintf_r+0x1ea>
 800386c:	bf00      	nop
 800386e:	9004      	str	r0, [sp, #16]
 8003870:	9b04      	ldr	r3, [sp, #16]
 8003872:	3301      	adds	r3, #1
 8003874:	d1d6      	bne.n	8003824 <_vfiprintf_r+0x1a0>
 8003876:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003878:	07db      	lsls	r3, r3, #31
 800387a:	d405      	bmi.n	8003888 <_vfiprintf_r+0x204>
 800387c:	89bb      	ldrh	r3, [r7, #12]
 800387e:	059b      	lsls	r3, r3, #22
 8003880:	d402      	bmi.n	8003888 <_vfiprintf_r+0x204>
 8003882:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003884:	f7ff fdd8 	bl	8003438 <__retarget_lock_release_recursive>
 8003888:	89bb      	ldrh	r3, [r7, #12]
 800388a:	065b      	lsls	r3, r3, #25
 800388c:	d500      	bpl.n	8003890 <_vfiprintf_r+0x20c>
 800388e:	e71e      	b.n	80036ce <_vfiprintf_r+0x4a>
 8003890:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003892:	e71e      	b.n	80036d2 <_vfiprintf_r+0x4e>
 8003894:	aa07      	add	r2, sp, #28
 8003896:	9200      	str	r2, [sp, #0]
 8003898:	0021      	movs	r1, r4
 800389a:	003a      	movs	r2, r7
 800389c:	4b06      	ldr	r3, [pc, #24]	@ (80038b8 <_vfiprintf_r+0x234>)
 800389e:	9803      	ldr	r0, [sp, #12]
 80038a0:	f000 f87c 	bl	800399c <_printf_i>
 80038a4:	e7e3      	b.n	800386e <_vfiprintf_r+0x1ea>
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	0800411c 	.word	0x0800411c
 80038ac:	08004122 	.word	0x08004122
 80038b0:	08004126 	.word	0x08004126
 80038b4:	00000000 	.word	0x00000000
 80038b8:	0800365f 	.word	0x0800365f

080038bc <_printf_common>:
 80038bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038be:	0016      	movs	r6, r2
 80038c0:	9301      	str	r3, [sp, #4]
 80038c2:	688a      	ldr	r2, [r1, #8]
 80038c4:	690b      	ldr	r3, [r1, #16]
 80038c6:	000c      	movs	r4, r1
 80038c8:	9000      	str	r0, [sp, #0]
 80038ca:	4293      	cmp	r3, r2
 80038cc:	da00      	bge.n	80038d0 <_printf_common+0x14>
 80038ce:	0013      	movs	r3, r2
 80038d0:	0022      	movs	r2, r4
 80038d2:	6033      	str	r3, [r6, #0]
 80038d4:	3243      	adds	r2, #67	@ 0x43
 80038d6:	7812      	ldrb	r2, [r2, #0]
 80038d8:	2a00      	cmp	r2, #0
 80038da:	d001      	beq.n	80038e0 <_printf_common+0x24>
 80038dc:	3301      	adds	r3, #1
 80038de:	6033      	str	r3, [r6, #0]
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	069b      	lsls	r3, r3, #26
 80038e4:	d502      	bpl.n	80038ec <_printf_common+0x30>
 80038e6:	6833      	ldr	r3, [r6, #0]
 80038e8:	3302      	adds	r3, #2
 80038ea:	6033      	str	r3, [r6, #0]
 80038ec:	6822      	ldr	r2, [r4, #0]
 80038ee:	2306      	movs	r3, #6
 80038f0:	0015      	movs	r5, r2
 80038f2:	401d      	ands	r5, r3
 80038f4:	421a      	tst	r2, r3
 80038f6:	d027      	beq.n	8003948 <_printf_common+0x8c>
 80038f8:	0023      	movs	r3, r4
 80038fa:	3343      	adds	r3, #67	@ 0x43
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	1e5a      	subs	r2, r3, #1
 8003900:	4193      	sbcs	r3, r2
 8003902:	6822      	ldr	r2, [r4, #0]
 8003904:	0692      	lsls	r2, r2, #26
 8003906:	d430      	bmi.n	800396a <_printf_common+0xae>
 8003908:	0022      	movs	r2, r4
 800390a:	9901      	ldr	r1, [sp, #4]
 800390c:	9800      	ldr	r0, [sp, #0]
 800390e:	9d08      	ldr	r5, [sp, #32]
 8003910:	3243      	adds	r2, #67	@ 0x43
 8003912:	47a8      	blx	r5
 8003914:	3001      	adds	r0, #1
 8003916:	d025      	beq.n	8003964 <_printf_common+0xa8>
 8003918:	2206      	movs	r2, #6
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	2500      	movs	r5, #0
 800391e:	4013      	ands	r3, r2
 8003920:	2b04      	cmp	r3, #4
 8003922:	d105      	bne.n	8003930 <_printf_common+0x74>
 8003924:	6833      	ldr	r3, [r6, #0]
 8003926:	68e5      	ldr	r5, [r4, #12]
 8003928:	1aed      	subs	r5, r5, r3
 800392a:	43eb      	mvns	r3, r5
 800392c:	17db      	asrs	r3, r3, #31
 800392e:	401d      	ands	r5, r3
 8003930:	68a3      	ldr	r3, [r4, #8]
 8003932:	6922      	ldr	r2, [r4, #16]
 8003934:	4293      	cmp	r3, r2
 8003936:	dd01      	ble.n	800393c <_printf_common+0x80>
 8003938:	1a9b      	subs	r3, r3, r2
 800393a:	18ed      	adds	r5, r5, r3
 800393c:	2600      	movs	r6, #0
 800393e:	42b5      	cmp	r5, r6
 8003940:	d120      	bne.n	8003984 <_printf_common+0xc8>
 8003942:	2000      	movs	r0, #0
 8003944:	e010      	b.n	8003968 <_printf_common+0xac>
 8003946:	3501      	adds	r5, #1
 8003948:	68e3      	ldr	r3, [r4, #12]
 800394a:	6832      	ldr	r2, [r6, #0]
 800394c:	1a9b      	subs	r3, r3, r2
 800394e:	42ab      	cmp	r3, r5
 8003950:	ddd2      	ble.n	80038f8 <_printf_common+0x3c>
 8003952:	0022      	movs	r2, r4
 8003954:	2301      	movs	r3, #1
 8003956:	9901      	ldr	r1, [sp, #4]
 8003958:	9800      	ldr	r0, [sp, #0]
 800395a:	9f08      	ldr	r7, [sp, #32]
 800395c:	3219      	adds	r2, #25
 800395e:	47b8      	blx	r7
 8003960:	3001      	adds	r0, #1
 8003962:	d1f0      	bne.n	8003946 <_printf_common+0x8a>
 8003964:	2001      	movs	r0, #1
 8003966:	4240      	negs	r0, r0
 8003968:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800396a:	2030      	movs	r0, #48	@ 0x30
 800396c:	18e1      	adds	r1, r4, r3
 800396e:	3143      	adds	r1, #67	@ 0x43
 8003970:	7008      	strb	r0, [r1, #0]
 8003972:	0021      	movs	r1, r4
 8003974:	1c5a      	adds	r2, r3, #1
 8003976:	3145      	adds	r1, #69	@ 0x45
 8003978:	7809      	ldrb	r1, [r1, #0]
 800397a:	18a2      	adds	r2, r4, r2
 800397c:	3243      	adds	r2, #67	@ 0x43
 800397e:	3302      	adds	r3, #2
 8003980:	7011      	strb	r1, [r2, #0]
 8003982:	e7c1      	b.n	8003908 <_printf_common+0x4c>
 8003984:	0022      	movs	r2, r4
 8003986:	2301      	movs	r3, #1
 8003988:	9901      	ldr	r1, [sp, #4]
 800398a:	9800      	ldr	r0, [sp, #0]
 800398c:	9f08      	ldr	r7, [sp, #32]
 800398e:	321a      	adds	r2, #26
 8003990:	47b8      	blx	r7
 8003992:	3001      	adds	r0, #1
 8003994:	d0e6      	beq.n	8003964 <_printf_common+0xa8>
 8003996:	3601      	adds	r6, #1
 8003998:	e7d1      	b.n	800393e <_printf_common+0x82>
	...

0800399c <_printf_i>:
 800399c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800399e:	b08b      	sub	sp, #44	@ 0x2c
 80039a0:	9206      	str	r2, [sp, #24]
 80039a2:	000a      	movs	r2, r1
 80039a4:	3243      	adds	r2, #67	@ 0x43
 80039a6:	9307      	str	r3, [sp, #28]
 80039a8:	9005      	str	r0, [sp, #20]
 80039aa:	9203      	str	r2, [sp, #12]
 80039ac:	7e0a      	ldrb	r2, [r1, #24]
 80039ae:	000c      	movs	r4, r1
 80039b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80039b2:	2a78      	cmp	r2, #120	@ 0x78
 80039b4:	d809      	bhi.n	80039ca <_printf_i+0x2e>
 80039b6:	2a62      	cmp	r2, #98	@ 0x62
 80039b8:	d80b      	bhi.n	80039d2 <_printf_i+0x36>
 80039ba:	2a00      	cmp	r2, #0
 80039bc:	d100      	bne.n	80039c0 <_printf_i+0x24>
 80039be:	e0ba      	b.n	8003b36 <_printf_i+0x19a>
 80039c0:	497a      	ldr	r1, [pc, #488]	@ (8003bac <_printf_i+0x210>)
 80039c2:	9104      	str	r1, [sp, #16]
 80039c4:	2a58      	cmp	r2, #88	@ 0x58
 80039c6:	d100      	bne.n	80039ca <_printf_i+0x2e>
 80039c8:	e08e      	b.n	8003ae8 <_printf_i+0x14c>
 80039ca:	0025      	movs	r5, r4
 80039cc:	3542      	adds	r5, #66	@ 0x42
 80039ce:	702a      	strb	r2, [r5, #0]
 80039d0:	e022      	b.n	8003a18 <_printf_i+0x7c>
 80039d2:	0010      	movs	r0, r2
 80039d4:	3863      	subs	r0, #99	@ 0x63
 80039d6:	2815      	cmp	r0, #21
 80039d8:	d8f7      	bhi.n	80039ca <_printf_i+0x2e>
 80039da:	f7fc fb93 	bl	8000104 <__gnu_thumb1_case_shi>
 80039de:	0016      	.short	0x0016
 80039e0:	fff6001f 	.word	0xfff6001f
 80039e4:	fff6fff6 	.word	0xfff6fff6
 80039e8:	001ffff6 	.word	0x001ffff6
 80039ec:	fff6fff6 	.word	0xfff6fff6
 80039f0:	fff6fff6 	.word	0xfff6fff6
 80039f4:	0036009f 	.word	0x0036009f
 80039f8:	fff6007e 	.word	0xfff6007e
 80039fc:	00b0fff6 	.word	0x00b0fff6
 8003a00:	0036fff6 	.word	0x0036fff6
 8003a04:	fff6fff6 	.word	0xfff6fff6
 8003a08:	0082      	.short	0x0082
 8003a0a:	0025      	movs	r5, r4
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	3542      	adds	r5, #66	@ 0x42
 8003a10:	1d11      	adds	r1, r2, #4
 8003a12:	6019      	str	r1, [r3, #0]
 8003a14:	6813      	ldr	r3, [r2, #0]
 8003a16:	702b      	strb	r3, [r5, #0]
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e09e      	b.n	8003b5a <_printf_i+0x1be>
 8003a1c:	6818      	ldr	r0, [r3, #0]
 8003a1e:	6809      	ldr	r1, [r1, #0]
 8003a20:	1d02      	adds	r2, r0, #4
 8003a22:	060d      	lsls	r5, r1, #24
 8003a24:	d50b      	bpl.n	8003a3e <_printf_i+0xa2>
 8003a26:	6806      	ldr	r6, [r0, #0]
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	2e00      	cmp	r6, #0
 8003a2c:	da03      	bge.n	8003a36 <_printf_i+0x9a>
 8003a2e:	232d      	movs	r3, #45	@ 0x2d
 8003a30:	9a03      	ldr	r2, [sp, #12]
 8003a32:	4276      	negs	r6, r6
 8003a34:	7013      	strb	r3, [r2, #0]
 8003a36:	4b5d      	ldr	r3, [pc, #372]	@ (8003bac <_printf_i+0x210>)
 8003a38:	270a      	movs	r7, #10
 8003a3a:	9304      	str	r3, [sp, #16]
 8003a3c:	e018      	b.n	8003a70 <_printf_i+0xd4>
 8003a3e:	6806      	ldr	r6, [r0, #0]
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	0649      	lsls	r1, r1, #25
 8003a44:	d5f1      	bpl.n	8003a2a <_printf_i+0x8e>
 8003a46:	b236      	sxth	r6, r6
 8003a48:	e7ef      	b.n	8003a2a <_printf_i+0x8e>
 8003a4a:	6808      	ldr	r0, [r1, #0]
 8003a4c:	6819      	ldr	r1, [r3, #0]
 8003a4e:	c940      	ldmia	r1!, {r6}
 8003a50:	0605      	lsls	r5, r0, #24
 8003a52:	d402      	bmi.n	8003a5a <_printf_i+0xbe>
 8003a54:	0640      	lsls	r0, r0, #25
 8003a56:	d500      	bpl.n	8003a5a <_printf_i+0xbe>
 8003a58:	b2b6      	uxth	r6, r6
 8003a5a:	6019      	str	r1, [r3, #0]
 8003a5c:	4b53      	ldr	r3, [pc, #332]	@ (8003bac <_printf_i+0x210>)
 8003a5e:	270a      	movs	r7, #10
 8003a60:	9304      	str	r3, [sp, #16]
 8003a62:	2a6f      	cmp	r2, #111	@ 0x6f
 8003a64:	d100      	bne.n	8003a68 <_printf_i+0xcc>
 8003a66:	3f02      	subs	r7, #2
 8003a68:	0023      	movs	r3, r4
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	3343      	adds	r3, #67	@ 0x43
 8003a6e:	701a      	strb	r2, [r3, #0]
 8003a70:	6863      	ldr	r3, [r4, #4]
 8003a72:	60a3      	str	r3, [r4, #8]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	db06      	blt.n	8003a86 <_printf_i+0xea>
 8003a78:	2104      	movs	r1, #4
 8003a7a:	6822      	ldr	r2, [r4, #0]
 8003a7c:	9d03      	ldr	r5, [sp, #12]
 8003a7e:	438a      	bics	r2, r1
 8003a80:	6022      	str	r2, [r4, #0]
 8003a82:	4333      	orrs	r3, r6
 8003a84:	d00c      	beq.n	8003aa0 <_printf_i+0x104>
 8003a86:	9d03      	ldr	r5, [sp, #12]
 8003a88:	0030      	movs	r0, r6
 8003a8a:	0039      	movs	r1, r7
 8003a8c:	f7fc fbca 	bl	8000224 <__aeabi_uidivmod>
 8003a90:	9b04      	ldr	r3, [sp, #16]
 8003a92:	3d01      	subs	r5, #1
 8003a94:	5c5b      	ldrb	r3, [r3, r1]
 8003a96:	702b      	strb	r3, [r5, #0]
 8003a98:	0033      	movs	r3, r6
 8003a9a:	0006      	movs	r6, r0
 8003a9c:	429f      	cmp	r7, r3
 8003a9e:	d9f3      	bls.n	8003a88 <_printf_i+0xec>
 8003aa0:	2f08      	cmp	r7, #8
 8003aa2:	d109      	bne.n	8003ab8 <_printf_i+0x11c>
 8003aa4:	6823      	ldr	r3, [r4, #0]
 8003aa6:	07db      	lsls	r3, r3, #31
 8003aa8:	d506      	bpl.n	8003ab8 <_printf_i+0x11c>
 8003aaa:	6862      	ldr	r2, [r4, #4]
 8003aac:	6923      	ldr	r3, [r4, #16]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	dc02      	bgt.n	8003ab8 <_printf_i+0x11c>
 8003ab2:	2330      	movs	r3, #48	@ 0x30
 8003ab4:	3d01      	subs	r5, #1
 8003ab6:	702b      	strb	r3, [r5, #0]
 8003ab8:	9b03      	ldr	r3, [sp, #12]
 8003aba:	1b5b      	subs	r3, r3, r5
 8003abc:	6123      	str	r3, [r4, #16]
 8003abe:	9b07      	ldr	r3, [sp, #28]
 8003ac0:	0021      	movs	r1, r4
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	9805      	ldr	r0, [sp, #20]
 8003ac6:	9b06      	ldr	r3, [sp, #24]
 8003ac8:	aa09      	add	r2, sp, #36	@ 0x24
 8003aca:	f7ff fef7 	bl	80038bc <_printf_common>
 8003ace:	3001      	adds	r0, #1
 8003ad0:	d148      	bne.n	8003b64 <_printf_i+0x1c8>
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	4240      	negs	r0, r0
 8003ad6:	b00b      	add	sp, #44	@ 0x2c
 8003ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ada:	2220      	movs	r2, #32
 8003adc:	6809      	ldr	r1, [r1, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	6022      	str	r2, [r4, #0]
 8003ae2:	2278      	movs	r2, #120	@ 0x78
 8003ae4:	4932      	ldr	r1, [pc, #200]	@ (8003bb0 <_printf_i+0x214>)
 8003ae6:	9104      	str	r1, [sp, #16]
 8003ae8:	0021      	movs	r1, r4
 8003aea:	3145      	adds	r1, #69	@ 0x45
 8003aec:	700a      	strb	r2, [r1, #0]
 8003aee:	6819      	ldr	r1, [r3, #0]
 8003af0:	6822      	ldr	r2, [r4, #0]
 8003af2:	c940      	ldmia	r1!, {r6}
 8003af4:	0610      	lsls	r0, r2, #24
 8003af6:	d402      	bmi.n	8003afe <_printf_i+0x162>
 8003af8:	0650      	lsls	r0, r2, #25
 8003afa:	d500      	bpl.n	8003afe <_printf_i+0x162>
 8003afc:	b2b6      	uxth	r6, r6
 8003afe:	6019      	str	r1, [r3, #0]
 8003b00:	07d3      	lsls	r3, r2, #31
 8003b02:	d502      	bpl.n	8003b0a <_printf_i+0x16e>
 8003b04:	2320      	movs	r3, #32
 8003b06:	4313      	orrs	r3, r2
 8003b08:	6023      	str	r3, [r4, #0]
 8003b0a:	2e00      	cmp	r6, #0
 8003b0c:	d001      	beq.n	8003b12 <_printf_i+0x176>
 8003b0e:	2710      	movs	r7, #16
 8003b10:	e7aa      	b.n	8003a68 <_printf_i+0xcc>
 8003b12:	2220      	movs	r2, #32
 8003b14:	6823      	ldr	r3, [r4, #0]
 8003b16:	4393      	bics	r3, r2
 8003b18:	6023      	str	r3, [r4, #0]
 8003b1a:	e7f8      	b.n	8003b0e <_printf_i+0x172>
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	680d      	ldr	r5, [r1, #0]
 8003b20:	1d10      	adds	r0, r2, #4
 8003b22:	6949      	ldr	r1, [r1, #20]
 8003b24:	6018      	str	r0, [r3, #0]
 8003b26:	6813      	ldr	r3, [r2, #0]
 8003b28:	062e      	lsls	r6, r5, #24
 8003b2a:	d501      	bpl.n	8003b30 <_printf_i+0x194>
 8003b2c:	6019      	str	r1, [r3, #0]
 8003b2e:	e002      	b.n	8003b36 <_printf_i+0x19a>
 8003b30:	066d      	lsls	r5, r5, #25
 8003b32:	d5fb      	bpl.n	8003b2c <_printf_i+0x190>
 8003b34:	8019      	strh	r1, [r3, #0]
 8003b36:	2300      	movs	r3, #0
 8003b38:	9d03      	ldr	r5, [sp, #12]
 8003b3a:	6123      	str	r3, [r4, #16]
 8003b3c:	e7bf      	b.n	8003abe <_printf_i+0x122>
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	1d11      	adds	r1, r2, #4
 8003b42:	6019      	str	r1, [r3, #0]
 8003b44:	6815      	ldr	r5, [r2, #0]
 8003b46:	2100      	movs	r1, #0
 8003b48:	0028      	movs	r0, r5
 8003b4a:	6862      	ldr	r2, [r4, #4]
 8003b4c:	f000 f996 	bl	8003e7c <memchr>
 8003b50:	2800      	cmp	r0, #0
 8003b52:	d001      	beq.n	8003b58 <_printf_i+0x1bc>
 8003b54:	1b40      	subs	r0, r0, r5
 8003b56:	6060      	str	r0, [r4, #4]
 8003b58:	6863      	ldr	r3, [r4, #4]
 8003b5a:	6123      	str	r3, [r4, #16]
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	9a03      	ldr	r2, [sp, #12]
 8003b60:	7013      	strb	r3, [r2, #0]
 8003b62:	e7ac      	b.n	8003abe <_printf_i+0x122>
 8003b64:	002a      	movs	r2, r5
 8003b66:	6923      	ldr	r3, [r4, #16]
 8003b68:	9906      	ldr	r1, [sp, #24]
 8003b6a:	9805      	ldr	r0, [sp, #20]
 8003b6c:	9d07      	ldr	r5, [sp, #28]
 8003b6e:	47a8      	blx	r5
 8003b70:	3001      	adds	r0, #1
 8003b72:	d0ae      	beq.n	8003ad2 <_printf_i+0x136>
 8003b74:	6823      	ldr	r3, [r4, #0]
 8003b76:	079b      	lsls	r3, r3, #30
 8003b78:	d415      	bmi.n	8003ba6 <_printf_i+0x20a>
 8003b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b7c:	68e0      	ldr	r0, [r4, #12]
 8003b7e:	4298      	cmp	r0, r3
 8003b80:	daa9      	bge.n	8003ad6 <_printf_i+0x13a>
 8003b82:	0018      	movs	r0, r3
 8003b84:	e7a7      	b.n	8003ad6 <_printf_i+0x13a>
 8003b86:	0022      	movs	r2, r4
 8003b88:	2301      	movs	r3, #1
 8003b8a:	9906      	ldr	r1, [sp, #24]
 8003b8c:	9805      	ldr	r0, [sp, #20]
 8003b8e:	9e07      	ldr	r6, [sp, #28]
 8003b90:	3219      	adds	r2, #25
 8003b92:	47b0      	blx	r6
 8003b94:	3001      	adds	r0, #1
 8003b96:	d09c      	beq.n	8003ad2 <_printf_i+0x136>
 8003b98:	3501      	adds	r5, #1
 8003b9a:	68e3      	ldr	r3, [r4, #12]
 8003b9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003b9e:	1a9b      	subs	r3, r3, r2
 8003ba0:	42ab      	cmp	r3, r5
 8003ba2:	dcf0      	bgt.n	8003b86 <_printf_i+0x1ea>
 8003ba4:	e7e9      	b.n	8003b7a <_printf_i+0x1de>
 8003ba6:	2500      	movs	r5, #0
 8003ba8:	e7f7      	b.n	8003b9a <_printf_i+0x1fe>
 8003baa:	46c0      	nop			@ (mov r8, r8)
 8003bac:	0800412d 	.word	0x0800412d
 8003bb0:	0800413e 	.word	0x0800413e

08003bb4 <__sflush_r>:
 8003bb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bb6:	220c      	movs	r2, #12
 8003bb8:	5e8b      	ldrsh	r3, [r1, r2]
 8003bba:	0005      	movs	r5, r0
 8003bbc:	000c      	movs	r4, r1
 8003bbe:	071a      	lsls	r2, r3, #28
 8003bc0:	d456      	bmi.n	8003c70 <__sflush_r+0xbc>
 8003bc2:	684a      	ldr	r2, [r1, #4]
 8003bc4:	2a00      	cmp	r2, #0
 8003bc6:	dc02      	bgt.n	8003bce <__sflush_r+0x1a>
 8003bc8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003bca:	2a00      	cmp	r2, #0
 8003bcc:	dd4e      	ble.n	8003c6c <__sflush_r+0xb8>
 8003bce:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003bd0:	2f00      	cmp	r7, #0
 8003bd2:	d04b      	beq.n	8003c6c <__sflush_r+0xb8>
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2080      	movs	r0, #128	@ 0x80
 8003bd8:	682e      	ldr	r6, [r5, #0]
 8003bda:	602a      	str	r2, [r5, #0]
 8003bdc:	001a      	movs	r2, r3
 8003bde:	0140      	lsls	r0, r0, #5
 8003be0:	6a21      	ldr	r1, [r4, #32]
 8003be2:	4002      	ands	r2, r0
 8003be4:	4203      	tst	r3, r0
 8003be6:	d033      	beq.n	8003c50 <__sflush_r+0x9c>
 8003be8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003bea:	89a3      	ldrh	r3, [r4, #12]
 8003bec:	075b      	lsls	r3, r3, #29
 8003bee:	d506      	bpl.n	8003bfe <__sflush_r+0x4a>
 8003bf0:	6863      	ldr	r3, [r4, #4]
 8003bf2:	1ad2      	subs	r2, r2, r3
 8003bf4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <__sflush_r+0x4a>
 8003bfa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003bfc:	1ad2      	subs	r2, r2, r3
 8003bfe:	2300      	movs	r3, #0
 8003c00:	0028      	movs	r0, r5
 8003c02:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003c04:	6a21      	ldr	r1, [r4, #32]
 8003c06:	47b8      	blx	r7
 8003c08:	89a2      	ldrh	r2, [r4, #12]
 8003c0a:	1c43      	adds	r3, r0, #1
 8003c0c:	d106      	bne.n	8003c1c <__sflush_r+0x68>
 8003c0e:	6829      	ldr	r1, [r5, #0]
 8003c10:	291d      	cmp	r1, #29
 8003c12:	d846      	bhi.n	8003ca2 <__sflush_r+0xee>
 8003c14:	4b29      	ldr	r3, [pc, #164]	@ (8003cbc <__sflush_r+0x108>)
 8003c16:	40cb      	lsrs	r3, r1
 8003c18:	07db      	lsls	r3, r3, #31
 8003c1a:	d542      	bpl.n	8003ca2 <__sflush_r+0xee>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	6063      	str	r3, [r4, #4]
 8003c20:	6923      	ldr	r3, [r4, #16]
 8003c22:	6023      	str	r3, [r4, #0]
 8003c24:	04d2      	lsls	r2, r2, #19
 8003c26:	d505      	bpl.n	8003c34 <__sflush_r+0x80>
 8003c28:	1c43      	adds	r3, r0, #1
 8003c2a:	d102      	bne.n	8003c32 <__sflush_r+0x7e>
 8003c2c:	682b      	ldr	r3, [r5, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d100      	bne.n	8003c34 <__sflush_r+0x80>
 8003c32:	6560      	str	r0, [r4, #84]	@ 0x54
 8003c34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c36:	602e      	str	r6, [r5, #0]
 8003c38:	2900      	cmp	r1, #0
 8003c3a:	d017      	beq.n	8003c6c <__sflush_r+0xb8>
 8003c3c:	0023      	movs	r3, r4
 8003c3e:	3344      	adds	r3, #68	@ 0x44
 8003c40:	4299      	cmp	r1, r3
 8003c42:	d002      	beq.n	8003c4a <__sflush_r+0x96>
 8003c44:	0028      	movs	r0, r5
 8003c46:	f7ff fbf9 	bl	800343c <_free_r>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c4e:	e00d      	b.n	8003c6c <__sflush_r+0xb8>
 8003c50:	2301      	movs	r3, #1
 8003c52:	0028      	movs	r0, r5
 8003c54:	47b8      	blx	r7
 8003c56:	0002      	movs	r2, r0
 8003c58:	1c43      	adds	r3, r0, #1
 8003c5a:	d1c6      	bne.n	8003bea <__sflush_r+0x36>
 8003c5c:	682b      	ldr	r3, [r5, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0c3      	beq.n	8003bea <__sflush_r+0x36>
 8003c62:	2b1d      	cmp	r3, #29
 8003c64:	d001      	beq.n	8003c6a <__sflush_r+0xb6>
 8003c66:	2b16      	cmp	r3, #22
 8003c68:	d11a      	bne.n	8003ca0 <__sflush_r+0xec>
 8003c6a:	602e      	str	r6, [r5, #0]
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	e01e      	b.n	8003cae <__sflush_r+0xfa>
 8003c70:	690e      	ldr	r6, [r1, #16]
 8003c72:	2e00      	cmp	r6, #0
 8003c74:	d0fa      	beq.n	8003c6c <__sflush_r+0xb8>
 8003c76:	680f      	ldr	r7, [r1, #0]
 8003c78:	600e      	str	r6, [r1, #0]
 8003c7a:	1bba      	subs	r2, r7, r6
 8003c7c:	9201      	str	r2, [sp, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	079b      	lsls	r3, r3, #30
 8003c82:	d100      	bne.n	8003c86 <__sflush_r+0xd2>
 8003c84:	694a      	ldr	r2, [r1, #20]
 8003c86:	60a2      	str	r2, [r4, #8]
 8003c88:	9b01      	ldr	r3, [sp, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	ddee      	ble.n	8003c6c <__sflush_r+0xb8>
 8003c8e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003c90:	0032      	movs	r2, r6
 8003c92:	001f      	movs	r7, r3
 8003c94:	0028      	movs	r0, r5
 8003c96:	9b01      	ldr	r3, [sp, #4]
 8003c98:	6a21      	ldr	r1, [r4, #32]
 8003c9a:	47b8      	blx	r7
 8003c9c:	2800      	cmp	r0, #0
 8003c9e:	dc07      	bgt.n	8003cb0 <__sflush_r+0xfc>
 8003ca0:	89a2      	ldrh	r2, [r4, #12]
 8003ca2:	2340      	movs	r3, #64	@ 0x40
 8003ca4:	2001      	movs	r0, #1
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	b21b      	sxth	r3, r3
 8003caa:	81a3      	strh	r3, [r4, #12]
 8003cac:	4240      	negs	r0, r0
 8003cae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003cb0:	9b01      	ldr	r3, [sp, #4]
 8003cb2:	1836      	adds	r6, r6, r0
 8003cb4:	1a1b      	subs	r3, r3, r0
 8003cb6:	9301      	str	r3, [sp, #4]
 8003cb8:	e7e6      	b.n	8003c88 <__sflush_r+0xd4>
 8003cba:	46c0      	nop			@ (mov r8, r8)
 8003cbc:	20400001 	.word	0x20400001

08003cc0 <_fflush_r>:
 8003cc0:	690b      	ldr	r3, [r1, #16]
 8003cc2:	b570      	push	{r4, r5, r6, lr}
 8003cc4:	0005      	movs	r5, r0
 8003cc6:	000c      	movs	r4, r1
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <_fflush_r+0x12>
 8003ccc:	2500      	movs	r5, #0
 8003cce:	0028      	movs	r0, r5
 8003cd0:	bd70      	pop	{r4, r5, r6, pc}
 8003cd2:	2800      	cmp	r0, #0
 8003cd4:	d004      	beq.n	8003ce0 <_fflush_r+0x20>
 8003cd6:	6a03      	ldr	r3, [r0, #32]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <_fflush_r+0x20>
 8003cdc:	f7ff fa9a 	bl	8003214 <__sinit>
 8003ce0:	220c      	movs	r2, #12
 8003ce2:	5ea3      	ldrsh	r3, [r4, r2]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0f1      	beq.n	8003ccc <_fflush_r+0xc>
 8003ce8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003cea:	07d2      	lsls	r2, r2, #31
 8003cec:	d404      	bmi.n	8003cf8 <_fflush_r+0x38>
 8003cee:	059b      	lsls	r3, r3, #22
 8003cf0:	d402      	bmi.n	8003cf8 <_fflush_r+0x38>
 8003cf2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003cf4:	f7ff fb9f 	bl	8003436 <__retarget_lock_acquire_recursive>
 8003cf8:	0028      	movs	r0, r5
 8003cfa:	0021      	movs	r1, r4
 8003cfc:	f7ff ff5a 	bl	8003bb4 <__sflush_r>
 8003d00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d02:	0005      	movs	r5, r0
 8003d04:	07db      	lsls	r3, r3, #31
 8003d06:	d4e2      	bmi.n	8003cce <_fflush_r+0xe>
 8003d08:	89a3      	ldrh	r3, [r4, #12]
 8003d0a:	059b      	lsls	r3, r3, #22
 8003d0c:	d4df      	bmi.n	8003cce <_fflush_r+0xe>
 8003d0e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d10:	f7ff fb92 	bl	8003438 <__retarget_lock_release_recursive>
 8003d14:	e7db      	b.n	8003cce <_fflush_r+0xe>

08003d16 <__swbuf_r>:
 8003d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d18:	0006      	movs	r6, r0
 8003d1a:	000d      	movs	r5, r1
 8003d1c:	0014      	movs	r4, r2
 8003d1e:	2800      	cmp	r0, #0
 8003d20:	d004      	beq.n	8003d2c <__swbuf_r+0x16>
 8003d22:	6a03      	ldr	r3, [r0, #32]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <__swbuf_r+0x16>
 8003d28:	f7ff fa74 	bl	8003214 <__sinit>
 8003d2c:	69a3      	ldr	r3, [r4, #24]
 8003d2e:	60a3      	str	r3, [r4, #8]
 8003d30:	89a3      	ldrh	r3, [r4, #12]
 8003d32:	071b      	lsls	r3, r3, #28
 8003d34:	d502      	bpl.n	8003d3c <__swbuf_r+0x26>
 8003d36:	6923      	ldr	r3, [r4, #16]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d109      	bne.n	8003d50 <__swbuf_r+0x3a>
 8003d3c:	0021      	movs	r1, r4
 8003d3e:	0030      	movs	r0, r6
 8003d40:	f000 f82c 	bl	8003d9c <__swsetup_r>
 8003d44:	2800      	cmp	r0, #0
 8003d46:	d003      	beq.n	8003d50 <__swbuf_r+0x3a>
 8003d48:	2501      	movs	r5, #1
 8003d4a:	426d      	negs	r5, r5
 8003d4c:	0028      	movs	r0, r5
 8003d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d50:	6923      	ldr	r3, [r4, #16]
 8003d52:	6820      	ldr	r0, [r4, #0]
 8003d54:	b2ef      	uxtb	r7, r5
 8003d56:	1ac0      	subs	r0, r0, r3
 8003d58:	6963      	ldr	r3, [r4, #20]
 8003d5a:	b2ed      	uxtb	r5, r5
 8003d5c:	4283      	cmp	r3, r0
 8003d5e:	dc05      	bgt.n	8003d6c <__swbuf_r+0x56>
 8003d60:	0021      	movs	r1, r4
 8003d62:	0030      	movs	r0, r6
 8003d64:	f7ff ffac 	bl	8003cc0 <_fflush_r>
 8003d68:	2800      	cmp	r0, #0
 8003d6a:	d1ed      	bne.n	8003d48 <__swbuf_r+0x32>
 8003d6c:	68a3      	ldr	r3, [r4, #8]
 8003d6e:	3001      	adds	r0, #1
 8003d70:	3b01      	subs	r3, #1
 8003d72:	60a3      	str	r3, [r4, #8]
 8003d74:	6823      	ldr	r3, [r4, #0]
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	6022      	str	r2, [r4, #0]
 8003d7a:	701f      	strb	r7, [r3, #0]
 8003d7c:	6963      	ldr	r3, [r4, #20]
 8003d7e:	4283      	cmp	r3, r0
 8003d80:	d004      	beq.n	8003d8c <__swbuf_r+0x76>
 8003d82:	89a3      	ldrh	r3, [r4, #12]
 8003d84:	07db      	lsls	r3, r3, #31
 8003d86:	d5e1      	bpl.n	8003d4c <__swbuf_r+0x36>
 8003d88:	2d0a      	cmp	r5, #10
 8003d8a:	d1df      	bne.n	8003d4c <__swbuf_r+0x36>
 8003d8c:	0021      	movs	r1, r4
 8003d8e:	0030      	movs	r0, r6
 8003d90:	f7ff ff96 	bl	8003cc0 <_fflush_r>
 8003d94:	2800      	cmp	r0, #0
 8003d96:	d0d9      	beq.n	8003d4c <__swbuf_r+0x36>
 8003d98:	e7d6      	b.n	8003d48 <__swbuf_r+0x32>
	...

08003d9c <__swsetup_r>:
 8003d9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e54 <__swsetup_r+0xb8>)
 8003d9e:	b570      	push	{r4, r5, r6, lr}
 8003da0:	0005      	movs	r5, r0
 8003da2:	6818      	ldr	r0, [r3, #0]
 8003da4:	000c      	movs	r4, r1
 8003da6:	2800      	cmp	r0, #0
 8003da8:	d004      	beq.n	8003db4 <__swsetup_r+0x18>
 8003daa:	6a03      	ldr	r3, [r0, #32]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <__swsetup_r+0x18>
 8003db0:	f7ff fa30 	bl	8003214 <__sinit>
 8003db4:	220c      	movs	r2, #12
 8003db6:	5ea3      	ldrsh	r3, [r4, r2]
 8003db8:	071a      	lsls	r2, r3, #28
 8003dba:	d423      	bmi.n	8003e04 <__swsetup_r+0x68>
 8003dbc:	06da      	lsls	r2, r3, #27
 8003dbe:	d407      	bmi.n	8003dd0 <__swsetup_r+0x34>
 8003dc0:	2209      	movs	r2, #9
 8003dc2:	602a      	str	r2, [r5, #0]
 8003dc4:	2240      	movs	r2, #64	@ 0x40
 8003dc6:	2001      	movs	r0, #1
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	81a3      	strh	r3, [r4, #12]
 8003dcc:	4240      	negs	r0, r0
 8003dce:	e03a      	b.n	8003e46 <__swsetup_r+0xaa>
 8003dd0:	075b      	lsls	r3, r3, #29
 8003dd2:	d513      	bpl.n	8003dfc <__swsetup_r+0x60>
 8003dd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dd6:	2900      	cmp	r1, #0
 8003dd8:	d008      	beq.n	8003dec <__swsetup_r+0x50>
 8003dda:	0023      	movs	r3, r4
 8003ddc:	3344      	adds	r3, #68	@ 0x44
 8003dde:	4299      	cmp	r1, r3
 8003de0:	d002      	beq.n	8003de8 <__swsetup_r+0x4c>
 8003de2:	0028      	movs	r0, r5
 8003de4:	f7ff fb2a 	bl	800343c <_free_r>
 8003de8:	2300      	movs	r3, #0
 8003dea:	6363      	str	r3, [r4, #52]	@ 0x34
 8003dec:	2224      	movs	r2, #36	@ 0x24
 8003dee:	89a3      	ldrh	r3, [r4, #12]
 8003df0:	4393      	bics	r3, r2
 8003df2:	81a3      	strh	r3, [r4, #12]
 8003df4:	2300      	movs	r3, #0
 8003df6:	6063      	str	r3, [r4, #4]
 8003df8:	6923      	ldr	r3, [r4, #16]
 8003dfa:	6023      	str	r3, [r4, #0]
 8003dfc:	2308      	movs	r3, #8
 8003dfe:	89a2      	ldrh	r2, [r4, #12]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	81a3      	strh	r3, [r4, #12]
 8003e04:	6923      	ldr	r3, [r4, #16]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10b      	bne.n	8003e22 <__swsetup_r+0x86>
 8003e0a:	21a0      	movs	r1, #160	@ 0xa0
 8003e0c:	2280      	movs	r2, #128	@ 0x80
 8003e0e:	89a3      	ldrh	r3, [r4, #12]
 8003e10:	0089      	lsls	r1, r1, #2
 8003e12:	0092      	lsls	r2, r2, #2
 8003e14:	400b      	ands	r3, r1
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d003      	beq.n	8003e22 <__swsetup_r+0x86>
 8003e1a:	0021      	movs	r1, r4
 8003e1c:	0028      	movs	r0, r5
 8003e1e:	f000 f863 	bl	8003ee8 <__smakebuf_r>
 8003e22:	220c      	movs	r2, #12
 8003e24:	5ea3      	ldrsh	r3, [r4, r2]
 8003e26:	2101      	movs	r1, #1
 8003e28:	001a      	movs	r2, r3
 8003e2a:	400a      	ands	r2, r1
 8003e2c:	420b      	tst	r3, r1
 8003e2e:	d00b      	beq.n	8003e48 <__swsetup_r+0xac>
 8003e30:	2200      	movs	r2, #0
 8003e32:	60a2      	str	r2, [r4, #8]
 8003e34:	6962      	ldr	r2, [r4, #20]
 8003e36:	4252      	negs	r2, r2
 8003e38:	61a2      	str	r2, [r4, #24]
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	6922      	ldr	r2, [r4, #16]
 8003e3e:	4282      	cmp	r2, r0
 8003e40:	d101      	bne.n	8003e46 <__swsetup_r+0xaa>
 8003e42:	061a      	lsls	r2, r3, #24
 8003e44:	d4be      	bmi.n	8003dc4 <__swsetup_r+0x28>
 8003e46:	bd70      	pop	{r4, r5, r6, pc}
 8003e48:	0799      	lsls	r1, r3, #30
 8003e4a:	d400      	bmi.n	8003e4e <__swsetup_r+0xb2>
 8003e4c:	6962      	ldr	r2, [r4, #20]
 8003e4e:	60a2      	str	r2, [r4, #8]
 8003e50:	e7f3      	b.n	8003e3a <__swsetup_r+0x9e>
 8003e52:	46c0      	nop			@ (mov r8, r8)
 8003e54:	20000030 	.word	0x20000030

08003e58 <_sbrk_r>:
 8003e58:	2300      	movs	r3, #0
 8003e5a:	b570      	push	{r4, r5, r6, lr}
 8003e5c:	4d06      	ldr	r5, [pc, #24]	@ (8003e78 <_sbrk_r+0x20>)
 8003e5e:	0004      	movs	r4, r0
 8003e60:	0008      	movs	r0, r1
 8003e62:	602b      	str	r3, [r5, #0]
 8003e64:	f7fc fdd4 	bl	8000a10 <_sbrk>
 8003e68:	1c43      	adds	r3, r0, #1
 8003e6a:	d103      	bne.n	8003e74 <_sbrk_r+0x1c>
 8003e6c:	682b      	ldr	r3, [r5, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d000      	beq.n	8003e74 <_sbrk_r+0x1c>
 8003e72:	6023      	str	r3, [r4, #0]
 8003e74:	bd70      	pop	{r4, r5, r6, pc}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	2000029c 	.word	0x2000029c

08003e7c <memchr>:
 8003e7c:	b2c9      	uxtb	r1, r1
 8003e7e:	1882      	adds	r2, r0, r2
 8003e80:	4290      	cmp	r0, r2
 8003e82:	d101      	bne.n	8003e88 <memchr+0xc>
 8003e84:	2000      	movs	r0, #0
 8003e86:	4770      	bx	lr
 8003e88:	7803      	ldrb	r3, [r0, #0]
 8003e8a:	428b      	cmp	r3, r1
 8003e8c:	d0fb      	beq.n	8003e86 <memchr+0xa>
 8003e8e:	3001      	adds	r0, #1
 8003e90:	e7f6      	b.n	8003e80 <memchr+0x4>
	...

08003e94 <__swhatbuf_r>:
 8003e94:	b570      	push	{r4, r5, r6, lr}
 8003e96:	000e      	movs	r6, r1
 8003e98:	001d      	movs	r5, r3
 8003e9a:	230e      	movs	r3, #14
 8003e9c:	5ec9      	ldrsh	r1, [r1, r3]
 8003e9e:	0014      	movs	r4, r2
 8003ea0:	b096      	sub	sp, #88	@ 0x58
 8003ea2:	2900      	cmp	r1, #0
 8003ea4:	da0c      	bge.n	8003ec0 <__swhatbuf_r+0x2c>
 8003ea6:	89b2      	ldrh	r2, [r6, #12]
 8003ea8:	2380      	movs	r3, #128	@ 0x80
 8003eaa:	0011      	movs	r1, r2
 8003eac:	4019      	ands	r1, r3
 8003eae:	421a      	tst	r2, r3
 8003eb0:	d114      	bne.n	8003edc <__swhatbuf_r+0x48>
 8003eb2:	2380      	movs	r3, #128	@ 0x80
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	6029      	str	r1, [r5, #0]
 8003eba:	6023      	str	r3, [r4, #0]
 8003ebc:	b016      	add	sp, #88	@ 0x58
 8003ebe:	bd70      	pop	{r4, r5, r6, pc}
 8003ec0:	466a      	mov	r2, sp
 8003ec2:	f000 f853 	bl	8003f6c <_fstat_r>
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	dbed      	blt.n	8003ea6 <__swhatbuf_r+0x12>
 8003eca:	23f0      	movs	r3, #240	@ 0xf0
 8003ecc:	9901      	ldr	r1, [sp, #4]
 8003ece:	021b      	lsls	r3, r3, #8
 8003ed0:	4019      	ands	r1, r3
 8003ed2:	4b04      	ldr	r3, [pc, #16]	@ (8003ee4 <__swhatbuf_r+0x50>)
 8003ed4:	18c9      	adds	r1, r1, r3
 8003ed6:	424b      	negs	r3, r1
 8003ed8:	4159      	adcs	r1, r3
 8003eda:	e7ea      	b.n	8003eb2 <__swhatbuf_r+0x1e>
 8003edc:	2100      	movs	r1, #0
 8003ede:	2340      	movs	r3, #64	@ 0x40
 8003ee0:	e7e9      	b.n	8003eb6 <__swhatbuf_r+0x22>
 8003ee2:	46c0      	nop			@ (mov r8, r8)
 8003ee4:	ffffe000 	.word	0xffffe000

08003ee8 <__smakebuf_r>:
 8003ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eea:	2602      	movs	r6, #2
 8003eec:	898b      	ldrh	r3, [r1, #12]
 8003eee:	0005      	movs	r5, r0
 8003ef0:	000c      	movs	r4, r1
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	4233      	tst	r3, r6
 8003ef6:	d007      	beq.n	8003f08 <__smakebuf_r+0x20>
 8003ef8:	0023      	movs	r3, r4
 8003efa:	3347      	adds	r3, #71	@ 0x47
 8003efc:	6023      	str	r3, [r4, #0]
 8003efe:	6123      	str	r3, [r4, #16]
 8003f00:	2301      	movs	r3, #1
 8003f02:	6163      	str	r3, [r4, #20]
 8003f04:	b005      	add	sp, #20
 8003f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f08:	ab03      	add	r3, sp, #12
 8003f0a:	aa02      	add	r2, sp, #8
 8003f0c:	f7ff ffc2 	bl	8003e94 <__swhatbuf_r>
 8003f10:	9f02      	ldr	r7, [sp, #8]
 8003f12:	9001      	str	r0, [sp, #4]
 8003f14:	0039      	movs	r1, r7
 8003f16:	0028      	movs	r0, r5
 8003f18:	f7ff fafc 	bl	8003514 <_malloc_r>
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	d108      	bne.n	8003f32 <__smakebuf_r+0x4a>
 8003f20:	220c      	movs	r2, #12
 8003f22:	5ea3      	ldrsh	r3, [r4, r2]
 8003f24:	059a      	lsls	r2, r3, #22
 8003f26:	d4ed      	bmi.n	8003f04 <__smakebuf_r+0x1c>
 8003f28:	2203      	movs	r2, #3
 8003f2a:	4393      	bics	r3, r2
 8003f2c:	431e      	orrs	r6, r3
 8003f2e:	81a6      	strh	r6, [r4, #12]
 8003f30:	e7e2      	b.n	8003ef8 <__smakebuf_r+0x10>
 8003f32:	2380      	movs	r3, #128	@ 0x80
 8003f34:	89a2      	ldrh	r2, [r4, #12]
 8003f36:	6020      	str	r0, [r4, #0]
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	81a3      	strh	r3, [r4, #12]
 8003f3c:	9b03      	ldr	r3, [sp, #12]
 8003f3e:	6120      	str	r0, [r4, #16]
 8003f40:	6167      	str	r7, [r4, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00c      	beq.n	8003f60 <__smakebuf_r+0x78>
 8003f46:	0028      	movs	r0, r5
 8003f48:	230e      	movs	r3, #14
 8003f4a:	5ee1      	ldrsh	r1, [r4, r3]
 8003f4c:	f000 f820 	bl	8003f90 <_isatty_r>
 8003f50:	2800      	cmp	r0, #0
 8003f52:	d005      	beq.n	8003f60 <__smakebuf_r+0x78>
 8003f54:	2303      	movs	r3, #3
 8003f56:	89a2      	ldrh	r2, [r4, #12]
 8003f58:	439a      	bics	r2, r3
 8003f5a:	3b02      	subs	r3, #2
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	81a3      	strh	r3, [r4, #12]
 8003f60:	89a3      	ldrh	r3, [r4, #12]
 8003f62:	9a01      	ldr	r2, [sp, #4]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	81a3      	strh	r3, [r4, #12]
 8003f68:	e7cc      	b.n	8003f04 <__smakebuf_r+0x1c>
	...

08003f6c <_fstat_r>:
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	b570      	push	{r4, r5, r6, lr}
 8003f70:	4d06      	ldr	r5, [pc, #24]	@ (8003f8c <_fstat_r+0x20>)
 8003f72:	0004      	movs	r4, r0
 8003f74:	0008      	movs	r0, r1
 8003f76:	0011      	movs	r1, r2
 8003f78:	602b      	str	r3, [r5, #0]
 8003f7a:	f7fc fd27 	bl	80009cc <_fstat>
 8003f7e:	1c43      	adds	r3, r0, #1
 8003f80:	d103      	bne.n	8003f8a <_fstat_r+0x1e>
 8003f82:	682b      	ldr	r3, [r5, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d000      	beq.n	8003f8a <_fstat_r+0x1e>
 8003f88:	6023      	str	r3, [r4, #0]
 8003f8a:	bd70      	pop	{r4, r5, r6, pc}
 8003f8c:	2000029c 	.word	0x2000029c

08003f90 <_isatty_r>:
 8003f90:	2300      	movs	r3, #0
 8003f92:	b570      	push	{r4, r5, r6, lr}
 8003f94:	4d06      	ldr	r5, [pc, #24]	@ (8003fb0 <_isatty_r+0x20>)
 8003f96:	0004      	movs	r4, r0
 8003f98:	0008      	movs	r0, r1
 8003f9a:	602b      	str	r3, [r5, #0]
 8003f9c:	f7fc fd24 	bl	80009e8 <_isatty>
 8003fa0:	1c43      	adds	r3, r0, #1
 8003fa2:	d103      	bne.n	8003fac <_isatty_r+0x1c>
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d000      	beq.n	8003fac <_isatty_r+0x1c>
 8003faa:	6023      	str	r3, [r4, #0]
 8003fac:	bd70      	pop	{r4, r5, r6, pc}
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	2000029c 	.word	0x2000029c

08003fb4 <_init>:
 8003fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fba:	bc08      	pop	{r3}
 8003fbc:	469e      	mov	lr, r3
 8003fbe:	4770      	bx	lr

08003fc0 <_fini>:
 8003fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fc2:	46c0      	nop			@ (mov r8, r8)
 8003fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fc6:	bc08      	pop	{r3}
 8003fc8:	469e      	mov	lr, r3
 8003fca:	4770      	bx	lr
