---
layout: default
title: "1.5ï½œA16ãƒãƒ¼ãƒ‰ï¼šA14ã¨ã®é•ã„ã€æ€§èƒ½å¯†åº¦ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚ / A16 Node: Differences from A14, Density, and Chiplet Relevance"
---

---

# ğŸ”¬ 1.5ï½œA16ãƒãƒ¼ãƒ‰ï¼šA14ã¨ã®é•ã„ã€æ€§èƒ½å¯†åº¦ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚  
**1.5ï½œA16 Node: Differences from A14, Density, and Chiplet Relevance**

---

## ğŸ“Œ æ¦‚è¦ / Overview

**JP:**  
TSMCã®Aã‚·ãƒªãƒ¼ã‚ºã¯ã€å¾“æ¥ã®**ã€ŒNã€ãƒãƒ¼ãƒ‰å‘½åï¼ˆN5, N3, N2ï¼‰**ã¨ã¯ç•°ãªã‚Šã€**ãƒ‘ãƒ•ã‚©ãƒ¼ãƒãƒ³ã‚¹ãƒ»å¯†åº¦ãƒ»æ¶ˆè²»é›»åŠ›ã®è¤‡åˆæŒ‡æ¨™**ã‚’ãƒ™ãƒ¼ã‚¹ã«ã—ãŸãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°çš„å‘½åã§ã™ã€‚  
A14ã¯5nmä¸–ä»£ï¼ˆN5Pï¼‰ã‚’åŸºç›¤ã¨ã—ãŸåˆæœŸä¸–ä»£ã§ã€A16ã¯N2ä¸–ä»£ã®GAAæŠ€è¡“ã‚’æ‹¡å¼µã—ã€**é«˜å¯†åº¦ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆè¨­è¨ˆ**ã‚’å‰æã¨ã—ã¦ã„ã¾ã™ã€‚  

**EN:**  
TSMC's A-series differs from the conventional "N" node naming (N5, N3, N2) by using a **composite index of performance, density, and power** as a marketing-driven designation.  
A14 was based on the 5nm generation (N5P), while A16 extends N2's GAA technology and is **optimized for high-density chiplet design**.

---

## ğŸ†š A14ã¨A16ã®æ¯”è¼ƒ / Comparison between A14 and A16

| é …ç›® / Item | A14 Node | A16 Node |
|-------------|----------|----------|
| ãƒ™ãƒ¼ã‚¹æŠ€è¡“ / Base Technology | N5P (FinFET) | N2P+ or Enhanced GAA |
| EUVå±¤æ•° / EUV Layers | ç´„14å±¤ / ~14 layers | 20å±¤ä»¥ä¸Š / 20+ layers |
| ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ / Logic Density | 1.0x (baseline) | ç´„+10ã€œ15% / +10â€“15% |
| ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆå¯¾å¿œ / Chiplet Compatibility | é™å®šçš„ / Limited | æ¨™æº–I/Oãƒ€ã‚¤ã¨ã®çµ±åˆå‰æ / Designed for standard I/O die integration |
| ã‚¿ãƒ¼ã‚²ãƒƒãƒˆå¸‚å ´ / Target Market | ãƒ¢ãƒã‚¤ãƒ«SoC, HPC | HPC, AI, ã‚µãƒ¼ãƒãƒ¼SoC |

---

## ğŸ” æŠ€è¡“çš„ç‰¹å¾´ / Technical Features

**JP:**
1. **GAAæ‹¡å¼µæ§‹é€ ** â€” N2ä¸–ä»£ã®ãƒŠãƒã‚·ãƒ¼ãƒˆå¹…ãƒ»ã‚¹ã‚¿ãƒƒã‚¯æ•°ã‚’æœ€é©åŒ–  
2. **BEOLå†è¨­è¨ˆ** â€” é«˜å¯†åº¦é…ç·šå±¤ã¨å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ï¼ˆCoWoS-R, InFO-Lï¼‰ã¸ã®é©åˆ  
3. **ä½é›»åœ§å‹•ä½œæœ€é©åŒ–** â€” 0.6Vå°ã§ã®å®‰å®šé§†å‹•ã‚’ç›®æ¨™  
4. **ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆI/Fæ¨™æº–åŒ–** â€” UCIeã€BoWç­‰ã®ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’æ¨™æº–ã‚µãƒãƒ¼ãƒˆ

**EN:**
1. **Enhanced GAA structure** â€” Optimized nanosheet width and stacking for N2 generation  
2. **BEOL redesign** â€” Compatible with dense interconnect layers and advanced packaging (CoWoS-R, InFO-L)  
3. **Low-voltage optimization** â€” Target stable operation in the 0.6V range  
4. **Chiplet I/F standardization** â€” Supports UCIe, BoW, and other standard interfaces

---

## âš™ï¸ ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚ / Relation to Chiplets

- **ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«åˆ†å‰²è¨­è¨ˆ**ï¼šãƒ­ã‚¸ãƒƒã‚¯ãƒ€ã‚¤ãƒ»I/Oãƒ€ã‚¤ãƒ»HBMãƒ¡ãƒ¢ãƒªãƒ€ã‚¤ã®åˆ†é›¢  
- **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å†…é€šä¿¡**ï¼š2.5D/3Dçµ±åˆã«ã‚ˆã‚‹ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ä½æ¸›  
- **è£½é€ æ­©ç•™ã¾ã‚Šæ”¹å–„**ï¼šå¤§è¦æ¨¡ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯ãƒ€ã‚¤ã«æ¯”ã¹ã€ãƒªã‚¹ã‚¯åˆ†æ•£ãŒå¯èƒ½

---

## ğŸ“Š A14 â†’ A16ã§ã®PPAå¤‰åŒ– / PPA Changes from A14 to A16

| æŒ‡æ¨™ / Metric | æ”¹å–„ç‡ / Improvement Rate | å‚™è€ƒ / Notes |
|---------------|--------------------------|--------------|
| æ€§èƒ½ / Performance | +8ã€œ12% | åŒä¸€æ¶ˆè²»é›»åŠ›æ¡ä»¶ |
| æ¶ˆè²»é›»åŠ› / Power | -20ã€œ25% | åŒä¸€æ€§èƒ½æ¡ä»¶ |
| ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ / Logic Density | +10ã€œ15% | BEOLæœ€é©åŒ–è¾¼ã¿ |

---

## ğŸ§  è£œè¶³ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ / Key Terms

- **Aã‚·ãƒªãƒ¼ã‚ºå‘½åè¦å‰‡ / A-Series Naming Rule**  
- **GAAæ‹¡å¼µæ§‹é€  / Enhanced GAA**  
- **CoWoS-R / InFO-L ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“ / Packaging Technologies**  
- **UCIeï¼ˆUniversal Chiplet Interconnect Expressï¼‰**

---

## ğŸ“ é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- [1.4ï½œN2 / GAAæ§‹é€ ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆFETï¼‰ã®ç™»å ´ã¨è¨­è¨ˆèª²é¡Œ](1_4_gaa_intro.md)  
- [README (TSMC Insight)](../README.md)

---

## ğŸ”™ æˆ»ã‚‹ãƒ»é€²ã‚€ / Navigation
- **å‰ç¯€ / Previous:** [1.4ï½œN2 / GAAæ§‹é€ ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆFETï¼‰ã®ç™»å ´ã¨è¨­è¨ˆèª²é¡Œ](1_4_gaa_intro.md)  
- **æ¬¡ç¯€ / Next:** [1.6ï½œä»Šå¾Œã®äºˆæ¸¬ï¼ˆA10ä»¥é™ã€ãƒŠãƒãƒ¯ã‚¤ãƒ¤åŒ–ã€CMOS Beyondï¼‰](1_6_future_outlook.md)  
- **ç« ãƒˆãƒƒãƒ— / Chapter Top:** [README](../README.md)
