<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › pata_ep93xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pata_ep93xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * EP93XX PATA controller driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2012, Metasoft s.c.</span>
<span class="cm"> *	Rafal Prylowski &lt;prylowski@metasoft.pl&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on pata_scc.c, pata_icside.c and on earlier version of EP93XX</span>
<span class="cm"> * PATA driver by Lennert Buytenhek and Alessandro Zummo.</span>
<span class="cm"> * Read/Write timings, resource management and other improvements</span>
<span class="cm"> * from driver by Joao Ramos and Bartlomiej Zolnierkiewicz.</span>
<span class="cm"> * DMA engine support based on spi-ep93xx.c by Mika Westerberg.</span>
<span class="cm"> *</span>
<span class="cm"> * Original copyrights:</span>
<span class="cm"> *</span>
<span class="cm"> * Support for Cirrus Logic&#39;s EP93xx (EP9312, EP9315) CPUs</span>
<span class="cm"> * PATA host controller driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009, Bartlomiej Zolnierkiewicz</span>
<span class="cm"> *</span>
<span class="cm"> * Heavily based on the ep93xx-ide.c driver:</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009, Joao Ramos &lt;joao.ramos@inov.pt&gt;</span>
<span class="cm"> *		      INESC Inovacao (INOV)</span>
<span class="cm"> *</span>
<span class="cm"> * EP93XX PATA controller driver.</span>
<span class="cm"> * Copyright (C) 2007 Lennert Buytenhek &lt;buytenh@wantstofly.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * An ATA driver for the Cirrus Logic EP93xx PATA controller.</span>
<span class="cm"> *</span>
<span class="cm"> * Based on an earlier version by Alessandro Zummo, which is:</span>
<span class="cm"> *   Copyright (C) 2006 Tower Technologies</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/ata.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/ktime.h&gt;</span>

<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;mach/platform.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;ep93xx-ide&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;1.0&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* IDE Control Register */</span>
	<span class="n">IDECTRL</span>				<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">IDECTRL_CS0N</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">IDECTRL_CS1N</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">IDECTRL_DIORN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>
	<span class="n">IDECTRL_DIOWN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span>
	<span class="n">IDECTRL_INTRQ</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">),</span>
	<span class="n">IDECTRL_IORDY</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">),</span>
	<span class="cm">/*</span>
<span class="cm">	 * the device IDE register to be accessed is selected through</span>
<span class="cm">	 * IDECTRL register&#39;s specific bitfields &#39;DA&#39;, &#39;CS1N&#39; and &#39;CS0N&#39;:</span>
<span class="cm">	 *   b4   b3   b2    b1     b0</span>
<span class="cm">	 *   A2   A1   A0   CS1N   CS0N</span>
<span class="cm">	 * the values filled in this structure allows the value to be directly</span>
<span class="cm">	 * ORed to the IDECTRL register, hence giving directly the A[2:0] and</span>
<span class="cm">	 * CS1N/CS0N values for each IDE register.</span>
<span class="cm">	 * The values correspond to the transformation:</span>
<span class="cm">	 *   ((real IDE address) &lt;&lt; 2) | CS1N value &lt;&lt; 1 | CS0N value</span>
<span class="cm">	 */</span>
	<span class="n">IDECTRL_ADDR_CMD</span>		<span class="o">=</span> <span class="mi">0</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* CS1 */</span>
	<span class="n">IDECTRL_ADDR_DATA</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_DATA</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_ERROR</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_ERR</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_FEATURE</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_FEATURE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_NSECT</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_NSECT</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_LBAL</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_LBAL</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_LBAM</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_LBAM</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_LBAH</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_LBAH</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_DEVICE</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_DEVICE</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_STATUS</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_STATUS</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_COMMAND</span>		<span class="o">=</span> <span class="p">(</span><span class="n">ATA_REG_CMD</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IDECTRL_ADDR_ALTSTATUS</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0x06</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* CS0 */</span>
	<span class="n">IDECTRL_ADDR_CTL</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0x06</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* CS0 */</span>

	<span class="cm">/* IDE Configuration Register */</span>
	<span class="n">IDECFG</span>				<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">IDECFG_IDEEN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">IDECFG_PIO</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">IDECFG_MDMA</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
	<span class="n">IDECFG_UDMA</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
	<span class="n">IDECFG_MODE_SHIFT</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">IDECFG_MODE_MASK</span>		<span class="o">=</span> <span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>
	<span class="n">IDECFG_WST_SHIFT</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">IDECFG_WST_MASK</span>			<span class="o">=</span> <span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>

	<span class="cm">/* MDMA Operation Register */</span>
	<span class="n">IDEMDMAOP</span>			<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>

	<span class="cm">/* UDMA Operation Register */</span>
	<span class="n">IDEUDMAOP</span>			<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
	<span class="n">IDEUDMAOP_UEN</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">IDEUDMAOP_RWOP</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>

	<span class="cm">/* PIO/MDMA/UDMA Data Registers */</span>
	<span class="n">IDEDATAOUT</span>			<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">IDEDATAIN</span>			<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">IDEMDMADATAOUT</span>			<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">IDEMDMADATAIN</span>			<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="n">IDEUDMADATAOUT</span>			<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">IDEUDMADATAIN</span>			<span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>

	<span class="cm">/* UDMA Status Register */</span>
	<span class="n">IDEUDMASTS</span>			<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="n">IDEUDMASTS_DMAIDE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">),</span>
	<span class="n">IDEUDMASTS_INTIDE</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">),</span>
	<span class="n">IDEUDMASTS_SBUSY</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">),</span>
	<span class="n">IDEUDMASTS_NDO</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span>
	<span class="n">IDEUDMASTS_NDI</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">),</span>
	<span class="n">IDEUDMASTS_N4X</span>			<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">),</span>

	<span class="cm">/* UDMA Debug Status Register */</span>
	<span class="n">IDEUDMADEBUG</span>			<span class="o">=</span> <span class="mh">0x2c</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ide_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_timing</span> <span class="n">t</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">iordy</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">udma_in_phys</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">udma_out_phys</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">dma_rx_channel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ep93xx_dma_data</span> <span class="n">dma_rx_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">dma_tx_channel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ep93xx_dma_data</span> <span class="n">dma_tx_data</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_clear_regs</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IDECTRL_CS0N</span> <span class="o">|</span> <span class="n">IDECTRL_CS1N</span> <span class="o">|</span> <span class="n">IDECTRL_DIORN</span> <span class="o">|</span>
		<span class="n">IDECTRL_DIOWN</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECFG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEMDMAOP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMAOP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEDATAOUT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEDATAIN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEMDMADATAOUT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEMDMADATAIN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMADATAOUT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMADATAIN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMADEBUG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ep93xx_pata_check_iordy</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IDECTRL_IORDY</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * According to EP93xx User&#39;s Guide, WST field of IDECFG specifies number</span>
<span class="cm"> * of HCLK cycles to hold the data bus after a PIO write operation.</span>
<span class="cm"> * It should be programmed to guarantee following delays:</span>
<span class="cm"> *</span>
<span class="cm"> * PIO Mode   [ns]</span>
<span class="cm"> * 0          30</span>
<span class="cm"> * 1          20</span>
<span class="cm"> * 2          15</span>
<span class="cm"> * 3          10</span>
<span class="cm"> * 4          5</span>
<span class="cm"> *</span>
<span class="cm"> * Maximum possible value for HCLK is 100MHz.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ep93xx_pata_get_wst</span><span class="p">(</span><span class="kt">int</span> <span class="n">pio_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pio_mode</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pio_mode</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">IDECFG_WST_SHIFT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_enable_pio</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pio_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IDECFG_IDEEN</span> <span class="o">|</span> <span class="n">IDECFG_PIO</span> <span class="o">|</span>
		<span class="n">ep93xx_pata_get_wst</span><span class="p">(</span><span class="n">pio_mode</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">pio_mode</span> <span class="o">&lt;&lt;</span> <span class="n">IDECFG_MODE_SHIFT</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Based on delay loop found in mach-pxa/mp900.c.</span>
<span class="cm"> *</span>
<span class="cm"> * Single iteration should take 5 cpu cycles. This is 25ns assuming the</span>
<span class="cm"> * fastest ep93xx cpu speed (200MHz) and is better optimized for PIO4 timings</span>
<span class="cm"> * than eg. 20ns.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_delay</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="k">volatile</span> <span class="p">(</span>
		<span class="s">&quot;0:</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;mov r0, r0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;subs %0, %1, #1</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;bge 0b</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span>
	<span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">ep93xx_pata_wait_for_iordy</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
						<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * According to ATA specification, IORDY pin can be first sampled</span>
<span class="cm">	 * tA = 35ns after activation of DIOR-/DIOW-. Maximum IORDY pulse</span>
<span class="cm">	 * width is tB = 1250ns.</span>
<span class="cm">	 *</span>
<span class="cm">	 * We are already t2 delay loop iterations after activation of</span>
<span class="cm">	 * DIOR-/DIOW-, so we set timeout to (1250 + 35) / 25 - t2 additional</span>
<span class="cm">	 * delay loop iterations.</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1250</span> <span class="o">+</span> <span class="mi">35</span><span class="p">)</span> <span class="o">/</span> <span class="mi">25</span> <span class="o">-</span> <span class="n">t2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">counter</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">ep93xx_pata_check_iordy</span><span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">counter</span><span class="o">--</span><span class="p">)</span>
		<span class="n">ep93xx_pata_delay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">start</span> <span class="o">-</span> <span class="n">counter</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* common part at start of ep93xx_pata_read/write() */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_rw_begin</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IDECTRL_DIOWN</span> <span class="o">|</span> <span class="n">IDECTRL_DIORN</span> <span class="o">|</span> <span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">);</span>
	<span class="n">ep93xx_pata_delay</span><span class="p">(</span><span class="n">t1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* common part at end of ep93xx_pata_read/write() */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_rw_end</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">iordy</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t0</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ep93xx_pata_delay</span><span class="p">(</span><span class="n">t2</span><span class="p">);</span>
	<span class="cm">/* lengthen t2 if needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iordy</span><span class="p">)</span>
		<span class="n">t2</span> <span class="o">+=</span> <span class="n">ep93xx_pata_wait_for_iordy</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">t2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IDECTRL_DIOWN</span> <span class="o">|</span> <span class="n">IDECTRL_DIORN</span> <span class="o">|</span> <span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t0</span> <span class="o">&gt;</span> <span class="n">t2</span> <span class="o">&amp;&amp;</span> <span class="n">t0</span> <span class="o">-</span> <span class="n">t2</span> <span class="o">&gt;</span> <span class="n">t2i</span><span class="p">)</span>
		<span class="n">ep93xx_pata_delay</span><span class="p">(</span><span class="n">t0</span> <span class="o">-</span> <span class="n">t2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ep93xx_pata_delay</span><span class="p">(</span><span class="n">t2i</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">ep93xx_pata_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
			    <span class="n">bool</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_timing</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">t</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t0</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">cyc8b</span> <span class="o">:</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">cycle</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">act8b</span> <span class="o">:</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2i</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rec8b</span> <span class="o">:</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">recover</span><span class="p">;</span>

	<span class="n">ep93xx_pata_rw_begin</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IDECTRL_DIOWN</span> <span class="o">|</span> <span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * The IDEDATAIN register is loaded from the DD pins at the positive</span>
<span class="cm">	 * edge of the DIORN signal. (EP93xx UG p27-14)</span>
<span class="cm">	 */</span>
	<span class="n">ep93xx_pata_rw_end</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">iordy</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t2i</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">IDEDATAIN</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* IDE register read */</span>
<span class="k">static</span> <span class="n">u16</span> <span class="nf">ep93xx_pata_read_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ep93xx_pata_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* PIO data read */</span>
<span class="k">static</span> <span class="n">u16</span> <span class="nf">ep93xx_pata_read_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ep93xx_pata_read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
			      <span class="n">u16</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span>
			      <span class="n">bool</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_timing</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">t</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t0</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">cyc8b</span> <span class="o">:</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">cycle</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">act8b</span> <span class="o">:</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">t2i</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rec8b</span> <span class="o">:</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">recover</span><span class="p">;</span>

	<span class="n">ep93xx_pata_rw_begin</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Value from IDEDATAOUT register is driven onto the DD pins when</span>
<span class="cm">	 * DIOWN is low. (EP93xx UG p27-13)</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEDATAOUT</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">IDECTRL_DIORN</span> <span class="o">|</span> <span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">);</span>
	<span class="n">ep93xx_pata_rw_end</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">iordy</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t2i</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* IDE register write */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_write_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
				  <span class="n">u16</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ep93xx_pata_write</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* PIO data write */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_write_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">,</span>
				   <span class="n">u16</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ep93xx_pata_write</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_set_piomode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">pair</span> <span class="o">=</span> <span class="n">ata_dev_pair</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Calculate timings for the delay loop, assuming ep93xx cpu speed</span>
<span class="cm">	 * is 200MHz (maximum possible for ep93xx). If actual cpu speed is</span>
<span class="cm">	 * slower, we will wait a bit longer in each delay.</span>
<span class="cm">	 * Additional division of cpu speed by 5, because single iteration</span>
<span class="cm">	 * of our delay loop takes 5 cpu cycles (25ns).</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">T</span> <span class="o">=</span> <span class="mi">1000000</span> <span class="o">/</span> <span class="p">(</span><span class="mi">200</span> <span class="o">/</span> <span class="mi">5</span><span class="p">);</span>

	<span class="n">ata_timing_compute</span><span class="p">(</span><span class="n">adev</span><span class="p">,</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">t</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pair</span> <span class="o">&amp;&amp;</span> <span class="n">pair</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_timing</span> <span class="n">t</span><span class="p">;</span>
		<span class="n">ata_timing_compute</span><span class="p">(</span><span class="n">pair</span><span class="p">,</span> <span class="n">pair</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">ata_timing_merge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">t</span><span class="p">,</span>
			<span class="n">ATA_TIMING_SETUP</span> <span class="o">|</span> <span class="n">ATA_TIMING_8BIT</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">iordy</span> <span class="o">=</span> <span class="n">ata_pio_need_iordy</span><span class="p">(</span><span class="n">adev</span><span class="p">);</span>

	<span class="n">ep93xx_pata_enable_pio</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">,</span>
			       <span class="n">adev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_check_status */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">ep93xx_pata_check_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_STATUS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ep93xx_pata_check_altstatus</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_ALTSTATUS</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_tf_load */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_tf_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_addr</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_ISADDR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">!=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
		<span class="n">ata_wait_idle</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_addr</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_FEATURE</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_LBAM</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_LBAH</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_FEATURE</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAM</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAH</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_DEVICE</span><span class="p">)</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_DEVICE</span><span class="p">);</span>

	<span class="n">ata_wait_idle</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_tf_read */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_tf_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span> <span class="o">=</span> <span class="n">ep93xx_pata_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_FEATURE</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAM</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAH</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_DEVICE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">|</span> <span class="n">ATA_HOB</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_FEATURE</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_LBAM</span><span class="p">);</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
			<span class="n">IDECTRL_ADDR_LBAH</span><span class="p">);</span>
		<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_exec_command */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_exec_command</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
				     <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span><span class="p">,</span>
			  <span class="n">IDECTRL_ADDR_COMMAND</span><span class="p">);</span>
	<span class="n">ata_sff_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_dev_select */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_dev_select</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">ATA_DEVICE_OBS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">device</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">ATA_DEV1</span><span class="p">;</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_DEVICE</span><span class="p">);</span>
	<span class="n">ata_sff_pause</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>	<span class="cm">/* needed; also flushes, for mmio */</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_set_devctl */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_set_devctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="n">u8</span> <span class="n">ctl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_data_xfer */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">ep93xx_pata_data_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">buflen</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">adev</span><span class="o">-&gt;</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">words</span> <span class="o">=</span> <span class="n">buflen</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Transfer multiple of 2 bytes */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">words</span><span class="o">--</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rw</span> <span class="o">==</span> <span class="n">READ</span><span class="p">)</span>
			<span class="o">*</span><span class="n">data</span><span class="o">++</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span>
				<span class="n">ep93xx_pata_read_data</span><span class="p">(</span>
					<span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_DATA</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">ep93xx_pata_write_data</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="o">*</span><span class="n">data</span><span class="o">++</span><span class="p">),</span>
				<span class="n">IDECTRL_ADDR_DATA</span><span class="p">);</span>

	<span class="cm">/* Transfer trailing 1 byte, if any. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">buflen</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">pad</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">};</span>

		<span class="n">buf</span> <span class="o">+=</span> <span class="n">buflen</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rw</span> <span class="o">==</span> <span class="n">READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">pad</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span>
				<span class="n">ep93xx_pata_read_data</span><span class="p">(</span>
					<span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_DATA</span><span class="p">));</span>
			<span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">pad</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pad</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
			<span class="n">ep93xx_pata_write_data</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="o">*</span><span class="n">pad</span><span class="p">),</span>
					  <span class="n">IDECTRL_ADDR_DATA</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">words</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">words</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_devchk */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">ep93xx_pata_device_is_present</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nsect</span><span class="p">,</span> <span class="n">lbal</span><span class="p">;</span>

	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">device</span><span class="p">);</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="mh">0x55</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="mh">0xaa</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>

	<span class="n">nsect</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
	<span class="n">lbal</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">nsect</span> <span class="o">==</span> <span class="mh">0x55</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">lbal</span> <span class="o">==</span> <span class="mh">0xaa</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_wait_after_reset */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ep93xx_pata_wait_after_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devmask</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev0</span> <span class="o">=</span> <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dev1</span> <span class="o">=</span> <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ata_msleep</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ATA_WAIT_AFTER_RESET</span><span class="p">);</span>

	<span class="cm">/* always check readiness of the master device */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_sff_wait_ready</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * -ENODEV means the odd clown forgot the D7 pulldown resistor</span>
<span class="cm">	 * and TF status is 0xff, bail out on it too.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * if device 1 was found in ata_devchk, wait for register</span>
<span class="cm">	 * access briefly, then wait for BSY to clear.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Wait for register access.  Some ATAPI devices fail</span>
<span class="cm">		 * to set nsect/lbal after reset, so don&#39;t waste too</span>
<span class="cm">		 * much time on it.  We&#39;re gonna wait for !BSY anyway.</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">nsect</span><span class="p">,</span> <span class="n">lbal</span><span class="p">;</span>

			<span class="n">nsect</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
				<span class="n">IDECTRL_ADDR_NSECT</span><span class="p">);</span>
			<span class="n">lbal</span> <span class="o">=</span> <span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span>
				<span class="n">IDECTRL_ADDR_LBAL</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nsect</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">lbal</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">msleep</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>	<span class="cm">/* give drive a breather */</span>
		<span class="p">}</span>

		<span class="n">rc</span> <span class="o">=</span> <span class="n">ata_sff_wait_ready</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">!=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">rc</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* is all this really necessary? */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev1</span><span class="p">)</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev0</span><span class="p">)</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_bus_softreset */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ep93xx_pata_bus_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devmask</span><span class="p">,</span>
				     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>		<span class="cm">/* FIXME: flush */</span>
	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">|</span> <span class="n">ATA_SRST</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>		<span class="cm">/* FIXME: flush */</span>
	<span class="n">ep93xx_pata_write_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_CTL</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ep93xx_pata_wait_after_reset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="n">devmask</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_release_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">ep93xx_pata_dma_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">filter_param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ep93xx_dma_chan_is_m2p</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">private</span> <span class="o">=</span> <span class="n">filter_param</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_dma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="n">dma_cap_mask_t</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">conf</span><span class="p">;</span>

	<span class="n">dma_cap_zero</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Request two channels for IDE. Another possibility would be</span>
<span class="cm">	 * to request only one channel, and reprogram it&#39;s direction at</span>
<span class="cm">	 * start of new transfer.</span>
<span class="cm">	 */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_data</span><span class="p">.</span><span class="n">port</span> <span class="o">=</span> <span class="n">EP93XX_DMA_IDE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_data</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_data</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ep93xx-pata-rx&quot;</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span>
		<span class="n">ep93xx_pata_dma_filter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_data</span><span class="p">.</span><span class="n">port</span> <span class="o">=</span> <span class="n">EP93XX_DMA_IDE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_data</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_TO_DEVICE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_data</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ep93xx-pata-tx&quot;</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span>
		<span class="n">ep93xx_pata_dma_filter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Configure receive channel direction and source address */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">conf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">conf</span><span class="p">));</span>
	<span class="n">conf</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">;</span>
	<span class="n">conf</span><span class="p">.</span><span class="n">src_addr</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">udma_in_phys</span><span class="p">;</span>
	<span class="n">conf</span><span class="p">.</span><span class="n">src_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmaengine_slave_config</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to configure rx dma channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ep93xx_pata_release_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Configure transmit channel direction and destination address */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">conf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">conf</span><span class="p">));</span>
	<span class="n">conf</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_TO_DEVICE</span><span class="p">;</span>
	<span class="n">conf</span><span class="p">.</span><span class="n">dst_addr</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">udma_out_phys</span><span class="p">;</span>
	<span class="n">conf</span><span class="p">.</span><span class="n">dst_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmaengine_slave_config</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">conf</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to configure tx dma channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ep93xx_pata_release_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_dma_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_device</span> <span class="o">*</span><span class="n">adev</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dma_dir</span> <span class="o">==</span> <span class="n">DMA_TO_DEVICE</span> <span class="o">?</span> <span class="n">IDEUDMAOP_RWOP</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">channel</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dma_dir</span> <span class="o">==</span> <span class="n">DMA_TO_DEVICE</span>
		<span class="o">?</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span> <span class="o">:</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">;</span>

	<span class="n">txd</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_prep_slave_sg</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span>
		 <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dma_dir</span><span class="p">,</span> <span class="n">DMA_CTRL_ACK</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">txd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to prepare slave for sg dma</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dmaengine_submit</span><span class="p">(</span><span class="n">txd</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to submit dma transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dma_async_issue_pending</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * When enabling UDMA operation, IDEUDMAOP register needs to be</span>
<span class="cm">	 * programmed in three step sequence:</span>
<span class="cm">	 * 1) set or clear the RWOP bit,</span>
<span class="cm">	 * 2) perform dummy read of the register,</span>
<span class="cm">	 * 3) set the UEN bit.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMAOP</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMAOP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">v</span> <span class="o">|</span> <span class="n">IDEUDMAOP_UEN</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMAOP</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">IDECFG_IDEEN</span> <span class="o">|</span> <span class="n">IDECFG_UDMA</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">adev</span><span class="o">-&gt;</span><span class="n">xfer_mode</span> <span class="o">-</span> <span class="n">XFER_UDMA_0</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IDECFG_MODE_SHIFT</span><span class="p">),</span>
		<span class="n">base</span> <span class="o">+</span> <span class="n">IDECFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_dma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">;</span>

	<span class="cm">/* terminate all dma transfers, if not yet finished */</span>
	<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span><span class="p">);</span>
	<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * To properly stop IDE-DMA, IDEUDMAOP register must to be cleared</span>
<span class="cm">	 * and IDECTRL register must be set to default value.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDEUDMAOP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">)</span> <span class="o">|</span> <span class="n">IDECTRL_DIOWN</span> <span class="o">|</span> <span class="n">IDECTRL_DIORN</span> <span class="o">|</span>
		<span class="n">IDECTRL_CS0N</span> <span class="o">|</span> <span class="n">IDECTRL_CS1N</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">);</span>

	<span class="n">ep93xx_pata_enable_pio</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">,</span>
		<span class="n">qc</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">);</span>

	<span class="n">ata_sff_dma_pause</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_dma_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_exec_command</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ep93xx_pata_dma_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span> <span class="o">+</span> <span class="n">IDEUDMASTS</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * UDMA Status Register bits:</span>
<span class="cm">	 *</span>
<span class="cm">	 * DMAIDE - DMA request signal from UDMA state machine,</span>
<span class="cm">	 * INTIDE - INT line generated by UDMA because of errors in the</span>
<span class="cm">	 *          state machine,</span>
<span class="cm">	 * SBUSY - UDMA state machine busy, not in idle state,</span>
<span class="cm">	 * NDO   - error for data-out not completed,</span>
<span class="cm">	 * NDI   - error for data-in not completed,</span>
<span class="cm">	 * N4X   - error for data transferred not multiplies of four</span>
<span class="cm">	 *         32-bit words.</span>
<span class="cm">	 * (EP93xx UG p27-17)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">IDEUDMASTS_NDO</span> <span class="o">||</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">IDEUDMASTS_NDI</span> <span class="o">||</span>
	    <span class="n">val</span> <span class="o">&amp;</span> <span class="n">IDEUDMASTS_N4X</span> <span class="o">||</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">IDEUDMASTS_INTIDE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ATA_DMA_ERR</span><span class="p">;</span>

	<span class="cm">/* read INTRQ (INT[3]) pin input state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span> <span class="o">+</span> <span class="n">IDECTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IDECTRL_INTRQ</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ATA_DMA_INTR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">IDEUDMASTS_SBUSY</span> <span class="o">||</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="n">IDEUDMASTS_DMAIDE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ATA_DMA_ACTIVE</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_softreset */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ep93xx_pata_softreset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">al</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">classes</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">al</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">slave_possible</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devmask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* determine if device 0/1 are present */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ep93xx_pata_device_is_present</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">devmask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">slave_possible</span> <span class="o">&amp;&amp;</span> <span class="n">ep93xx_pata_device_is_present</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="n">devmask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* select device 0 again */</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_dev_select</span><span class="p">(</span><span class="n">al</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* issue bus reset */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">ep93xx_pata_bus_softreset</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">devmask</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
	<span class="cm">/* if link is ocuppied, -ENODEV too is an error */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rc</span> <span class="o">!=</span> <span class="o">-</span><span class="n">ENODEV</span> <span class="o">||</span> <span class="n">sata_scr_valid</span><span class="p">(</span><span class="n">al</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ata_link_printk</span><span class="p">(</span><span class="n">al</span><span class="p">,</span> <span class="n">KERN_ERR</span><span class="p">,</span> <span class="s">&quot;SRST failed (errno=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">rc</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* determine by signature whether we have ATA or ATAPI devices */</span>
	<span class="n">classes</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ata_sff_dev_classify</span><span class="p">(</span><span class="o">&amp;</span><span class="n">al</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
					  <span class="o">&amp;</span><span class="n">err</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">slave_possible</span> <span class="o">&amp;&amp;</span> <span class="n">err</span> <span class="o">!=</span> <span class="mh">0x81</span><span class="p">)</span>
		<span class="n">classes</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ata_sff_dev_classify</span><span class="p">(</span><span class="o">&amp;</span><span class="n">al</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
						  <span class="n">devmask</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">err</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Note: original code is ata_sff_drain_fifo */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ep93xx_pata_drain_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">;</span>

	<span class="cm">/* We only need to flush incoming data when a command was running */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">dma_dir</span> <span class="o">==</span> <span class="n">DMA_TO_DEVICE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="cm">/* Drain up to 64K of data before we give up this recovery method */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ATA_DRQ</span><span class="p">)</span>
		     <span class="o">&amp;&amp;</span> <span class="n">count</span> <span class="o">&lt;</span> <span class="mi">65536</span><span class="p">;</span> <span class="n">count</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">ep93xx_pata_read_reg</span><span class="p">(</span><span class="n">drv_data</span><span class="p">,</span> <span class="n">IDECTRL_ADDR_DATA</span><span class="p">);</span>

	<span class="cm">/* Can become DEBUG later */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span><span class="p">)</span>
		<span class="n">ata_port_printk</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">KERN_DEBUG</span><span class="p">,</span>
				<span class="s">&quot;drained %d bytes to clear DRQ.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ep93xx_pata_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set timings to safe values at startup (= number of ns from ATA</span>
<span class="cm">	 * specification), we&#39;ll switch to properly calculated values later.</span>
<span class="cm">	 */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">t</span> <span class="o">=</span> <span class="o">*</span><span class="n">ata_timing_find_mode</span><span class="p">(</span><span class="n">XFER_PIO_0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">ep93xx_pata_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BASE_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
	<span class="cm">/* ep93xx dma implementation limit */</span>
	<span class="p">.</span><span class="n">sg_tablesize</span>		<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="cm">/* ep93xx dma can&#39;t transfer 65536 bytes at once */</span>
	<span class="p">.</span><span class="n">dma_boundary</span>		<span class="o">=</span> <span class="mh">0x7fff</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">ep93xx_pata_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">qc_prep</span>		<span class="o">=</span> <span class="n">ata_noop_qc_prep</span><span class="p">,</span>

	<span class="p">.</span><span class="n">softreset</span>		<span class="o">=</span> <span class="n">ep93xx_pata_softreset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hardreset</span>		<span class="o">=</span> <span class="n">ATA_OP_NULL</span><span class="p">,</span>

	<span class="p">.</span><span class="n">sff_dev_select</span>		<span class="o">=</span> <span class="n">ep93xx_pata_dev_select</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_set_devctl</span>		<span class="o">=</span> <span class="n">ep93xx_pata_set_devctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_check_status</span>	<span class="o">=</span> <span class="n">ep93xx_pata_check_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_check_altstatus</span>	<span class="o">=</span> <span class="n">ep93xx_pata_check_altstatus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_tf_load</span>		<span class="o">=</span> <span class="n">ep93xx_pata_tf_load</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_tf_read</span>		<span class="o">=</span> <span class="n">ep93xx_pata_tf_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_exec_command</span>	<span class="o">=</span> <span class="n">ep93xx_pata_exec_command</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_data_xfer</span>		<span class="o">=</span> <span class="n">ep93xx_pata_data_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_drain_fifo</span>		<span class="o">=</span> <span class="n">ep93xx_pata_drain_fifo</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_irq_clear</span>		<span class="o">=</span> <span class="n">ATA_OP_NULL</span><span class="p">,</span>

	<span class="p">.</span><span class="n">set_piomode</span>		<span class="o">=</span> <span class="n">ep93xx_pata_set_piomode</span><span class="p">,</span>

	<span class="p">.</span><span class="n">bmdma_setup</span>		<span class="o">=</span> <span class="n">ep93xx_pata_dma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_start</span>		<span class="o">=</span> <span class="n">ep93xx_pata_dma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_stop</span>		<span class="o">=</span> <span class="n">ep93xx_pata_dma_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bmdma_status</span>		<span class="o">=</span> <span class="n">ep93xx_pata_dma_status</span><span class="p">,</span>

	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">ata_cable_unknown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_start</span>		<span class="o">=</span> <span class="n">ep93xx_pata_port_start</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ep93xx_pata_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem_res</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ide_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">ep93xx_ide_acquire_gpio</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* INT[3] (IRQ_EP93XX_EXT3) line connected as pull down */</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_rel_gpio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mem_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem_res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_rel_gpio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ide_base</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">mem_res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ide_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_rel_gpio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">drv_data</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_rel_gpio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span> <span class="o">=</span> <span class="n">ide_base</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">udma_in_phys</span> <span class="o">=</span> <span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">+</span> <span class="n">IDEUDMADATAIN</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">udma_out_phys</span> <span class="o">=</span> <span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">+</span> <span class="n">IDEUDMADATAOUT</span><span class="p">;</span>
	<span class="n">ep93xx_pata_dma_init</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="cm">/* allocate host */</span>
	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_rel_dma</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ep93xx_pata_clear_regs</span><span class="p">(</span><span class="n">ide_base</span><span class="p">);</span>

	<span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">drv_data</span><span class="p">;</span>

	<span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ep93xx_pata_port_ops</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">ATA_FLAG_SLAVE_POSS</span><span class="p">;</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">pio_mask</span> <span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Maximum UDMA modes:</span>
<span class="cm">	 * EP931x rev.E0 - UDMA2</span>
<span class="cm">	 * EP931x rev.E1 - UDMA3</span>
<span class="cm">	 * EP931x rev.E2 - UDMA4</span>
<span class="cm">	 *</span>
<span class="cm">	 * MWDMA support was removed from EP931x rev.E2,</span>
<span class="cm">	 * so this driver supports only UDMA modes.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_rx_channel</span> <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dma_tx_channel</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">chip_rev</span> <span class="o">=</span> <span class="n">ep93xx_chip_revision</span><span class="p">();</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">chip_rev</span> <span class="o">==</span> <span class="n">EP93XX_CHIP_REV_E1</span><span class="p">)</span>
			<span class="n">ap</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA3</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">chip_rev</span> <span class="o">==</span> <span class="n">EP93XX_CHIP_REV_E2</span><span class="p">)</span>
			<span class="n">ap</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ap</span><span class="o">-&gt;</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* defaults, pio 0 */</span>
	<span class="n">ep93xx_pata_enable_pio</span><span class="p">(</span><span class="n">ide_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;version &quot;</span> <span class="n">DRV_VERSION</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* activate host */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ata_bmdma_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">ep93xx_pata_sht</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_rel_dma:</span>
	<span class="n">ep93xx_pata_release_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
<span class="nl">err_rel_gpio:</span>
	<span class="n">ep93xx_ide_release_gpio</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">ep93xx_pata_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ep93xx_pata_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">ata_host_detach</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="n">ep93xx_pata_release_dma</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="n">ep93xx_pata_clear_regs</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ide_base</span><span class="p">);</span>
	<span class="n">ep93xx_ide_release_gpio</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">ep93xx_pata_platform_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">ep93xx_pata_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">ep93xx_pata_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">ep93xx_pata_platform_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Alessandro Zummo, Lennert Buytenhek, Joao Ramos, &quot;</span>
		<span class="s">&quot;Bartlomiej Zolnierkiewicz, Rafal Prylowski&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for cirrus ep93xx IDE controller&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:pata_ep93xx&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
