
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.78

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.04    0.18    0.41    0.41 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         uart_tx_inst/prescale_reg[16] (net)
                  0.18    0.00    0.41 ^ uart_tx_inst/_342_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.08    0.06    0.47 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         uart_tx_inst/_021_ (net)
                  0.08    0.00    0.47 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.06    0.15    0.18    1.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.07    0.00    1.38 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.38   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -0.39    5.61   macro clock tree delay
                         -1.45    4.16   library setup time
                                  4.16   data required time
-----------------------------------------------------------------------------
                                  4.16   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.20    1.20 v input external delay
     1    0.02    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.06    0.15    0.18    1.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.07    0.00    1.38 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.38   data arrival time

                  0.00    6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ uart_rx_inst/clk (uart_rx)
                         -0.39    5.61   macro clock tree delay
                         -1.45    4.16   library setup time
                                  4.16   data required time
-----------------------------------------------------------------------------
                                  4.16   data required time
                                 -1.38   data arrival time
-----------------------------------------------------------------------------
                                  2.78   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.176210641860962

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7772

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.19403979182243347

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8697

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.42    0.42 v uart_tx_inst/bit_cnt[1]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.14    0.55 ^ uart_tx_inst/_212_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    0.82 ^ uart_tx_inst/_409_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.12    0.94 v uart_tx_inst/_284_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.40    1.34 ^ uart_tx_inst/_287_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.27    1.61 ^ uart_tx_inst/_327_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.26    1.87 v uart_tx_inst/_328_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.35    2.22 v uart_tx_inst/_329_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.22    2.43 v uart_tx_inst/_330_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.00    2.43 v uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.43   data arrival time

   6.00    6.00   clock clk (rise edge)
   0.00    6.00   clock network delay (ideal)
   0.00    6.00   clock reconvergence pessimism
           6.00 ^ uart_tx_inst/prescale_reg[14]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.09    5.91   library setup time
           5.91   data required time
---------------------------------------------------------
           5.91   data required time
          -2.43   data arrival time
---------------------------------------------------------
           3.47   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    0.41 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.06    0.47 v uart_tx_inst/_342_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.00    0.47 v uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.47   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ uart_tx_inst/prescale_reg[16]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.47   data arrival time
---------------------------------------------------------
           0.40   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.3823

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
2.7805

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
201.150257

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.28e-03   2.90e-03   2.07e-08   1.22e-02  24.8%
Combinational          2.37e-02   1.31e-02   5.55e-08   3.68e-02  75.2%
Clock                  0.00e+00   0.00e+00   2.15e-08   2.15e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   1.60e-02   9.77e-08   4.90e-02 100.0%
                          67.4%      32.6%       0.0%
