/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* src = "./test.v:1" *)
module program_counter(next_pc, cur_pc, rst, clk);
  (* src = "./test.v:8" *)
  wire [31:0] _0_;
  (* src = "./test.v:16" *)
  wire [31:0] _1_;
  (* src = "./test.v:5" *)
  input clk;
  (* src = "./test.v:4" *)
  input [0:31] cur_pc;
  (* src = "./test.v:3" *)
  output [0:31] next_pc;
  reg [0:31] next_pc;
  (* src = "./test.v:6" *)
  input rst;
  assign _1_ = cur_pc + (* src = "./test.v:16" *) 32'd4;
  always @(posedge clk)
      next_pc <= _0_;
  assign _0_ = rst ? (* full_case = 32'd1 *) (* src = "./test.v:10" *) 32'd0 : _1_;
endmodule
