{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418145496337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418145496339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 17:18:16 2014 " "Processing started: Tue Dec  9 17:18:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418145496339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418145496339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418145496340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418145496998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../rtl/verilog/aes_engines/aes_sbox.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_sbox.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_rcon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_rcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_rcon " "Found entity 1: aes_rcon" {  } { { "../rtl/verilog/aes_engines/aes_rcon.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_rcon.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_expand_128 " "Found entity 1: aes_key_expand_128" {  } { { "../rtl/verilog/aes_engines/aes_key_expand_128.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "../rtl/verilog/aes_engines/aes_inv_sbox.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_sbox.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_cipher_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_cipher_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_cipher_top " "Found entity 1: aes_inv_cipher_top" {  } { { "../rtl/verilog/aes_engines/aes_inv_cipher_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_inv_cipher_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_wb " "Found entity 1: aes_enc_wb" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_128 " "Found entity 1: aes_enc_128" {  } { { "../rtl/verilog/aes_engines/aes_enc_128.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_dec_wb " "Found entity 1: aes_dec_wb" {  } { { "../rtl/verilog/aes_engines/aes_dec_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_dec_128 " "Found entity 1: aes_dec_128" {  } { { "../rtl/verilog/aes_engines/aes_dec_128.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_dec_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_cipher_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_cipher_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cipher_top " "Found entity 1: aes_cipher_top" {  } { { "../rtl/verilog/aes_engines/aes_cipher_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_cipher_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_generic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497143 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdc_controller.v(456) " "Verilog HDL information at sdc_controller.v(456): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 456 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418145497155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497156 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "syn_ramstyle \"no_rw_check\" sd_tx_fifo.v(18) " "Verilog HDL Attribute warning at sd_tx_fifo.v(18): synthesis attribute \"syn_ramstyle\" with value \"\"no_rw_check\"\" has no object and is ignored" {  } { { "../rtl/verilog/sdc_controller/sd_tx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_tx_fifo.v" 18 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1418145497157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_tx_fifo " "Found entity 1: sd_tx_fifo" {  } { { "../rtl/verilog/sdc_controller/sd_tx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_tx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_rx_fifo_tb " "Found entity 1: sd_rx_fifo_tb" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo_tb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497159 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "syn_ramstyle 1 sd_rx_fifo.v(16) " "Verilog HDL Attribute warning at sd_rx_fifo.v(16): synthesis attribute \"syn_ramstyle\" with value \"1\" has no object and is ignored" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v" 16 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1418145497160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_rx_fifo " "Found entity 1: sd_rx_fifo" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_tx_filler " "Found entity 1: sd_fifo_tx_filler" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_rx_filler " "Found entity 1: sd_fifo_rx_filler" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497163 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESEND_MAX_CNT sd_defines.v 19 sd_defines.v(19) " "Verilog HDL macro warning at sd_defines.v(19): overriding existing definition for macro \"RESEND_MAX_CNT\", which was defined in \"sd_defines.v\", line 19" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497164 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_WIDTH sd_defines.v 25 sd_defines.v(25) " "Verilog HDL macro warning at sd_defines.v(25): overriding existing definition for macro \"BD_WIDTH\", which was defined in \"sd_defines.v\", line 25" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497164 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_SIZE sd_defines.v 26 sd_defines.v(26) " "Verilog HDL macro warning at sd_defines.v(26): overriding existing definition for macro \"BD_SIZE\", which was defined in \"sd_defines.v\", line 26" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497164 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RAM_MEM_WIDTH sd_defines.v 28 sd_defines.v(28) " "Verilog HDL macro warning at sd_defines.v(28): overriding existing definition for macro \"RAM_MEM_WIDTH\", which was defined in \"sd_defines.v\", line 28" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497164 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_CLK_DIV sd_defines.v 43 sd_defines.v(43) " "Verilog HDL macro warning at sd_defines.v(43): overriding existing definition for macro \"RESET_CLK_DIV\", which was defined in \"sd_defines.v\", line 43" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_OFFSET sd_defines.v 44 sd_defines.v(44) " "Verilog HDL macro warning at sd_defines.v(44): overriding existing definition for macro \"MEM_OFFSET\", which was defined in \"sd_defines.v\", line 44" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BLOCK_SIZE sd_defines.v 63 sd_defines.v(63) " "Verilog HDL macro warning at sd_defines.v(63): overriding existing definition for macro \"BLOCK_SIZE\", which was defined in \"sd_defines.v\", line 63" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SD_BUS_W sd_defines.v 65 sd_defines.v(65) " "Verilog HDL macro warning at sd_defines.v(65): overriding existing definition for macro \"SD_BUS_W\", which was defined in \"sd_defines.v\", line 65" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK sd_defines.v 69 sd_defines.v(69) " "Verilog HDL macro warning at sd_defines.v(69): overriding existing definition for macro \"BIT_BLOCK\", which was defined in \"sd_defines.v\", line 69" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CRC_OFF sd_defines.v 70 sd_defines.v(70) " "Verilog HDL macro warning at sd_defines.v(70): overriding existing definition for macro \"CRC_OFF\", which was defined in \"sd_defines.v\", line 70" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK_REC sd_defines.v 71 sd_defines.v(71) " "Verilog HDL macro warning at sd_defines.v(71): overriding existing definition for macro \"BIT_BLOCK_REC\", which was defined in \"sd_defines.v\", line 71" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_CRC_CYCLE sd_defines.v 72 sd_defines.v(72) " "Verilog HDL macro warning at sd_defines.v(72): overriding existing definition for macro \"BIT_CRC_CYCLE\", which was defined in \"sd_defines.v\", line 72" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_DEPTH sd_defines.v 76 sd_defines.v(76) " "Verilog HDL macro warning at sd_defines.v(76): overriding existing definition for macro \"FIFO_RX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 76" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 76 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_ADR_SIZE sd_defines.v 77 sd_defines.v(77) " "Verilog HDL macro warning at sd_defines.v(77): overriding existing definition for macro \"FIFO_RX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 77" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 77 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_DEPTH sd_defines.v 79 sd_defines.v(79) " "Verilog HDL macro warning at sd_defines.v(79): overriding existing definition for macro \"FIFO_TX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 79" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 79 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_ADR_SIZE sd_defines.v 80 sd_defines.v(80) " "Verilog HDL macro warning at sd_defines.v(80): overriding existing definition for macro \"FIFO_TX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 80" {  } { { "../rtl/verilog/sdc_controller/sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497165 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESEND_MAX_CNT sd_defines.v 19 sd_defines.v(19) " "Verilog HDL macro warning at sd_defines.v(19): overriding existing definition for macro \"RESEND_MAX_CNT\", which was defined in \"sd_defines.v\", line 19" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_WIDTH sd_defines.v 25 sd_defines.v(25) " "Verilog HDL macro warning at sd_defines.v(25): overriding existing definition for macro \"BD_WIDTH\", which was defined in \"sd_defines.v\", line 25" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BD_SIZE sd_defines.v 26 sd_defines.v(26) " "Verilog HDL macro warning at sd_defines.v(26): overriding existing definition for macro \"BD_SIZE\", which was defined in \"sd_defines.v\", line 26" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RAM_MEM_WIDTH sd_defines.v 28 sd_defines.v(28) " "Verilog HDL macro warning at sd_defines.v(28): overriding existing definition for macro \"RAM_MEM_WIDTH\", which was defined in \"sd_defines.v\", line 28" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_CLK_DIV sd_defines.v 43 sd_defines.v(43) " "Verilog HDL macro warning at sd_defines.v(43): overriding existing definition for macro \"RESET_CLK_DIV\", which was defined in \"sd_defines.v\", line 43" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_OFFSET sd_defines.v 44 sd_defines.v(44) " "Verilog HDL macro warning at sd_defines.v(44): overriding existing definition for macro \"MEM_OFFSET\", which was defined in \"sd_defines.v\", line 44" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BLOCK_SIZE sd_defines.v 63 sd_defines.v(63) " "Verilog HDL macro warning at sd_defines.v(63): overriding existing definition for macro \"BLOCK_SIZE\", which was defined in \"sd_defines.v\", line 63" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SD_BUS_W sd_defines.v 65 sd_defines.v(65) " "Verilog HDL macro warning at sd_defines.v(65): overriding existing definition for macro \"SD_BUS_W\", which was defined in \"sd_defines.v\", line 65" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497166 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK sd_defines.v 69 sd_defines.v(69) " "Verilog HDL macro warning at sd_defines.v(69): overriding existing definition for macro \"BIT_BLOCK\", which was defined in \"sd_defines.v\", line 69" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CRC_OFF sd_defines.v 70 sd_defines.v(70) " "Verilog HDL macro warning at sd_defines.v(70): overriding existing definition for macro \"CRC_OFF\", which was defined in \"sd_defines.v\", line 70" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_BLOCK_REC sd_defines.v 71 sd_defines.v(71) " "Verilog HDL macro warning at sd_defines.v(71): overriding existing definition for macro \"BIT_BLOCK_REC\", which was defined in \"sd_defines.v\", line 71" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BIT_CRC_CYCLE sd_defines.v 72 sd_defines.v(72) " "Verilog HDL macro warning at sd_defines.v(72): overriding existing definition for macro \"BIT_CRC_CYCLE\", which was defined in \"sd_defines.v\", line 72" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_DEPTH sd_defines.v 76 sd_defines.v(76) " "Verilog HDL macro warning at sd_defines.v(76): overriding existing definition for macro \"FIFO_RX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 76" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 76 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_RX_MEM_ADR_SIZE sd_defines.v 77 sd_defines.v(77) " "Verilog HDL macro warning at sd_defines.v(77): overriding existing definition for macro \"FIFO_RX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 77" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 77 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_DEPTH sd_defines.v 79 sd_defines.v(79) " "Verilog HDL macro warning at sd_defines.v(79): overriding existing definition for macro \"FIFO_TX_MEM_DEPTH\", which was defined in \"sd_defines.v\", line 79" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 79 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FIFO_TX_MEM_ADR_SIZE sd_defines.v 80 sd_defines.v(80) " "Verilog HDL macro warning at sd_defines.v(80): overriding existing definition for macro \"FIFO_TX_MEM_ADR_SIZE\", which was defined in \"sd_defines.v\", line 80" {  } { { "sd_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/sd_defines.v" 80 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497168 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_data_master.v(223) " "Verilog HDL information at sd_data_master.v(223): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 223 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418145497170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "../rtl/verilog/sdc_controller/sd_crc_16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "../rtl/verilog/sdc_controller/sd_crc_7.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_crc_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497173 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_controller_wb.v(145) " "Verilog HDL information at sd_controller_wb.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418145497174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sd_cmd_serial_host.v(296) " "Verilog HDL information at sd_cmd_serial_host.v(296): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 296 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418145497177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497181 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "syn_ramstyle \"no_rw_check\" sd_bd.v(115) " "Verilog HDL Attribute warning at sd_bd.v(115): synthesis attribute \"syn_ramstyle\" with value \"\"no_rw_check\"\" has no object and is ignored" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 115 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1418145497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_bd " "Found entity 1: sd_bd" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_switch_b3 " "Found entity 1: wb_switch_b3" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497187 ""} { "Info" "ISGN_ENTITY_NAME" "2 wb_b3_switch_slave_sel " "Found entity 2: wb_b3_switch_slave_sel" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 1839 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497187 ""} { "Info" "ISGN_ENTITY_NAME" "3 wb_b3_switch_master_detect_slave_sel " "Found entity 3: wb_b3_switch_master_detect_slave_sel" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497187 ""} { "Info" "ISGN_ENTITY_NAME" "4 wb_b3_switch_slave_out_mux " "Found entity 4: wb_b3_switch_slave_out_mux" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497187 ""} { "Info" "ISGN_ENTITY_NAME" "5 wb_b3_switch_master_out_mux " "Found entity 5: wb_b3_switch_master_out_mux" {  } { { "../rtl/verilog/wb_switch_b3/wb_switch_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_switch_b3/wb_switch_b3.v" 2411 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497187 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"attribute\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497188 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497188 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"of\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"mem\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"is\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39) " "Unrecognized synthesis attribute \"block\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40)" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 40 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_ram_b3 " "Found entity 1: wb_ram_b3" {  } { { "../rtl/verilog/wb_ram_b3/wb_ram_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_ram_b3/wb_ram_b3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fsm_sdr_16.v(145) " "Verilog HDL warning at fsm_sdr_16.v(145): extended using \"x\" or \"z\"" {  } { { "fsm_sdr_16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_sdr_16.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418145497192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v 14 14 " "Found 14 design units, including 14 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_wb " "Found entity 1: fsm_wb" {  } { { "fsm_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "2 versatile_fifo_async_cmp " "Found entity 2: versatile_fifo_async_cmp" {  } { { "versatile_fifo_async_cmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_fifo_async_cmp.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "3 async_fifo_mq " "Found entity 3: async_fifo_mq" {  } { { "async_fifo_mq.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/async_fifo_mq.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "4 delay " "Found entity 4: delay" {  } { { "delay.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "5 encode " "Found entity 5: encode" {  } { { "codec.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/codec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode " "Found entity 6: decode" {  } { { "codec.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/codec.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "7 gray_counter " "Found entity 7: gray_counter" {  } { { "gray_counter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/gray_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "8 egress_fifo " "Found entity 8: egress_fifo" {  } { { "egress_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/egress_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "9 vfifo_dual_port_ram_dc_sw " "Found entity 9: vfifo_dual_port_ram_dc_sw" {  } { { "versatile_fifo_dual_port_ram_dc_sw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_fifo_dual_port_ram_dc_sw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "10 dff_sr " "Found entity 10: dff_sr" {  } { { "dff_sr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/dff_sr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "11 ref_counter " "Found entity 11: ref_counter" {  } { { "ref_counter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/ref_counter.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "12 fsm_sdr_16 " "Found entity 12: fsm_sdr_16" {  } { { "fsm_sdr_16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/fsm_sdr_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "13 versatile_mem_ctrl_wb " "Found entity 13: versatile_mem_ctrl_wb" {  } { { "versatile_mem_ctrl_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_wb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""} { "Info" "ISGN_ENTITY_NAME" "14 versatile_mem_ctrl " "Found entity 14: versatile_mem_ctrl" {  } { { "versatile_mem_ctrl_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/writeUSBWireData.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/writeUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeUSBWireData " "Found entity 1: writeUSBWireData" {  } { { "../rtl/verilog/usbhostslave/writeUSBWireData.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/writeUSBWireData.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/wishBoneBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/wishBoneBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishBoneBI " "Found entity 1: wishBoneBI" {  } { { "../rtl/verilog/usbhostslave/wishBoneBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/wishBoneBI.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBTxWireArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBTxWireArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBTxWireArbiter " "Found entity 1: USBTxWireArbiter" {  } { { "../rtl/verilog/usbhostslave/USBTxWireArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBTxWireArbiter.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBSlaveControlBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBSlaveControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBSlaveControlBI " "Found entity 1: USBSlaveControlBI" {  } { { "../rtl/verilog/usbhostslave/USBSlaveControlBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBSlaveControlBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSlaveControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSlaveControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSlaveControl " "Found entity 1: usbSlaveControl" {  } { { "../rtl/verilog/usbhostslave/usbSlaveControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSlaveControl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbslave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbslave " "Found entity 1: usbslave" {  } { { "../rtl/verilog/usbhostslave/usbslave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbslave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbSerialInterfaceEngine " "Found entity 1: usbSerialInterfaceEngine" {  } { { "../rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhostslave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhostslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbhostslave " "Found entity 1: usbhostslave" {  } { { "../rtl/verilog/usbhostslave/usbhostslave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhostslave.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBHostControlBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBHostControlBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 USBHostControlBI " "Found entity 1: USBHostControlBI" {  } { { "../rtl/verilog/usbhostslave/USBHostControlBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/USBHostControlBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbHostControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbHostControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbHostControl " "Found entity 1: usbHostControl" {  } { { "../rtl/verilog/usbhostslave/usbHostControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbHostControl.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhost.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 usbhost " "Found entity 1: usbhost" {  } { { "../rtl/verilog/usbhostslave/usbhost.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhost.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC16.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC16 " "Found entity 1: updateCRC16" {  } { { "../rtl/verilog/usbhostslave/updateCRC16.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC16.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC5.v" { { "Info" "ISGN_ENTITY_NAME" "1 updateCRC5 " "Found entity 1: updateCRC5" {  } { { "../rtl/verilog/usbhostslave/updateCRC5.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/updateCRC5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxfifoBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxfifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxfifoBI " "Found entity 1: TxfifoBI" {  } { { "../rtl/verilog/usbhostslave/TxfifoBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxfifoBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxFifo " "Found entity 1: TxFifo" {  } { { "../rtl/verilog/usbhostslave/TxFifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/TxFifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/speedCtrlMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/speedCtrlMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedCtrlMux " "Found entity 1: speedCtrlMux" {  } { { "../rtl/verilog/usbhostslave/speedCtrlMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/speedCtrlMux.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFTransmit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFTransmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFTransmit " "Found entity 1: SOFTransmit" {  } { { "../rtl/verilog/usbhostslave/SOFTransmit.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFTransmit.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFController.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOFController " "Found entity 1: SOFController" {  } { { "../rtl/verilog/usbhostslave/SOFController.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SOFController.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveSendPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveSendPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveSendPacket " "Found entity 1: slaveSendPacket" {  } { { "../rtl/verilog/usbhostslave/slaveSendPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveSendPacket.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveRxStatusMonitor " "Found entity 1: slaveRxStatusMonitor" {  } { { "../rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveGetPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveGetPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveGetPacket " "Found entity 1: slaveGetPacket" {  } { { "../rtl/verilog/usbhostslave/slaveGetPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveGetPacket.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveDirectControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveDirectControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 slaveDirectControl " "Found entity 1: slaveDirectControl" {  } { { "../rtl/verilog/usbhostslave/slaveDirectControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slaveDirectControl.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slavecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slavecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 slavecontroller " "Found entity 1: slavecontroller" {  } { { "../rtl/verilog/usbhostslave/slavecontroller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/slavecontroller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIETransmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIETransmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIETransmitter " "Found entity 1: SIETransmitter" {  } { { "../rtl/verilog/usbhostslave/SIETransmitter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIETransmitter.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIEReceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIEReceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIEReceiver " "Found entity 1: SIEReceiver" {  } { { "../rtl/verilog/usbhostslave/SIEReceiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SIEReceiver.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketCheckPreamble " "Found entity 1: sendPacketCheckPreamble" {  } { { "../rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacketArbiter " "Found entity 1: sendPacketArbiter" {  } { { "../rtl/verilog/usbhostslave/sendPacketArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacketArbiter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 sendPacket " "Found entity 1: sendPacket" {  } { { "../rtl/verilog/usbhostslave/sendPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/sendPacket.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SCTxPortArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SCTxPortArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCTxPortArbiter " "Found entity 1: SCTxPortArbiter" {  } { { "../rtl/verilog/usbhostslave/SCTxPortArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/SCTxPortArbiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/rxStatusMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/rxStatusMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxStatusMonitor " "Found entity 1: rxStatusMonitor" {  } { { "../rtl/verilog/usbhostslave/rxStatusMonitor.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/rxStatusMonitor.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxfifoBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxfifoBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxfifoBI " "Found entity 1: RxfifoBI" {  } { { "../rtl/verilog/usbhostslave/RxfifoBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxfifoBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxFifo " "Found entity 1: RxFifo" {  } { { "../rtl/verilog/usbhostslave/RxFifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/RxFifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/readUSBWireData.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/readUSBWireData.v" { { "Info" "ISGN_ENTITY_NAME" "1 readUSBWireData " "Found entity 1: readUSBWireData" {  } { { "../rtl/verilog/usbhostslave/readUSBWireData.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/readUSBWireData.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processTxByte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processTxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processTxByte " "Found entity 1: processTxByte" {  } { { "../rtl/verilog/usbhostslave/processTxByte.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processTxByte.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxByte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxByte.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxByte " "Found entity 1: processRxByte" {  } { { "../rtl/verilog/usbhostslave/processRxByte.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxByte.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxBit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxBit.v" { { "Info" "ISGN_ENTITY_NAME" "1 processRxBit " "Found entity 1: processRxBit" {  } { { "../rtl/verilog/usbhostslave/processRxBit.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/processRxBit.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/lineControlUpdate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/lineControlUpdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 lineControlUpdate " "Found entity 1: lineControlUpdate" {  } { { "../rtl/verilog/usbhostslave/lineControlUpdate.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/lineControlUpdate.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMuxBI.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMuxBI.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMuxBI " "Found entity 1: hostSlaveMuxBI" {  } { { "../rtl/verilog/usbhostslave/hostSlaveMuxBI.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMuxBI.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostSlaveMux " "Found entity 1: hostSlaveMux" {  } { { "../rtl/verilog/usbhostslave/hostSlaveMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostSlaveMux.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hostcontroller " "Found entity 1: hostcontroller" {  } { { "../rtl/verilog/usbhostslave/hostcontroller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/hostcontroller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/HCTxPortArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/HCTxPortArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HCTxPortArbiter " "Found entity 1: HCTxPortArbiter" {  } { { "../rtl/verilog/usbhostslave/HCTxPortArbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/HCTxPortArbiter.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/getPacket.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/getPacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPacket " "Found entity 1: getPacket" {  } { { "../rtl/verilog/usbhostslave/getPacket.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/getPacket.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoRTL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoRTL.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoRTL " "Found entity 1: fifoRTL" {  } { { "../rtl/verilog/usbhostslave/fifoRTL.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoRTL.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoMux " "Found entity 1: fifoMux" {  } { { "../rtl/verilog/usbhostslave/fifoMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/fifoMux.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/endpMux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/endpMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 endpMux " "Found entity 1: endpMux" {  } { { "../rtl/verilog/usbhostslave/endpMux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/endpMux.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/dpMem_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/dpMem_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpMem_dc " "Found entity 1: dpMem_dc" {  } { { "../rtl/verilog/usbhostslave/dpMem_dc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/dpMem_dc.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/directControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/directControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 directControl " "Found entity 1: directControl" {  } { { "../rtl/verilog/usbhostslave/directControl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/directControl.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wb " "Found entity 1: uart_wb" {  } { { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_wb.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_transmitter.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_tfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_tfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tfifo " "Found entity 1: uart_tfifo" {  } { { "../rtl/verilog/uart16550/uart_tfifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_tfifo.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_sync_flops.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_sync_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sync_flops " "Found entity 1: uart_sync_flops" {  } { { "../rtl/verilog/uart16550/uart_sync_flops.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_sync_flops.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_rfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rfifo " "Found entity 1: uart_rfifo" {  } { { "../rtl/verilog/uart16550/uart_rfifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_rfifo.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Found entity 1: uart_regs" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_debug_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_debug_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug_if " "Found entity 1: uart_debug_if" {  } { { "../rtl/verilog/uart16550/uart_debug_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_debug_if.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart16550 " "Found entity 1: uart16550" {  } { { "../rtl/verilog/uart16550/uart16550.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/raminfr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/raminfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "../rtl/verilog/uart16550/raminfr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/raminfr.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii_sync " "Found entity 1: smii_sync" {  } { { "../rtl/verilog/smii/smii_sync.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_sync.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii_if " "Found entity 1: smii_if" {  } { { "../rtl/verilog/smii/smii_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii.v" { { "Info" "ISGN_ENTITY_NAME" "1 smii " "Found entity 1: smii" {  } { { "../rtl/verilog/smii/smii.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/smii/smii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/simple_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/simple_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_spi " "Found entity 1: simple_spi" {  } { { "../rtl/verilog/simple_spi/simple_spi.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/simple_spi.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo4 " "Found entity 1: fifo4" {  } { { "../rtl/verilog/simple_spi/fifo4.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/simple_spi/fifo4.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/verilog/rom/rom.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/rom/rom.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497354 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"attribute\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"of\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"mem\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"is\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block ../rtl/verilog/ram_wb/ram_wb_b3.v(38) " "Unrecognized synthesis attribute \"block\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../rtl/verilog/ram_wb/ram_wb_b3.v(39) " "Unrecognized synthesis attribute \"ram_style\" at ../rtl/verilog/ram_wb/ram_wb_b3.v(39)" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb_b3 " "Found entity 1: ram_wb_b3" {  } { { "../rtl/verilog/ram_wb/ram_wb_b3.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb_b3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../rtl/verilog/ram_wb/ram_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ram_wb/ram_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497359 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_global_buffers ../rtl/verilog/orpsoc_top/orpsoc_top.v(117) " "Unrecognized synthesis attribute \"syn_global_buffers\" at ../rtl/verilog/orpsoc_top/orpsoc_top.v(117)" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 117 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "orpsoc_top.v(1369) " "Verilog HDL warning at orpsoc_top.v(1369): extended using \"x\" or \"z\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418145497362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "orpsoc_top.v(2641) " "Verilog HDL warning at orpsoc_top.v(2641): extended using \"x\" or \"z\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 2641 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418145497363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 orpsoc_top " "Found entity 1: orpsoc_top" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_xcv_ram32x8d.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_xcv_ram32x8d.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wbmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wbmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wbmux " "Found entity 1: or1200_wbmux" {  } { { "../rtl/verilog/or1200/or1200_wbmux.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wbmux.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_wb_biu " "Found entity 1: or1200_wb_biu" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tt.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tt " "Found entity 1: or1200_tt" {  } { { "../rtl/verilog/or1200/or1200_tt.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tt.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_tpram_32x32 " "Found entity 1: or1200_tpram_32x32" {  } { { "../rtl/verilog/or1200/or1200_tpram_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_tpram_32x32.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_top " "Found entity 1: or1200_top" {  } { { "../rtl/verilog/or1200/or1200_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sprs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sprs.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sprs " "Found entity 1: or1200_sprs" {  } { { "../rtl/verilog/or1200/or1200_sprs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sprs.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32_bw " "Found entity 1: or1200_spram_2048x32_bw" {  } { { "../rtl/verilog/or1200/or1200_spram_2048x32_bw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32_bw.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x32 " "Found entity 1: or1200_spram_2048x32" {  } { { "../rtl/verilog/or1200/or1200_spram_2048x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_2048x8 " "Found entity 1: or1200_spram_2048x8" {  } { { "../rtl/verilog/or1200/or1200_spram_2048x8.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_2048x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32_bw " "Found entity 1: or1200_spram_1024x32_bw" {  } { { "../rtl/verilog/or1200/or1200_spram_1024x32_bw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32_bw.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x32 " "Found entity 1: or1200_spram_1024x32" {  } { { "../rtl/verilog/or1200/or1200_spram_1024x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x32.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_1024x8 " "Found entity 1: or1200_spram_1024x8" {  } { { "../rtl/verilog/or1200/or1200_spram_1024x8.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_1024x8.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_512x20.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_512x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_512x20 " "Found entity 1: or1200_spram_512x20" {  } { { "../rtl/verilog/or1200/or1200_spram_512x20.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_512x20.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_256x21.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_256x21.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_256x21 " "Found entity 1: or1200_spram_256x21" {  } { { "../rtl/verilog/or1200/or1200_spram_256x21.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_256x21.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_128x32 " "Found entity 1: or1200_spram_128x32" {  } { { "../rtl/verilog/or1200/or1200_spram_128x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_128x32.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x24 " "Found entity 1: or1200_spram_64x24" {  } { { "../rtl/verilog/or1200/or1200_spram_64x24.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x24.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x22.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x22.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x22 " "Found entity 1: or1200_spram_64x22" {  } { { "../rtl/verilog/or1200/or1200_spram_64x22.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x22.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x14.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_64x14 " "Found entity 1: or1200_spram_64x14" {  } { { "../rtl/verilog/or1200/or1200_spram_64x14.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_64x14.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32x24.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32x24.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32x24 " "Found entity 1: or1200_spram_32x24" {  } { { "../rtl/verilog/or1200/or1200_spram_32x24.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32x24.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32_bw.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32_bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram_32_bw " "Found entity 1: or1200_spram_32_bw" {  } { { "../rtl/verilog/or1200/or1200_spram_32_bw.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram_32_bw.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_spram " "Found entity 1: or1200_spram" {  } { { "../rtl/verilog/or1200/or1200_spram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_spram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb_fifo " "Found entity 1: or1200_sb_fifo" {  } { { "../rtl/verilog/or1200/or1200_sb_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_sb " "Found entity 1: or1200_sb" {  } { { "../rtl/verilog/or1200/or1200_sb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_sb.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rfram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rfram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rfram_generic " "Found entity 1: or1200_rfram_generic" {  } { { "../rtl/verilog/or1200/or1200_rfram_generic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rfram_generic.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_rf " "Found entity 1: or1200_rf" {  } { { "../rtl/verilog/or1200/or1200_rf.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rf.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_reg2mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_reg2mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_reg2mem " "Found entity 1: or1200_reg2mem" {  } { { "../rtl/verilog/or1200/or1200_reg2mem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_reg2mem.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_qmem_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_qmem_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_qmem_top " "Found entity 1: or1200_qmem_top" {  } { { "../rtl/verilog/or1200/or1200_qmem_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_qmem_top.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pm " "Found entity 1: or1200_pm" {  } { { "../rtl/verilog/or1200/or1200_pm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pm.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_pic " "Found entity 1: or1200_pic" {  } { { "../rtl/verilog/or1200/or1200_pic.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_pic.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_operandmuxes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_operandmuxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_operandmuxes " "Found entity 1: or1200_operandmuxes" {  } { { "../rtl/verilog/or1200/or1200_operandmuxes.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_operandmuxes.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mult_mac " "Found entity 1: or1200_mult_mac" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mem2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mem2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_mem2reg " "Found entity 1: or1200_mem2reg" {  } { { "../rtl/verilog/or1200/or1200_mem2reg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mem2reg.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_lsu " "Found entity 1: or1200_lsu" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_iwb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_iwb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_iwb_biu " "Found entity 1: or1200_iwb_biu" {  } { { "../rtl/verilog/or1200/or1200_iwb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_iwb_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_top " "Found entity 1: or1200_immu_top" {  } { { "../rtl/verilog/or1200/or1200_immu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_top.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_immu_tlb " "Found entity 1: or1200_immu_tlb" {  } { { "../rtl/verilog/or1200/or1200_immu_tlb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_if " "Found entity 1: or1200_if" {  } { { "../rtl/verilog/or1200/or1200_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_if.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_top " "Found entity 1: or1200_ic_top" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_tag " "Found entity 1: or1200_ic_tag" {  } { { "../rtl/verilog/or1200/or1200_ic_tag.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_tag.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_ram " "Found entity 1: or1200_ic_ram" {  } { { "../rtl/verilog/or1200/or1200_ic_ram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_ram.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ic_fsm " "Found entity 1: or1200_ic_fsm" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_gmultp2_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_gmultp2_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_gmultp2_32x32 " "Found entity 1: or1200_gmultp2_32x32" {  } { { "../rtl/verilog/or1200/or1200_gmultp2_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_gmultp2_32x32.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_genpc " "Found entity 1: or1200_genpc" {  } { { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_freeze.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_freeze.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_freeze " "Found entity 1: or1200_freeze" {  } { { "../rtl/verilog/or1200/or1200_freeze.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_freeze.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_mul " "Found entity 1: or1200_fpu_pre_norm_mul" {  } { { "../rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_div " "Found entity 1: or1200_fpu_pre_norm_div" {  } { { "../rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_pre_norm_addsub " "Found entity 1: or1200_fpu_pre_norm_addsub" {  } { { "../rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_mul " "Found entity 1: or1200_fpu_post_norm_mul" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_intfloat_conv " "Found entity 1: or1200_fpu_post_norm_intfloat_conv" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_div " "Found entity 1: or1200_fpu_post_norm_div" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_div.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_post_norm_addsub " "Found entity 1: or1200_fpu_post_norm_addsub" {  } { { "../rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_mul " "Found entity 1: or1200_fpu_mul" {  } { { "../rtl/verilog/or1200/or1200_fpu_mul.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_mul.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "snan SNAN or1200_fpu_intfloat_conv.v(78) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(78): object \"snan\" differs only in case from object \"SNAN\" in the same scope" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418145497573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INF inf or1200_fpu_intfloat_conv.v(86) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(86): object \"INF\" differs only in case from object \"inf\" in the same scope" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418145497573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QNAN qnan or1200_fpu_intfloat_conv.v(87) " "Verilog HDL Declaration information at or1200_fpu_intfloat_conv.v(87): object \"QNAN\" differs only in case from object \"qnan\" in the same scope" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1418145497573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_intfloat_conv " "Found entity 1: or1200_fpu_intfloat_conv" {  } { { "../rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_fcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_fcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_fcmp " "Found entity 1: or1200_fpu_fcmp" {  } { { "../rtl/verilog/or1200/or1200_fpu_fcmp.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_fcmp.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_div " "Found entity 1: or1200_fpu_div" {  } { { "../rtl/verilog/or1200/or1200_fpu_div.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_div.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_arith.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_arith " "Found entity 1: or1200_fpu_arith" {  } { { "../rtl/verilog/or1200/or1200_fpu_arith.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_arith.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu_addsub " "Found entity 1: or1200_fpu_addsub" {  } { { "../rtl/verilog/or1200/or1200_fpu_addsub.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu_addsub.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_fpu " "Found entity 1: or1200_fpu" {  } { { "../rtl/verilog/or1200/or1200_fpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_fpu.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_except.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_except.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_except " "Found entity 1: or1200_except" {  } { { "../rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_except.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_du " "Found entity 1: or1200_du" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_256x32 " "Found entity 1: or1200_dpram_256x32" {  } { { "../rtl/verilog/or1200/or1200_dpram_256x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_256x32.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_32x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_32x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram_32x32 " "Found entity 1: or1200_dpram_32x32" {  } { { "../rtl/verilog/or1200/or1200_dpram_32x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram_32x32.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dpram " "Found entity 1: or1200_dpram" {  } { { "../rtl/verilog/or1200/or1200_dpram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dpram.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_top " "Found entity 1: or1200_dmmu_top" {  } { { "../rtl/verilog/or1200/or1200_dmmu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dmmu_tlb " "Found entity 1: or1200_dmmu_tlb" {  } { { "../rtl/verilog/or1200/or1200_dmmu_tlb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_tlb.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_top " "Found entity 1: or1200_dc_top" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_tag.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_tag.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_tag " "Found entity 1: or1200_dc_tag" {  } { { "../rtl/verilog/or1200/or1200_dc_tag.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_tag.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_ram " "Found entity 1: or1200_dc_ram" {  } { { "../rtl/verilog/or1200/or1200_dc_ram.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_ram.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_dc_fsm " "Found entity 1: or1200_dc_fsm" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_ctrl " "Found entity 1: or1200_ctrl" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ctrl.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cpu " "Found entity 1: or1200_cpu" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_cfgr " "Found entity 1: or1200_cfgr" {  } { { "../rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_amultp2_32x32.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_amultp2_32x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1200_alu " "Found entity 1: or1200_alu" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/jtag_tap/jtag_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/jtag_tap/jtag_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tap " "Found entity 1: jtag_tap" {  } { { "../rtl/verilog/jtag_tap/jtag_tap.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/jtag_tap/jtag_tap.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/intgen/intgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/intgen/intgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 intgen " "Found entity 1: intgen" {  } { { "../rtl/verilog/intgen/intgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/intgen/intgen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_slave " "Found entity 1: i2c_master_slave" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497675 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245)" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 245 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497679 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194) " "Unrecognized synthesis attribute \"enum_state\" at ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194)" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145497680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/gpio/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../rtl/verilog/gpio/gpio.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/gpio/gpio.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/flashrom/flashrom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/flashrom/flashrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashrom " "Found entity 1: flashrom" {  } { { "../rtl/verilog/flashrom/flashrom.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/flashrom/flashrom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xilinx_dist_ram_16x32 " "Found entity 1: xilinx_dist_ram_16x32" {  } { { "../rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethmac " "Found entity 1: ethmac" {  } { { "../rtl/verilog/ethmac/ethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_wishbone " "Found entity 1: eth_wishbone" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Found entity 1: eth_txstatem" {  } { { "../rtl/verilog/ethmac/eth_txstatem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txstatem.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Found entity 1: eth_txethmac" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Found entity 1: eth_txcounters" {  } { { "../rtl/verilog/ethmac/eth_txcounters.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txcounters.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_transmitcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Found entity 1: eth_transmitcontrol" {  } { { "../rtl/verilog/ethmac/eth_transmitcontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_transmitcontrol.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_spram_256x32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_spram_256x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_spram_256x32 " "Found entity 1: eth_spram_256x32" {  } { { "../rtl/verilog/ethmac/eth_spram_256x32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_spram_256x32.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Found entity 1: eth_shiftreg" {  } { { "../rtl/verilog/ethmac/eth_shiftreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_shiftreg.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxstatem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Found entity 1: eth_rxstatem" {  } { { "../rtl/verilog/ethmac/eth_rxstatem.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxstatem.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Found entity 1: eth_rxethmac" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxcounters.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Found entity 1: eth_rxcounters" {  } { { "../rtl/verilog/ethmac/eth_rxcounters.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxcounters.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxaddrcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Found entity 1: eth_rxaddrcheck" {  } { { "../rtl/verilog/ethmac/eth_rxaddrcheck.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxaddrcheck.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Found entity 1: eth_registers" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Found entity 1: eth_register" {  } { { "../rtl/verilog/ethmac/eth_register.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_register.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_receivecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Found entity 1: eth_receivecontrol" {  } { { "../rtl/verilog/ethmac/eth_receivecontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_receivecontrol.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Found entity 1: eth_random" {  } { { "../rtl/verilog/ethmac/eth_random.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_random.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Found entity 1: eth_outputcontrol" {  } { { "../rtl/verilog/ethmac/eth_outputcontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_outputcontrol.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Found entity 1: eth_miim" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_macstatus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Found entity 1: eth_macstatus" {  } { { "../rtl/verilog/ethmac/eth_macstatus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_macstatus.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Found entity 1: eth_maccontrol" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Found entity 1: eth_fifo" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Found entity 1: eth_crc" {  } { { "../rtl/verilog/ethmac/eth_crc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_crc.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Found entity 1: eth_clockgen" {  } { { "../rtl/verilog/ethmac/eth_clockgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_clockgen.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497785 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte dbg_wb.v(154) " "Verilog HDL Declaration warning at dbg_wb.v(154): \"byte\" is SystemVerilog-2005 keyword" {  } { { "../rtl/verilog/dbg_if/dbg_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_wb.v" 154 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1418145497786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_wb " "Found entity 1: dbg_wb" {  } { { "../rtl/verilog/dbg_if/dbg_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_wb.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_register " "Found entity 1: dbg_register" {  } { { "../rtl/verilog/dbg_if/dbg_register.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_register.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_if " "Found entity 1: dbg_if" {  } { { "../rtl/verilog/dbg_if/dbg_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_if.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_crc32_d1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_crc32_d1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_crc32_d1 " "Found entity 1: dbg_crc32_d1" {  } { { "../rtl/verilog/dbg_if/dbg_crc32_d1.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_crc32_d1.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_cpu_registers " "Found entity 1: dbg_cpu_registers" {  } { { "../rtl/verilog/dbg_if/dbg_cpu_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu_registers.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_cpu " "Found entity 1: dbg_cpu" {  } { { "../rtl/verilog/dbg_if/dbg_cpu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/dbg_if/dbg_cpu.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/clkgen/clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/clkgen/clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/clkgen/clkgen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cfi_ctrl_engine " "Found entity 1: cfi_ctrl_engine" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cfi_ctrl " "Found entity 1: cfi_ctrl" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_ibus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_ibus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_ibus " "Found entity 1: arbiter_ibus" {  } { { "../rtl/verilog/arbiter/arbiter_ibus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_ibus.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_dbus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_dbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_dbus " "Found entity 1: arbiter_dbus" {  } { { "../rtl/verilog/arbiter/arbiter_dbus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_dbus.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_bytebus.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_bytebus.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_bytebus " "Found entity 1: arbiter_bytebus" {  } { { "../rtl/verilog/arbiter/arbiter_bytebus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_bytebus.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncreg " "Found entity 1: syncreg" {  } { { "../rtl/verilog/adv_debugsys/syncreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncreg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncflop " "Found entity 1: syncflop" {  } { { "../rtl/verilog/adv_debugsys/syncflop.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/syncflop.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/bytefifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/bytefifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bytefifo " "Found entity 1: bytefifo" {  } { { "../rtl/verilog/adv_debugsys/bytefifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/bytefifo.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497846 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_MODULE_ID_LENGTH dbg_defines.v 124 adbg_defines.v(43) " "Verilog HDL macro warning at adbg_defines.v(43): overriding existing definition for macro \"DBG_TOP_MODULE_ID_LENGTH\", which was defined in \"dbg_defines.v\", line 124" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_defines.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497848 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_WISHBONE_DEBUG_MODULE dbg_defines.v 139 adbg_defines.v(49) " "Verilog HDL macro warning at adbg_defines.v(49): overriding existing definition for macro \"DBG_TOP_WISHBONE_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 139" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_defines.v" 49 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497848 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_CPU0_DEBUG_MODULE dbg_defines.v 140 adbg_defines.v(50) " "Verilog HDL macro warning at adbg_defines.v(50): overriding existing definition for macro \"DBG_TOP_CPU0_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 140" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_defines.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497848 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_CPU1_DEBUG_MODULE dbg_defines.v 141 adbg_defines.v(51) " "Verilog HDL macro warning at adbg_defines.v(51): overriding existing definition for macro \"DBG_TOP_CPU1_DEBUG_MODULE\", which was defined in \"dbg_defines.v\", line 141" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_defines.v" 51 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497848 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DBG_TOP_MODULE_DATA_LEN dbg_defines.v 127 adbg_defines.v(55) " "Verilog HDL macro warning at adbg_defines.v(55): overriding existing definition for macro \"DBG_TOP_MODULE_DATA_LEN\", which was defined in \"dbg_defines.v\", line 127" {  } { { "adbg_defines.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/include/adbg_defines.v" 55 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1418145497848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 adv_dbg_if " "Found entity 1: adv_dbg_if" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_module " "Found entity 1: adbg_wb_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_wb_biu " "Found entity 1: adbg_wb_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_status_reg " "Found entity 1: adbg_or1k_status_reg" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_module " "Found entity 1: adbg_or1k_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_or1k_biu " "Found entity 1: adbg_or1k_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_biu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_module " "Found entity 1: adbg_jsp_module" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_jsp_biu " "Found entity 1: adbg_jsp_biu" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adbg_crc32 " "Found entity 1: adbg_crc32" {  } { { "../rtl/verilog/adv_debugsys/adbg_crc32.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_crc32.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145497881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145497881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_virtual_jtag-OC " "Found design unit 1: altera_virtual_jtag-OC" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145498225 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_virtual_jtag " "Found entity 1: altera_virtual_jtag" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145498225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145498225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145498230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145498230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_cmd sdc_controller.v(222) " "Verilog HDL Implicit Net warning at sdc_controller.v(222): created implicit net for \"new_cmd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_write sdc_controller.v(223) " "Verilog HDL Implicit Net warning at sdc_controller.v(223): created implicit net for \"d_write\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_read sdc_controller.v(224) " "Verilog HDL Implicit Net warning at sdc_controller.v(224): created implicit net for \"d_read\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_isr_reset sdc_controller.v(232) " "Verilog HDL Implicit Net warning at sdc_controller.v(232): created implicit net for \"error_isr_reset\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "normal_isr_reset sdc_controller.v(233) " "Verilog HDL Implicit Net warning at sdc_controller.v(233): created implicit net for \"normal_isr_reset\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "go_idle sdc_controller.v(235) " "Verilog HDL Implicit Net warning at sdc_controller.v(235): created implicit net for \"go_idle\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "req_out_master sdc_controller.v(237) " "Verilog HDL Implicit Net warning at sdc_controller.v(237): created implicit net for \"req_out_master\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_out_master sdc_controller.v(238) " "Verilog HDL Implicit Net warning at sdc_controller.v(238): created implicit net for \"ack_out_master\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "req_in_host sdc_controller.v(239) " "Verilog HDL Implicit Net warning at sdc_controller.v(239): created implicit net for \"req_in_host\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_in_host sdc_controller.v(240) " "Verilog HDL Implicit Net warning at sdc_controller.v(240): created implicit net for \"ack_in_host\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_o_s_tx sdc_controller.v(271) " "Verilog HDL Implicit Net warning at sdc_controller.v(271): created implicit net for \"ack_o_s_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_o_s_rx sdc_controller.v(276) " "Verilog HDL Implicit Net warning at sdc_controller.v(276): created implicit net for \"ack_o_s_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_ack sdc_controller.v(281) " "Verilog HDL Implicit Net warning at sdc_controller.v(281): created implicit net for \"we_ack\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_tx_fifo sdc_controller.v(288) " "Verilog HDL Implicit Net warning at sdc_controller.v(288): created implicit net for \"start_tx_fifo\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_rx_fifo sdc_controller.v(289) " "Verilog HDL Implicit Net warning at sdc_controller.v(289): created implicit net for \"start_rx_fifo\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_e sdc_controller.v(291) " "Verilog HDL Implicit Net warning at sdc_controller.v(291): created implicit net for \"tx_e\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_f sdc_controller.v(292) " "Verilog HDL Implicit Net warning at sdc_controller.v(292): created implicit net for \"tx_f\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_rx sdc_controller.v(293) " "Verilog HDL Implicit Net warning at sdc_controller.v(293): created implicit net for \"full_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busy_n sdc_controller.v(294) " "Verilog HDL Implicit Net warning at sdc_controller.v(294): created implicit net for \"busy_n\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trans_complete sdc_controller.v(295) " "Verilog HDL Implicit Net warning at sdc_controller.v(295): created implicit net for \"trans_complete\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 295 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "crc_ok sdc_controller.v(296) " "Verilog HDL Implicit Net warning at sdc_controller.v(296): created implicit net for \"crc_ok\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack_transfer sdc_controller.v(297) " "Verilog HDL Implicit Net warning at sdc_controller.v(297): created implicit net for \"ack_transfer\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bd_isr_reset sdc_controller.v(299) " "Verilog HDL Implicit Net warning at sdc_controller.v(299): created implicit net for \"Bd_isr_reset\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cidat_w sdc_controller.v(300) " "Verilog HDL Implicit Net warning at sdc_controller.v(300): created implicit net for \"cidat_w\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd sdc_controller.v(309) " "Verilog HDL Implicit Net warning at sdc_controller.v(309): created implicit net for \"rd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 309 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_rx sdc_controller.v(311) " "Verilog HDL Implicit Net warning at sdc_controller.v(311): created implicit net for \"we_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 311 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_m_rx_bd sdc_controller.v(327) " "Verilog HDL Implicit Net warning at sdc_controller.v(327): created implicit net for \"we_m_rx_bd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 327 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we_m_tx_bd sdc_controller.v(341) " "Verilog HDL Implicit Net warning at sdc_controller.v(341): created implicit net for \"we_m_tx_bd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 341 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_we_o_tx sdc_controller.v(355) " "Verilog HDL Implicit Net warning at sdc_controller.v(355): created implicit net for \"m_wb_we_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cyc_o_tx sdc_controller.v(357) " "Verilog HDL Implicit Net warning at sdc_controller.v(357): created implicit net for \"m_wb_cyc_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_stb_o_tx sdc_controller.v(358) " "Verilog HDL Implicit Net warning at sdc_controller.v(358): created implicit net for \"m_wb_stb_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cti_o_tx sdc_controller.v(360) " "Verilog HDL Implicit Net warning at sdc_controller.v(360): created implicit net for \"m_wb_cti_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_bte_o_tx sdc_controller.v(361) " "Verilog HDL Implicit Net warning at sdc_controller.v(361): created implicit net for \"m_wb_bte_o_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 361 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_we_o_rx sdc_controller.v(375) " "Verilog HDL Implicit Net warning at sdc_controller.v(375): created implicit net for \"m_wb_we_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 375 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cyc_o_rx sdc_controller.v(377) " "Verilog HDL Implicit Net warning at sdc_controller.v(377): created implicit net for \"m_wb_cyc_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 377 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_stb_o_rx sdc_controller.v(378) " "Verilog HDL Implicit Net warning at sdc_controller.v(378): created implicit net for \"m_wb_stb_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 378 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_cti_o_rx sdc_controller.v(380) " "Verilog HDL Implicit Net warning at sdc_controller.v(380): created implicit net for \"m_wb_cti_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 380 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_bte_o_rx sdc_controller.v(381) " "Verilog HDL Implicit Net warning at sdc_controller.v(381): created implicit net for \"m_wb_bte_o_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 381 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "int_ack sdc_controller.v(406) " "Verilog HDL Implicit Net warning at sdc_controller.v(406): created implicit net for \"int_ack\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_int_busy sdc_controller.v(407) " "Verilog HDL Implicit Net warning at sdc_controller.v(407): created implicit net for \"cmd_int_busy\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_wb_bte sdc_controller.v(442) " "Verilog HDL Implicit Net warning at sdc_controller.v(442): created implicit net for \"m_wb_bte\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 442 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty sd_fifo_rx_filler.v(42) " "Verilog HDL Implicit Net warning at sd_fifo_rx_filler.v(42): created implicit net for \"empty\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_pad_o versatile_mem_ctrl_top.v(371) " "Verilog HDL Implicit Net warning at versatile_mem_ctrl_top.v(371): created implicit net for \"cs_pad_o\"" {  } { { "versatile_mem_ctrl_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/versatile_mem_ctrl/rtl/verilog/versatile_mem_ctrl_top.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hostMode usbhost.v(242) " "Verilog HDL Implicit Net warning at usbhost.v(242): created implicit net for \"hostMode\"" {  } { { "../rtl/verilog/usbhostslave/usbhost.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/usbhostslave/usbhost.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jtag_tap_update_dr orpsoc_top.v(1110) " "Verilog HDL Implicit Net warning at orpsoc_top.v(1110): created implicit net for \"jtag_tap_update_dr\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbm_vga0_err_i orpsoc_top.v(1470) " "Verilog HDL Implicit Net warning at orpsoc_top.v(1470): created implicit net for \"wbm_vga0_err_i\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1470 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbm_vga0_rty_i orpsoc_top.v(1471) " "Verilog HDL Implicit Net warning at orpsoc_top.v(1471): created implicit net for \"wbm_vga0_rty_i\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1471 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_req i2c_master_slave.v(276) " "Verilog HDL Implicit Net warning at i2c_master_slave.v(276): created implicit net for \"slave_dat_req\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_dat_avail i2c_master_slave.v(277) " "Verilog HDL Implicit Net warning at i2c_master_slave.v(277): created implicit net for \"slave_dat_avail\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_slave.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_slave.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "slave_reset i2c_master_byte_ctrl.v(197) " "Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for \"slave_reset\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_readdeviceident cfi_ctrl.v(218) " "Verilog HDL Implicit Net warning at cfi_ctrl.v(218): created implicit net for \"do_readdeviceident\"" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "do_cfiquery cfi_ctrl.v(219) " "Verilog HDL Implicit Net warning at cfi_ctrl.v(219): created implicit net for \"do_cfiquery\"" {  } { { "../rtl/verilog/cfi_ctrl/cfi_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/cfi_ctrl/cfi_ctrl.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498233 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498253 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498254 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498254 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498254 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498258 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498258 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1418145498258 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "my_addr packed i2c_master_byte_ctrl.v(144) " "Verilog HDL Port Declaration warning at i2c_master_byte_ctrl.v(144): data type declaration for \"my_addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 144 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1418145498639 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "my_addr i2c_master_byte_ctrl.v(88) " "HDL info at i2c_master_byte_ctrl.v(88): see declaration for object \"my_addr\"" {  } { { "../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v" 88 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145498639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orpsoc_top " "Elaborating entity \"orpsoc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418145499401 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_vga0_err_i orpsoc_top.v(1470) " "Verilog HDL or VHDL warning at orpsoc_top.v(1470): object \"wbm_vga0_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499408 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_vga0_rty_i orpsoc_top.v(1471) " "Verilog HDL or VHDL warning at orpsoc_top.v(1471): object \"wbm_vga0_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499409 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_sdc_err_i orpsoc_top.v(561) " "Verilog HDL or VHDL warning at orpsoc_top.v(561): object \"wbm_sdc_err_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499409 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_sdc_rty_i orpsoc_top.v(562) " "Verilog HDL or VHDL warning at orpsoc_top.v(562): object \"wbm_sdc_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499409 "|orpsoc_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbm_eth0_rty_i orpsoc_top.v(618) " "Verilog HDL or VHDL warning at orpsoc_top.v(618): object \"wbm_eth0_rty_i\" assigned a value but never read" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 618 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499409 "|orpsoc_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clkgen0 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clkgen0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "clkgen0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clkgen:clkgen0\|pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\"" {  } { { "../rtl/verilog/clkgen/clkgen.v" "pll0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/clkgen/clkgen.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../backend/rtl/verilog/pll.v" "altpll_component" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\"" {  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499511 ""}  } { { "../backend/rtl/verilog/pll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/backend/rtl/verilog/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418145499511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145499566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145499566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_ibus arbiter_ibus:arbiter_ibus0 " "Elaborating entity \"arbiter_ibus\" for hierarchy \"arbiter_ibus:arbiter_ibus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_ibus0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 arbiter_ibus.v(181) " "Verilog HDL assignment warning at arbiter_ibus.v(181): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/verilog/arbiter/arbiter_ibus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_ibus.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499576 "|orpsoc_top|arbiter_ibus:arbiter_ibus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_dbus arbiter_dbus:arbiter_dbus0 " "Elaborating entity \"arbiter_dbus\" for hierarchy \"arbiter_dbus:arbiter_dbus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_dbus0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 arbiter_dbus.v(921) " "Verilog HDL assignment warning at arbiter_dbus.v(921): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/verilog/arbiter/arbiter_dbus.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/arbiter/arbiter_dbus.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499580 "|orpsoc_top|arbiter_dbus:arbiter_dbus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_bytebus arbiter_bytebus:arbiter_bytebus0 " "Elaborating entity \"arbiter_bytebus\" for hierarchy \"arbiter_bytebus:arbiter_bytebus0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "arbiter_bytebus0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_virtual_jtag altera_virtual_jtag:jtag_tap0 " "Elaborating entity \"altera_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "jtag_tap0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit1_dr altera_virtual_jtag.vhd(75) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(75): object \"exit1_dr\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499588 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exit2_dr altera_virtual_jtag.vhd(76) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(76): object \"exit2_dr\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499588 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "capture_ir altera_virtual_jtag.vhd(77) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(77): object \"capture_ir\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499588 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_ir altera_virtual_jtag.vhd(78) " "Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(78): object \"update_ir\" assigned a value but never read" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499588 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_virtual_jtag.vhd(133) " "VHDL warning at altera_virtual_jtag.vhd(133): ignored assignment of value to null range" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 133 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1418145499588 "|orpsoc_top|altera_virtual_jtag:jtag_tap0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "sld_virtual_jtag_component" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499599 ""}  } { { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418145499599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499615 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"altera_virtual_jtag:jtag_tap0\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd" 128 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_top or1200_top:or1200_top0 " "Elaborating entity \"or1200_top\" for hierarchy \"or1200_top:or1200_top0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "or1200_top0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wb_biu or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu " "Elaborating entity \"or1200_wb_biu\" for hierarchy \"or1200_top:or1200_top0\|or1200_wb_biu:iwb_biu\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "iwb_biu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "retry_cnt or1200_wb_biu.v(155) " "Verilog HDL or VHDL warning at or1200_wb_biu.v(155): object \"retry_cnt\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(208) " "Verilog HDL assignment warning at or1200_wb_biu.v(208): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_wb_biu.v(210) " "Verilog HDL assignment warning at or1200_wb_biu.v(210): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(223) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(223): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(228) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(228): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(230) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(230): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(233) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(233): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(245) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(245): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(248) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(248): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_trans or1200_wb_biu.v(250) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(250): variable \"wb_fsm_trans\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(253) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(253): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_idle or1200_wb_biu.v(262) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(262): variable \"wb_fsm_idle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wb_fsm_last or1200_wb_biu.v(264) " "Verilog HDL Always Construct warning at or1200_wb_biu.v(264): variable \"wb_fsm_last\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145499630 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_wb_biu.v(323) " "Verilog HDL assignment warning at or1200_wb_biu.v(323): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_wb_biu.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499631 "|orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "wb_fsm_state_cur " "Can't recognize finite state machine \"wb_fsm_state_cur\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1418145499631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_top or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top " "Elaborating entity \"or1200_immu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_immu_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_immu_tlb or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb " "Elaborating entity \"or1200_immu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\"" {  } { { "../rtl/verilog/or1200/or1200_immu_top.v" "or1200_immu_tlb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_top.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_mr_ram\"" {  } { { "../rtl/verilog/or1200/or1200_immu_tlb.v" "itlb_mr_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_immu_top:or1200_immu_top\|or1200_immu_tlb:or1200_immu_tlb\|or1200_spram:itlb_tr_ram\"" {  } { { "../rtl/verilog/or1200/or1200_immu_tlb.v" "itlb_tr_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_immu_tlb.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_top or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top " "Elaborating entity \"or1200_ic_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_ic_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499648 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ic_inv_q or1200_ic_top.v(159) " "Verilog HDL or VHDL warning at or1200_ic_top.v(159): object \"ic_inv_q\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499649 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_fsm or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm " "Elaborating entity \"or1200_ic_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_fsm:or1200_ic_fsm\"" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_fsm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_ic_fsm.v(200) " "Verilog HDL assignment warning at or1200_ic_fsm.v(200): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499653 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_ic_fsm.v(202) " "Verilog HDL assignment warning at or1200_ic_fsm.v(202): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499653 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_ic_fsm.v(239) " "Verilog HDL assignment warning at or1200_ic_fsm.v(239): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_ic_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_fsm.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499653 "|orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_ram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram " "Elaborating entity \"or1200_ic_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\"" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_ram:or1200_ic_ram\|or1200_spram:ic_ram0\"" {  } { { "../rtl/verilog/or1200/or1200_ic_ram.v" "ic_ram0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_ram.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ic_tag or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag " "Elaborating entity \"or1200_ic_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\"" {  } { { "../rtl/verilog/or1200/or1200_ic_top.v" "or1200_ic_tag" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_ic_top:or1200_ic_top\|or1200_ic_tag:or1200_ic_tag\|or1200_spram:ic_tag0\"" {  } { { "../rtl/verilog/or1200/or1200_ic_tag.v" "ic_tag0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ic_tag.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu " "Elaborating entity \"or1200_cpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_cpu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_genpc or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc " "Elaborating entity \"or1200_genpc\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_genpc:or1200_genpc\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_genpc" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "genpc_refetch_r or1200_genpc.v(123) " "Verilog HDL or VHDL warning at or1200_genpc.v(123): object \"genpc_refetch_r\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499676 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 or1200_genpc.v(274) " "Verilog HDL assignment warning at or1200_genpc.v(274): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/or1200/or1200_genpc.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_genpc.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499676 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_if or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if " "Elaborating entity \"or1200_if\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_if:or1200_if\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_if" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_ctrl or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl " "Elaborating entity \"or1200_ctrl\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_ctrl:or1200_ctrl\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_ctrl" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_void or1200_ctrl.v(178) " "Verilog HDL or VHDL warning at or1200_ctrl.v(178): object \"wb_void\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_ctrl.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499684 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_rf or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf " "Elaborating entity \"or1200_rf\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_rf" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dpram or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a " "Elaborating entity \"or1200_dpram\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_rf:or1200_rf\|or1200_dpram:rf_a\"" {  } { { "../rtl/verilog/or1200/or1200_rf.v" "rf_a" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_rf.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_operandmuxes or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes " "Elaborating entity \"or1200_operandmuxes\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_operandmuxes:or1200_operandmuxes\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_operandmuxes" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_alu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu " "Elaborating entity \"or1200_alu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_alu:or1200_alu\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_alu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp_a or1200_alu.v(103) " "Verilog HDL or VHDL warning at or1200_alu.v(103): object \"comp_a\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499699 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp_b or1200_alu.v(104) " "Verilog HDL or VHDL warning at or1200_alu.v(104): object \"comp_b\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_alu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_alu.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499699 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_fpu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu " "Elaborating entity \"or1200_fpu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_fpu:or1200_fpu\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_fpu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mult_mac or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac " "Elaborating entity \"or1200_mult_mac\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_mult_mac" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_op_r1 or1200_mult_mac.v(138) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(138): object \"mac_op_r1\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499707 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_op_r2 or1200_mult_mac.v(139) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(139): object \"mac_op_r2\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499707 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_op_r3 or1200_mult_mac.v(140) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(140): object \"mac_op_r3\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499707 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mac_r or1200_mult_mac.v(142) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(142): object \"mac_r\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499707 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_maclo_we or1200_mult_mac.v(146) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(146): object \"spr_maclo_we\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499707 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spr_machi_we or1200_mult_mac.v(147) " "Verilog HDL or VHDL warning at or1200_mult_mac.v(147): object \"spr_machi_we\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499707 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_gmultp2_32x32 or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32 " "Elaborating entity \"or1200_gmultp2_32x32\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_mult_mac:or1200_mult_mac\|or1200_gmultp2_32x32:or1200_gmultp2_32x32\"" {  } { { "../rtl/verilog/or1200/or1200_mult_mac.v" "or1200_gmultp2_32x32" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_mult_mac.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sprs or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs " "Elaborating entity \"or1200_sprs\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_sprs:or1200_sprs\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_sprs" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_lsu or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu " "Elaborating entity \"or1200_lsu\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_lsu" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_mem2reg or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg " "Elaborating entity \"or1200_mem2reg\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_mem2reg:or1200_mem2reg\"" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "or1200_mem2reg" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_reg2mem or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem " "Elaborating entity \"or1200_reg2mem\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_lsu:or1200_lsu\|or1200_reg2mem:or1200_reg2mem\"" {  } { { "../rtl/verilog/or1200/or1200_lsu.v" "or1200_reg2mem" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_lsu.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_wbmux or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux " "Elaborating entity \"or1200_wbmux\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_wbmux:or1200_wbmux\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_wbmux" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_freeze or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze " "Elaborating entity \"or1200_freeze\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_freeze:or1200_freeze\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_freeze" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_except or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except " "Elaborating entity \"or1200_except\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_except:or1200_except\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_except" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extend_flush_last or1200_except.v(170) " "Verilog HDL or VHDL warning at or1200_except.v(170): object \"extend_flush_last\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_except.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_except.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499737 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_cfgr or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr " "Elaborating entity \"or1200_cfgr\" for hierarchy \"or1200_top:or1200_top0\|or1200_cpu:or1200_cpu\|or1200_cfgr:or1200_cfgr\"" {  } { { "../rtl/verilog/or1200/or1200_cpu.v" "or1200_cfgr" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cpu.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(134) " "Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499741 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 or1200_cfgr.v(147) " "Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/or1200/or1200_cfgr.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_cfgr.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499741 "|orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_top or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top " "Elaborating entity \"or1200_dmmu_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_dmmu_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dcpu_vpn_r or1200_dmmu_top.v(149) " "Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object \"dcpu_vpn_r\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_dmmu_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499744 "|orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dmmu_tlb or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb " "Elaborating entity \"or1200_dmmu_tlb\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\"" {  } { { "../rtl/verilog/or1200/or1200_dmmu_top.v" "or1200_dmmu_tlb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dmmu_top:or1200_dmmu_top\|or1200_dmmu_tlb:or1200_dmmu_tlb\|or1200_spram:dtlb_tr_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dmmu_tlb.v" "dtlb_tr_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dmmu_tlb.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_top or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top " "Elaborating entity \"or1200_dc_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_dc_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_fsm or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm " "Elaborating entity \"or1200_dc_fsm\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_fsm:or1200_dc_fsm\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_fsm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(273) " "Verilog HDL assignment warning at or1200_dc_fsm.v(273): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499758 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(435) " "Verilog HDL assignment warning at or1200_dc_fsm.v(435): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499758 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(461) " "Verilog HDL assignment warning at or1200_dc_fsm.v(461): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499758 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 or1200_dc_fsm.v(462) " "Verilog HDL assignment warning at or1200_dc_fsm.v(462): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499758 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(483) " "Verilog HDL assignment warning at or1200_dc_fsm.v(483): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499758 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 or1200_dc_fsm.v(531) " "Verilog HDL assignment warning at or1200_dc_fsm.v(531): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/or1200/or1200_dc_fsm.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_fsm.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499758 "|orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_ram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram " "Elaborating entity \"or1200_dc_ram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram_32_bw or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram " "Elaborating entity \"or1200_spram_32_bw\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_ram:or1200_dc_ram\|or1200_spram_32_bw:dc_ram\"" {  } { { "../rtl/verilog/or1200/or1200_dc_ram.v" "dc_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_ram.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_dc_tag or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag " "Elaborating entity \"or1200_dc_tag\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\"" {  } { { "../rtl/verilog/or1200/or1200_dc_top.v" "or1200_dc_tag" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_top.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_spram or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0 " "Elaborating entity \"or1200_spram\" for hierarchy \"or1200_top:or1200_top0\|or1200_dc_top:or1200_dc_top\|or1200_dc_tag:or1200_dc_tag\|or1200_spram:dc_tag0\"" {  } { { "../rtl/verilog/or1200/or1200_dc_tag.v" "dc_tag0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_dc_tag.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_qmem_top or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top " "Elaborating entity \"or1200_qmem_top\" for hierarchy \"or1200_top:or1200_top0\|or1200_qmem_top:or1200_qmem_top\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_qmem_top" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_sb or1200_top:or1200_top0\|or1200_sb:or1200_sb " "Elaborating entity \"or1200_sb\" for hierarchy \"or1200_top:or1200_top0\|or1200_sb:or1200_sb\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_sb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_du or1200_top:or1200_top0\|or1200_du:or1200_du " "Elaborating entity \"or1200_du\" for hierarchy \"or1200_top:or1200_top0\|or1200_du:or1200_du\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_du" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "du_hwbkpt_hold or1200_du.v(448) " "Verilog HDL or VHDL warning at or1200_du.v(448): object \"du_hwbkpt_hold\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499779 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbia_dat_o or1200_du.v(458) " "Verilog HDL or VHDL warning at or1200_du.v(458): object \"tbia_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499779 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbim_dat_o or1200_du.v(459) " "Verilog HDL or VHDL warning at or1200_du.v(459): object \"tbim_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499779 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbar_dat_o or1200_du.v(460) " "Verilog HDL or VHDL warning at or1200_du.v(460): object \"tbar_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" 460 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499779 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tbts_dat_o or1200_du.v(461) " "Verilog HDL or VHDL warning at or1200_du.v(461): object \"tbts_dat_o\" assigned a value but never read" {  } { { "../rtl/verilog/or1200/or1200_du.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_du.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145499779 "|orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pic or1200_top:or1200_top0\|or1200_pic:or1200_pic " "Elaborating entity \"or1200_pic\" for hierarchy \"or1200_top:or1200_top0\|or1200_pic:or1200_pic\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_pic" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_tt or1200_top:or1200_top0\|or1200_tt:or1200_tt " "Elaborating entity \"or1200_tt\" for hierarchy \"or1200_top:or1200_top0\|or1200_tt:or1200_tt\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_tt" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1200_pm or1200_top:or1200_top0\|or1200_pm:or1200_pm " "Elaborating entity \"or1200_pm\" for hierarchy \"or1200_top:or1200_top0\|or1200_pm:or1200_pm\"" {  } { { "../rtl/verilog/or1200/or1200_top.v" "or1200_pm" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/or1200/or1200_top.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv_dbg_if adv_dbg_if:dbg_if0 " "Elaborating entity \"adv_dbg_if\" for hierarchy \"adv_dbg_if:dbg_if0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "dbg_if0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_module adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb " "Elaborating entity \"adbg_wb_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_wb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_wb_biu adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i " "Elaborating entity \"adbg_wb_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_wb_biu:wb_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "wb_biu_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499799 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(202) " "Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145499802 "|orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "adbg_wb_biu.v(333) " "Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_biu.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_biu.v" 333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145499802 "|orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_crc32 adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i " "Elaborating entity \"adbg_crc32\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|adbg_crc32:wb_crc_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "wb_crc_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_wb_module.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_module adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k " "Elaborating entity \"adbg_or1k_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_cpu_or1k" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_status_reg adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i " "Elaborating entity \"adbg_or1k_status_reg\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_status_reg:or1k_statusreg_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "or1k_statusreg_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_or1k_biu adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i " "Elaborating entity \"adbg_or1k_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_or1k_module:i_dbg_cpu_or1k\|adbg_or1k_biu:or1k_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_or1k_module.v" "or1k_biu_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_or1k_module.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_jsp_module adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp " "Elaborating entity \"adbg_jsp_module\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\"" {  } { { "../rtl/verilog/adv_debugsys/adv_dbg_if.v" "i_dbg_jsp" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adv_dbg_if.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adbg_jsp_biu adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i " "Elaborating entity \"adbg_jsp_biu\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_module.v" "jsp_biu_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_module.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncflop adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncflop:wen_sff " "Elaborating entity \"syncflop\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncflop:wen_sff\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "wen_sff" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncreg adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncreg:freespace_syncreg " "Elaborating entity \"syncreg\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|syncreg:freespace_syncreg\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "freespace_syncreg" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bytefifo adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|bytefifo:wr_fifo " "Elaborating entity \"bytefifo\" for hierarchy \"adv_dbg_if:dbg_if0\|adbg_jsp_module:i_dbg_jsp\|adbg_jsp_biu:jsp_biu_i\|bytefifo:wr_fifo\"" {  } { { "../rtl/verilog/adv_debugsys/adbg_jsp_biu.v" "wr_fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/adv_debugsys/adbg_jsp_biu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "wb_sdram_ctrl0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|sdram_ctrl:sdram_ctrl\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499859 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499859 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 arbiter.v(192) " "Verilog HDL assignment warning at arbiter.v(192): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499865 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(187) " "Verilog HDL warning at arbiter.v(187): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1418145499865 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(187) " "Verilog HDL Function Declaration warning at arbiter.v(187): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1418145499865 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ff1\[1..0\] 0 arbiter.v(187) " "Net \"ff1\[1..0\]\" at arbiter.v(187) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" 187 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418145499865 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/arbiter.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(372) " "Verilog HDL assignment warning at wb_port.v(372): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499870 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "bufram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499908 ""}  } { { "../rtl/verilog/wb_sdram_ctrl/dpram_altera.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418145499908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jti2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jti2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jti2 " "Found entity 1: altsyncram_jti2" {  } { { "db/altsyncram_jti2.tdf" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/db/altsyncram_jti2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418145499962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418145499962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jti2 wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated " "Elaborating entity \"altsyncram_jti2\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_jti2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145499969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145499972 "|orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom0 " "Elaborating entity \"rom\" for hierarchy \"rom:rom0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "rom0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethmac ethmac:ethmac0 " "Elaborating entity \"ethmac\" for hierarchy \"ethmac:ethmac0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "ethmac0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_miim ethmac:ethmac0\|eth_miim:miim1 " "Elaborating entity \"eth_miim\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "miim1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_miim.v(407) " "Verilog HDL assignment warning at eth_miim.v(407): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500014 "|orpsoc_top|ethmac:ethmac0|eth_miim:miim1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_clockgen ethmac:ethmac0\|eth_miim:miim1\|eth_clockgen:clkgen " "Elaborating entity \"eth_clockgen\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\|eth_clockgen:clkgen\"" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "clkgen" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_shiftreg ethmac:ethmac0\|eth_miim:miim1\|eth_shiftreg:shftrg " "Elaborating entity \"eth_shiftreg\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\|eth_shiftreg:shftrg\"" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "shftrg" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500021 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "eth_shiftreg.v(120) " "Verilog HDL Case Statement warning at eth_shiftreg.v(120): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../rtl/verilog/ethmac/eth_shiftreg.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_shiftreg.v" 120 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1418145500023 "|orpsoc_top|ethmac:ethmac0|eth_miim:miim1|eth_shiftreg:shftrg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_outputcontrol ethmac:ethmac0\|eth_miim:miim1\|eth_outputcontrol:outctrl " "Elaborating entity \"eth_outputcontrol\" for hierarchy \"ethmac:ethmac0\|eth_miim:miim1\|eth_outputcontrol:outctrl\"" {  } { { "../rtl/verilog/ethmac/eth_miim.v" "outctrl" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_miim.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_registers ethmac:ethmac0\|eth_registers:ethreg1 " "Elaborating entity \"eth_registers\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "ethreg1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResetTxCIrq_sync1 eth_registers.v(286) " "Verilog HDL or VHDL warning at eth_registers.v(286): object \"ResetTxCIrq_sync1\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500033 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RXCTRL_Sel eth_registers.v(317) " "Verilog HDL or VHDL warning at eth_registers.v(317): object \"RXCTRL_Sel\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500033 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBG_REG_Sel eth_registers.v(318) " "Verilog HDL or VHDL warning at eth_registers.v(318): object \"DBG_REG_Sel\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500033 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dbg_dat eth_registers.v(881) " "Verilog HDL Always Construct warning at eth_registers.v(881): variable \"dbg_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 881 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418145500033 "|orpsoc_top|ethmac:ethmac0|eth_registers:ethreg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MODER_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_1 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_1\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MODER_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_2 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MODER_2\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MODER_2" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:INT_MASK_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:INT_MASK_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "INT_MASK_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGT_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGT_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "IPGT_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGR1_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:IPGR1_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "IPGR1_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_1 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_1\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "PACKETLEN_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_2 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:PACKETLEN_2\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "PACKETLEN_2" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "COLLCONF_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_2 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:COLLCONF_2\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "COLLCONF_2" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:CTRLMODER_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:CTRLMODER_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "CTRLMODER_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIMODER_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIMODER_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MIIMODER_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0 " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MIIADDRESS_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIRX_DATA " "Elaborating entity \"eth_register\" for hierarchy \"ethmac:ethmac0\|eth_registers:ethreg1\|eth_register:MIIRX_DATA\"" {  } { { "../rtl/verilog/ethmac/eth_registers.v" "MIIRX_DATA" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_registers.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_maccontrol ethmac:ethmac0\|eth_maccontrol:maccontrol1 " "Elaborating entity \"eth_maccontrol\" for hierarchy \"ethmac:ethmac0\|eth_maccontrol:maccontrol1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "maccontrol1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_receivecontrol ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1 " "Elaborating entity \"eth_receivecontrol\" for hierarchy \"ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\"" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "receivecontrol1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_transmitcontrol ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1 " "Elaborating entity \"eth_transmitcontrol\" for hierarchy \"ethmac:ethmac0\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\"" {  } { { "../rtl/verilog/ethmac/eth_maccontrol.v" "transmitcontrol1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_maccontrol.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txethmac ethmac:ethmac0\|eth_txethmac:txethmac1 " "Elaborating entity \"eth_txethmac\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "txethmac1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_txethmac.v(342) " "Verilog HDL assignment warning at eth_txethmac.v(342): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500155 "|orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txcounters ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1 " "Elaborating entity \"eth_txcounters\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "txcounters1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ExcessiveDeferCnt eth_txcounters.v(129) " "Verilog HDL or VHDL warning at eth_txcounters.v(129): object \"ExcessiveDeferCnt\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_txcounters.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txcounters.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500159 "|orpsoc_top|ethmac:ethmac0|eth_txethmac:txethmac1|eth_txcounters:txcounters1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txstatem ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1 " "Elaborating entity \"eth_txstatem\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "txstatem1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_crc ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_crc:txcrc " "Elaborating entity \"eth_crc\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_crc:txcrc\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "txcrc" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_random ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_random:random1 " "Elaborating entity \"eth_random\" for hierarchy \"ethmac:ethmac0\|eth_txethmac:txethmac1\|eth_random:random1\"" {  } { { "../rtl/verilog/ethmac/eth_txethmac.v" "random1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_txethmac.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxethmac ethmac:ethmac0\|eth_rxethmac:rxethmac1 " "Elaborating entity \"eth_rxethmac\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "rxethmac1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxstatem ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1 " "Elaborating entity \"eth_rxstatem\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1\"" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "rxstatem1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxcounters ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1 " "Elaborating entity \"eth_rxcounters\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\"" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "rxcounters1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxaddrcheck ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1 " "Elaborating entity \"eth_rxaddrcheck\" for hierarchy \"ethmac:ethmac0\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1\"" {  } { { "../rtl/verilog/ethmac/eth_rxethmac.v" "rxaddrcheck1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_rxethmac.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_wishbone ethmac:ethmac0\|eth_wishbone:wishbone " "Elaborating entity \"eth_wishbone\" for hierarchy \"ethmac:ethmac0\|eth_wishbone:wishbone\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "wishbone" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxBufferAlmostEmpty eth_wishbone.v(333) " "Verilog HDL or VHDL warning at eth_wishbone.v(333): object \"RxBufferAlmostEmpty\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500196 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enough_data_in_rxfifo_for_burst_plus1 eth_wishbone.v(410) " "Verilog HDL or VHDL warning at eth_wishbone.v(410): object \"enough_data_in_rxfifo_for_burst_plus1\" assigned a value but never read" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500196 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(912) " "Verilog HDL assignment warning at eth_wishbone.v(912): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500196 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(1051) " "Verilog HDL assignment warning at eth_wishbone.v(1051): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500196 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(1088) " "Verilog HDL assignment warning at eth_wishbone.v(1088): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500196 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_wishbone.v(1479) " "Verilog HDL assignment warning at eth_wishbone.v(1479): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500197 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_wishbone.v(1483) " "Verilog HDL assignment warning at eth_wishbone.v(1483): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500197 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 eth_wishbone.v(2069) " "Verilog HDL assignment warning at eth_wishbone.v(2069): truncated value with size 32 to match size of target (30)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 2069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500197 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_wishbone.v(2162) " "Verilog HDL assignment warning at eth_wishbone.v(2162): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500197 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_wishbone.v(2181) " "Verilog HDL assignment warning at eth_wishbone.v(2181): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 2181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500197 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_spram_256x32 ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram " "Elaborating entity \"eth_spram_256x32\" for hierarchy \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\"" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "bd_ram" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_fifo ethmac:ethmac0\|eth_wishbone:wishbone\|eth_fifo:tx_fifo " "Elaborating entity \"eth_fifo\" for hierarchy \"ethmac:ethmac0\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\"" {  } { { "../rtl/verilog/ethmac/eth_wishbone.v" "tx_fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_wishbone.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(80) " "Verilog HDL assignment warning at eth_fifo.v(80): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500206 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(82) " "Verilog HDL assignment warning at eth_fifo.v(82): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500206 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(119) " "Verilog HDL assignment warning at eth_fifo.v(119): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500206 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eth_fifo.v(127) " "Verilog HDL assignment warning at eth_fifo.v(127): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/ethmac/eth_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/eth_fifo.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500206 "|orpsoc_top|ethmac:ethmac0|eth_wishbone:wishbone|eth_fifo:tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_macstatus ethmac:ethmac0\|eth_macstatus:macstatus1 " "Elaborating entity \"eth_macstatus\" for hierarchy \"ethmac:ethmac0\|eth_macstatus:macstatus1\"" {  } { { "../rtl/verilog/ethmac/ethmac.v" "macstatus1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/ethmac/ethmac.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart16550 uart16550:uart16550_0 " "Elaborating entity \"uart16550\" for hierarchy \"uart16550:uart16550_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "uart16550_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wb uart16550:uart16550_0\|uart_wb:wb_interface " "Elaborating entity \"uart_wb\" for hierarchy \"uart16550:uart16550_0\|uart_wb:wb_interface\"" {  } { { "../rtl/verilog/uart16550/uart16550.v" "wb_interface" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_sel_is uart_wb.v(189) " "Verilog HDL or VHDL warning at uart_wb.v(189): object \"wb_sel_is\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_wb.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500224 "|orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs uart16550:uart16550_0\|uart_regs:regs " "Elaborating entity \"uart_regs\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\"" {  } { { "../rtl/verilog/uart16550/uart16550.v" "regs" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart16550.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(630) " "Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500228 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(642) " "Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500228 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(653) " "Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500228 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(664) " "Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(675) " "Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(686) " "Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(697) " "Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(708) " "Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(717) " "Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(719) " "Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(757) " "Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(826) " "Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(833) " "Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(840) " "Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(847) " "Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(854) " "Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(865) " "Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500229 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "transmitter" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tfifo uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx " "Elaborating entity \"uart_tfifo\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\"" {  } { { "../rtl/verilog/uart16550/uart_transmitter.v" "fifo_tx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_transmitter.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo " "Elaborating entity \"raminfr\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_transmitter:transmitter\|uart_tfifo:fifo_tx\|raminfr:tfifo\"" {  } { { "../rtl/verilog/uart16550/uart_tfifo.v" "tfifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_tfifo.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sync_flops uart16550:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops " "Elaborating entity \"uart_sync_flops\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_sync_flops:i_uart_sync_flops\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "i_uart_sync_flops" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver " "Elaborating entity \"uart_receiver\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\"" {  } { { "../rtl/verilog/uart16550/uart_regs.v" "receiver" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_regs.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbit_in uart_receiver.v(225) " "Verilog HDL or VHDL warning at uart_receiver.v(225): object \"rbit_in\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500247 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcounter16_eq_1 uart_receiver.v(258) " "Verilog HDL or VHDL warning at uart_receiver.v(258): object \"rcounter16_eq_1\" assigned a value but never read" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500247 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(463) " "Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500247 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(479) " "Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500247 "|orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rfifo uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx " "Elaborating entity \"uart_rfifo\" for hierarchy \"uart16550:uart16550_0\|uart_regs:regs\|uart_receiver:receiver\|uart_rfifo:fifo_rx\"" {  } { { "../rtl/verilog/uart16550/uart_receiver.v" "fifo_rx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/uart16550/uart_receiver.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdc_controller sdc_controller:sdc_controller_0 " "Elaborating entity \"sdc_controller\" for hierarchy \"sdc_controller:sdc_controller_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "sdc_controller_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500255 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_wb_bte sdc_controller.v(442) " "Verilog HDL or VHDL warning at sdc_controller.v(442): object \"m_wb_bte\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(438) " "Verilog HDL assignment warning at sdc_controller.v(438): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(439) " "Verilog HDL assignment warning at sdc_controller.v(439): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdc_controller.v(441) " "Verilog HDL assignment warning at sdc_controller.v(441): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(442) " "Verilog HDL assignment warning at sdc_controller.v(442): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdc_controller.v(444) " "Verilog HDL assignment warning at sdc_controller.v(444): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_wb_bte_o sdc_controller.v(97) " "Output port \"m_wb_bte_o\" at sdc_controller.v(97) has no driver" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418145500259 "|orpsoc_top|sdc_controller:sdc_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clock_divider sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1 " "Elaborating entity \"sd_clock_divider\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "clock_divider_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_clock_divider.v(26) " "Verilog HDL assignment warning at sd_clock_divider.v(26): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_clock_divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500262 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_master sdc_controller:sdc_controller_0\|sd_cmd_master:cmd_master_1 " "Elaborating entity \"sd_cmd_master\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_master:cmd_master_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_master_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500264 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_master.v(150) " "Verilog HDL Case Statement information at sd_cmd_master.v(150): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 150 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_cmd_master.v(270) " "Verilog HDL assignment warning at sd_cmd_master.v(270): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_master.v(224) " "Verilog HDL Case Statement information at sd_cmd_master.v(224): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATUS_REG sd_cmd_master.v(196) " "Verilog HDL Always Construct warning at sd_cmd_master.v(196): inferring latch(es) for variable \"STATUS_REG\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "settings sd_cmd_master.v(196) " "Verilog HDL Always Construct warning at sd_cmd_master.v(196): inferring latch(es) for variable \"settings\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[15\] sd_cmd_master.v(221) " "Inferred latch for \"settings\[15\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[1\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[1\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[2\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[2\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[3\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[3\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[4\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[4\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[5\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[5\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[6\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[6\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[7\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[7\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[8\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[8\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[9\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[9\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[10\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[10\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[11\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[11\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[12\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[12\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[13\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[13\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[14\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[14\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATUS_REG\[15\] sd_cmd_master.v(221) " "Inferred latch for \"STATUS_REG\[15\]\" at sd_cmd_master.v(221)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_master.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500267 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:cmd_master_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_serial_host sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1 " "Elaborating entity \"sd_cmd_serial_host\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "cmd_serial_host_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500270 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_serial_host.v(119) " "Verilog HDL Case Statement information at sd_cmd_serial_host.v(119): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(322) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(322): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sd_cmd_serial_host.v(346) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(346): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(376) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(376): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 sd_cmd_serial_host.v(391) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(391): truncated value with size 16 to match size of target (4)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(421) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(421): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_cmd_serial_host.v(442) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(442): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_cmd_serial_host.v(460) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(460): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 sd_cmd_serial_host.v(471) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(471): truncated value with size 16 to match size of target (4)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(489) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(489): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(495) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(495): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(502) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(502): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_cmd_serial_host.v(508) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(508): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_cmd_serial_host.v(537) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(537): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_cmd_serial_host.v(558) " "Verilog HDL assignment warning at sd_cmd_serial_host.v(558): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_cmd_serial_host.v(320) " "Verilog HDL Case Statement information at sd_cmd_serial_host.v(320): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 320 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500275 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_7 sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|sd_crc_7:CRC_7 " "Elaborating entity \"sd_crc_7\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|sd_crc_7:CRC_7\"" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "CRC_7" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_master sdc_controller:sdc_controller_0\|sd_data_master:data_master_1 " "Elaborating entity \"sd_data_master\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_master:data_master_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "data_master_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500280 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_master.v(114) " "Verilog HDL Case Statement information at sd_data_master.v(114): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 114 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(310) " "Verilog HDL assignment warning at sd_data_master.v(310): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(352) " "Verilog HDL assignment warning at sd_data_master.v(352): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(355) " "Verilog HDL assignment warning at sd_data_master.v(355): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(359) " "Verilog HDL assignment warning at sd_data_master.v(359): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(363) " "Verilog HDL assignment warning at sd_data_master.v(363): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_master.v(494) " "Verilog HDL assignment warning at sd_data_master.v(494): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_master.v(253) " "Verilog HDL Case Statement information at sd_data_master.v(253): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_master.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_master.v" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500284 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:data_master_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_serial_host sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1 " "Elaborating entity \"sd_data_serial_host\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_data_serial_host_1" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500287 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sd_data_serial_host.v(73) " "Verilog HDL Case Statement warning at sd_data_serial_host.v(73): incomplete case statement has no default case item" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_serial_host.v(73) " "Verilog HDL Case Statement information at sd_data_serial_host.v(73): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sd_data_serial_host.v(211) " "Verilog HDL assignment warning at sd_data_serial_host.v(211): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_data_serial_host.v(223) " "Verilog HDL assignment warning at sd_data_serial_host.v(223): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sd_data_serial_host.v(315) " "Verilog HDL assignment warning at sd_data_serial_host.v(315): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_serial_host.v(325) " "Verilog HDL assignment warning at sd_data_serial_host.v(325): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_data_serial_host.v(338) " "Verilog HDL assignment warning at sd_data_serial_host.v(338): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sd_data_serial_host.v(358) " "Verilog HDL assignment warning at sd_data_serial_host.v(358): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sd_data_serial_host.v(392) " "Verilog HDL assignment warning at sd_data_serial_host.v(392): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sd_data_serial_host.v(396) " "Verilog HDL assignment warning at sd_data_serial_host.v(396): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500290 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_data_serial_host.v(401) " "Verilog HDL assignment warning at sd_data_serial_host.v(401): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500291 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sd_data_serial_host.v(189) " "Verilog HDL Case Statement information at sd_data_serial_host.v(189): all case item expressions in this case statement are onehot" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 189 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1418145500291 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_16 sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i " "Elaborating entity \"sd_crc_16\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i\"" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "CRC_16_gen\[0\].CRC_16_i" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_data_serial_host.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_bd sdc_controller:sdc_controller_0\|sd_bd:rx_bd " "Elaborating entity \"sd_bd\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_bd:rx_bd\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "rx_bd" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cnt sd_bd.v(122) " "Verilog HDL or VHDL warning at sd_bd.v(122): object \"read_cnt\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500299 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_bd.v(143) " "Verilog HDL assignment warning at sd_bd.v(143): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500299 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(144) " "Verilog HDL assignment warning at sd_bd.v(144): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500299 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(162) " "Verilog HDL assignment warning at sd_bd.v(162): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500299 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(166) " "Verilog HDL assignment warning at sd_bd.v(166): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500299 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(171) " "Verilog HDL assignment warning at sd_bd.v(171): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500300 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_bd.v(189) " "Verilog HDL assignment warning at sd_bd.v(189): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500300 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sd_bd.v(190) " "Verilog HDL assignment warning at sd_bd.v(190): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_bd.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500300 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_bd:rx_bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_tx_filler sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx " "Elaborating entity \"sd_fifo_tx_filler\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "fifo_filer_tx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we sd_fifo_tx_filler.v(38) " "Verilog HDL or VHDL warning at sd_fifo_tx_filler.v(38): object \"we\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500304 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first sd_fifo_tx_filler.v(59) " "Verilog HDL or VHDL warning at sd_fifo_tx_filler.v(59): object \"first\" assigned a value but never read" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418145500304 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sd_fifo_tx_filler.v(100) " "Verilog HDL assignment warning at sd_fifo_tx_filler.v(100): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_bte_o sd_fifo_tx_filler.v(64) " "Verilog HDL Always Construct warning at sd_fifo_tx_filler.v(64): inferring latch(es) for variable \"m_wb_bte_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_cti_o sd_fifo_tx_filler.v(64) " "Verilog HDL Always Construct warning at sd_fifo_tx_filler.v(64): inferring latch(es) for variable \"m_wb_cti_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[0\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_cti_o\[0\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[1\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_cti_o\[1\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[2\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_cti_o\[2\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[0\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_bte_o\[0\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[1\] sd_fifo_tx_filler.v(64) " "Inferred latch for \"m_wb_bte_o\[1\]\" at sd_fifo_tx_filler.v(64)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500305 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_tx_filler:fifo_filer_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_tx_fifo sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo " "Elaborating entity \"sd_tx_fifo\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" "Tx_Fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_tx_filler.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_rx_filler sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx " "Elaborating entity \"sd_fifo_rx_filler\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "fifo_filer_rx" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sd_fifo_rx_filler.v(86) " "Verilog HDL assignment warning at sd_fifo_rx_filler.v(86): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_bte_o sd_fifo_rx_filler.v(54) " "Verilog HDL Always Construct warning at sd_fifo_rx_filler.v(54): inferring latch(es) for variable \"m_wb_bte_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_wb_cti_o sd_fifo_rx_filler.v(54) " "Verilog HDL Always Construct warning at sd_fifo_rx_filler.v(54): inferring latch(es) for variable \"m_wb_cti_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[0\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_cti_o\[0\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[1\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_cti_o\[1\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_cti_o\[2\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_cti_o\[2\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[0\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_bte_o\[0\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_wb_bte_o\[1\] sd_fifo_rx_filler.v(54) " "Inferred latch for \"m_wb_bte_o\[1\]\" at sd_fifo_rx_filler.v(54)" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500313 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_rx_fifo sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\|sd_rx_fifo:Rx_Fifo " "Elaborating entity \"sd_rx_fifo\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_fifo_rx_filler:fifo_filer_rx\|sd_rx_fifo:Rx_Fifo\"" {  } { { "../rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" "Rx_Fifo" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_fifo_rx_filler.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sd_rx_fifo.v(119) " "Verilog HDL assignment warning at sd_rx_fifo.v(119): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_rx_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_rx_fifo.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500316 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_rx_filler:fifo_filer_rx|sd_rx_fifo:Rx_Fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_wb sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0 " "Elaborating entity \"sd_controller_wb\" for hierarchy \"sdc_controller:sdc_controller_0\|sd_controller_wb:sd_controller_wb0\"" {  } { { "../rtl/verilog/sdc_controller/sdc_controller.v" "sd_controller_wb0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sdc_controller.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(179) " "Verilog HDL assignment warning at sd_controller_wb.v(179): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500323 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller_wb.v(182) " "Verilog HDL assignment warning at sd_controller_wb.v(182): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500323 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(183) " "Verilog HDL assignment warning at sd_controller_wb.v(183): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500323 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(184) " "Verilog HDL assignment warning at sd_controller_wb.v(184): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500323 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sd_controller_wb.v(185) " "Verilog HDL assignment warning at sd_controller_wb.v(185): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500323 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller_wb.v(188) " "Verilog HDL assignment warning at sd_controller_wb.v(188): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500324 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sd_controller_wb.v(190) " "Verilog HDL assignment warning at sd_controller_wb.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500324 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_controller_wb.v(225) " "Verilog HDL assignment warning at sd_controller_wb.v(225): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500324 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sd_controller_wb.v(242) " "Verilog HDL assignment warning at sd_controller_wb.v(242): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/verilog/sdc_controller/sd_controller_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/sdc_controller/sd_controller_wb.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418145500324 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio:gpio0 " "Elaborating entity \"gpio\" for hierarchy \"gpio:gpio0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "gpio0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_enc_128 aes_enc_128:aes_enc_128_0 " "Elaborating entity \"aes_enc_128\" for hierarchy \"aes_enc_128:aes_enc_128_0\"" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "aes_enc_128_0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/orpsoc_top/orpsoc_top.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_cipher_top aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128 " "Elaborating entity \"aes_cipher_top\" for hierarchy \"aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\"" {  } { { "../rtl/verilog/aes_engines/aes_enc_128.v" "aes_cipher_128" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_expand_128 aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0 " "Elaborating entity \"aes_key_expand_128\" for hierarchy \"aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\"" {  } { { "../rtl/verilog/aes_engines/aes_cipher_top.v" "u0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_cipher_top.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_sbox:u0 " "Elaborating entity \"aes_sbox\" for hierarchy \"aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_sbox:u0\"" {  } { { "../rtl/verilog/aes_engines/aes_key_expand_128.v" "u0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_rcon aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_rcon:r0 " "Elaborating entity \"aes_rcon\" for hierarchy \"aes_enc_128:aes_enc_128_0\|aes_cipher_top:aes_cipher_128\|aes_key_expand_128:u0\|aes_rcon:r0\"" {  } { { "../rtl/verilog/aes_engines/aes_key_expand_128.v" "r0" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_key_expand_128.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_enc_wb aes_enc_128:aes_enc_128_0\|aes_enc_wb:aes_enc_128_wb " "Elaborating entity \"aes_enc_wb\" for hierarchy \"aes_enc_128:aes_enc_128_0\|aes_enc_wb:aes_enc_128_wb\"" {  } { { "../rtl/verilog/aes_engines/aes_enc_128.v" "aes_enc_128_wb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418145500364 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "aes_enc_wb.v(58) " "Verilog HDL warning at aes_enc_wb.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 58 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1418145500366 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "aes_enc_wb.v(83) " "Verilog HDL Conditional Statement error at aes_enc_wb.v(83): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 83 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1418145500391 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "aes_enc_wb.v(86) " "Verilog HDL Conditional Statement error at aes_enc_wb.v(86): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 86 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1418145500391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plaintext_o aes_enc_wb.v(56) " "Verilog HDL Always Construct warning at aes_enc_wb.v(56): inferring latch(es) for variable \"plaintext_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418145500393 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[0\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[0\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[1\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[1\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[2\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[2\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[3\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[3\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[4\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[4\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[5\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[5\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[6\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[6\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[7\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[7\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500408 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[8\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[8\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[9\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[9\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[10\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[10\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[11\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[11\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[12\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[12\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[13\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[13\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[14\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[14\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[15\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[15\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[16\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[16\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[17\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[17\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[18\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[18\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[19\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[19\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[20\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[20\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500409 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[21\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[21\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[22\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[22\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[23\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[23\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[24\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[24\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[25\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[25\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[26\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[26\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[27\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[27\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[28\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[28\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[29\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[29\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[30\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[30\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[31\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[31\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500410 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[32\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[32\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[33\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[33\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[34\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[34\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[35\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[35\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[36\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[36\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[37\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[37\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[38\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[38\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[39\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[39\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[40\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[40\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[41\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[41\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[42\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[42\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[43\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[43\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[44\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[44\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500411 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[45\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[45\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[46\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[46\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[47\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[47\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[48\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[48\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[49\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[49\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[50\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[50\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[51\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[51\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[52\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[52\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[53\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[53\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[54\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[54\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[55\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[55\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[56\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[56\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[57\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[57\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[58\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[58\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[59\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[59\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[60\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[60\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500412 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[61\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[61\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[62\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[62\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[63\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[63\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[64\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[64\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[65\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[65\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[66\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[66\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[67\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[67\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[68\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[68\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[69\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[69\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[70\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[70\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[71\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[71\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[72\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[72\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[73\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[73\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[74\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[74\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[75\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[75\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[76\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[76\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500413 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[77\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[77\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[78\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[78\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[79\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[79\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[80\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[80\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[81\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[81\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[82\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[82\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[83\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[83\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[84\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[84\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[85\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[85\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[86\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[86\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[87\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[87\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[88\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[88\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[89\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[89\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[90\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[90\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[91\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[91\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[92\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[92\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[93\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[93\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500414 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[94\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[94\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[95\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[95\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[96\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[96\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[97\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[97\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[98\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[98\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[99\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[99\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[100\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[100\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[101\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[101\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[102\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[102\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[103\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[103\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[104\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[104\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[105\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[105\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[106\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[106\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[107\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[107\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[108\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[108\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[109\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[109\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500415 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[110\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[110\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[111\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[111\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[112\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[112\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[113\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[113\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[114\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[114\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[115\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[115\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[116\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[116\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[117\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[117\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[118\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[118\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[119\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[119\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[120\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[120\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[121\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[121\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[122\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[122\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[123\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[123\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[124\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[124\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[125\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[125\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500416 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[126\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[126\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500417 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plaintext_o\[127\] aes_enc_wb.v(56) " "Inferred latch for \"plaintext_o\[127\]\" at aes_enc_wb.v(56)" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418145500417 "|orpsoc_top|aes_enc_128:aes_enc_128_0|aes_enc_wb:aes_enc_128_wb"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "enc_cs aes_enc_wb.v(63) " "Can't infer register for \"enc_cs\" at aes_enc_wb.v(63) because it does not hold its value outside the clock edge" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 63 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1418145500423 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "aes_enc_wb.v(63) " "HDL error at aes_enc_wb.v(63): couldn't implement registers for assignments on this clock edge" {  } { { "../rtl/verilog/aes_engines/aes_enc_wb.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_wb.v" 63 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1418145500430 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "aes_enc_128:aes_enc_128_0\|aes_enc_wb:aes_enc_128_wb " "Can't elaborate user hierarchy \"aes_enc_128:aes_enc_128_0\|aes_enc_wb:aes_enc_128_wb\"" {  } { { "../rtl/verilog/aes_engines/aes_enc_128.v" "aes_enc_128_wb" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/rtl/verilog/aes_engines/aes_enc_128.v" 69 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418145500441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/output_files/orpsoc_top.map.smsg " "Generated suppressed messages file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/openRISC/run/output_files/orpsoc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418145500778 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 298 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 298 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418145501037 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  9 17:18:21 2014 " "Processing ended: Tue Dec  9 17:18:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418145501037 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418145501037 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418145501037 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418145501037 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 298 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 298 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418145505088 ""}
