

================================================================
== Vivado HLS Report for 'aesl_mux_load_12i32P'
================================================================
* Date:           Mon May  5 16:52:39 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Assignment_5
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.038 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.03>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_13, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_12, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_11, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_10, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_9, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_8, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_7, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_6, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_5, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_4, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_3, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_2, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %empty)"   --->   Operation 14 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "switch i4 %tmp, label %case11 [
    i4 0, label %case0
    i4 1, label %case1
    i4 2, label %case2
    i4 3, label %case3
    i4 4, label %case4
    i4 5, label %case5
    i4 6, label %case6
    i4 7, label %case7
    i4 -8, label %case8
    i4 -7, label %case9
    i4 -6, label %case10
  ]" [aesl_mux_load.12i32P.i4:25]   --->   Operation 15 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_12)" [aesl_mux_load.12i32P.i4:21]   --->   Operation 16 'read' 'tmp_12' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 17 'br' <Predicate = (tmp == 10)> <Delay = 1.03>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_11)" [aesl_mux_load.12i32P.i4:19]   --->   Operation 18 'read' 'tmp_11' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 19 'br' <Predicate = (tmp == 9)> <Delay = 1.03>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_10)" [aesl_mux_load.12i32P.i4:17]   --->   Operation 20 'read' 'tmp_10' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 21 'br' <Predicate = (tmp == 8)> <Delay = 1.03>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_9)" [aesl_mux_load.12i32P.i4:15]   --->   Operation 22 'read' 'tmp_9' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 23 'br' <Predicate = (tmp == 7)> <Delay = 1.03>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_8)" [aesl_mux_load.12i32P.i4:13]   --->   Operation 24 'read' 'tmp_8' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 25 'br' <Predicate = (tmp == 6)> <Delay = 1.03>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_7)" [aesl_mux_load.12i32P.i4:11]   --->   Operation 26 'read' 'tmp_7' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 27 'br' <Predicate = (tmp == 5)> <Delay = 1.03>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_6)" [aesl_mux_load.12i32P.i4:9]   --->   Operation 28 'read' 'tmp_6' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 29 'br' <Predicate = (tmp == 4)> <Delay = 1.03>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_5)" [aesl_mux_load.12i32P.i4:7]   --->   Operation 30 'read' 'tmp_5' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 31 'br' <Predicate = (tmp == 3)> <Delay = 1.03>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_4)" [aesl_mux_load.12i32P.i4:5]   --->   Operation 32 'read' 'tmp_4' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 33 'br' <Predicate = (tmp == 2)> <Delay = 1.03>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_3)" [aesl_mux_load.12i32P.i4:3]   --->   Operation 34 'read' 'tmp_3' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 35 'br' <Predicate = (tmp == 1)> <Delay = 1.03>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_2)" [aesl_mux_load.12i32P.i4:1]   --->   Operation 36 'read' 'tmp_2' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 37 'br' <Predicate = (tmp == 0)> <Delay = 1.03>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.bram.i32P(i32* %empty_13)" [aesl_mux_load.12i32P.i4:23]   --->   Operation 38 'read' 'tmp_1' <Predicate = (tmp == 15) | (tmp == 14) | (tmp == 13) | (tmp == 12) | (tmp == 11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.03ns)   --->   "br label %UnifiedReturnBlock" [aesl_mux_load.12i32P.i4:24]   --->   Operation 39 'br' <Predicate = (tmp == 15) | (tmp == 14) | (tmp == 13) | (tmp == 12) | (tmp == 11)> <Delay = 1.03>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i32 [ %tmp_2, %case0 ], [ %tmp_3, %case1 ], [ %tmp_4, %case2 ], [ %tmp_5, %case3 ], [ %tmp_6, %case4 ], [ %tmp_7, %case5 ], [ %tmp_8, %case6 ], [ %tmp_9, %case7 ], [ %tmp_10, %case8 ], [ %tmp_11, %case9 ], [ %tmp_12, %case10 ], [ %tmp_1, %case11 ]" [aesl_mux_load.12i32P.i4:1]   --->   Operation 40 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "ret i32 %UnifiedRetVal" [aesl_mux_load.12i32P.i4:24]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.04ns
The critical path consists of the following:
	interface read on port 'empty_12' (aesl_mux_load.12i32P.i4:21) [29]  (0 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal', aesl_mux_load.12i32P.i4:1) with incoming values : ('tmp_12', aesl_mux_load.12i32P.i4:21) ('tmp_11', aesl_mux_load.12i32P.i4:19) ('tmp_10', aesl_mux_load.12i32P.i4:17) ('tmp_9', aesl_mux_load.12i32P.i4:15) ('tmp_8', aesl_mux_load.12i32P.i4:13) ('tmp_7', aesl_mux_load.12i32P.i4:11) ('tmp_6', aesl_mux_load.12i32P.i4:9) ('tmp_5', aesl_mux_load.12i32P.i4:7) ('tmp_4', aesl_mux_load.12i32P.i4:5) ('tmp_3', aesl_mux_load.12i32P.i4:3) ('tmp_2', aesl_mux_load.12i32P.i4:1) ('tmp_1', aesl_mux_load.12i32P.i4:23) [65]  (1.04 ns)
	'phi' operation ('UnifiedRetVal', aesl_mux_load.12i32P.i4:1) with incoming values : ('tmp_12', aesl_mux_load.12i32P.i4:21) ('tmp_11', aesl_mux_load.12i32P.i4:19) ('tmp_10', aesl_mux_load.12i32P.i4:17) ('tmp_9', aesl_mux_load.12i32P.i4:15) ('tmp_8', aesl_mux_load.12i32P.i4:13) ('tmp_7', aesl_mux_load.12i32P.i4:11) ('tmp_6', aesl_mux_load.12i32P.i4:9) ('tmp_5', aesl_mux_load.12i32P.i4:7) ('tmp_4', aesl_mux_load.12i32P.i4:5) ('tmp_3', aesl_mux_load.12i32P.i4:3) ('tmp_2', aesl_mux_load.12i32P.i4:1) ('tmp_1', aesl_mux_load.12i32P.i4:23) [65]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
