# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../darkstar-cpu.srcs/sources_1/new/adder32.vhd" \
"../../../../darkstar-cpu.srcs/sources_1/new/full_adder.vhd" \
"../../../../darkstar-cpu.srcs/sources_1/new/half_adder.vhd" \
"../../../../darkstar-cpu.srcs/sim_1/new/add_tb.vhd" \

# Do not sort compile order
nosort
