(edif video_mem
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 3 9 18 47 0)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure video_mem.ngc video_mem.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
  )

  (library video_mem_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell video_mem
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<15:0>") 16)
              (direction INPUT))
            (port (array (rename dina "dina<7:0>") 8)
              (direction INPUT))
            (port (array (rename web "web<0:0>") 1)
              (direction INPUT))
            (port (array (rename addrb "addrb<15:0>") 16)
              (direction INPUT))
            (port (array (rename dinb "dinb<7:0>") 8)
              (direction INPUT))
            (port (array (rename douta "douta<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename doutb "doutb<7:0>") 8)
              (direction OUTPUT))
            (designator "6slx9tqg144-3")
            (property TYPE (string "video_mem") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:addra<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:dina<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:web<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:addrb<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:dinb<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:douta<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:doutb<7:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "video_mem,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "video_mem,blk_mem_gen_v7_3,{c_addra_width=16,c_addrb_width=16,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=C_/Users/Trond/FPGA/LoboVIC/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=1,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=video_mem.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=2,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=65536,c_read_depth_b=65536,c_read_width_a=8,c_read_width_b=8,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=65536,c_write_depth_b=65536,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=8,c_write_width_b=8,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "video_mem_video_mem") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FD75B931EC64A820") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31") (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFCA8E6A") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000380000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "000C000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "000000000000000000000000003E000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000D000000000000000000000000000000000000000FE000000000000") (owner "Xilinx"))
              (property INIT_14 (string "2042000000000000000000000000000000008000081000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000007000000000108000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "00000000000000000000000000000000000000000000004B3FADF7DF20000011") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "000000000BFC37FFFFFFFFFFFF0743FFFFFE0000000000000BFC3FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFB07407FFFFE00000000000001FC37FFFFFFFFFFF907407FFFFA0000") (owner "Xilinx"))
              (property INIT_02 (string "FFFE00000000000001FC37FFFFFFFFFFF963007FFFFE00000000000001FC37FF") (owner "Xilinx"))
              (property INIT_03 (string "00FC17FFFFFFFFFFF9C0007FFFFF80000000000001FC17FFFFFFFFFFF960007F") (owner "Xilinx"))
              (property INIT_04 (string "F800007FFFF800000000000000FC17FFFFFFFFFFF800007FFFFE000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000F817FFFFFFFFFFF000007FFFC000000000000000FC17FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFD000027FF88000000000000000FC17FFFFFFFFFFD000007FFF800000") (owner "Xilinx"))
              (property INIT_07 (string "999000000000000000F817FFFFFFFFFFD003827FC99000000000000000FC17FF") (owner "Xilinx"))
              (property INIT_08 (string "00F817FFFFFFFFFFD00003F8DD9000000000000000F817FFFFFFFFFFD00003FE") (owner "Xilinx"))
              (property INIT_09 (string "D000F81D999800000000000000F817FFFFFFFFFFD0003F1DD990000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000F817FFFFFFFFFFD003E01999F800000000000000F817FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "000038000000000000000000077C000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "00000000027C000000000000006060000000000000000000077C000000000000") (owner "Xilinx"))
              (property INIT_0D (string "00000000007060000000000000000000007E0000000000000070600000000000") (owner "Xilinx"))
              (property INIT_0E (string "000000000000000000FFC180000080000040C0000000000000000000007F8000") (owner "Xilinx"))
              (property INIT_0F (string "00F08000000180000060C000000000000000000000FFC000000080000000C000") (owner "Xilinx"))
              (property INIT_10 (string "0072C000000000000000000004400001800100000063C0000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "00000000000000018001800C1070C0000000000000000000000000018001000C") (owner "Xilinx"))
              (property INIT_12 (string "8001060E180700000000000000000000000000018001801E1866400000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000001FF8000000040818001C60C1C030000000000000000000000000001") (owner "Xilinx"))
              (property INIT_14 (string "001C400000C00101180000000000000FFFFF8000000CE1C0C0C002001C000000") (owner "Xilinx"))
              (property INIT_15 (string "00000000000007FBFFFFC0000034000000C0030110000000000007FBFFFF8000") (owner "Xilinx"))
              (property INIT_16 (string "FFF98000000C00000000000000000000000007E9FFFF80000000000000C00303") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000004017FF18000001C0000000000000000000000000403") (owner "Xilinx"))
              (property INIT_18 (string "000000061E940000000000000000000000000000000004033FFD000000300000") (owner "Xilinx"))
              (property INIT_19 (string "0800000000000000000000000000000C00040000000600000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "000000000000000C080000003800000000000000000000000000040C08000000") (owner "Xilinx"))
              (property INIT_1B (string "08900000E000000000000000000000000000040E080000007000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000005CC7FB00000E000000000000000000000000000040C") (owner "Xilinx"))
              (property INIT_1D (string "0000078FFF800000F80000000000000000000000000007CFFF800000F8000000") (owner "Xilinx"))
              (property INIT_1E (string "F80000000000000000000000000007C7FFE00000F80000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "00000000000004CFFF000000F20000000000000000000000000005C7FFC00000") (owner "Xilinx"))
              (property INIT_20 (string "FC000000E20000000000000000000000000007FFFE000000F200000000000000") (owner "Xilinx"))
              (property INIT_21 (string "000000000000000000000079F8000000C30000000000000000000000000005FF") (owner "Xilinx"))
              (property INIT_22 (string "000000F000000000C3000000000000000000000000000071E0000000C3000000") (owner "Xilinx"))
              (property INIT_23 (string "8180000000000000000000000000000000000000810000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000380000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000027800000000000000000000000000000000000002380000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000007C00000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "000000000000000007C0000000000F8000000000000000000000000007C00000") (owner "Xilinx"))
              (property INIT_28 (string "0DC0000000F8FBF80000000000000000000000000DC000000000038000000000") (owner "Xilinx"))
              (property INIT_29 (string "E0000000000000000000000001C0000000C07F80580000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000001C000000008008300000000000000000000000001C000000FFD1C07") (owner "Xilinx"))
              (property INIT_2B (string "3FF8000BFF800000000000000000000001C000000FF8FF87FF00000000000000") (owner "Xilinx"))
              (property INIT_2C (string "000000000000000001C000003FFFFFFBFF000000000000000000000001C00000") (owner "Xilinx"))
              (property INIT_2D (string "01C000003FFFFFFFFF000000000000000000000001C000003FFDFFFFFC800000") (owner "Xilinx"))
              (property INIT_2E (string "78000000000000000000000003C000000FFFFFC07C0000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "00000000078000000FC3FFE03C00000000000000000000000780000007E7FFF8") (owner "Xilinx"))
              (property INIT_30 (string "0FC07F00200000000000000000000000070000001FC1FE006800000000000000") (owner "Xilinx"))
              (property INIT_31 (string "00000000000000000E0000000F80FF802000000000000000000000000F000000") (owner "Xilinx"))
              (property INIT_32 (string "000000000600F9000000000000000000000000000C0000000780FF8010000000") (owner "Xilinx"))
              (property INIT_33 (string "100000000000000000000000000000000601E000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000000000000200F000000000000000000000000000000000000600E000") (owner "Xilinx"))
              (property INIT_35 (string "0200FF80000000000000000000000000000000000200E0000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000200FF0000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "000000000000FF80000000000000000000000000000000000000FF0000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000003000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "000000000000FF000000000000000000000000000000000000007F0000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000001000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000003000800") (owner "Xilinx"))
              (property INIT_3F (string "0380000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FF1F8C7A00181C00000000FFBFFFFFFFFFFFFF83FF1F047A08181C0003FC007F") (owner "Xilinx"))
              (property INIT_01 (string "2E00007FFFBFFFFFFFFFFFBBFF9FCE7E00781C000300007FFFFFFFFFFFFFFF83") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFEF7FF1F807F03F01C81EC00007FFFFE7FFFFFFFFFF3FF1FE67A04F81C00") (owner "Xilinx"))
              (property INIT_03 (string "F8001CFF0000007FFFFFFFF7FFFFFEFC7F1F007FE1F01CFFC000007FFFFFFDFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFF9FFF87E87C7E001CF80000009FFFFFFFFFDFFFFFB37F0FE07F") (owner "Xilinx"))
              (property INIT_05 (string "FF01B07FF8019C000000003EFFFFFFFFFFFBDF8FFF01F87F03F19C00000001BF") (owner "Xilinx"))
              (property INIT_06 (string "000000F303FFFFFFFFFFFE27FF01C07FFF0000000000003EFFFFFFFFFFFFDE1F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFB03880FFF1F001800000600003FFFFFFFFFFFFFFB03C837FFBF0000") (owner "Xilinx"))
              (property INIT_08 (string "FF000C1FE0000800000000FFFFFFFFFFFFB90FFFFF06001F8000F800000007FF") (owner "Xilinx"))
              (property INIT_09 (string "000000003FFF802E7FFFFFFFFA000C0FE00000000000000FFFFFF63FFFFF9FFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFF63000000000000400000000001FF82077FFFCFFFF000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "00000000C000000000207FFFF07FFFFFCC000000000000000000000000003FC4") (owner "Xilinx"))
              (property INIT_0C (string "007FFFFFFFFFE1FFF800000000020000FFF000000031FFFFFFFF07FF80000000") (owner "Xilinx"))
              (property INIT_0D (string "000000000003F000FFFFFF0000FFFFFFFF0FFF83FC00000000030000FFFFF000") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFFFFFFFFF0001F00000000000FF040FFFFFF87C7FFFFFFFFC00FFC") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFC83FE2000000000C20C7FFFF007F7FFFFFFFFC001803800000000E0060") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000107FFFFFFFFFFFBFFFFFFFFC00EFC000460FC007C103FFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFF3FFFFFE0F0060000000003FFF83FFFFFFFFFFC7FFFFFFFE0") (owner "Xilinx"))
              (property INIT_12 (string "FFFF1FFFFFFFE000C0000007FFFFFFFFFFFFFFFFFF9FFFE1FFE0C000C0000001") (owner "Xilinx"))
              (property INIT_13 (string "00003C07FFFFFFFFFFFFFFF03FFFFF3FFFFFE01C00003F7FFFFFFFFFFFFFFFF9") (owner "Xilinx"))
              (property INIT_14 (string "FFFFFFFBFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFF07FFFFFFFFFFFF67F") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFF0000000900000000FFFFFFF9FFFFFFFFFFFFFFFF0000000007C00FF7") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFFFF7DFFFFFFEFFFFFFFFF000017800000800FFFFFFFFC7FFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "FDFC08085FFFFFFF000000FFFFFFFFFFFFFFFFF800000FEFFFFFFFFF00030003") (owner "Xilinx"))
              (property INIT_18 (string "00001BFFFFFFFFFFFFFFFFFFFFFFFF880FFFFFFF0000F9FFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFF7FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "C7FFFFFF0000001807807F1FFFFFFFFFFFDFFFFFF7FFFFFF000000FE3FFFFFFF") (owner "Xilinx"))
              (property INIT_1B (string "F000F807FFFF0000001FFFFF07FFFFFF000000001000FE07FFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_1C (string "00003FE007FFFFFF0000000FF801FFFFEFFF100000000FE007FFFFFF0000000F") (owner "Xilinx"))
              (property INIT_1D (string "FFFFF00FFF30E007E7FF1F000003FFE007FFFFFFE000000FF8003007E7FF1F00") (owner "Xilinx"))
              (property INIT_1E (string "FFFE3F000000FFE0FFFFFFFF3FFFF007F800FFFFFFFF3F800000BFE03FFFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "1FFF8FFFFF000003F8007E7FFFFE3F000000FFE03FFFAFFF800FF007F800FF7F") (owner "Xilinx"))
              (property INIT_20 (string "64007C4FFFF908000006FFE00FFF0FFFFFE00003F8007F6FFFFC1E000006FFE0") (owner "Xilinx"))
              (property INIT_21 (string "002EFFE007FF0FFFFFFE00008400FC4FF1808000002EFFE007FF0FFFFFF82000") (owner "Xilinx"))
              (property INIT_22 (string "FFFF20001A007E4FF18000000020FFE007FF0FFFFFFF00000000FE4FF0C00000") (owner "Xilinx"))
              (property INIT_23 (string "F00000001FEEFFE007FF0FFFFFFF80001A007E4FF00000000480FFE007FF0FFF") (owner "Xilinx"))
              (property INIT_24 (string "01FF07FFFFFFF0003B00FE0FF0000000000007E002FF0FFFFFFFF0003A007E0F") (owner "Xilinx"))
              (property INIT_25 (string "7FE05C0000000001F3203FFC3FF007FFFFFFF00173C0EC0FF0000000F3000000") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFFFFF807FFFFF000007FFFFFF0000003FFFFFFFFFFFFF807FFFFFF7000") (owner "Xilinx"))
              (property INIT_27 (string "FFE0000001FFFFFFFFFFFFFFFFFFFFFFFFF807FFFFE10000FFFE7047FFFFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFFFFFFFF807FFFFE0000001FFFFFFFFFFFFFFFFFFFFFFFFFC07FF") (owner "Xilinx"))
              (property INIT_29 (string "FE000FFFFE00000073FFFFFFFFFFFFFFFFFFFFFFFFF807FFFE00000001FFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "FBFFFFFFFFFFFFFFFFFFFFFC00000FFFFF800007FFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "FFCFFE2119D807FFFFE00007F9FFFFFFFFFFFFFFFFFFFC0001100FFFFFE0000F") (owner "Xilinx"))
              (property INIT_2C (string "FFE0000001FFFFFFFFFFFFFFFFFFF23BDDD807FFFFE00007C1FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FFFFFFFC33FCF23FDDD80FFFFFE0000001FFFFFFFFFFFFFFFFFC723FDDD80FFF") (owner "Xilinx"))
              (property INIT_2E (string "FFFC0FFFFFE0003009FFFFFFFFFFC30433FFF63FDDFC0FFFFFE0002001FFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "1FFFFFFF2066DFFFF3FFC23FFFFC0FFFFFE000301FFFFFFFFF66C30FF3FFE63F") (owner "Xilinx"))
              (property INIT_30 (string "FBFFC23FFFFC07C0FF8800301FFFFFFF77FFFFFFFF7FC23FFFFC07FFFFC00030") (owner "Xilinx"))
              (property INIT_31 (string "FFE000000DFE3FFFFFFFFFFFFB7FC23FFFFC03C0FFC000201FFC3FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFF3FF423FFFFC0000FFC000100DFE3FFFFFFFFFFFF3FFC23FFFFC0000") (owner "Xilinx"))
              (property INIT_33 (string "FFFC0000FFC0000003FC3FFFFFFFFFFFFBFF423FFFFC0000FFC0003001FC3FFF") (owner "Xilinx"))
              (property INIT_34 (string "03FC3FFFFFFFFFFFFBFF423FFFFC0000FFC0003003FC3FFFFFFFFFFFFBFF423F") (owner "Xilinx"))
              (property INIT_35 (string "FBFFFA3FFFFC0000FFC0002003FC3FFFFFFFFFFFFBFFC23FFFFC0000FFC00030") (owner "Xilinx"))
              (property INIT_36 (string "7FC0000003FC3FFFFFFFFFFFFBEFC23FFFFC0000FFC0000003FE3FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFBEFC23FFFFC0000FFE0000003FC3FFFFFFFFFFFFBEFC23FFFFC0000") (owner "Xilinx"))
              (property INIT_38 (string "FFFC0000FFE0000003FC3FFFFFFFFFFFFBEFC23FFFFC0000FFE0000003FC3FFF") (owner "Xilinx"))
              (property INIT_39 (string "03FC3FFFFFFFFFFFFBEF423FFDFC0000FFE0000003FC3FFFFFFFFFFFFBEF423F") (owner "Xilinx"))
              (property INIT_3A (string "FB6F423FFDFC00003BE0000003FC3FFFFFFFFFFFFBEF423FFDFC0000FFE00000") (owner "Xilinx"))
              (property INIT_3B (string "000000000BFC3FFFFFFFFFFFFB4F423FFDFC0000000000000BFC3FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFB6F423FFDD00000000000000BFC3FFFFFFFFFFFFB6F423FFDFC0000") (owner "Xilinx"))
              (property INIT_3D (string "D1160000000000000BFC3FFFFFFFFFFFFB6F423FFD020000000000000BFC3FFF") (owner "Xilinx"))
              (property INIT_3E (string "0BFC3FFFFFFFFFFFFB07403913FA0000000000000BFC3FFFFFFFFFFFFB47423F") (owner "Xilinx"))
              (property INIT_3F (string "FF0742DDFFFE0000000000000BFC3FFFFFFFFFFFFB0740191FFE000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8DB58E35") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000FFFC00007C7FFFFFFFE0000000000000000000000FF00000") (owner "Xilinx"))
              (property INIT_01 (string "FFCE00007FBFFFFFFFE000000000000000000000FFFC00007FFFFFFFFFE00000") (owner "Xilinx"))
              (property INIT_02 (string "FFC000000000000000000000FFF800007FFFFFFFFFE000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "00000000FFE000007FFFFFFFFFC000000000000000000000FFF000007FFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "7FFFFFFFFFC000000000000000010000FFC600007FFFFFFFFFC0000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000071000FF9000007FFFFFFFFFC000000000000000031000FF9C0000") (owner "Xilinx"))
              (property INIT_06 (string "FF0600007E07FFFFFFC0000000000000000F1000FF8000007E07FFFFFFC00000") (owner "Xilinx"))
              (property INIT_07 (string "FFC0000000000000003F1000FE3000007F3FFFFFFFC0000000000000001F1000") (owner "Xilinx"))
              (property INIT_08 (string "01FF1000FF0000007FFFF7FC630000000000000000FF1000FF8000007FFFFFFE") (owner "Xilinx"))
              (property INIT_09 (string "7BFFD87EC60000000000000003FF1000FEC100007FFFFE7C6600000000000000") (owner "Xilinx"))
              (property INIT_0A (string "000000000FFF3000FE5000007F3F817FF60000000000000007FF3000FE0F0000") (owner "Xilinx"))
              (property INIT_0B (string "FC1C00007F003FFFFD000000000000003FFF2000FF0100003F0000FFFF000000") (owner "Xilinx"))
              (property INIT_0C (string "FC00000000000003FFFF3000FC5400003F8F7FFFF1E0000000000000FFFF0000") (owner "Xilinx"))
              (property INIT_0D (string "FFF20000FC00000001F7FFFFF800000000000003FFFC0000FE5000000FDFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "0003FFFFF00000000000001FFFC81000FC0000000037FFFFF80000000000000F") (owner "Xilinx"))
              (property INIT_0F (string "000000FFFCC1B000DA00000000007FFFC00000000000007FFF303000F8000000") (owner "Xilinx"))
              (property INIT_10 (string "001E0000000003F800F80000000003DFF307B000E002000000000FFF00180000") (owner "Xilinx"))
              (property INIT_11 (string "3FF20000000FBFFF303FB00001C000000000000007FC000000038FFFCC0FB000") (owner "Xilinx"))
              (property INIT_12 (string "03FFB000C000000000000000FFC00000003FFFFCC0FFB0000EC0000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000FFF2E000007FFFFC80FFFB0000000000000000003FF01000000FFFFF3") (owner "Xilinx"))
              (property INIT_14 (string "5FADFC80FFFFB800000000000000000FFFF3400017EFFF203FFFB00000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000038FE3C6003FEF7F203FFFFB000000000000000000FFF8F8000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000185B1DE30F07EFFBE4") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFFFFFFBF463DFFFFFFFFFFB00F8BC0000011818FFFFFFFBF463D7FFFFFFFFFB") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFEFF04F8BF800001180AFFFFFFFBFE63DFFFFFFFFFFB06F8BF8000051008") (owner "Xilinx"))
              (property INIT_02 (string "0001F808FFFFFFFBFE43DBFFFFFFFEFB069CFF800001380AFFFFFFFBFE63DFFF") (owner "Xilinx"))
              (property INIT_03 (string "FF03FBFFFFBFF9E4063FFF8000007008F01FFFFBFE03FBFFFFFFFFC7069FFF80") (owner "Xilinx"))
              (property INIT_04 (string "077FFF8000071003001FFFFBFF03FBFFFFBFF1E207FF7F8000011803001FFFFB") (owner "Xilinx"))
              (property INIT_05 (string "000FDFFBFF47FBDFDFFFF8C00F7FFF80003F1003000FFFFBFF03FBDFFFFC79C2") (owner "Xilinx"))
              (property INIT_06 (string "DFBE70802FFFFD80877F3000000FFFFBFF03FBDFDFBE70C02FFFFF80007F3000") (owner "Xilinx"))
              (property INIT_07 (string "666F300001FFFFFBFF07FBDFDFBC70802FFC7D80366F3000000FFFFBFF03FBDF") (owner "Xilinx"))
              (property INIT_08 (string "FF07FBDFDFBC70002FFFFC07226F300001FFFFFBFF07FBDFDFBC70002FFFFC01") (owner "Xilinx"))
              (property INIT_09 (string "2FFF07E26667100000FFCFFBFF07EBDFDF3C30002FFFC0E2266F1000E0FFFFFB") (owner "Xilinx"))
              (property INIT_0A (string "03FECFF3FF07EBDF9E1C30002FFC1FE66607100003FFCFF3FF07EBDF9E3C3000") (owner "Xilinx"))
              (property INIT_0B (string "00F347C000003003C0000000F8820000000000000067BFC00000100000000000") (owner "Xilinx"))
              (property INIT_0C (string "C0000000FD8200000000000001989F8000003802C0000000F882000000000000") (owner "Xilinx"))
              (property INIT_0D (string "07E7FF9F07889F0000003FFFE0000000FF81F1C00000000001889F0000003CFF") (owner "Xilinx"))
              (property INIT_0E (string "00003E0000000000FF003667E7E77FBF87B03E0000003A0000000000FF8077E0") (owner "Xilinx"))
              (property INIT_0F (string "7F0F77E7F7E67FBF819B3C0000003E0000000000FF0037E7E7E77F9F01F13C00") (owner "Xilinx"))
              (property INIT_10 (string "9F8D380000003C40000000002BBFF7E677E6FFBF819C380000003C0000000000") (owner "Xilinx"))
              (property INIT_11 (string "00000000EFFFF7E677E67FB3AF8F30000000048000000000CFFFF7E677E6FFB3") (owner "Xilinx"))
              (property INIT_12 (string "77E6F9B1A7F8C0000000000000001000F7FFF3E677E67FA1A799AC0000000000") (owner "Xilinx"))
              (property INIT_13 (string "00000001FE004000FFFFB36677E639B3A3FCC00000000000007FC000F7FFF3E6") (owner "Xilinx"))
              (property INIT_14 (string "FFE3B3E7F737FEFEA7FF8000000007F000004000FFF31A273737FDBFA3FFE000") (owner "Xilinx"))
              (property INIT_15 (string "B80000000000080400000000FFCBF3C7E727FCFEAFFF80000000080400004000") (owner "Xilinx"))
              (property INIT_16 (string "000640008FF20003E7E7FF9F3000000000000816000040009FFE0007F727FCBC") (owner "Xilinx"))
              (property INIT_17 (string "00000001C000000000000AAE800E40006FE3000003E00000E000000000000BAC") (owner "Xilinx"))
              (property INIT_18 (string "00000D29E16B00002FFF000001FFFFFF800000000000092CC002800027CF0000") (owner "Xilinx"))
              (property INIT_19 (string "17FFFFFFFFFFFFFE0000000000000D33FFFA00001FF9003FFFFFFFFF00000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000C33F7F80000C7FFFFFFFFFFFFFE0000000000000933F7FC0000") (owner "Xilinx"))
              (property INIT_1B (string "F76800001FFFFFFFDE30001E0000000000000AB1F7F800008FFFFFFFFFFE7C7E") (owner "Xilinx"))
              (property INIT_1C (string "0000001C0000000000000A33804000001FFFFFE00000001E0000000000000BF3") (owner "Xilinx"))
              (property INIT_1D (string "0000087000700000063E00000000000000000000000008300070000006FF0000") (owner "Xilinx"))
              (property INIT_1E (string "07FC00000000000000000000000008080010000006FE00000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000B3000C000000DFE0000000000000000000000000A0800200000") (owner "Xilinx"))
              (property INIT_20 (string "020000001DFE0000000200000000000000000800010000000DFE000000020000") (owner "Xilinx"))
              (property INIT_21 (string "200208400000000000000F86040000003CFE0000200200000000000000000A00") (owner "Xilinx"))
              (property INIT_22 (string "00000F0FC00000003CFE002020060CC00000000000000F8E1C0000003CFE0020") (owner "Xilinx"))
              (property INIT_23 (string "7E7E082020030CC000000000000007F8000000007EFE002000020CC000000000") (owner "Xilinx"))
              (property INIT_24 (string "000000000000000000000000FC7F082020030CC0000000000000070000000000") (owner "Xilinx"))
              (property INIT_25 (string "00000000D87F0020000008C0000000000000000000000000DC7F082020000CC0") (owner "Xilinx"))
              (property INIT_26 (string "00001E80000000000000000000000000F83F0000000008000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000F83F00000001F070000000000000000000000000F83F0000") (owner "Xilinx"))
              (property INIT_28 (string "F23F00003F070407FF0000000000000000000000F23F000000E1FC7C00000000") (owner "Xilinx"))
              (property INIT_29 (string "1F8000000000000000000000FE3F00003F3F807FA78000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "00000000FE3F30003FF7FF7CFF8000000000000000000000FE3F30003002E3F8") (owner "Xilinx"))
              (property INIT_2B (string "4007FFF4004000000000000000000000FE3F20007007007800C0000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000FE3F00004000000400C000000000000000000000FE3F0000") (owner "Xilinx"))
              (property INIT_2D (string "FE3F0E004000000000FFFC000000000000000000FE3F080040020000037F0000") (owner "Xilinx"))
              (property INIT_2E (string "87C07FFF8000000000000000FC3F0E3E7000003F83C7FFE00000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "00000000F87F8E3C703C001FC3C001FFFE00000000000000F87F1E3E78180007") (owner "Xilinx"))
              (property INIT_30 (string "703F80FFDB8000003FFFC00000000000F8FF803C603E01FF97C00007FFF00000") (owner "Xilinx"))
              (property INIT_31 (string "0006000000000000F1FF801C707F007FD6C00000007F800000000000F0FF801C") (owner "Xilinx"))
              (property INIT_32 (string "FFFFBC3879FB06F7F0C000000000000000000000F3FFB818787F007FEFC00000") (owner "Xilinx"))
              (property INIT_33 (string "EFC000000000000000000000FFF7800079BA1FD7FFC000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000FFF780007DFB0FE7FFC000000000000000000000FFF7800079BB177F") (owner "Xilinx"))
              (property INIT_35 (string "FDFB007FFF4000000000000000000000FFF7800FFDFB137FFFC0000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000FFE7FFFFFDFB00FCFFC000000000000000000000FFE783FF") (owner "Xilinx"))
              (property INIT_37 (string "FFE7FFFF7FEF007FFFC000000000000000000000FFE7FFFFFFFF00FFFFC00000") (owner "Xilinx"))
              (property INIT_38 (string "FFF000000000000000000000FFF3FFF07FFDFFCFFFC000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "00000000FCF3F0007FFFFFFFFFFFC0000000000000000000FFF3FFE07FFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFC0000000000000000000FFF3C0007FFFFFFFFFFFE00000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000FC03C00FFFFFFFFFFF9F00000000000000000000FFF3C000") (owner "Xilinx"))
              (property INIT_3C (string "0003C7F03FFF00FFFF84000000000000000000000003C0FFBFFF80FDFF8E0000") (owner "Xilinx"))
              (property INIT_3D (string "FF80000000000000000000000183E6007EFFFFFFFF8000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000003C20000FFFFFFFFFFB0000000000000000000000387C000FCFFF7FF") (owner "Xilinx"))
              (property INIT_3F (string "7C7FFFFFFFE00000000000000000000003C000007FFFFFFFFFF0000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "80FD77B50C64280003FFFF0343FFFFF7DFFFC07C8FFC82B505E022000403FF83") (owner "Xilinx"))
              (property INIT_01 (string "D187FF830FDE7FFFFE7BFF44807D37B10C806B000CBFFF8305BFFFFFDEFFF07D") (owner "Xilinx"))
              (property INIT_02 (string "FFFFDF087EFC7FB884386B661307FF830FBFFFFFFFF3DF0DF0FC19B503706B80") (owner "Xilinx"))
              (property INIT_03 (string "34E0EB00C33FFF8F7FFFFFFFDFFFFD03BFECFFBF9264EB003C1FFF8B00FFFBFF") (owner "Xilinx"))
              (property INIT_04 (string "D9FFFFFFFE7BF063307817BB81FCEB07C7BFFF6F3FFFFFFFBFFFF84CB3FC1FB8") (owner "Xilinx"))
              (property INIT_05 (string "779E4F9FC7FE6BF203BFFFCC3FFFFFFFFFF7F077FBFE07B8FC0E6BFF0FBFFE4C") (owner "Xilinx"))
              (property INIT_06 (string "03FF870CFC01FFFFFFFFF1DF819E3FBFFEFFFFFE03FBF0C501FFFFFFFFFFE1E0") (owner "Xilinx"))
              (property INIT_07 (string "FFFFF01FFF8477F77AFEFEE781B7F9E3FFC006FFFFFFF007753837CFFF5CFFFE") (owner "Xilinx"))
              (property INIT_08 (string "E0E018E01F1FF7FF3FFFFF0003FFF00FFFC6F01FE0F98CE0703F07E7FFFFF803") (owner "Xilinx"))
              (property INIT_09 (string "00007C0FC0F07FD1FFC00BBFE5EF13F01F37DFFF003FFFF00007E9FFFFF86B9F") (owner "Xilinx"))
              (property INIT_0A (string "007E01FF9CDFE007FFFFFFBFC0000000FE307DF8BFE033FF6FE7C31FFF8FFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFF3FFFE00003DDBFFC0F9F8FC033FFC02FFF7FFFFFFFF000007FFFDF3B") (owner "Xilinx"))
              (property INIT_0C (string "0180FFFFE0381E3FE7C0000FFFFDFFFFFC0FFE0001CE3FFFE000FFFE7FFFE04F") (owner "Xilinx"))
              (property INIT_0D (string "F985F00FFFFC1FF0FFFFF07E037FFFFFFCF0007C3BEC000FFFFCFF87FFFE0F10") (owner "Xilinx"))
              (property INIT_0E (string "1FFFFC000000FF87FFEF2FE0E181E00FFFF00E38FFFFF07839FFFFFFFFAFF003") (owner "Xilinx"))
              (property INIT_0F (string "FFFFF036C21DE03FFFFFF370380FF0FF8481FF01FFF3FFE64C7B610FFFF1FF90") (owner "Xilinx"))
              (property INIT_10 (string "FFFF03FC1C001EF83E3FFFC7FF747FF8001FBFF103FFFB90FE1F82E3CFFFFF01") (owner "Xilinx"))
              (property INIT_11 (string "01FFFFEFFFFFFF9EDFFFFCFF0FF9E09F04000400047FFF43FFF83F9FFFFFFE1F") (owner "Xilinx"))
              (property INIT_12 (string "3FCFEFF0FFFE1FEC3080FFF85FFFE3CA7FFFFFFE0F6FFFFE7E1F3F0F3C00F0FE") (owner "Xilinx"))
              (property INIT_13 (string "0007C3F800FFFBCF7FFEFFEFDBFFCEDE3FFF91E31000C08003FFDBCFFF9EFFE6") (owner "Xilinx"))
              (property INIT_14 (string "FFFE7FE41FFFFA00077F07FF000FF3F801FF8BEFFFFE7FEE9D801FBE0F7F09BF") (owner "Xilinx"))
              (property INIT_15 (string "07FF07FF004181B683DFFFFF7FFFFFE61DDF0C0007FF07FF8001A07FF83FF089") (owner "Xilinx"))
              (property INIT_16 (string "7FFFFFFFFFFE00820020001003BF07FF0000E8199FFF7FF07FFF4003B1FEC000") (owner "Xilinx"))
              (property INIT_17 (string "0203F7F7A1FF07FF01EFF93FFFFFFFFFFFFE0005F7FFF01103FF07FF000CFE1C") (owner "Xilinx"))
              (property INIT_18 (string "0201E40007FFFFFFFFFFFFFFFFFFFC7CF5FF07FF8381061BFFFFFFFFFFFFFFC5") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFF87FFBF067B07FF0701C0000007FFFFFFFFFFFFFFDFFF2614FF07FF") (owner "Xilinx"))
              (property INIT_1A (string "3F7307FF000000E7F87F80E00FFFFFFFFFA7FFFE0E7B07FF02000301C0000000") (owner "Xilinx"))
              (property INIT_1B (string "0FFF07F80FFEFFFFFFE00000CF7707FF0000C07FEFFF39F80FFE00000007FFDE") (owner "Xilinx"))
              (property INIT_1C (string "FFFFC0100F7707FF0000003107FE030017FEEFFFFFFFF0190F7707FF00007BF0") (owner "Xilinx"))
              (property INIT_1D (string "FFFFC83580CF1FF81FFEE0FFFFFC00100F7703FF1FFFE03507FFCFF81FFEE0FF") (owner "Xilinx"))
              (property INIT_1E (string "FFFFC0FFFFFF001F0FB003FFC0FFE07B87FFF007E7FEC07FFFFF401FC7B003FF") (owner "Xilinx"))
              (property INIT_1F (string "A3E071FF00FFF83C07C1F187FFFDC0FFFFFF001FC3F051FF7FF008780403F087") (owner "Xilinx"))
              (property INIT_20 (string "9AFBA3B7F0F6F4FFFFF9001FB140F1FF001FFC3C07FF3097FFFBE1FFFFF9001F") (owner "Xilinx"))
              (property INIT_21 (string "FFD1001FB800F3FF0001FC037AFF63B7EE7F7CFFFFD1001F9800F1FF0007DC3F") (owner "Xilinx"))
              (property INIT_22 (string "0000DDE125E0F1B7EE7FFC7FFFDF001FB8FEF3FF0000FC01FEDE71B7EF3FFC7F") (owner "Xilinx"))
              (property INIT_23 (string "EFFFF87FE011079F08FFF3FF00007C07250071B7EFFFF87FFB7F001FF8FFF3FF") (owner "Xilinx"))
              (property INIT_24 (string "FE00FBFF00000FBF44ED01F7EFFFE7FFFFFFF81FFD0CF3FF00000E1F0557A1F7") (owner "Xilinx"))
              (property INIT_25 (string "801FA3FFFFFFFFFE0CDFC003C00FFBFF80000FFE8C2113F72FFFFFFF0CB007FF") (owner "Xilinx"))
              (property INIT_26 (string "000000000007FBFFFC0FFFFF8000000FFFFFFC00000000000007FBFFF0008F87") (owner "Xilinx"))
              (property INIT_27 (string "FF9FFFFFFE05FFFF7FFFFFE0000000000007FBFFFF1EFFFF00018FB801FFFFF0") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFC0000000007FBFFFE1FFFFFECFFFFBE1FFBFFFFE00000000003FBFF") (owner "Xilinx"))
              (property INIT_29 (string "01FFF3FFFFFFFFFF8CFFFFFFFFFFFFFFFC0000000007FBFFFFFFFFFFFEFFFFBE") (owner "Xilinx"))
              (property INIT_2A (string "F4FFFFFFFBFFFFFFFC000003FFFF33FFFE7FFFFFF1FFFFFFFFFFFFFFFE000000") (owner "Xilinx"))
              (property INIT_2B (string "C03001DEE6271BFFFE1FFFFFF6FFFFFFFBFFFFFFFE0003FFFEEB13FFFE1FFFF7") (owner "Xilinx"))
              (property INIT_2C (string "3FDFFFFFFEFFFFFFFFFFFF0000000DC422271BFF7E1FFFFA3EFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "C0000203CC030DC0222713FF07DFFFFFFEFFFFFFFFFE000000038DC0222713FF") (owner "Xilinx"))
              (property INIT_2E (string "000313FF00DFDFCFF6FFFC0003E0BCFBCC0009C0220313FF03DFDFDFFEFFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "EC007E20FFD9A1072C003DC00C0313FF001FDFCFFFF8000BA0D9BCF40C0019C0") (owner "Xilinx"))
              (property INIT_30 (string "24003D808C0319BF0077FFCFEDFC2020A861FFEF20803D8084031980003FDFCF") (owner "Xilinx"))
              (property INIT_31 (string "001FDFFFFEE1E07FFFFFFFE734803DC000031D3F003FFFDFECE3E0313FFFFFE7") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFBC50C00BD0000031FFF003FDFEFF2E1E7FFFFFFFBC70C003D0000031FFF") (owner "Xilinx"))
              (property INIT_33 (string "00031FFF003FFFFFFCE3EFFFFFFFFB470400BD0000031FFF003FFFCFFEE3EFFF") (owner "Xilinx"))
              (property INIT_34 (string "FCE3EFFFFFFFFFFFE400BD4000031FFF003FFFCFFCE3EFFFFFFFFBFFF400BD40") (owner "Xilinx"))
              (property INIT_35 (string "F400054000031FFF003FFFDFFCE3EFFFFFFFFFFFE4003D4000031FFF003FFFCD") (owner "Xilinx"))
              (property INIT_36 (string "803FFFFFFCE3F7FFFFFFFFFFF4103D4000031FFF003FFFFFFCE1E7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFF4103DC000031FFD001FFFFFFCE3F7FFFFFFFFFFF4103DC000031FFF") (owner "Xilinx"))
              (property INIT_38 (string "00031FFF001FFFFFFCE3F7FFFFFFFFC774103DC000031FFF001FFFFFFCE3F7FF") (owner "Xilinx"))
              (property INIT_39 (string "FCE3D7FFFFFE81FF7410BDC002031FFF001FFFFFFCE3D7FFFFFFCFFF7410BDC0") (owner "Xilinx"))
              (property INIT_3A (string "6490BDC002031FFFC41FFFFBFCE3D7FFFFF8FFFF6410BDC002031FFF001FFFFB") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFBF4E3D7FFFFFFFFFF04B0BDC002031E3FFFFFFFFBF4E3D7FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFF3490BDC0022F183FFFFFFFFBF4E3D7FFFFFFFFFF3490BDC00203183F") (owner "Xilinx"))
              (property INIT_3D (string "2EE91820FFFFFFFBF463D7FFFFFF7FFF1490ADC002FD1827FFFFFFFBF463D7FF") (owner "Xilinx"))
              (property INIT_3E (string "F463D7FFFFFFFFFF14F8A3C6EC051000FFFFFFFBF463D7FFFFFFFFFF14B8A1C0") (owner "Xilinx"))
              (property INIT_3F (string "00F8BD2200011000FFFFFFFBF463D7FFFFFFFFFB14F8BFE4E0011000FFFFFFFB") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DDFA740") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "00000000000000000003FFFFBC01FFFE001000000000000000000000F00FFFFF") (owner "Xilinx"))
              (property INIT_01 (string "0031FFFFBFC201F80000000000000000000000000003FFFFBF8053F800000000") (owner "Xilinx"))
              (property INIT_02 (string "0020000000000000000000000007FFFFBFBEC7F8000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "00001000001FFFFFBF19FFE8002000000000000000000000000FFFFFBFFFFFE0") (owner "Xilinx"))
              (property INIT_04 (string "BE0000600020000000000000000010000039FFFFBE0080E00020000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000080000006FFFFFBE0000200020000000000000000400000063FFFF") (owner "Xilinx"))
              (property INIT_06 (string "00F9FFFFBFF80000002000000000000000110000007FFFFFBFF8002000200000") (owner "Xilinx"))
              (property INIT_07 (string "00200000000000000078000001CFFFFFBEC02000002000000000000000260000") (owner "Xilinx"))
              (property INIT_08 (string "0310200000FFFFFFBF0008039CE000000000000001603000007FFFFFBE000001") (owner "Xilinx"))
              (property INIT_09 (string "8400278139E000000000000004413800013EFFFF8700018399E0000000000000") (owner "Xilinx"))
              (property INIT_0A (string "000000001431080001AFFFFF80C07E8009F00000000000000904000001F0FFFF") (owner "Xilinx"))
              (property INIT_0B (string "03E3FFFF80EFC00002F000000000000070C4500000FEFFFFC0FFFF0000F00000") (owner "Xilinx"))
              (property INIT_0C (string "03F00000000000000CC6080003ABFFFFD81080000E100000000000014311B800") (owner "Xilinx"))
              (property INIT_0D (string "CC6D300003FFFFFFCE0800000400000000000004331BB00001AFFFFFF1200000") (owner "Xilinx"))
              (property INIT_0E (string "FC7C0000000000000000002231B7A80003FFFFFFC04800000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "000000631B3E486025FFFFFFFF7F80002008000000000018C6CFC84007FFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFE1FFFFFFC01C0603040000000181AC6CF908701FFDFFFFFFE3F00080640000") (owner "Xilinx"))
              (property INIT_11 (string "43700000001418C6CED04810FE3FFFFFFFC000C0080C000000050631B3F44830") (owner "Xilinx"))
              (property INIT_12 (string "ED900A003FFFFFFFFFC0000303C000000052631B3B604800F13FFFFFFFC00000") (owner "Xilinx"))
              (property INIT_13 (string "FFE000301F2DC000030E71B7B6404800FFFFFFFFFFC0000C0700000001CB8C6C") (owner "Xilinx"))
              (property INIT_14 (string "C4B51B7B76004000FFFFFFFFFFE001F07FED60062429C6DFD9814C00FFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFCFFC8FDDB984D92946DEDD8104800FFFFFFFFFFF90FF3FF777066") (owner "Xilinx"))
              (property INIT_16 (string "00000000000000000000000000000000000000000000002C3BA9E71BA7DFF7C1") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "00000004D492080C801F3CFFF8F8A05DDC81E7E700000004D492001C101F3EFF") (owner "Xilinx"))
              (property INIT_01 (string "001F3DFAFCFB239C9881E7F500000004EE92081C101F3EF7FEF8239C9985EFF7") (owner "Xilinx"))
              (property INIT_02 (string "D891F7F700000004CE320C08001F3DE4FF9D639C8981C7F500000004EE920818") (owner "Xilinx"))
              (property INIT_03 (string "07722C00005F361BF63E639C8C884FF70FE0000446722C08001F3C38FF9F639C") (owner "Xilinx"))
              (property INIT_04 (string "D1EE239CCCE4EFFCFFE0000407722C00005E0E1DD77EA39CCC8DE7FCFFE00004") (owner "Xilinx"))
              (property INIT_05 (string "FFF0200403362C202000073FC8BE239CCFBEEFFCFFF0000403722C20001B863D") (owner "Xilinx"))
              (property INIT_06 (string "20418F7FA92FE19F677ECFFFFFF0000407722C2020418F3FA97E639FCC7ECFFF") (owner "Xilinx"))
              (property INIT_07 (string "666ECFFFFE0000040376282020438F7FA97C619F366ECFFFFFF0000403722C20") (owner "Xilinx"))
              (property INIT_08 (string "0376282020438DF7A96C6DC7226ECFFFFE0000040376282020438FF7A92E407D") (owner "Xilinx"))
              (property INIT_09 (string "AD2D07626666EF7FFF0030040376182020C3CFF7A96C40E2266EEF7F1F000004") (owner "Xilinx"))
              (property INIT_0A (string "FC01300C0376182061E3CDF78D7D93666606EE7FFC00300C0376182061C3CDF7") (owner "Xilinx"))
              (property INIT_0B (string "1D0CC7BFFFFDCFFC37F8030060820003808000038D987FFFFFFDEA07F7FC0300") (owner "Xilinx"))
              (property INIT_0C (string "33C001000D8300010181060F1C931FFFFFFDC7FD37AC03002083000381C08207") (owner "Xilinx"))
              (property INIT_0D (string "FBDBE76F98839EFFFFFFC00013C001008F81062007E3EF8F1E839FFFFFFDC300") (owner "Xilinx"))
              (property INIT_0E (string "FFFFC1FFF3F000001F003A7BFBCB7FCF08BB3FFFFFFFC5FFF20001004F807BF7") (owner "Xilinx"))
              (property INIT_0F (string "8F0F7BFFCBFA7FDF00953BFFFFFFC1FFF3F800000F003BFFDBCB6FEF86FA3FFF") (owner "Xilinx"))
              (property INIT_10 (string "208537FFFFFFC3BFF8000000D3B1FBFE6FFAFFDF00903FFFFFFFC3FFF0000000") (owner "Xilinx"))
              (property INIT_11 (string "FFFFF80016FFFBFE6FFA7FD30F862FFFFFFFFB7FFFFFF80037EFFBFE6FFAFFD3") (owner "Xilinx"))
              (property INIT_12 (string "6BFAF9D12670FBFFFFFFFFFFFFFFE8000C79FFFE6FFA7FC12791B3FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_13 (string "001DFFFE3E00700001FFBF7E6BFA39D32364F1FFFFFFFFFFFF8FF0000CFEFFFE") (owner "Xilinx"))
              (property INIT_14 (string "03E0BFF8E92BF69E27FF79000001FFF00000600001F2163F2B2BFDDF23FF1000") (owner "Xilinx"))
              (property INIT_15 (string "37FFFFFFFFFFF0000000200003C80029193BE49E2DFF7FFFFF81F00400006000") (owner "Xilinx"))
              (property INIT_16 (string "00064000703300041BF9C76EEFFFFFFFFFFFF0120000600063FF000BE93BFCDC") (owner "Xilinx"))
              (property INIT_17 (string "01E0007EBFFFFFFFFFFFF97A800E0000906200000400E00F5FFFFFFFFFFFF2F8") (owner "Xilinx"))
              (property INIT_18 (string "FFFDFFF9216B0000D7F700003E0000017FFFFFFFFFFDFAFC40028000D9CE0000") (owner "Xilinx"))
              (property INIT_19 (string "F7FF0FF91E303C7FFFFFFFFFFFFFF7E3F09A0000EFF91FC01FFC3C78FFFFFFFF") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFFFFFDF7E0C5BC000007E7E7E00E303C7FFFFFFFFFFFFFF3E0F1BE0000") (owner "Xilinx"))
              (property INIT_1B (string "1760000019FF03E021CFF03FF3FFFFFFFFFFF120F49800008B9F03E00E31839F") (owner "Xilinx"))
              (property INIT_1C (string "00000023E1FFFFFFFFFDF2238048000098F7021F8000003FE3FFFFFFFFFDF3E2") (owner "Xilinx"))
              (property INIT_1D (string "FFFDF0400030000005DC000000000003C1FFFFFFFFFDF02000300000850EF200") (owner "Xilinx"))
              (property INIT_1E (string "060200000000044FC3FFFFFFFFFBF03800000000071C000000000007C1FFFFFF") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFF330008000000C1C300004678CEFE7FFFFFFFFFFF22800300000") (owner "Xilinx"))
              (property INIT_20 (string "000000001D3C386464658CEDFFFFFFFFFFFFF000018000000D3C380004658CEF") (owner "Xilinx"))
              (property INIT_21 (string "546577AFFFFFFFFFFFFBF786060000003C3D3D744C654CEDFFFFFFFFFFFFF200") (owner "Xilinx"))
              (property INIT_22 (string "FFFBF70FBC0000003C997F545461F30FFFFFFFFFFFFBF78E1A0000003CB93F54") (owner "Xilinx"))
              (property INIT_23 (string "7E013754507CF30FFFFFFFFFFFFBFFE7FC0000007E813F54E46DF303FFFFFFFF") (owner "Xilinx"))
              (property INIT_24 (string "FFFFFFFFFFFBB73000000000FC4037565024F30FFFFFFFFFFFFBF8FFE0000000") (owner "Xilinx"))
              (property INIT_25 (string "00000000D84009506002153BFFFFFFFFFFFBBF0000000000DC4017545003D32F") (owner "Xilinx"))
              (property INIT_26 (string "0003E967FFFFFFFFFFFBBF0000000000F8000030200214FFFFFFFFFFFFFBBF00") (owner "Xilinx"))
              (property INIT_27 (string "FFFBBF0000000000F80080002002F06FFFFFFFFFFFFBBF0000000000F8001800") (owner "Xilinx"))
              (property INIT_28 (string "F22080301F070405FCFFFFFFFFFBBF0000000000F2008020271BF47BFFFFFFFF") (owner "Xilinx"))
              (property INIT_29 (string "1E7FFFFFFFF33F0000000000FE20FE107F3F807FA7FFFFFFFFF33F0000000000") (owner "Xilinx"))
              (property INIT_2A (string "00000000FE20CE187FF7EF7CFFFFFFFFFFF3BF0000000000FE20CE103002E3F8") (owner "Xilinx"))
              (property INIT_2B (string "0307FFF4117FFFFFFFF3870000000000FE20DE183007007812BFFFFFFFF38F00") (owner "Xilinx"))
              (property INIT_2C (string "FFFB038000000000FE20FE000000000410BFFFFFFFF3038000000000FE20FC20") (owner "Xilinx"))
              (property INIT_2D (string "FE20B11EC000000000C003FFFFF3B70000000000FE20B600400202300340FFFF") (owner "Xilinx"))
              (property INIT_2E (string "87FF80007FFBBD0000000000FC20B100F000003F83F8001FFFFBBF0000000000") (owner "Xilinx"))
              (property INIT_2F (string "00000000F860310AF03C001FC3FFFE0001FFBC0000000000F860A108F8180007") (owner "Xilinx"))
              (property INIT_30 (string "F03F80FFDE7FFFFFC000200000000000F8F03E02E03E01FF97BFFFF8000FF800") (owner "Xilinx"))
              (property INIT_31 (string "FFF9000000000000B1F07E22F07F007FD93FFFFFFF82400000000000B0F03E22") (owner "Xilinx"))
              (property INIT_32 (string "3C704304792706FFFF3FFFFFFFFC00000000000033704726F87B007FE03FFFFF") (owner "Xilinx"))
              (property INIT_33 (string "EFFFFFFFFFE000000000000078787C3879661B2FFFFFFFFFFFF8000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000FF28000BFD07033DFFFFFFFFFC000000000000007BE8000079471AA7") (owner "Xilinx"))
              (property INIT_35 (string "7DFF007DF8BFFFFF0000000000000000F02840707DFF1C9FFFBFFFFFE0000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000C01807E03DFF00FF003FFFFE000000000000000080184C00") (owner "Xilinx"))
              (property INIT_37 (string "01F801E0801700701C3FFFE0000000000000000000183FE007FB00FC183FFFF8") (owner "Xilinx"))
              (property INIT_38 (string "0FCFFC0000000000000000001FEC11EF85823F30003FFF800000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "00000000FCFC0F004001FFC3FFFC38000000000000000000FFEC10100F81C1C0") (owner "Xilinx"))
              (property INIT_3A (string "1FFC000DFC1FA0000000000000000000FFFC20003FF1FFC1FF9FD00000000000") (owner "Xilinx"))
              (property INIT_3B (string "000000000000000003E42031E007FFFC706E80000000000000000000080C2007") (owner "Xilinx"))
              (property INIT_3C (string "1FC438CFFFF300E0785A00000000000000000000FFC43F1C5FC780FA00770000") (owner "Xilinx"))
              (property INIT_3D (string "FE78000000000000000000001E4419FFBEFFFF00FBDC00000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "00000000FC0DFFFF7FFFFFF9F848000000000000000000003C403FFF3CFFF7F9") (owner "Xilinx"))
              (property INIT_3F (string "BC23FFFF001000000000000000000000FC3FFFFFBFF7FFFFF000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "42EA523CDBA043E005FF3F015DFCFFFF9FFF215D72EA7D3CF26749000803DF89") (owner "Xilinx"))
              (property INIT_01 (string "51788F85F15E9FFFFEF7FCD5406AA939E70680F03C5FFF898B1CFFFFBE7FE87E") (owner "Xilinx"))
              (property INIT_02 (string "FE73DD89BF8A7136786F855A12F97F99315F01FFFE7B9E8E2EEB1C3DFAC58479") (owner "Xilinx"))
              (property INIT_03 (string "C37D0780BCFF6F8680DF59E3BFFEFFC3FE9AFFE04C8B058023E73F95FF0E0DF7") (owner "Xilinx"))
              (property INIT_04 (string "2603FFFFFEFF8C671378952B8D0307C4395FFF43C1FF3FFFFEFFF65D9CD39F85") (owner "Xilinx"))
              (property INIT_05 (string "ABED2821276EC7DF7D43FF55C000FFFFFFFDAC73708604CCFC2C45F0F15A3E52") (owner "Xilinx"))
              (property INIT_06 (string "2023790C7C7E1FFFFFFF8CDD77F2B987F0F0DF310907CF43060049FFFFFB3CE3") (owner "Xilinx"))
              (property INIT_07 (string "7FFF8FAFFF7877FF35E81D067E49991F01C0791FFFFF0F0F3ED5B7CBFBC20E81") (owner "Xilinx"))
              (property INIT_08 (string "FA1FE76C10E017C1C00007007CFFE077FF46F0BF76F97F7C6FC004180007F81C") (owner "Xilinx"))
              (property INIT_09 (string "7FFF8273CF0F6375FC3F07B3F412E01000C8200EFFC0F0703FF8A9F00007396F") (owner "Xilinx"))
              (property INIT_0A (string "02398E1E9CA0C738F987DFBF3FFFF07F62CE5F28C79F35F30E183CE3E373FFFF") (owner "Xilinx"))
              (property INIT_0B (string "C13FFFFF3C1F1F3B7DD29FC30FA0463E37032751E0A7FFFF000F80098FFFEC28") (owner "Xilinx"))
              (property INIT_0C (string "FEA100CFFCC71ECFD43FFF70003DFFC7038FFD7FFFC8DFFFDC00EBF9C0014731") (owner "Xilinx"))
              (property INIT_0D (string "867AE870043C280F00000C81FD83FFFFFA11FC7DD093F5F0017CFC7900018CAF") (owner "Xilinx"))
              (property INIT_0E (string "6000010FEFE1FE79FFC0D7A0DEFF3FB0483621AF00000D783A3FFF7FFF13F003") (owner "Xilinx"))
              (property INIT_0F (string "9F7F8C3155D51FD0000034D3B8703C908B86F8CEFFEA0FE1B5459AF00F334C68") (owner "Xilinx"))
              (property INIT_10 (string "FFFCFC33EBFFE2FBC1DEBE28DFFCBFE6FFEC3E11230018C763E19F0DD7FFFECE") (owner "Xilinx"))
              (property INIT_11 (string "CE3F45405FFFFC4FCF1FFB7F0F799F6FFBFFFC00C7DFFEAC7FFF7BBFE03FC1C3") (owner "Xilinx"))
              (property INIT_12 (string "0F36E60D3FF11F932F7F3FF9A0FF9DB5EF9E7FF1C666285E399F34F103FF0F32") (owner "Xilinx"))
              (property INIT_13 (string "FCF843FBFF378432FFDC75C1E43831EDCEFF46A2EFFF418F3C2FA4F06FFF7494") (owner "Xilinx"))
              (property INIT_14 (string "3FFFFDFD200005FFCABFFBFFF9F02C1BFEC074177FFEF5C3227FE041DAFFC99F") (owner "Xilinx"))
              (property INIT_15 (string "FB8FBBFFFFBE7E507C2008281FFE7FE4A220F3EFFB9FFBFF7FFE5F9FF820F76E") (owner "Xilinx"))
              (property INIT_16 (string "8FFFC7FFE7FF4C8203DFFFF99F478BFFF7F7285F60FF570EEFFEBFE38E013FED") (owner "Xilinx"))
              (property INIT_17 (string "E2C36007AFE79BFFFE50064FFFFFFFFFE7FF0E060807F0FA8DE7BBFFE7F4E1E5") (owner "Xilinx"))
              (property INIT_18 (string "FDFFE403F80FFFFFE7FDFFFFFFFFF3677AF78BFF757F06E40FFFFFFFE5FDFC2A") (owner "Xilinx"))
              (property INIT_19 (string "37FBFFFFFF0BFFA4A3F58BFFF8FEC00017F80BFFE3FBFFFFFFE7FF311B778BFF") (owner "Xilinx"))
              (property INIT_1A (string "BAFC8BFF7FBF9967F87F80E0FFFE01FFF9E7FE018BD48BFFFDE1FD01C0003FFF") (owner "Xilinx"))
              (property INIT_1B (string "0C0F077807F6FFFFFFE007E0B0B80BFFFFFF3F9FEF8145F807FF001FFFE80021") (owner "Xilinx"))
              (property INIT_1C (string "BFFFC7CFF0B809FFFFFFFFCEC40E0CE2B7F6EFEFFFFFF016F0B80BFFFFFF8412") (owner "Xilinx"))
              (property INIT_1D (string "FFE027C278CD1FF812F7E0EFFFFC07CFF2A80DFF1FC01FC2FC00CF7B5BF6608F") (owner "Xilinx"))
              (property INIT_1E (string "E7FFD7FFFFFF07FF326F0400C7000F8C7700480FE3FFDC7FFFFF47F0C26F047F") (owner "Xilinx"))
              (property INIT_1F (string "E57F720000FFF7C7FC3E898FE3FDDFFFFFFF07FFBF2F56007FF1F783E7FC488F") (owner "Xilinx"))
              (property INIT_20 (string "9B045BBFE70EF77FFFF907FFD2BFF200001FFBC07400C89FF3FFE1FFFFF907FF") (owner "Xilinx"))
              (property INIT_21 (string "FFD10FFF4FFFF1FFF801FBFD49001BBFF67F7B7FFFD10FFF69FFF23F0007DBC3") (owner "Xilinx"))
              (property INIT_22 (string "F800DA1EF41F0DBFF67FFAFFFFDF07FF4701F5FFF800FBFEDF216DBFF73FFAFF") (owner "Xilinx"))
              (property INIT_23 (string "F7FFFF8FE011087FF300F5FFFE007BF8F4FFA9B7F7FFFDBFFB7F0FFF0700F5FF") (owner "Xilinx"))
              (property INIT_24 (string "CE00F9FFFE000EC0841281F7F7FFF82FF200F81005F3F5FFFE0009E0DDA81DF7") (owner "Xilinx"))
              (property INIT_25 (string "8381A3FFFFFFC066ACDFC003C00FE9FF7F000F838F3ED3F0C7FEC0F7A94FF800") (owner "Xilinx"))
              (property INIT_26 (string "FFFC80000007E9FFFB8FF01F8000000FFFFFFC1FFFFFE0000007E9FFCF008878") (owner "Xilinx"))
              (property INIT_27 (string "FF53C0003E7A000083F1C01FFFFFFF800007F9F9FCDEC00700018FB8367FF00F") (owner "Xilinx"))
              (property INIT_28 (string "01FBFE0003FFFFC00007C9FFFC10800012FFFC51E03518001FFFFF800003E9FF") (owner "Xilinx"))
              (property INIT_29 (string "01FFF1FFFD1C00038DBFFF9CF3FBFE0003FFFFC0000789FFFD04000001BEEF41") (owner "Xilinx"))
              (property INIT_2A (string "85BFFF9F95FB700003FFFE03FFF1D5FFFF6E000BE2A77F9FF1FB720001FFFFC0") (owner "Xilinx"))
              (property INIT_2B (string "383001DEE627FDFFF80A000F879CF99C95FF000001FE03FFF88DF5FFFF0A0007") (owner "Xilinx"))
              (property INIT_2C (string "1F9FC0100E9C000D51FFF8F0006C4C053337ED87BDDE008D3E8C781F51FB3A00") (owner "Xilinx"))
              (property INIT_2D (string "3E07FD47EC6F4F31322FE49E891FC0002EA80005FBF1C03FF06FCC113227E469") (owner "Xilinx"))
              (property INIT_2E (string "9DDBE400F11FA0403621C3F05C1F3D7FFC6E4BB13FDBE43AE43FA050460000BE") (owner "Xilinx"))
              (property INIT_2F (string "520F81D0DF9922F8DC6C7FB1D1DBF400F8DFA040EF0787F45CB91DF03DEC5BB1") (owner "Xilinx"))
              (property INIT_30 (string "D46E7F5F51CBFA46FF77C04062A39016A80E0110D0EE7F5959DBFA43FE3FA040") (owner "Xilinx"))
              (property INIT_31 (string "F01FA07812D1D79038608018C4CE7F1FDDCBEE84FC3FC0503993D002E0788118") (owner "Xilinx"))
              (property INIT_32 (string "3060843AFD4FFDDFDDCBE3C8703FA0601E95DBDF20608438FF4E7FDFDDDBEFD3") (owner "Xilinx"))
              (property INIT_33 (string "DDCBE000003FC0706CF3D41C386084B8F547FEDFDDDBE100403F80402E93D710") (owner "Xilinx"))
              (property INIT_34 (string "ECF3D558306081101107F99FDDCBE000E03FC0406CF3D47C306084020107FD9F") (owner "Xilinx"))
              (property INIT_35 (string "0F07049DDDCBE180003FC0104CF397113070C1001507719DDDCBE000003FC042") (owner "Xilinx"))
              (property INIT_36 (string "803FC030CC738F173FFAC1060D17309DDDCBE380003FC0300C759F15307FC000") (owner "Xilinx"))
              (property INIT_37 (string "FF703EFA0D17201DDCCBFB82001BC030CC128D1DFFFDC1FA0D17201DDCCBFB80") (owner "Xilinx"))
              (property INIT_38 (string "DCCBEF80001FC030FC1285DFFE7F7E3A8D17001DDCCBFB80001FC0305C138D1F") (owner "Xilinx"))
              (property INIT_39 (string "FC12A7DFFE3C4FFA8D162819DECBEB80001BC030FC12A7DFFE3F343E8D16881D") (owner "Xilinx"))
              (property INIT_3A (string "9D92A0059ECBE000C4198034FC12A7DFFE3C04FA9D12EC1DDECBE00000198034") (owner "Xilinx"))
              (property INIT_3B (string "FFE80034F412A5DF903F7EFAFDB220059ECBE1C0FFF88034F41227DDBC397CFA") (owner "Xilinx"))
              (property INIT_3C (string "983F44F2CD9220408EAFE7C0FF880034F412A7DD9C3F7CFACD9220419ECBE7C0") (owner "Xilinx"))
              (property INIT_3D (string "28A9E7DFC0080034F492239D9C3ABEF2ED9211418A9DE7D8F8080034F49227DD") (owner "Xilinx"))
              (property INIT_3E (string "F492009C901F3CF3EDFA1E468C85EFFF00080014F492039C9C3B7CF2EDBA1D00") (owner "Xilinx"))
              (property INIT_3F (string "F8FA213ACC89EFFF00080004D492001C101F7EF6ECFAA226ED91EFFF00080014") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0900CC28") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000700000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "000C000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "000000000000000000000000003E000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000001F000000004200000000000000000000000000000FE000000000000") (owner "Xilinx"))
              (property INIT_14 (string "2042000000000000000000000000000009008000081080000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000007C000000001082000000000000000000000000000C0020000") (owner "Xilinx"))
              (property INIT_16 (string "000000000000000000000000000000000000000000000065B216425E01098078") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000F017FFFFFFFFFFB1000018880000000000000000F037FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFB1000018880000000000000000F017FFFFFFFFFFB100001888800000") (owner "Xilinx"))
              (property INIT_02 (string "888000000000000000F017FFFFFFFFFF11010018880000000000000000F017FF") (owner "Xilinx"))
              (property INIT_03 (string "00F017FFFFFFFFFFB0800018088000000000000000F017FFFFFFFFE791000018") (owner "Xilinx"))
              (property INIT_04 (string "1000000888E000000000000000F017FFFFFFFFF790000008888C000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000F017FFFFFFFFF7000000188F0000000000000000F017FFFFFFFFF7") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFDE700000018E00000000000000000F013FFFFFFFFE700000018C8000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000007013FFFFFFF9E70002001F000000000000000000F013FF") (owner "Xilinx"))
              (property INIT_08 (string "007013FFFFFFF9E7000001C00000000000000000007013FFFFFFF9E70000007C") (owner "Xilinx"))
              (property INIT_09 (string "000010000000000000000000007013FFFFFEF9E700000E000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "00000000007013FFFFFEF9C2000180000000000000000000007013FFFFFEF9C7") (owner "Xilinx"))
              (property INIT_0B (string "0000300000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000060600000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000706000000000000000000000000000000000000070600000000000") (owner "Xilinx"))
              (property INIT_0E (string "00000000000000000000C180000000000040C000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000C101000000000060C00000000000000000000000C100000000000000C000") (owner "Xilinx"))
              (property INIT_10 (string "0073C0000000000000000000000080018001800E0071C0000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "000000000000C0018001800E1872C00000000000000000000000C0818001800E") (owner "Xilinx"))
              (property INIT_12 (string "8001861E18478000000000000000000000004001C001821E1876400000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000001FF8000000040818001C61E1C078000000000000000000000004003") (owner "Xilinx"))
              (property INIT_14 (string "0000600000C003031800000000000003FFFF80000000E1C0C0C003021C000000") (owner "Xilinx"))
              (property INIT_15 (string "00000000000007FBFFFF8000000000000040030310000000000007FBFFFF8000") (owner "Xilinx"))
              (property INIT_16 (string "FFF98000000000000000000000000000000007FBFFFF8000000000000040030F") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000004037FF5800000000000000000000000000000000403") (owner "Xilinx"))
              (property INIT_18 (string "000005061E9C0000000000000000000000000000000004033FFD000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000050C00140000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "000000000000040C080000000000000000000000000000000000040C08040000") (owner "Xilinx"))
              (property INIT_1B (string "089000000000000000000000000000000000040E080000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000005CC7FB000000000000000000000000000000000040C") (owner "Xilinx"))
              (property INIT_1D (string "000007CFFF800000000000000000000000000000000007CFFF80000000000000") (owner "Xilinx"))
              (property INIT_1E (string "000000000000000000000000000007CFFFE00000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "00000000000004CFFF000000000000000000000000000000000007C7FFC00000") (owner "Xilinx"))
              (property INIT_20 (string "FC000000000000000000000000000000000007FFFE0000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000005FFF8000000000000000000000000000000000007FF") (owner "Xilinx"))
              (property INIT_22 (string "000000F000000000000000000000000000000000000000F9C000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "00000000000000000000000000000FC000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000F8FFF800000000000000000000000000000000000083C000000000") (owner "Xilinx"))
              (property INIT_29 (string "F000000000000000000000000000000000C0FFE0580000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "000000000000000000F8008FE00000000000000000000000000000000FFF3F0F") (owner "Xilinx"))
              (property INIT_2B (string "3FFC000BFF8000000000000000000000000000000FF9FFC7FF80000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000003FFFFFFFFF000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "000000003FFFFFFFFF8000000000000000000000000000003FFFFFFFFF800000") (owner "Xilinx"))
              (property INIT_2E (string "7C0000000000000000000000000000000FFFFFECFE0000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "00000000000000000FE7FFF07E0000000000000000000000000000000FFFFFFC") (owner "Xilinx"))
              (property INIT_30 (string "1FE1FFC0700000000000000000000000000000001FC1FFC07800000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000FC1FFE060000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "000000000E01FB80200000000000000000000000000000000F81FFC030000000") (owner "Xilinx"))
              (property INIT_33 (string "100000000000000000000000000000000700F000200000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000000000000600F000000000000000000000000000000000000E00E000") (owner "Xilinx"))
              (property INIT_35 (string "0700FF80000000000000000000000000000000000700E0000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000700FF0000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "000000000000FF80000000000000000000000000000000000000FF0000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000001C000000000000000000000000000000000000007F0000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000001000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000003000000") (owner "Xilinx"))
              (property INIT_3F (string "0F80000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "C01F0C7800001C0000000003BFFFFFFFDFFFF703DF1E047808001C000000004B") (owner "Xilinx"))
              (property INIT_01 (string "00000007FFBFFFFFFFFFFF93C01F8E3800180C000000000B9FFFFFFFFFFFFC03") (owner "Xilinx"))
              (property INIT_02 (string "FFFFFEF3FF1E007E03701C000000001BFFFE7FFFFFFBDF83FE1FC43800F01C00") (owner "Xilinx"))
              (property INIT_03 (string "F0001C8C0000000FFFFFFFF7FFFFFEF07F1E007FC0F01C808000001FFFFFFDFF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFFFFFF0FB307C0780C001CC00000000FFFFFFFFFDFFFFF933F0F803D") (owner "Xilinx"))
              (property INIT_05 (string "FF3D303FE0009C000000001CFFFFFFFFFFFBDF07FF3C287800201C000000003E") (owner "Xilinx"))
              (property INIT_06 (string "0000000100FFFFFFFFFFFE07F739803FFF000000000000061FFFFFFFFFFFDC0F") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFB00000F7F1F0000000000000009FFFFFFFFFF1F7B338807FF9F0000") (owner "Xilinx"))
              (property INIT_08 (string "FE000C0FE0000000000000007FFFFEFFFF8000BFFF02001F00006000000006FF") (owner "Xilinx"))
              (property INIT_09 (string "000000000FFF00247FFF8FFFF800000780000000000000003FFFE43FFFFF1BFF") (owner "Xilinx"))
              (property INIT_0A (string "00FF8FFF20000000000000000000000000FF02007FFF07FFE000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "000000000000000000003FFF803FCFFE04000000000000000000000000003F80") (owner "Xilinx"))
              (property INIT_0C (string "002020FFFC0000FFF800000000000000FFC000000000FFFFFC0007FF80000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000003000FFFFFF0000400007FE000001F800000000000000FFFFE000") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFF800000000FFF8000000000000000062000FFFFFD00001FFF1FFC000000") (owner "Xilinx"))
              (property INIT_0F (string "FFFE000017C0000000000420C0FFFD000000000FFFE000000100000000020040") (owner "Xilinx"))
              (property INIT_10 (string "00000000000001000000002FFFF80000007FC00000000040FC003C000000000F") (owner "Xilinx"))
              (property INIT_11 (string "00007C4FFFFFFC8E001FE0E000000000000000C00000007FFFFF3C00003FE0C0") (owner "Xilinx"))
              (property INIT_12 (string "00000000FFFF0000800000000000FC0FFFFEFC0000000020FF80000080000000") (owner "Xilinx"))
              (property INIT_13 (string "000000007806380FFFFEFC00000000007FFF0000000000001E0FF80FFFFEFC00") (owner "Xilinx"))
              (property INIT_14 (string "FFFF7C01000000000F7F07FF000000000000380FFFFEFC00000000000FFF003F") (owner "Xilinx"))
              (property INIT_15 (string "2FFF07FF00000001000000007FFFE00000000000CFFF07FF0000000000000187") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFFFFFF0E000000000007FF07FF000003800000000FFFFFFC2000000000") (owner "Xilinx"))
              (property INIT_17 (string "F0FC00080FFF03FF0000007FFFFFFFFFFFFFE8000000000007FF03FF00000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000DFFFFFFFFFFFFFFFFFFFFFF080FFF07FF000000FFFFFFFFFFFFFFFFEF") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFF87FF7F27FF03FF0000000003FFFFFFFFFFFFFFFFFFFFF607FF03FF") (owner "Xilinx"))
              (property INIT_1A (string "87FF03FF00000000000000007FFFFFFFFF87FFFF87FF03FF0000000000003FFF") (owner "Xilinx"))
              (property INIT_1B (string "000000000FFF00000000000407FF03FF0000000000007C000FFF0007F34FFFFF") (owner "Xilinx"))
              (property INIT_1C (string "0000000007FF03FF0000000F00007FE007FF00000000000007FF03FF00000000") (owner "Xilinx"))
              (property INIT_1D (string "FFFFE007F800000007FF00000000070007F701FF00000007F800000007FF0000") (owner "Xilinx"))
              (property INIT_1E (string "FFFE0000000007003FF0001F00FFE007F000FC0FE7FF00000000078007F701FF") (owner "Xilinx"))
              (property INIT_1F (string "03F0000300000001F800780FFFFC01000000070037F0000300002003E000F80F") (owner "Xilinx"))
              (property INIT_20 (string "2000780FF7F800000000058001E00000000000007000780FFFFC0000000007C0") (owner "Xilinx"))
              (property INIT_21 (string "000007E0043201FF0000000084007807E0000000000005800000000F00000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000010007C07E0000000000007E003FF01FF0000000000007C07E0000000") (owner "Xilinx"))
              (property INIT_23 (string "E0000000000007E003FF01FF0000000012007807E0000000000047E003FF01FF") (owner "Xilinx"))
              (property INIT_24 (string "0000017F000000003A008407E000000000000000007F01FF000000003A007C07") (owner "Xilinx"))
              (property INIT_25 (string "4780000000000000A30000000000017F000000013380C007E0000000E3000000") (owner "Xilinx"))
              (property INIT_26 (string "E800000000000173F8000000000000000000000F9FE000000000017FC0000000") (owner "Xilinx"))
              (property INIT_27 (string "FF800000007FFFFFFFFFFFFFFE80000000000103FC0000000000000007FFFFFF") (owner "Xilinx"))
              (property INIT_28 (string "FFFFFFFFFFFFA400000001FFFE00000001FFFFFFFFFFFFFFFFFE0000000001E3") (owner "Xilinx"))
              (property INIT_29 (string "000003FFFE00000011FFFFFFFFFFFFFFFFFF8400000001FFFE00000001FFFFFF") (owner "Xilinx"))
              (property INIT_2A (string "F1FFFFFFFFFFFFFFFFFFFE00000001F9FE000007F3FFFFFFFFFFFFFFFFFFFF00") (owner "Xilinx"))
              (property INIT_2B (string "F8000000000001F8FE000007F1FFFFFFFFFFFFFFFFFC0000000001F8FE000007") (owner "Xilinx"))
              (property INIT_2C (string "3FC0000000FFFFFFFFFFFFE0037C4001100001FF7E00000780FFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "FEA7FFC4206C4231100001DE0FC0000000FFFFFFFFFFC01FF06C40011000016F") (owner "Xilinx"))
              (property INIT_2E (string "1CC8000001C0002000FFFFF03FFF810430EE423110C800300340000000FFFFFF") (owner "Xilinx"))
              (property INIT_2F (string "1E1FFFB42040837F706C42319CC80000000000201FFFF3FFF860810431EC4231") (owner "Xilinx"))
              (property INIT_30 (string "B06C423B9CC80000000000301FFFB0362067FFFF306C4231DCC8000000000020") (owner "Xilinx"))
              (property INIT_31 (string "000000000DF031FFFFFFFFFFB34C42399DC80000000000001FF030333FFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFEF314E42399CC80000000000000DF43FFFFFFFFFFF334E42399CC80000") (owner "Xilinx"))
              (property INIT_33 (string "9CC800000000000001F03FFFFFFFFFEFF34E42199CC800000000000001F03FFF") (owner "Xilinx"))
              (property INIT_34 (string "01F03FFFFFFFFFFFF14642199CC000000000000001F03FFFFFFFFFFFF34E4219") (owner "Xilinx"))
              (property INIT_35 (string "F34752199CC000000000000001F43FFFFFFFFFFFF14642199CC0000000000020") (owner "Xilinx"))
              (property INIT_36 (string "0000000001F43FFFFFFFFFFFF14742199CC000000000000001FC3FFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFF106401998C000000000000001F03FFFFFFFFFFFF14642199CC00000") (owner "Xilinx"))
              (property INIT_38 (string "980000000000000000F037FFFFFFFFFFF1064010980000000000000000FC3FFF") (owner "Xilinx"))
              (property INIT_39 (string "00F037FFFFFFDFFFF1064018980000000000000000F037FFFFFFFFFFF1064010") (owner "Xilinx"))
              (property INIT_3A (string "F1024000000000000000000000F037FFFFFFFFFFF10240109000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000F037FFFFFFFFFFF1004000000000000000000000F037FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFF1004000000000000000000000F037FFFFFFFFFFF102000000000000") (owner "Xilinx"))
              (property INIT_3D (string "000000000000000000F037FFFFFFFFFFF1000000000000000000000000F037FF") (owner "Xilinx"))
              (property INIT_3E (string "00F037FFFFFFFFFFF1000010008000000000000000F037FFFFFFFFFFF1000000") (owner "Xilinx"))
              (property INIT_3F (string "F1000010880000000000000000F037FFFFFFFFFFF10000001800000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFDF077F") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000007881FFFF80000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "000000007F8201F8000000000000000000000000000000007F815FFF80000000") (owner "Xilinx"))
              (property INIT_02 (string "000000000000000000000000000000007FBE04F8000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "00000000000000007F181180000000000000000000000000000000007FFFFFC0") (owner "Xilinx"))
              (property INIT_04 (string "7E000000000000000000000000010000000000007E1000800000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000071000000000007E00000000000000000000000003100000000000") (owner "Xilinx"))
              (property INIT_06 (string "000000007E0000000000000000000000000F1000000000007E00000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000003F1000000000007E0020000000000000000000001F1000") (owner "Xilinx"))
              (property INIT_08 (string "01FF1000000000003F000000000000000000000000FF1000000000007F300000") (owner "Xilinx"))
              (property INIT_09 (string "7E000000000000000000000003FF1000000000003F0000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "000000000FFF3000000000007F000000000000000000000007FF300000000000") (owner "Xilinx"))
              (property INIT_0B (string "000000003F00000000000000000000003FFF2000000000003E00000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000001FFFF3000000000003F8000000000000000000000FFFF0000") (owner "Xilinx"))
              (property INIT_0D (string "FFF2000000000000000000018000000000000003FFFC0000000000000FC00000") (owner "Xilinx"))
              (property INIT_0E (string "00000007E00000000000001FFFC810000000000000000003F00000000000000F") (owner "Xilinx"))
              (property INIT_0F (string "000000FFFCC13000000000000000001FC00000000000007FFF20300000000000") (owner "Xilinx"))
              (property INIT_10 (string "00000000000000F000FC0000000003FFF307B00000000000000001FE00180000") (owner "Xilinx"))
              (property INIT_11 (string "3FF20000000FBDFF203FB000000000000000000007FC000000038F7FCC1FB000") (owner "Xilinx"))
              (property INIT_12 (string "03FFB0000000000000000000FFC00000003FF7FCC0FFB0000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000FFE0E000007FBDFC80FFFB0000000000000000003FF01000000FFFFF3") (owner "Xilinx"))
              (property INIT_14 (string "5FADFC80FFFFB800000000000000000FF6F3400017EF7F203FFFB00000000000") (owner "Xilinx"))
              (property INIT_15 (string "00000000000000383E3C6003FEB7D203FFFFB000000000000000000F3F8D8000") (owner "Xilinx"))
              (property INIT_16 (string "00000000000000000000000000000000000000000000001DBF9AF79BBCA4198C") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "000FC9FBFF0EA800103FFEFB4EFFEBE777FF0000000FCBFBFF0E8810103FFEFB") (owner "Xilinx"))
              (property INIT_01 (string "101FFEFA4EFFE3E777FF0000000FC8FBFF0E2810101FFFFB4EFFE3E7777F0000") (owner "Xilinx"))
              (property INIT_02 (string "777FF000000FC8FBFF0E2800001FFEE0EEFEEBE777FF0000000FC8FBFF0E2800") (owner "Xilinx"))
              (property INIT_03 (string "FF0E2800001FF0004F7E6BE7F77FC000000FC8FBFF0E2800001FFE186EFF6BE7") (owner "Xilinx"))
              (property INIT_04 (string "ED7E63F7771E1000000FC87BFF0F2800001F00086F7F6BF777730000000FC87B") (owner "Xilinx"))
              (property INIT_05 (string "000D4833FF0E280000000008F97E63E770FE1000000FC87BFF0F280000180008") (owner "Xilinx"))
              (property INIT_06 (string "00000218F97FEBE71FFF1000000FC83BFF0E2C0000000018F97E6BE737FF1000") (owner "Xilinx"))
              (property INIT_07 (string "FFFE0000000C401BFF8E2C0000000618F97DE3E0FFFF1000000CC01BFF0E2C00") (owner "Xilinx"))
              (property INIT_08 (string "FF8E2C0000000618F9FEEE3FFFFF0000000C401BFF8E2C0000000618F97E6383") (owner "Xilinx"))
              (property INIT_09 (string "FDFFEF7FFFFF000000004033FF8E2C0000010618FDFC71FFFFFF000000004033") (owner "Xilinx"))
              (property INIT_0A (string "00000031FF8E2C000001063DFFFE737FFFFE000000000033FF8E2C0000010638") (owner "Xilinx"))
              (property INIT_0B (string "00F04FC000000003C0000000FFFE00000000000000433FC00000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "C0000000BFFE00000000000001989F8000000002000000007FFE000000000000") (owner "Xilinx"))
              (property INIT_0D (string "07E7FF9F05889F0000003FE7C0000000DFFFE1C00000000001889F0000001003") (owner "Xilinx"))
              (property INIT_0E (string "0000380000000000FFFF3667E3E3FF9F07B03E000000300000000000FFFFF3E0") (owner "Xilinx"))
              (property INIT_0F (string "0FFF32E6F7E7FFBF81993C0000001C00000000003FFF36E7E183EF9F01F03C00") (owner "Xilinx"))
              (property INIT_10 (string "9F8C300000001000000000000FF173E677E67FB1818E380000001C0000000000") (owner "Xilinx"))
              (property INIT_11 (string "00000000C63F33E677E67FB1A78D3000000000000000000006C7336677E67FB1") (owner "Xilinx"))
              (property INIT_12 (string "77E679A1A7B8400000000000000000006479B3E637E67DA1A789A40000000000") (owner "Xilinx"))
              (property INIT_13 (string "00000001FE00400081FFB36677E639A1A3F8400000000000007FC000E4E7B3E4") (owner "Xilinx"))
              (property INIT_14 (string "803D93E7F727FCBCA7FF8000000007FC00004000C13F12273727FCBDA3FFE000") (owner "Xilinx"))
              (property INIT_15 (string "B8000000000008040000400083FCF3C7E7A7FCBCAFFF80000000080400004000") (owner "Xilinx"))
              (property INIT_16 (string "00064000001E0003E7E3FF9F30000000000008040000400081FE0007F7A7FCB0") (owner "Xilinx"))
              (property INIT_17 (string "000000018000000000000AA8800A4000003E000000000000E000000000000BAC") (owner "Xilinx"))
              (property INIT_18 (string "00000829E163000007F7000000001E7D000000000000092CC002800000FF0000") (owner "Xilinx"))
              (property INIT_19 (string "1FFFFFFFFF7E3EFE0000000000000833FFEA00000E3F001FFFFFFEFA00000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000833F7F800003FE7FFF01F7E7EFE0000000000000933F7F80000") (owner "Xilinx"))
              (property INIT_1B (string "F7680000F8FFE7F00E00001E0000000000000AB1F7F80000F90FFFF01F7C3C1E") (owner "Xilinx"))
              (property INIT_1C (string "000000180000000000000A3380400000FC6783E00000001E0000000000000BF3") (owner "Xilinx"))
              (property INIT_1D (string "0000083000700000FC0C000000000000000000000000083000700000FC060000") (owner "Xilinx"))
              (property INIT_1E (string "FE0C000000000000000000000000080000100000FE1C00000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000B3000C00000FE1C000000000000000000000000080800200000") (owner "Xilinx"))
              (property INIT_20 (string "02000000FF1C000000020000000000000000080001000000FF1C000000000000") (owner "Xilinx"))
              (property INIT_21 (string "000200000000000000000A0004000000FF1C0000000200000000000000000800") (owner "Xilinx"))
              (property INIT_22 (string "0000070FC0000000FF8C00000002080000000000000007063C000000FF9C0000") (owner "Xilinx"))
              (property INIT_23 (string "FF8000000002084000000000000007F800000000FF8800000002080000000000") (owner "Xilinx"))
              (property INIT_24 (string "000000000000000000000000FFC00000200208C0000000000000060000000000") (owner "Xilinx"))
              (property INIT_25 (string "00000000FFC0000000000800000000000000000000000000FFC00000200008C0") (owner "Xilinx"))
              (property INIT_26 (string "00003E00000000000000000000000000FFC00000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000FFC000000001F030000000000000000000000000FFC00000") (owner "Xilinx"))
              (property INIT_28 (string "FFE000003F070007FF0000000000000000000000FFC0000000E17C3800000000") (owner "Xilinx"))
              (property INIT_29 (string "0F8000000000000000000000FFE000003F3F001FA78000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "00000000FFE000003F07FF701F8000000000000000000000FFE000003000C0F0") (owner "Xilinx"))
              (property INIT_2B (string "4003FFF4014000000000000000000000FFE00000700600380040000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000FFE000004000000000C000000000000000000000FFE00000") (owner "Xilinx"))
              (property INIT_2D (string "FFE0060040000000007FF8000000000000000000FFE0000040000000007E0000") (owner "Xilinx"))
              (property INIT_2E (string "83C01FFE0000000000000000FFE00E007000001301C7FFC00000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "00000000FFE00C087018000F81C0007FF000000000000000FFE00E0C70000003") (owner "Xilinx"))
              (property INIT_30 (string "601E003F8F8000000FFFC00000000000FFF00000603E003F87C00003FFC00000") (owner "Xilinx"))
              (property INIT_31 (string "0002000000000000BFF00000703E001F96C00000003F000000000000BFF00000") (owner "Xilinx"))
              (property INIT_32 (string "3EF0000071FA047FD0C000000000000000000000BFF00000707E003FCFC00000") (owner "Xilinx"))
              (property INIT_33 (string "EFC000000000000000000000FDF0000078BB0FF7DFC000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000FF20000079FB0FE7FFC000000000000000000000FFF0000071BB17FF") (owner "Xilinx"))
              (property INIT_35 (string "F8FB007FFFC000000000000000000000FD600007F8FB13FFFFC0000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000E0203FF078FF00FDFFC000000000000000000000C06001FF") (owner "Xilinx"))
              (property INIT_37 (string "03E031F07FFF007FFFC00000000000000000000000E03FF07FFF00FFFFC00000") (owner "Xilinx"))
              (property INIT_38 (string "FFC0000000000000000000001FF031F07FFFFFFFFFC000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "00000000FFF000007FFFFFFFFFFE00000000000000000000FFF111007FFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFF0F80000000000000000000FFF000007FFFFFFFFFDFE00000000000") (owner "Xilinx"))
              (property INIT_3B (string "00000000000000000000000FFFFFFFFFFE8F000000000000000000003C000000") (owner "Xilinx"))
              (property INIT_3C (string "01C003F03FFFE3FFFF800000000000000000000000C000FFBFFF80FDFF860000") (owner "Xilinx"))
              (property INIT_3D (string "FF8000000000000000000000018000007EFFFFFFFF8000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000007C000007FFFBFFFFE0000000000000000000000038000007CFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "7043FFFFC00000000000000000000000070000007FF79FFFFC00000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "3FE8F2B70C38000003FFFFFC43FCFFF7BFFF88FC20E900B60578000007FFFFB5") (owner "Xilinx"))
              (property INIT_01 (string "FF83FFF80F5E7FFFFE73FE6C3FE875770C6010000F1FFFF5659EFFFFDEFFE3FC") (owner "Xilinx"))
              (property INIT_02 (string "FFFBDD0C7EEDFFB180B80BC7FF03FFE4039FB9FFFFF7FF7C01EC3A7706680000") (owner "Xilinx"))
              (property INIT_03 (string "0CE0E373C03FFFF601FFF9EF9FFFFD0FBFCDFFB83304037F780FFFE0007EC9F7") (owner "Xilinx"))
              (property INIT_04 (string "007FFFFFFE7BE0F35CF83FBFF3E86B3C033FFFF003FFFFFFBFFFF86CD2FC7FFA") (owner "Xilinx"))
              (property INIT_05 (string "33C2CFD11FFF63F20383FFE60012FFFFFFF5A0FF70C3D78FFFDFEBF8079FFFC1") (owner "Xilinx"))
              (property INIT_06 (string "012303FEFF003FFFFFFFC1FD09C67FC7FCFBFFFE0103E079E00FFFFFFFFBA2F0") (owner "Xilinx"))
              (property INIT_07 (string "FFFFC00FFF83FFF7F8ECFE7F01B1BF8307F6003FFFFF80E7B5CC77FBFF68FFFC") (owner "Xilinx"))
              (property INIT_08 (string "E10010F0100F3FC11FFCFFFF81FFE10FFF7FFF5FE0FD8C60E0359E26F81FF900") (owner "Xilinx"))
              (property INIT_09 (string "00001C07F000FBDBFE0073BFE76E1F987000021F001FF87FC003FBF8CC00ED1F") (owner "Xilinx"))
              (property INIT_0A (string "FF7C701FDFC2E204FB9FFFFF80000000FF00FD6F9F80F9FF7FC68313E387FFFF") (owner "Xilinx"))
              (property INIT_0B (string "E13FFFFFFFFFC00001FCDFE07FC73701FBCB8225E437FFFFFFC000007FFFDC6C") (owner "Xilinx"))
              (property INIT_0C (string "01DFDF0FE3FFFF1FC4000006D1FFFFCF003FFE0001FF3FFF83FFFBFC6413E047") (owner "Xilinx"))
              (property INIT_0D (string "F984F00CA57FC80003FFF03001BFFFF8F9FFFFFE1DC00004A7FFFD030FF81E10") (owner "Xilinx"))
              (property INIT_0E (string "03FFFC7FE7FDFFF3FE72043FE181E00CFF39D07801FFD2FFC7E070E1F3C00FFF") (owner "Xilinx"))
              (property INIT_0F (string "BF61FDF8683F207800801A503F07F2BC8F7FFFF1FFDFA1FC4EC36FAC3F3DE820") (owner "Xilinx"))
              (property INIT_10 (string "FFFC001C1C0002F23FBFFFD0DF30FFFFFF873A1FFF401EB0FE07C2D11FFFFFF0") (owner "Xilinx"))
              (property INIT_11 (string "FFFF83B05FFDC3711FE1DD43F81F000F00000738781FFF80FFF8C0FFFFDFDF23") (owner "Xilinx"))
              (property INIT_12 (string "BFFF0E7F0FE0FE0070007F014FFF23D04F9D73FF7F0FFFCF387FE00368002000") (owner "Xilinx"))
              (property INIT_13 (string "00047FC187F9D7F27FDD13E339FFFF3F800FE03C00007F40E1F787D06F9D73F1") (owner "Xilinx"))
              (property INIT_14 (string "FFFEBBFEBFFF1A3FF086F8000001610003FFC7D67FFF73E209001FFFF020E640") (owner "Xilinx"))
              (property INIT_15 (string "D300F8000000001887DFCFF89FFE1FFD9FFA802F3300F800000000000FFFFE78") (owner "Xilinx"))
              (property INIT_16 (string "0FFFFFFFE7FEF1FFF820700FF900F8000000FC1903FFF7C06FFF03DFF9B2000F") (owner "Xilinx"))
              (property INIT_17 (string "0F03E805F0E0FC0001EC0087FFFFFFFFE7FE17FD4400002FF984FC00000FFC0F") (owner "Xilinx"))
              (property INIT_18 (string "0201FFF2000FFFFFE7FDFFFFFFFFF8F4F0E0F8000381FF000FFFFFFFE7FDFE10") (owner "Xilinx"))
              (property INIT_19 (string "37FFFFFFFF5BFFA0D870FC000201FFFFFC0003FFFFFFFFFFFFC7FF29F870FC00") (owner "Xilinx"))
              (property INIT_1A (string "7800FC00000000FFFFFFFFFF8FFF01FFF05980007800FC00000001FFFFFFC000") (owner "Xilinx"))
              (property INIT_1B (string "FC0FFFFFF7FEFCFFFFFFFFFBC010FC000000001FFF8183FFF7FEFFF80CB00000") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFE00000BC0000000000FC0F801FFFFEFFFFFFFFFFF00000FC000000001F") (owner "Xilinx"))
              (property INIT_1D (string "0800100807FFFFFFE3FEFFFFFFFFF8E00208AE00FFD000080400FFFFFBF67FDF") (owner "Xilinx"))
              (property INIT_1E (string "E7FFFFFFFFFFF8FFC00FAFE03F0010000F00E3F53BFEFFFFFFFFF878FA28AE00") (owner "Xilinx"))
              (property INIT_1F (string "BC0F87FCF0001006040087F7E3FFFEFFFFFFF8FFC80F8FFC000FD0041C0047F7") (owner "Xilinx"))
              (property INIT_20 (string "DE0007F78807FCFFFFFFFA7F9E1F87FFFF8000038C0007F7E1FBFFFFFFFFF83F") (owner "Xilinx"))
              (property INIT_21 (string "FFFFF81F83CD8600FFD000015A0087FF17FFFC7FFFFFFA7F8FFF87F0FE000003") (owner "Xilinx"))
              (property INIT_22 (string "FFF838002E00A3FC17FFF87FFFFFF81F84008600FFC00000FE00E3FD97FFF87F") (owner "Xilinx"))
              (property INIT_23 (string "13FFF83FFFFFF81F04000E00FFFFF8002D0027F817FFF87FFFFFB81F04008E00") (owner "Xilinx"))
              (property INIT_24 (string "FFFFEE80FFF0FE8045017BF813FFE03FFFFFFFF34F808E00FFE3F800050003F8") (owner "Xilinx"))
              (property INIT_25 (string "B867FFFFFFFFF06F5CFFFFFFFFFF8680FFF07F80CC603FF810FFC7FF1C000007") (owner "Xilinx"))
              (property INIT_26 (string "17FFFFFFFFFFE68C07F7F07FFFFFFFFFFFFFFFF0601FFFFFFFFFE6803FF87000") (owner "Xilinx"))
              (property INIT_27 (string "0063C0007F801F0000F00000017FFFFFFFFFE6FC03E3C037FFFFFFFFF8330000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000005BFFFFFFEE0001F1800000FFF800000000000001FFFFFFFFE61C") (owner "Xilinx"))
              (property INIT_29 (string "FFFFFC0000180003EEA0E0000000000000007BFFFFFFFE000000000006BA0000") (owner "Xilinx"))
              (property INIT_2A (string "FE80000000000000000001FFFFF31E0601E0000FFC80008000000000000000FF") (owner "Xilinx"))
              (property INIT_2B (string "07FFFFFFFFFF1E0701EE300FFE800000000000000003FFFFFB991E0701E2000F") (owner "Xilinx"))
              (property INIT_2C (string "C03FC1FC3F800000003BF01FFC83BE3EEFFF1E0081FF1FE87F80000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0158003BDF93BD8EEFFF0E21F03FC07FFF80000031E03FE00F93BF3EEFFB0E90") (owner "Xilinx"))
              (property INIT_2E (string "E3371FFFFE3FCF5FFF21C00FC0007E7B8F11BD8EEF370FCFFCBFC07FFF00001E") (owner "Xilinx"))
              (property INIT_2F (string "E9E0004BFFBF7C808F93BD8E63371FFFFFFFD95FEF000C00079F7A7BCE13BD8E") (owner "Xilinx"))
              (property INIT_30 (string "4F93BD0463371BC0FFFFCDCFE9E04FC9FF980000CF93BD8E23371FFFFFFFC9DF") (owner "Xilinx"))
              (property INIT_31 (string "FFFFDAFDFACFCE10306000004CB3BD0662371BC6FFFFC97DE88FCFCCE0200000") (owner "Xilinx"))
              (property INIT_32 (string "30600010CEB1BD0663371008FFFFC97DF2EBE27830600000CCB1BD066337111B") (owner "Xilinx"))
              (property INIT_33 (string "63371000FFFFDCF9FEEFE47C306000100CB1BD2663371008FFFFD9F9FEEFE430") (owner "Xilinx"))
              (property INIT_34 (string "FEEFE478302000000AB9BD26633F1000FFFFDFF9FEEFE47C3020000008B1BD26") (owner "Xilinx"))
              (property INIT_35 (string "0CB8AC26633F1000FFFFFFF9FEEBE410302001000EB9BD26633F1000FFFFFFD9") (owner "Xilinx"))
              (property INIT_36 (string "FFFFDFF9FEEBC4103060C1020EB8BD26633F1000FFFFDFF9FEE3C4303020C000") (owner "Xilinx"))
              (property INIT_37 (string "3860FFFE0EF9BE66673F1000FFFFDFF9FE6FC410386041FE0EB9BC66633F1000") (owner "Xilinx"))
              (property INIT_38 (string "67FF1000FFFFDFFBFF6FCC1D707FFFC20EF9BE6F67FF1000FFFFDFFBFF63C41C") (owner "Xilinx"))
              (property INIT_39 (string "FF6F8D5C303EA1FE0EF9BE2767FF1000FFFFDFFBFF6FCDDD303FC7FE0EF9BE6F") (owner "Xilinx"))
              (property INIT_3A (string "0EFDAE7FFFFF1000FFFFDFFBFF4F8D5C30387FFE0EFDBE6F6FFF1000FFFFDFFB") (owner "Xilinx"))
              (property INIT_3B (string "FFFFDFFBFF4F8910303FFFFE0EFF2E3FFFFF1000FFFFDFFBFF4F8C10303FFFFA") (owner "Xilinx"))
              (property INIT_3C (string "103FF7FA0EFF227FFFFF0000FF1FCFFBFF4E8810103FFFFA0EFD627FFFFF0000") (owner "Xilinx"))
              (property INIT_3D (string "F9BF0000800FCFFBFF0E8810103F7FFB0EFF437FFFDF1000F01FCFFBFF0F8810") (owner "Xilinx"))
              (property INIT_3E (string "FF0E8810103FFEFB0EFF626F9F7F0000000FCFFBFF0E8810103FFFFB0EFF433F") (owner "Xilinx"))
              (property INIT_3F (string "0EFFE3EF77FF0000000FCBFBFF0F8810103FFEFB0EFFE23DE7FF0000001FCBFB") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCB404700") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000FFFFFFFFB8FE00007FE000000000000000000000FFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFC3BF3DFE07FFE000000000000000000000FFFFFFEFBFFEA0007FE00000") (owner "Xilinx"))
              (property INIT_02 (string "FFE000000000000000000000FFFFFF83BF41FB07FFE000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "00001000FFFFE1E3BEE7EE7FFFE000000000000000000000FFFFF80FBF00003F") (owner "Xilinx"))
              (property INIT_04 (string "BFFFFFFFFFC000000000000000001000FFFFC387BFEFFF7FFFC0000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000080000FFFFFFF7BDFFFFFFFFE000000000000000040000FFFFFFE1") (owner "Xilinx"))
              (property INIT_06 (string "FFFFE7FFBF07FFFFFFE000000000000000110000FFFFFBFFBFFFFFFFFFE00000") (owner "Xilinx"))
              (property INIT_07 (string "FFE000000000000000780000FFFFDFFFBF7FDFFFFFE0000000000000002E0000") (owner "Xilinx"))
              (property INIT_08 (string "03902000FFFFFFFFFEFFFFFEFFE000000000000000602000FFFFDBFFBECFFFFE") (owner "Xilinx"))
              (property INIT_09 (string "81FFFFFFFFE000000000000004413000FFFFFFFFCEFFFFFEFFE0000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000014310800FFFFFFFF9EFFCBFFFFE000000000000009040000FFFFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFFFFC001FFFFFFF000000000000070CE5000FFFFFFFFCF03EFFFFFE00000") (owner "Xilinx"))
              (property INIT_0C (string "FFF00000000000020CE60800FFFFFFFFDC1FFFFFFFF00000000000014339B800") (owner "Xilinx"))
              (property INIT_0D (string "CE6D3000FFFFFFFFCFFFFFFE7C00000000000004339BB000FFFFFFFFD13FFFFF") (owner "Xilinx"))
              (property INIT_0E (string "F037FFF8100000000000002339B72800FFFFFFFFC07FFFFC0800000000000000") (owner "Xilinx"))
              (property INIT_0F (string "000000631B3EC820FFFFFFFFFC01FFE00008000000000018C6DF0840FFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFF80070C030000000001818C6CF90830FFFFFFFFFF801E0100640000") (owner "Xilinx"))
              (property INIT_11 (string "43F0000000141AC6DED94810FFFFFFFFFF800000081C0000000506B1B3E40830") (owner "Xilinx"))
              (property INIT_12 (string "E5900800FFFFFFFFFF80000103C0000000526B1B3B640800FFFFFFFFFF800000") (owner "Xilinx"))
              (property INIT_13 (string "FF8000303E0DC000032A51B7B6600800FFFFFFFFFF80000C0F01000001CB9C6C") (owner "Xilinx"))
              (property INIT_14 (string "C4B53B7B760C4000FFFFFFFFFF8000F1F6ED6006242946DEDD834C00FFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFF80FFD83DDBD84D9254CDE5DC184800FFFFFFFFFF8007F73F757044") (owner "Xilinx"))
              (property INIT_16 (string "000000000000000000000000000000000000000000000075B68072F3968B8BBC") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFF036040B6D77FFEFDF35FC4A6757E777FABEFFFFF034040B6D57EFEFDF3DC6") (owner "Xilinx"))
              (property INIT_01 (string "EF7F3DF54A635E6777FAF87FFFF037040B6DF3EFEFFF3CF64A675E67777AFDFF") (owner "Xilinx"))
              (property INIT_02 (string "777B4A7FFFF03704036DF3FFFF3F3DD8E862566777FAFE7FFFF037040B6DF3FF") (owner "Xilinx"))
              (property INIT_03 (string "036DF3FFBC3F280049419667F77FBA7FFFF03704036DF3FFFC7F3DD868609667") (owner "Xilinx"))
              (property INIT_04 (string "EA819E777711A87FFFF03784036CF3FEBC3CE008698096777772F87FFFF03784") (owner "Xilinx"))
              (property INIT_05 (string "FFF2B7CC036DF3DE3C304008F6819E6770C1A87FFFF03784036CF3DE3C246008") (owner "Xilinx"))
              (property INIT_06 (string "1C384218D68296671880287FFFF037C4036DD7DC1C384018D68196673700287F") (owner "Xilinx"))
              (property INIT_07 (string "8911F87FFFF3BFE403CDD7DC183046189681DE60C890287FFFF33FE4036DD7DC") (owner "Xilinx"))
              (property INIT_08 (string "03CDD61C18300618960152389980787FFFF3BFE403CDD69C1830061896819F82") (owner "Xilinx"))
              (property INIT_09 (string "9200E8999990F87FFFFFBFCC038DD61C183106189203F1189910F87FFFFFBFCC") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFCE018DD4081001063D99026C999991F87FFFFFFFCC0189D40810010638") (owner "Xilinx"))
              (property INIT_0B (string "1D0FCF800000FFFC37E8010002000003800000018DBCFFE00000F807F7FC0100") (owner "Xilinx"))
              (property INIT_0C (string "33800100400900010100040618931FC000007FFDF78001008008000381808206") (owner "Xilinx"))
              (property INIT_0D (string "F9C1C7669A839E0000004018320001002002122003E3E70E1E839F8000006FFC") (owner "Xilinx"))
              (property INIT_0E (string "000047FFF3F0000000073A7BFC04076788B93F0000004FFFF20000000007FFE7") (owner "Xilinx"))
              (property INIT_0F (string "F0003EFECBCBEF5F00933800000063FFF3F80000C00F3AFFD664102086F93E00") (owner "Xilinx"))
              (property INIT_10 (string "2084380000006FFFF0000000F00E7FFE6BFA7FD100823C00000063FFF0000000") (owner "Xilinx"))
              (property INIT_11 (string "FFFFF80039C03FFE6FFA7FD1078D2C0000007FFFFFFFF800F9383F7E6FFA7FD1") (owner "Xilinx"))
              (property INIT_12 (string "6BFA79C127B8600000007FFFFFFFF8009B86BFFE2FFA7DC12789BA0000007FFF") (owner "Xilinx"))
              (property INIT_13 (string "0000077E3E0060007E00BF7E6BFA39C123706000000006001F8FF0001B18BFFC") (owner "Xilinx"))
              (property INIT_14 (string "7FCE9FFDE93BE4DC27FF400000000FFC000060003EC41E3F2B3BFCDD23FF1000") (owner "Xilinx"))
              (property INIT_15 (string "347F000000000000000040007C03002DF8BBE4DC28FF00000000000400006000") (owner "Xilinx"))
              (property INIT_16 (string "00064000FFE1000419F5C72EE000000000000000000040007E00000BE9BBFCD0") (owner "Xilinx"))
              (property INIT_17 (string "0000001EC00000000000097C800A0000FFC9000007E0C00040000000000002F8") (owner "Xilinx"))
              (property INIT_18 (string "00001AF921630000F80800001FFFE1828000000000001AEC40028000FF000000") (owner "Xilinx"))
              (property INIT_19 (string "E80000000081D91300000000000002E3F08A0000F1C00FE00000010500000000") (owner "Xilinx"))
              (property INIT_1A (string "00000000000003E0C5BC0000D018000FE081811F00000000000003E0F5FA0000") (owner "Xilinx"))
              (property INIT_1B (string "D7600000E700182FF1FC001D0000000000000120F498000066F0006FE083C3FF") (owner "Xilinx"))
              (property INIT_1C (string "00000026000000000000022380480000C1987C100000001D00000000000003E2") (owner "Xilinx"))
              (property INIT_1D (string "0000000000300000F272000000000000000000000000002000300000C3F9C000") (owner "Xilinx"))
              (property INIT_1E (string "F1F2000000000000000000000000003000000000F0E200000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "000000000000033000800000F1E2000000020040000000000000002800300000") (owner "Xilinx"))
              (property INIT_20 (string "00000000E0E2380024450448000000000000000001800000E0E2080000060448") (owner "Xilinx"))
              (property INIT_21 (string "64450CC0000000000000020006000000C0E22820646504480000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "00000F0FB800000080723830646514C00000000000000F063A00000080623830") (owner "Xilinx"))
              (property INIT_23 (string "007F3E30600594800000000000000FE60000000000773C70600514C000000000") (owner "Xilinx"))
              (property INIT_24 (string "000000000000000000000000003F1F345005940800000000000009C000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000003BF0030600214D800000000000000000000000002BF1D3050031400") (owner "Xilinx"))
              (property INIT_26 (string "0003C9C000000000000000000000000003BF002000020CD80000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "000000000000000005FF00000002F02800000000000000000000000007FF1800") (owner "Xilinx"))
              (property INIT_28 (string "09DF00301F170005F8800000000000000000000001FF0000271B743C00000000") (owner "Xilinx"))
              (property INIT_29 (string "0F000000000000000000000001DF3C107F3F001FA78000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000001DF3C107F07EF701FC00000000000000000000001DF3E103000CCF0") (owner "Xilinx"))
              (property INIT_2B (string "0323FFF412600000000000000000000001DF3C18310600381200000000000000") (owner "Xilinx"))
              (property INIT_2C (string "000000000000000000DFB8000000110010BC0000000000000000000001DFB820") (owner "Xilinx"))
              (property INIT_2D (string "00DFB9004700201090400780000003000000000001DFBE00400003308041F000") (owner "Xilinx"))
              (property INIT_2E (string "83FFE001F000000000000000019F910E7000781301F8003C0000030000000000") (owner "Xilinx"))
              (property INIT_2F (string "00000000011FB20470181C0F81FFFF800FC0000000000000039F910270000003") (owner "Xilinx"))
              (property INIT_30 (string "601E003F8A7FFFFFF000200000000000000FBE08603E003F87BFFFFC003F3000") (owner "Xilinx"))
              (property INIT_31 (string "FFFD000000000000400F901C703E001F993FFFFFFFC0C00000000000400FB80E") (owner "Xilinx"))
              (property INIT_32 (string "C10FFE0071260477DF3FFFFFFFFC000000000000400FBE00707A003FC03FFFFF") (owner "Xilinx"))
              (property INIT_33 (string "EFFFFFFFFFC0000000000000020F980078670B0FDFFFFFFFFFF0000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000D78001F907033FFFFFFFFFF0000000000000000007800071671A27") (owner "Xilinx"))
              (property INIT_35 (string "78FF007DFC3FFFFF00000000000000000297803878FF1C1FFFBFFFFFC0000000") (owner "Xilinx"))
              (property INIT_36 (string "00000000000000001FC7C00FB8FB00FE03BFFFFC00000000000000003F978600") (owner "Xilinx"))
              (property INIT_37 (string "FC17CE0FB8030070FF3FFFC00000000000000000FF07C00F87FB00FCFF3FFFF0") (owner "Xilinx"))
              (property INIT_38 (string "3FFFFC000000000000000000E007CE0E3FE03F00703FFF000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "00000000000FFA0001C3FFFFFFC1F00000000000000000000006EEE01FF3FFFC") (owner "Xilinx"))
              (property INIT_3A (string "1FFC040DFCF040000000000000000000000FE0003FF3FFE1FFA0000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000FFE7E031C007FFFC015000000000000000000000C3FFC007") (owner "Xilinx"))
              (property INIT_3C (string "1E07FCCFDFF3E3E07806000000000000000000008F07E71C5FC780FA00090000") (owner "Xilinx"))
              (property INIT_3D (string "FE58000000000000000000003E47FFC3BEF00000FFC000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "00000000F807E383FFC04009F9F8000000000000000000007C47F3C3BCE00011") (owner "Xilinx"))
              (property INIT_3F (string "B03C00003FF000000000000000000000F8FFFFEFBF88600013F0000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "BF7F873A5B7C6BE0040000FF5C7389F7FFFF4885AFFDEF3312BC6A0003E500B6") (owner "Xilinx"))
              (property INIT_01 (string "2F7C007BF08C067FFEFBFD7DBFFF42CE64E47BF837E000F66A3D1CFF9E7FD3DD") (owner "Xilinx"))
              (property INIT_02 (string "3E769E8DBF99810D64CEE0EBECFC00671C23477FFE77BEFDF1B823DFEF1CEBC1") (owner "Xilinx"))
              (property INIT_03 (string "7B1908733FD802F9FE080693FFFC3B0FFEAB0207A16BE87F67F0006B8081320F") (owner "Xilinx"))
              (property INIT_04 (string "F981300FDEF418F07DD038047217853BFCC0039F7CC30047CE7A066C7990EC42") (owner "Xilinx"))
              (property INIT_05 (string "47D8886EDE01080D7C7C063AFFED0FEFFFFE78B88BDFD03707D98487F860079D") (owner "Xilinx"))
              (property INIT_06 (string "22DDEDF23F19C09FFFFC3072ABD6787BF2841A0002FDD8BFE1F000FFFFF47BF0") (owner "Xilinx"))
              (property INIT_07 (string "1FFF3811307FC81BA6F2019CFA4E4E7DF87607CFFFFC70E1E008E077F8760C02") (owner "Xilinx"))
              (property INIT_08 (string "F1FFEB100FF0DB3EE00301FF863FF13000BB0F7F72DD7F80DFCA99D907E1F907") (owner "Xilinx"))
              (property INIT_09 (string "187FE27830E0846AA1C071B3E691EC786FBFFDE01FE00781C00C1B4733F886EF") (owner "Xilinx"))
              (property INIT_0A (string "7F2370E0C7BD4DBB1460017C7E7F9067030085972070FEB316397CEC1C48001C") (owner "Xilinx"))
              (property INIT_0B (string "1EC23FA0E0003F3B0E21F81C7F58B8C1EA356DDA1BC83F81003F40C980744357") (owner "Xilinx"))
              (property INIT_0C (string "FA5FDF17F2FF016F33FFFF792E22FE30FE380027FA398000437FCFE25BEC07B8") (owner "Xilinx"))
              (property INIT_0D (string "067BA0F35A83D7FDFC0004CE6EA9FFF97500780E663FE5FB5803428CF0079DAB") (owner "Xilinx"))
              (property INIT_0E (string "3C00007FD822E175F96DFBDF9A881FF300E95FE7FE0022C038EF8EE2ABBFF03C") (owner "Xilinx"))
              (property INIT_0F (string "DE91C20FAB22DF97FF7FE9E1273802C370800836BFB05E1BB6BD9353C0CC17B0") (owner "Xilinx"))
              (property INIT_10 (string "0003FFE3E3FC9CCDC04003573F477FE0FF9885E07CBFE52343F8C73EE0F21031") (owner "Xilinx"))
              (property INIT_11 (string "00003BA7AFE23350EF261A3CE7E0FFF0EFFBFB278760130F3FB2F31FE07FD33C") (owner "Xilinx"))
              (property INIT_12 (string "4007FD81F01E01FF4BFF80FEB00F1AA3FFE10BC08FF4285346401FFC57FFD0F9") (owner "Xilinx"))
              (property INIT_13 (string "FCDBA03E8709E0C5BFE46054C60000D69FF0B1D3FCDFBFBF611370E197E7080E") (owner "Xilinx"))
              (property INIT_14 (string "1FF2CD2AC000E5C9F6B98BFF18FE9EFFFCC00021BFF51817F6FFE00EDF5F999E") (owner "Xilinx"))
              (property INIT_15 (string "D0CF89FFFFFFC7EE7820302FEFFB1C2360057FDF349F89FFFFD9EFFFF0C03E7B") (owner "Xilinx"))
              (property INIT_16 (string "73FFC7EF9FFAF1FDE7DF8FFDBAAF89FFE3973C5EFC1F983017FAE3DE264DFFFD") (owner "Xilinx"))
              (property INIT_17 (string "EFC21FF2511F8DFFC213FFB95FFFFFFFD9F817F8BBFFFFD9DA6B8DFFE7E7F3F7") (owner "Xilinx"))
              (property INIT_18 (string "C5BA1BF207F01FFFDBFB7FEFFDFFE6EF001F89FFC470310BF003FFFFD9FAF1D7") (owner "Xilinx"))
              (property INIT_19 (string "C9F00FC000EC009ED60B0DFFFD02001FFC07FC0001F99FF80008590F6C8F0DFF") (owner "Xilinx"))
              (property INIT_1A (string "467305FF780E190007807F0F81F2FE000FE67FEA767305FFFFE05EEC3FFFC000") (owner "Xilinx"))
              (property INIT_1B (string "F3F0FC07F8F203000003FFFBBE6305FFFC8FFFE0107EBA07E9F21DF80CA7FFCE") (owner "Xilinx"))
              (property INIT_1C (string "00001FF7FF32440002FFFFF0FBF387DFE8F20000000007CFFE730407FFE7FFEF") (owner "Xilinx"))
              (property INIT_1D (string "F7F0187007F8E000DCE61C00000398FFFD385600C02FFFF803FF7807E4EA8020") (owner "Xilinx"))
              (property INIT_1E (string "18ED1F000007F8E0C73F53E0C7011EF808FF1BD2DCE61F800007B8671D185200") (owner "Xilinx"))
              (property INIT_1F (string "3DEF7BFC0FFFEF3A03FF77C01CFE3E00000FF8E00B2F73FCFFF1DE7C187FBFC0") (owner "Xilinx"))
              (property INIT_20 (string "47FFB74068F00800003FFA603E1F7BFF007FFD3F8BFF37C01E581E00000FF820") (owner "Xilinx"))
              (property INIT_21 (string "07FFF8007BCD7A00002FFE1229FFE748F800808000FFFA6017FF7BF001FFFD3D") (owner "Xilinx"))
              (property INIT_22 (string "0007C7F78FFF534BF80004000FFFF8003C007A00003FFFE315FF934A78000480") (owner "Xilinx"))
              (property INIT_23 (string "FC0004417FFEF800FC00F200000007C7ACFFD64FF80004202FFFB800FC007200") (owner "Xilinx"))
              (property INIT_24 (string "00FF1280000F017F05FE7A4FF4001FC0000007ECB0807200001C061FC47FB34F") (owner "Xilinx"))
              (property INIT_25 (string "3878580000000F91D835FFFF00007A80C00F807E4C7F3C081F00380118FDFFF8") (owner "Xilinx"))
              (property INIT_26 (string "17FFFFFE00001A8C04080F807FFFFFF9000003F0601FFFF900001A8030078FD7") (owner "Xilinx"))
              (property INIT_27 (string "005C3FFF839FE0F01F0BF800017FFFFE00001AFC031C3FC8FFFE7843F8CCFF80") (owner "Xilinx"))
              (property INIT_28 (string "31FBFFF800005BFFDE001200002E7FFFFEA0073001F3FFC00001FFFFD0001A1C") (owner "Xilinx"))
              (property INIT_29 (string "FC00000001E7FFFCEE5F1FBFF1FFFFFC00007BFFFE38020001FFFFFFF845FF18") (owner "Xilinx"))
              (property INIT_2A (string "8E7FFFBFF1FFFFFF800001FC000CE206011FFFF1CD7FFF3FF1FFFFFF000000FF") (owner "Xilinx"))
              (property INIT_2B (string "87EFFE3119D8260701D1CFF18E7FFFFFF1FFFFFED203FC001577260701DDFFFD") (owner "Xilinx"))
              (property INIT_2C (string "C00BBE03C17FFFFFF9C40F1FFC8BB3FACD98660081E8E012717FFFFFF1FFFFFF") (owner "Xilinx"))
              (property INIT_2D (string "F15803381394B44ACDD87621F02FBF80017E7FFFCE1C3FE00F9032FACD9C7290") (owner "Xilinx"))
              (property INIT_2E (string "C310E7FFFE2FB0D00DDE3C0FC1E0C2804351B44ACD1077CFFCAFBFE001FFFFE1") (owner "Xilinx"))
              (property INIT_2F (string "15E1FE7B5066DD8483D2844A6330E3FFFFEFA6901CF80C1FA744C68FC213A44A") (owner "Xilinx"))
              (property INIT_30 (string "4B9284C46315E5BFFF8FB200061C6FA113D8F304CF93804E2335E3C3FF4FB610") (owner "Xilinx"))
              (property INIT_31 (string "FF0FA53A142E262FCF9CE30448B284C66235E5B9FFCFB6F2046C2FBCC1DFF104") (owner "Xilinx"))
              (property INIT_32 (string "CF9CC314C2B100C66315EFF77D0FB6B21A0A0587CF9CE304C0B180C66335EEE4") (owner "Xilinx"))
              (property INIT_33 (string "6315EFFF000FA336460C1B8BCF9CC11408B100E66315EFF7600FA636060C1BCF") (owner "Xilinx"))
              (property INIT_34 (string "020C1B87CFDCF3FE0EB900E6633DAFFF000FA076460C1BDBCFDCC1070CB110E6") (owner "Xilinx"))
              (property INIT_35 (string "08B8A966613DEFFF0009803606081BEFCFDFFEFF0AB98066613DEFFF0C0B8016") (owner "Xilinx"))
              (property INIT_36 (string "0009A036060833EFCF9F3EFD2AB8B0E6613DEFFF000BA036060233CFCFDF3FFE") (owner "Xilinx"))
              (property INIT_37 (string "C79F0CF32AF983A6653DEFFF0129A036069E33EFC79FBE3B3AB9A1A6613DEFFF") (owner "Xilinx"))
              (property INIT_38 (string "65DCEFFF1FE02034079C3BE28F837E3F0AF983AF65DDAFFF19E9A034079233E3") (owner "Xilinx"))
              (property INIT_39 (string "039C7AA3CFFC26FB0AE903E765DCAFFFD7E02034079C3A22CFFF2C330AF903AF") (owner "Xilinx"))
              (property INIT_3A (string "0AED13BFDDDCAFFF000020340FAC5AA3CFFC84FB0AED03AF4DDCAFFF80E02034") (owner "Xilinx"))
              (property INIT_3B (string "000020140FBC5EEFCFDF7EFB0AEF93FFDDDCAEFF000020140FBC5BEFCFD93CF7") (owner "Xilinx"))
              (property INIT_3C (string "EFDF08F70AEF9FBFFDD2BFFF00E030140FBD5FEFEFDF7CFF0AEDDFBFDDDCBFFF") (owner "Xilinx"))
              (property INIT_3D (string "D752BF7F7FF030140BED5FEFEFDABCC60AEFFEBFDD32AF7F0FE030140BFC5FEF") (owner "Xilinx"))
              (property INIT_3E (string "0BFD5FEFEFDF3DC60A67DFA9717ABF7FFFF030040BFD5FEFEFDB7CE60AEFFEFF") (owner "Xilinx"))
              (property INIT_3F (string "0A675EE977FABFFFFFF034040BEC5FEFEFDF75C60A675FF907FABF7FFFE03404") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC24884082") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000300000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "001C000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "000000000000000000000000003E000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "00000000004000000000000000000000000000000000000000FE000000000000") (owner "Xilinx"))
              (property INIT_14 (string "2042000000000000000000000000000000008000001000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000007000000000100000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "000000000000000000000000000000000000000000000064802001400D8111D1") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000F013FCF87FFFFF01000000000000000000000000F017FC78FFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "787FFFFF00000000000000000000000000F013FE787FFFFF0100000000000000") (owner "Xilinx"))
              (property INIT_02 (string "000000000000000000F013FC783FFFFC00000000000000000000000000F013FC") (owner "Xilinx"))
              (property INIT_03 (string "00F012FC387FF90400000000000000000000000000F013FC787FFFC000000000") (owner "Xilinx"))
              (property INIT_04 (string "00000000000000000000000000F012FC383FE100000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000F0123C3830C10000000000000000000000000000F0127C383C4100") (owner "Xilinx"))
              (property INIT_06 (string "3830400000000000000000000000000000F01238383040000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "000000000000000000F012383030400000000000000000000000000000F01238") (owner "Xilinx"))
              (property INIT_08 (string "0070121830304000000000000000000000000000007012383830400000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000070101810304000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000701018102000000001000000000000000000000060101810300000") (owner "Xilinx"))
              (property INIT_0B (string "0000300000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000060600000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000700000000000000000000000000000000000000070000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000400000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "00000000000000000060C000000000000000000000000000000000000040C000") (owner "Xilinx"))
              (property INIT_10 (string "0073C0000000000000000000000000018001800E0071C0000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "00000000000000018001800E1072C0000000000000000000000000018001800E") (owner "Xilinx"))
              (property INIT_12 (string "8001860E18678000000000000000000000000001C001800E1076C00000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000FF8000000000018001C60E18078000000000000000000000000001") (owner "Xilinx"))
              (property INIT_14 (string "00000000800003011800000000000001FFFF800000004000C000020218000000") (owner "Xilinx"))
              (property INIT_15 (string "00000000000007FBFFFF8000000000000000030310000000000007FBFFFF8000") (owner "Xilinx"))
              (property INIT_16 (string "FFF98000000000000000000000000000000007A9FFFF80000000000000000303") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000004037FF9800000000000000000000000000000000403") (owner "Xilinx"))
              (property INIT_18 (string "000000061E940000000000000000000000000000000004033FFD000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000C00040000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "000000000000000C080000000000000000000000000000000000040C08000000") (owner "Xilinx"))
              (property INIT_1B (string "089000000000000000000000000000000000000E280000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000001CC3FB000000000000000000000000000000000000C") (owner "Xilinx"))
              (property INIT_1D (string "0000008FFF800000000000000000000000000000000000CFFF80000000000000") (owner "Xilinx"))
              (property INIT_1E (string "00000000000000000000000000000487FFE00000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "00000000000000CFFF000000000000000000000000000000000000C7FFC00000") (owner "Xilinx"))
              (property INIT_20 (string "FC000000000000000000000000000000000000FFFE0000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "000000000000000000000070F0000000000000000000000000000000000000F0") (owner "Xilinx"))
              (property INIT_22 (string "0000003000000000000000000000000000000000000000300000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "00000000000000000000000000000FC000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000F8FFF800000000000000000000000000000000000003C000000000") (owner "Xilinx"))
              (property INIT_29 (string "E000000000000000000000000000000000C07FE0580000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "00000000000000000038008FF90000000000000000000000000000000FFD3E0F") (owner "Xilinx"))
              (property INIT_2B (string "3FF8000FFF8000000000000000000000000000000FF9FFCFFF80000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000003FFFFFFFFF000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "000000003FFFFFFFFF8000000000000000000000000000003FFFFFFFFF800000") (owner "Xilinx"))
              (property INIT_2E (string "7C0000000000000000000000000000000FFFFFEC7C0000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "000000000000000007C3FFF03C00000000000000000000000000000007EFFFFC") (owner "Xilinx"))
              (property INIT_30 (string "0FC1FFC0380000000000000000000000000000000FC1FFC03C00000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000F80FFE020000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "000000000700FB80000000000000000000000000000000000780FFC010000000") (owner "Xilinx"))
              (property INIT_33 (string "100000000000000000000000000000000700F2000C0000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000000000000200F000000000000000000000000000000000000700F000") (owner "Xilinx"))
              (property INIT_35 (string "0000FFC000000000000000000000000000000000060060000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "00000000000000000000000000007F0000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000007F800000000000000000000000000000000003C07F0000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000C10000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "00000000000010000000000000000000000000000000000000003C0000000000") (owner "Xilinx"))
              (property INIT_3D (string "1000000000000000000000000000000001000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000003000000") (owner "Xilinx"))
              (property INIT_3F (string "0300000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "801F0C700000180000000000BFFFFFFFDFFFE703CF1E043000000C0000000001") (owner "Xilinx"))
              (property INIT_01 (string "00000001FF9EFFFFFEFFFF93801F8E300018080000000001FFFFFFFFFEFFF803") (owner "Xilinx"))
              (property INIT_02 (string "FFFFDEF3FF1E00780270080000000000FFFE7FFFFFF3DF83F81F047000F00800") (owner "Xilinx"))
              (property INIT_03 (string "F0001C0000000006FFFFFFF7FFFFFEF07F1E007FC0E0180000000008FFFFF9FF") (owner "Xilinx"))
              (property INIT_04 (string "FFFFFFFFFEFFFF83B30600780C001C0000000008FFFFFFFFDFFFFFB13F0F8039") (owner "Xilinx"))
              (property INIT_05 (string "FF19303FC0001C000000000CFFFFFFFFFFFBDF07FB1C087800001C000000000C") (owner "Xilinx"))
              (property INIT_06 (string "0000000000FFFFFFFFFFFE07E311C83FFE000000000000001FFFFFFFFFFFDC00") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFB00080F7F1E0000000000000009FFFFFFFFFF0773138807FF9E0000") (owner "Xilinx"))
              (property INIT_08 (string "FA000C0000000000000000007FFFF4FFFF80003FF702000000000000000006FF") (owner "Xilinx"))
              (property INIT_09 (string "0000000001F000207FEF0BBFE2000000000000000000000010FFE03FFFFF0BFF") (owner "Xilinx"))
              (property INIT_0A (string "007F80FF000000000000000000000000000002003FFE03FF6000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "000000000000000000000000003F8FE004000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000001FFC0000FFF000000000000000FF80000000000000000007FF00000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000001000FFFFFC0000000003FC000001F800000000000000FFFFC000") (owner "Xilinx"))
              (property INIT_0E (string "7FFFFD0000000000000000000000000000000000FFFFFD00000BF200F8000000") (owner "Xilinx"))
              (property INIT_0F (string "0C0000000000000000000020807FFC0000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000021F000000001F800000000000FC00040000000000") (owner "Xilinx"))
              (property INIT_11 (string "000078075FCFF000000FE0400000000000000000000000037F8A3800003FC000") (owner "Xilinx"))
              (property INIT_12 (string "000000000FE2000080000000000078020F800000000000007C00000000000000") (owner "Xilinx"))
              (property INIT_13 (string "00000000000038001FC0000000000000007F000000000000000FF8000F860000") (owner "Xilinx"))
              (property INIT_14 (string "1FF2000000000000000F000000000000000038003FE2000000000000003F0000") (owner "Xilinx"))
              (property INIT_15 (string "0007000000000001000000001FF2000000000000000F00000000000000000400") (owner "Xilinx"))
              (property INIT_16 (string "000017E007F20000000000000007000000000180000000000FF0F00000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000010000000000000000000007F00000000000000005000000000000") (owner "Xilinx"))
              (property INIT_18 (string "000000000000000007F800000000000800000000000000000000000007F00000") (owner "Xilinx"))
              (property INIT_19 (string "01F800000000000000010000000000000000000007F800000000000000010000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000002000000000000000000000000000000000000000300000000000000") (owner "Xilinx"))
              (property INIT_1C (string "000000000000000000000000000003C002000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0F40000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "000000000000000000000000000000000000F000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "000000000000000000007000000000000000000000000000000000000000F000") (owner "Xilinx"))
              (property INIT_20 (string "0000600000000000000000000000000000000000000070000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000400600000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000010007000000000000000000000000000000000000000700000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000010007800000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000100000000000000000000000000000000000000010002000") (owner "Xilinx"))
              (property INIT_25 (string "4780000000000000A000000000000000000000001380000000000000A3000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "00000000003FFFF001F380000000000000000000000000000000000001FFFF00") (owner "Xilinx"))
              (property INIT_28 (string "00313F8000000000000000000000000000FFFE30000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "000000000000000000FFFF9E00333BE000000000000000000000000000FFFF10") (owner "Xilinx"))
              (property INIT_2A (string "F1FFFF9F807303F8000000000000000000000007F1FFFF9F803303EE00000000") (owner "Xilinx"))
              (property INIT_2B (string "C00000000000000000000007F0FFFF9FB0FB03FC9A0000000000000000000007") (owner "Xilinx"))
              (property INIT_2C (string "0000000000FCFF9FF0FFFF00004C0000000000000000000780FFFF9FF0FBFFFF") (owner "Xilinx"))
              (property INIT_2D (string "F0003F04004C0000000000000000000000FE7E0FF3FE0000204C000010000000") (owner "Xilinx"))
              (property INIT_2E (string "000000000000002000FFFE0003F8810400404000000000000000000000FFBFFF") (owner "Xilinx"))
              (property INIT_2F (string "1E03FE30204081042040400000000000000000201FFC003FA040810421C04000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000301FFC20322060E70C304000000000000000000030") (owner "Xilinx"))
              (property INIT_31 (string "000000000CE0203BFFF0C30C3040001000000000000000001FE0203130F0C30C") (owner "Xilinx"))
              (property INIT_32 (string "FFF8C3041100001000000000000000000DE037FFFEF0C3041140001000000000") (owner "Xilinx"))
              (property INIT_33 (string "000000000000000001E03FFFFFF8C30411000010000000000000000000E03FFF") (owner "Xilinx"))
              (property INIT_34 (string "01F03FFFFEF8C38C11004000000000000000000000F03FFFFBF8C30E31000010") (owner "Xilinx"))
              (property INIT_35 (string "11005200000000000000000001F03FFF7CF9E78C010042000000000000000020") (owner "Xilinx"))
              (property INIT_36 (string "0000000000F037FEFFFBE79E31004200000000000000000000F03FFD7FFFE78E") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFF31004210000000000000000000F037FFFFF9EFFF3100421000000000") (owner "Xilinx"))
              (property INIT_38 (string "000000000000000000F037FFFFFFFFFF31004000000000000000000000F0377F") (owner "Xilinx"))
              (property INIT_39 (string "00F037FFFDFFDFFF11004000000000000000000000F037FFFFFFFFFF31004000") (owner "Xilinx"))
              (property INIT_3A (string "11000000000000000000000000F037FFFDFFFFFF110040000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000F037FF7CFFFFFF11000000000000000000000000F037FFFDFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FDFFFFFF01000000000000000000000000F037FFFFFFFFFF0100000000000000") (owner "Xilinx"))
              (property INIT_3D (string "000000000000000000F037FFFDFFFFFF01000000000000000000000000F037FF") (owner "Xilinx"))
              (property INIT_3E (string "00F017FEF8FFFFFF11000000000000000000000000F037FFFDFFFFFF01000000") (owner "Xilinx"))
              (property INIT_3F (string "11000000000000000000000000F017FC78FFFFFF110000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF400540") (owner "Xilinx"))
              (property INIT_31 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_32 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_33 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_34 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_35 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_36 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_37 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_38 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_39 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3B (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3C (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3D (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000007C80E07E00000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "000000007F800040000000000000000000000000000000007F80000000000000") (owner "Xilinx"))
              (property INIT_02 (string "000000000000000000000000000000007F980000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "00000000000000007F000000000000000000000000000000000000007F1E0000") (owner "Xilinx"))
              (property INIT_04 (string "7E000000000000000000000000010000000000007E0000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000071000000000007E00000000000000000000000003100000000000") (owner "Xilinx"))
              (property INIT_06 (string "000000007E0000000000000000000000000F1000000000007E00000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000003F1000000000007E0020000000000000000000001F1000") (owner "Xilinx"))
              (property INIT_08 (string "01FF1000000000003F000000000000000000000000FF1000000000007F000000") (owner "Xilinx"))
              (property INIT_09 (string "7E000000000000000000000003FF1000000000007F0000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "000000000FFF3000000000007F000000000000000000000007FF300000000000") (owner "Xilinx"))
              (property INIT_0B (string "000000003F00000000000000000000003FFF2000000000003F00000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000003FFFE3000000000003F8000000000000000000000FFFF0000") (owner "Xilinx"))
              (property INIT_0D (string "FFF2000000000000000000000000000000000003FFFC0000000000000FC00000") (owner "Xilinx"))
              (property INIT_0E (string "00000000E00000000000001FFFC810000000000000000000300000000000000F") (owner "Xilinx"))
              (property INIT_0F (string "000000F7FCC030000000000000000001800000000000007FFF20300000000000") (owner "Xilinx"))
              (property INIT_10 (string "000000000000000001FC0000000003DFF307B000000000000000000200380000") (owner "Xilinx"))
              (property INIT_11 (string "3FE20000000FBDFF303FB000000000000000000007FC000000038F7FCC0FB000") (owner "Xilinx"))
              (property INIT_12 (string "03FFB0000000000000000000FFC00000003FF7FCC0FFB0000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000FFFBE000007FFFFC80FFFB0000000000000000003FF01000000FFDFF2") (owner "Xilinx"))
              (property INIT_14 (string "5FADFC80FFFFB800000000000000000FFFF340001FEFFF203FFFB00000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000038FE3C6003FEBFF203FFFFB000000000000000001FFF8F8000") (owner "Xilinx"))
              (property INIT_16 (string "000000000000000000000000000000000000000000000021B7887FBAF3466888") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "000FC03BFF0E2C03079FFFFBFEEF63FFFFFF0000000FC03BFF0E2803871FFFFB") (owner "Xilinx"))
              (property INIT_01 (string "879FFFF8FBFF437FFFFB0000000FC03BFF0E2C01879FFEFBFEF7637FFFFB0000") (owner "Xilinx"))
              (property INIT_02 (string "FFFBE000000FC03BFF0E2C0387DFFFE3FBE3437FFFFB0000000FC03BFF0E2C03") (owner "Xilinx"))
              (property INIT_03 (string "FF0E2D03C79FE6FBFBE4437FFFFFC0000008C01BFF0E2C03879FFE3FFBE2437F") (owner "Xilinx"))
              (property INIT_04 (string "F964037FFFF800000008403BFF0E2D03C7DE1EFFF964037FFFFF0000000C403B") (owner "Xilinx"))
              (property INIT_05 (string "00084013FF0E25C3C7CF3EFFF166037FFFF000000008401BFF0E2583C7C3BEFF") (owner "Xilinx"))
              (property INIT_06 (string "C7CFBFFFD167C37FF892000000080019FF0C2DC7C7CFBFFFF166037FFF920000") (owner "Xilinx"))
              (property INIT_07 (string "9992000000000013FF0E2DC7CFCFBFFFD963C37FD99200000000001BFF0C2DC7") (owner "Xilinx"))
              (property INIT_08 (string "FF8E2DE7CFCFBFFF996047F99992000000000013FF8E2DC7C7CFBFFFD96643FF") (owner "Xilinx"))
              (property INIT_09 (string "9DE1FA599992000000000031FF8E2FE7EFCFBFFF99E07FDB9912000000000013") (owner "Xilinx"))
              (property INIT_0A (string "00000031FF8C2FE7EFDFFFFF9DE2F25999B2000000000031FF9E2FE7EFCFFFFF") (owner "Xilinx"))
              (property INIT_0B (string "00F04FC000000003C0000000000000000000000000433FC00000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "C0000000000000000000000001989F8000000002800000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "07E7FF9F0588FF0000003C07C00000000000C00000000000018AFF0000001003") (owner "Xilinx"))
              (property INIT_0E (string "00003800000000000001F7E7E3E3EF9F07B8FE0000003000000000000001F3E0") (owner "Xilinx"))
              (property INIT_0F (string "0001F3E7F7E7FFBF81993C0000001C00000000000001F3E7E183CF8F01B03C00") (owner "Xilinx"))
              (property INIT_10 (string "9F8C300000001000000000000001F3E677E67FB1818E380000001C0000000000") (owner "Xilinx"))
              (property INIT_11 (string "000000000001F3E677E67FB1AF8D300000000000000000000001F3E677E67FB1") (owner "Xilinx"))
              (property INIT_12 (string "77E679B1A798400000000000000000000001F3E637E67FB1AF89200000000000") (owner "Xilinx"))
              (property INIT_13 (string "00000001FF0040000001F3E677E639B1A7F8400000000000007FC0000001F3E6") (owner "Xilinx"))
              (property INIT_14 (string "0001F3E777E7FCBEA7FF8000000007FE000040000001B3E737E7FDBDA7FFE000") (owner "Xilinx"))
              (property INIT_15 (string "B800000000000004000040000000F187F7E7FCBCAFFF00000000000400004000") (owner "Xilinx"))
              (property INIT_16 (string "0006400000000003E7E7FF9F30000000000008560000400000000007F7E7FCBC") (owner "Xilinx"))
              (property INIT_17 (string "000000008000000000000AAC8006400000000000000000004000000000000BAC") (owner "Xilinx"))
              (property INIT_18 (string "00000D29E16B00000000000000000009000000000000092CC002800000000000") (owner "Xilinx"))
              (property INIT_19 (string "00000FF81E303C7E0000000000000D73FFFA0000000000001F3E3C7800000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000C33F7F80000000183E01E3C3C7E0000000000000933F7FC0000") (owner "Xilinx"))
              (property INIT_1B (string "F7680000000303E00C00001E0000000000000EB1D7F80000000103F00E3C3C1E") (owner "Xilinx"))
              (property INIT_1C (string "000000180000000000000E33C0400000000303E00000001E0000000000000FF3") (owner "Xilinx"))
              (property INIT_1D (string "00000F700070000000000000000000000000000000000F300070000000020000") (owner "Xilinx"))
              (property INIT_1E (string "00000000000000000000000000000B4800100000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "000000000000073000C0000000000000000000000000000000000F0800200000") (owner "Xilinx"))
              (property INIT_20 (string "0200000000000000000000000000000000000700010000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "00000000000000000000078F0C00000000000000000000000000000000000F0F") (owner "Xilinx"))
              (property INIT_22 (string "000007CFC0000000000000000000000000000000000007CFFC00000000000000") (owner "Xilinx"))
              (property INIT_23 (string "000000000000080000000000000007F000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000800000000000000060000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000008000000000000000000000000000000000000000800") (owner "Xilinx"))
              (property INIT_26 (string "00001E0000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000001F03000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "000000003F070007FF00000000000000000000000000000000E3FC3800000000") (owner "Xilinx"))
              (property INIT_29 (string "1F8000000000000000000000000000003F3F801FA78000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "00000000000000003FC7FF70068000000000000000000000000000003002C1F0") (owner "Xilinx"))
              (property INIT_2B (string "4007FFF011400000000000000000000000000000700600300040000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000004000000000C00000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000040040000000007FF0000000000000000000000000004000000000780000") (owner "Xilinx"))
              (property INIT_2E (string "83C00FFC0000000000000000000006007000001383C3FF800000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000008783C000FC3C0003FE00000000000000000000E0478100003") (owner "Xilinx"))
              (property INIT_30 (string "703E003FC7C0000007FFC0000000000000000000703E003FC3C00001FF800000") (owner "Xilinx"))
              (property INIT_31 (string "000000000000000000000000707F001FDFC00000000F00000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000078FF047FFFC00000000000000000000000000000787F003FEFC00000") (owner "Xilinx"))
              (property INIT_33 (string "EFC0000000000000000000000000000078FF0DFFF3C000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "00000000000000007DFF0FF7FFC0000000000000000000000000000078FF0FFF") (owner "Xilinx"))
              (property INIT_35 (string "7FFF003FFFC00000000000000000000000000001F9FF9FFFFFC0000000000000") (owner "Xilinx"))
              (property INIT_36 (string "000000000000000000001FF07FFF80FFFFC000000000000000000000000000F8") (owner "Xilinx"))
              (property INIT_37 (string "000031F07FFF807FFFC00000000000000000000000003BF07C3F80FFFFC00000") (owner "Xilinx"))
              (property INIT_38 (string "FFC000000000000000000000000031F07FFFFFFFFFC000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "00000000001000007FFFFFFFFFFE00000000000000000000001011007FFFFFFF") (owner "Xilinx"))
              (property INIT_3A (string "FFFFFFFFFF0F80000000000000000000001000007FFFFFFFFFDFC00000000000") (owner "Xilinx"))
              (property INIT_3B (string "00000000000000000000000FFFFF3EFFFE860000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "07C003E03FFFEFFFFF800000000000000000000003C000FF3FFFC3FDFF860000") (owner "Xilinx"))
              (property INIT_3D (string "EF800000000000000000000003C000007EFFFFFFFF8000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "000000003FC00000FFE19FFFFF00000000000000000000000FC00000FCFFFFFF") (owner "Xilinx"))
              (property INIT_3F (string "7C81C8FE0000000000000000000000007F0000007FC01FFFFC00000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "7FE8D2B80C380400010000FF43FCFFF7BFFF18FC30E900F80878100007C1007E") (owner "Xilinx"))
              (property INIT_01 (string "6F00007E0F7F1FFFFF73FE6C7FE861E80C601400030000FE059CBFFF9F7FE7FC") (owner "Xilinx"))
              (property INIT_02 (string "FEF3FD0C3EC9F3A701A814C3EE00037F0F9F01FFFFFFFE7C07E8FAB806485400") (owner "Xilinx"))
              (property INIT_03 (string "0860E09F003E07F908FF41E39FFFFD0FBEC9FFA0211404CFC00000F7007E04E7") (owner "Xilinx"))
              (property INIT_04 (string "0003FFFFFF7B807C5CF9FF87F34061F8033807D701FF3BFFBEFFB04ED2F07FC6") (owner "Xilinx"))
              (property INIT_05 (string "03E6CFC03F7FE3F00383073200007FFFFFF5A0FA24E3F787FFFDE1F8039A37B2") (owner "Xilinx"))
              (property INIT_06 (string "012301F3FF0001FFFFFF81F81DEE37C231F9FFFE01A3C03EE00001FFFFF822FF") (owner "Xilinx"))
              (property INIT_07 (string "FFFF80093403F7F7B0E9FE1F01B1960307F6001FFFFF80F9A86877FBF861FFEC") (owner "Xilinx"))
              (property INIT_08 (string "E58310FFE0021FE003F03FFF80FFEB02007BFFDFE8FD8CFFE000F822001FF900") (owner "Xilinx"))
              (property INIT_09 (string "00000C03FE0FE15FFC10F5FFFD6E9F1FE0008000000FF0FFEF01FFF00000941F") (owner "Xilinx"))
              (property INIT_0A (string "FFA07F02FFC0E200B18081FE0000000073FFF56E4781FCF39FE60713E300A03E") (owner "Xilinx"))
              (property INIT_0B (string "01223BF8FFFFC00000000004FFC0701FFBC30001A0003FC0BF80000000033F0C") (owner "Xilinx"))
              (property INIT_0C (string "007FFFE7E3FFE30F8C0000000033FFC0007FFE0000009FDF7FFFEBF0C0034041") (owner "Xilinx"))
              (property INIT_0D (string "0180E0000023E0000000030001FFFFFCF30FFFFE15C000040123780000003C00") (owner "Xilinx"))
              (property INIT_0E (string "800002FC03FDFF3FFFE00001C181600000273068000002F000F40DFF07C007F8") (owner "Xilinx"))
              (property INIT_0F (string "937FE0000002003000000C507F8003BC04010E0FFFFC0000010303A8000E0060") (owner "Xilinx"))
              (property INIT_10 (string "000000000C0003F00203A70DEC387FE000646018FE000460F203FA100FFE170F") (owner "Xilinx"))
              (property INIT_11 (string "00030768AFF00FDE0E309CA1F004000F000007E00001FE4CBF75C41FC3DFFFE0") (owner "Xilinx"))
              (property INIT_12 (string "838F0E10F01D000060000000400FA7CDFF5F79F90F0F786783E00001E0000000") (owner "Xilinx"))
              (property INIT_13 (string "00007800003FC6C667BFD40100000E1E0F80201000007900003797CF7719D411") (owner "Xilinx"))
              (property INIT_14 (string "2FED79EF8448002C0E3003FF0000600001F0440E4FDDF0260D00001E0F40007E") (owner "Xilinx"))
              (property INIT_15 (string "031807FF0000001883FFF8F86FEDFF6D8000000E07B083FF0000000003C0FBE0") (owner "Xilinx"))
              (property INIT_16 (string "000068D00BEDFFFDC020000C030803FF0000BE190000378C77EF0FFE2000000C") (owner "Xilinx"))
              (property INIT_17 (string "FCC8680801EE03FF00EC00000000000009EF1FFDFFF8000801AA03FF000FFC00") (owner "Xilinx"))
              (property INIT_18 (string "020190000000000009E700000000000400E703FF0301B0000000000048EF000D") (owner "Xilinx"))
              (property INIT_19 (string "0E07000000140000267203FF000070000000000009F600000040012604F603FF") (owner "Xilinx"))
              (property INIT_1A (string "065F03FF00000000000000000F9E000000040000067B03FF0000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "00000000059E000000000000065F03FF0000000000003800049E000000000000") (owner "Xilinx"))
              (property INIT_1C (string "000005E0063F01FF0000000000000C30E5BE000000000400065703FF00000000") (owner "Xilinx"))
              (property INIT_1D (string "F0BFF00001F8F80027FE000003EFF7E0063F01FFE00000000000280007FE0000") (owner "Xilinx"))
              (property INIT_1E (string "E466000000FFC7EFEE37000007FFF00000000F47E7FE0000002F87E0E627010C") (owner "Xilinx"))
              (property INIT_1F (string "802700000000000000000F47F04C010001FFC7EF803700000001F00000000F47") (owner "Xilinx"))
              (property INIT_20 (string "7E001F47E0F1802AFFFFFFEF802F00000000000060000F47F0D9800EFFFFEFFF") (owner "Xilinx"))
              (property INIT_21 (string "FFFFDFEF87FF010F00000000D8009F47E005807BFFFFFFEF803F000000000000") (owner "Xilinx"))
              (property INIT_22 (string "000000002E000F47E038007FFFFFCFEF87FF010F000000005E008F47E008087F") (owner "Xilinx"))
              (property INIT_23 (string "E001B80FFFFFFFE307FF01BB000000002E000667E0A0383FFFFFFFEF07FF013F") (owner "Xilinx"))
              (property INIT_24 (string "C0FD0001000000002F00FE47E0004000800207E006FF0103000000002F005E47") (owner "Xilinx"))
              (property INIT_25 (string "B860FC704C0000035FBFFFFF0000010100000081EC60CC07E000002358000006") (owner "Xilinx"))
              (property INIT_26 (string "FFFFFFFE00000000F0000007FFFFFFFFE04017FFFFFFFFFD0000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "C1C100000BC0000FFE0C7FFFFFFFFFFF80000000F0000001FFFFFFC7FE0000FF") (owner "Xilinx"))
              (property INIT_28 (string "FFCEC07FFFFFFFFFDC000301A670000001A001CFFFFFFFFFFFFFFFFFD0000101") (owner "Xilinx"))
              (property INIT_29 (string "FE00FB80FE000003FF000061FFCCC41FFFFFFFFFFE2803815E000000010000EF") (owner "Xilinx"))
              (property INIT_2A (string "FE0000607F8CFC07FFFFFFFFF1911300FE60000BFE0000607FCCFC11FFFFFFFF") (owner "Xilinx"))
              (property INIT_2B (string "3FFFFFB31DDB0000C6E0000FEF0000604F04FC0365FFFFFF111101009EE0000F") (owner "Xilinx"))
              (property INIT_2C (string "F34FC0000F0300600F0000FFFFB3F23FFD990000F7FE00087F0000600F040000") (owner "Xilinx"))
              (property INIT_2D (string "0FFFC0FA37B0F73FFDD90080FE4FC0003F0181F00C01FFFFDFB0F63BED9901C1") (owner "Xilinx"))
              (property INIT_2E (string "FFF90000FFCFC05E3F0001FFFC07620833BFBFBFFDF90000FF4FC0781F004000") (owner "Xilinx"))
              (property INIT_2F (string "E9FC01CFD1AF5EFBD7BEBF3BFFF90000FFFFC05FEF03FFC05FAE420BD23FBFBB") (owner "Xilinx"))
              (property INIT_30 (string "FFFEDF3FFFFD0000F1FFC04FE883D38DFF9F18F3CFBFDF3FFFF90001F7FFC04F") (owner "Xilinx"))
              (property INIT_31 (string "061FC07FFB9ED7C4000F3CF3CFBEDF2FFFFD000040FFC07FE81C138ECF0F3CF3") (owner "Xilinx"))
              (property INIT_32 (string "00073CFBEEFFDE2FFFFD0000001FC079F29E0800010F3CFBEABFDF2FFFFD0000") (owner "Xilinx"))
              (property INIT_33 (string "FFFD0000001FC0FBFEDE001800073CFBEAFF7E2FFFFD0000001FC079FF9E0010") (owner "Xilinx"))
              (property INIT_34 (string "FEEE001001073C73EAFFBB3FFFFD0000001FC0F9FFEE407804073CF1CAFFFE2F") (owner "Xilinx"))
              (property INIT_35 (string "EEFFAC3FFFFD0000001FCC79FEEE001083061873FAFFBD3FFFFF0000001FC8D9") (owner "Xilinx"))
              (property INIT_36 (string "003FCC79FF0E080100041861CEFFBC3FFFFF0000001FCCF9FFCE001280001871") (owner "Xilinx"))
              (property INIT_37 (string "00003FFECAFFBC2FFFFF0000003FC8B9FF0E0800000610FACAFFBC2FFFFD0000") (owner "Xilinx"))
              (property INIT_38 (string "FFFF000083EFC0B9FF0E08100007FFF2CAFFBE3FFFFF0000802FC0B9FF0E0890") (owner "Xilinx"))
              (property INIT_39 (string "FF0E0800023EA1FAEAFF3E3FFFFF000083EFC0B9FF0E0800003FCFFECAFFBE3F") (owner "Xilinx"))
              (property INIT_3A (string "EAFF6E3FFDDF0000006FC0BBFF0E08000238FFFEEAFF3E3FFFDF000080EFC0B9") (owner "Xilinx"))
              (property INIT_3B (string "000FC0BBFF0E0800833FFFFAEAFF6A3FFDDF0000002FC0BBFF0E0800023FFFFA") (owner "Xilinx"))
              (property INIT_3C (string "023FF7FAFAFF423FFDD30000000FC07BFF0E0800003FFFFAFAFF623FDDFF0000") (owner "Xilinx"))
              (property INIT_3D (string "D1130000000FC03BFF0E0800023F7FFAFAFF433FFD130000000FC03BFF0E0800") (owner "Xilinx"))
              (property INIT_3E (string "FF0E2801071FFFFAEAEF423913FB0000000FC03BFF0E0800023FFFFAFAEF433F") (owner "Xilinx"))
              (property INIT_3F (string "EAEF63FDFFFB0000000FC03BFF0E2803871FFFFAEAEF62393FBB0000000FC03B") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_2))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename doutb_0_ "doutb<0>")
              (joined
                (portRef (member doutb 7))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
              )
            )
            (net (rename doutb_1_ "doutb<1>")
              (joined
                (portRef (member doutb 6))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
              )
            )
            (net (rename doutb_2_ "doutb<2>")
              (joined
                (portRef (member doutb 5))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
              )
            )
            (net (rename doutb_3_ "doutb<3>")
              (joined
                (portRef (member doutb 4))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
              )
            )
            (net (rename doutb_4_ "doutb<4>")
              (joined
                (portRef (member doutb 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
              )
            )
            (net (rename doutb_5_ "doutb<5>")
              (joined
                (portRef (member doutb 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
              )
            )
            (net (rename doutb_6_ "doutb<6>")
              (joined
                (portRef (member doutb 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
              )
            )
            (net (rename doutb_7_ "doutb<7>")
              (joined
                (portRef (member doutb 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 7))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 6))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 5))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 4))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
              )
            )
            (net clkb
              (joined
                (portRef clkb)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_2))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net ena
              (joined
                (portRef ena)
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_0_ "dinb<0>")
              (joined
                (portRef (member dinb 7))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_1_ "dinb<1>")
              (joined
                (portRef (member dinb 6))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_2_ "dinb<2>")
              (joined
                (portRef (member dinb 5))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_3_ "dinb<3>")
              (joined
                (portRef (member dinb 4))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_4_ "dinb<4>")
              (joined
                (portRef (member dinb 3))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_5_ "dinb<5>")
              (joined
                (portRef (member dinb 2))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_6_ "dinb<6>")
              (joined
                (portRef (member dinb 1))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dinb_7_ "dinb<7>")
              (joined
                (portRef (member dinb 0))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_0_ "addrb<0>")
              (joined
                (portRef (member addrb 15))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_1_ "addrb<1>")
              (joined
                (portRef (member addrb 14))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_2_ "addrb<2>")
              (joined
                (portRef (member addrb 13))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_3_ "addrb<3>")
              (joined
                (portRef (member addrb 12))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_4_ "addrb<4>")
              (joined
                (portRef (member addrb 11))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_5_ "addrb<5>")
              (joined
                (portRef (member addrb 10))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_6_ "addrb<6>")
              (joined
                (portRef (member addrb 9))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_7_ "addrb<7>")
              (joined
                (portRef (member addrb 8))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_8_ "addrb<8>")
              (joined
                (portRef (member addrb 7))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_9_ "addrb<9>")
              (joined
                (portRef (member addrb 6))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_10_ "addrb<10>")
              (joined
                (portRef (member addrb 5))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_11_ "addrb<11>")
              (joined
                (portRef (member addrb 4))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_12_ "addrb<12>")
              (joined
                (portRef (member addrb 3))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_13_ "addrb<13>")
              (joined
                (portRef (member addrb 2))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addrb_14_ "addrb<14>")
              (joined
                (portRef (member addrb 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
              )
            )
            (net (rename addrb_15_ "addrb<15>")
              (joined
                (portRef (member addrb 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
              )
            )
            (net (rename web_0_ "web<0>")
              (joined
                (portRef (member web 0))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 7))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 6))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 5))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 4))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_4_ "dina<4>")
              (joined
                (portRef (member dina 3))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_5_ "dina<5>")
              (joined
                (portRef (member dina 2))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_6_ "dina<6>")
              (joined
                (portRef (member dina 1))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename dina_7_ "dina<7>")
              (joined
                (portRef (member dina 0))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 15))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 14))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 13))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 12))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_12_ "addra<12>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_13_ "addra<13>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename addra_14_ "addra<14>")
              (joined
                (portRef (member addra 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
              )
            )
            (net (rename addra_15_ "addra<15>")
              (joined
                (portRef (member addra 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_2))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_enb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out71))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_enb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out61))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_enb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out51))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_enb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out41))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out11))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out1))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_31__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_30__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_29__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_28__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_27__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_26__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_25__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_24__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_23__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_22__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_21__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_doutb "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux11))
                (portRef (member DOB 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux11))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_TRUE_DP_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design video_mem
    (cellRef video_mem
      (libraryRef video_mem_lib)
    )
    (property PART (string "6slx9tqg144-3") (owner "Xilinx"))
  )
)

