{
    "name": "RV12",
    "folder": "RV12",
    "sim_files": [],
    "files": [
        "rtl/verilog/pkg/biu_constants_pkg.sv",
        "rtl/verilog/pkg/riscv_cache_pkg.sv",
        "rtl/verilog/pkg/riscv_du_pkg.sv",
        "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
        "rtl/verilog/pkg/riscv_pma_pkg.sv",
        "rtl/verilog/pkg/riscv_rv12_pkg.sv",
        "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
        "submodules/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv",
        "bench/verilog/ahb3lite/dbg_bfm.sv",
        "rtl/verilog/core/memory/riscv_wbuf.sv",
        "rtl/verilog/core/riscv_bp.sv",
        "rtl/verilog/core/riscv_rsb.sv",
        "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
        "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
        "rtl/verilog/pkg/riscv_state_20240411_pkg.sv",
        "submodules/memory/rtl/verilog/rl_queue.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_generic.sv",
        "submodules/memory/rtl/verilog/rl_ram_1r1w_lattice.sv",
        "submodules/memory/rtl/verilog/rl_ram_1rw.sv",
        "submodules/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv",
        "submodules/memory/rtl/verilog/rl_ram_1rw_generic.sv",
        "rtl/verilog/core/memory/riscv_memmisaligned.sv",
        "rtl/verilog/core/riscv_wb.sv",
        "rtl/verilog/core/riscv_parcel_queue.sv",
        "rtl/verilog/core/memory/riscv_mmu.sv",
        "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
        "rtl/verilog/core/ex/riscv_div.sv",
        "rtl/verilog/core/cache/riscv_dcache_core.sv",
        "rtl/verilog/core/cache/riscv_noicache_core.sv",
        "rtl/verilog/pkg/riscv_pma_pkg.sv",
        "rtl/verilog/core/memory/riscv_membuf.sv",
        "rtl/verilog/core/riscv_du.sv",
        "rtl/verilog/core/riscv_rf.sv",
        "rtl/verilog/core/ex/riscv_bu.sv",
        "rtl/verilog/core/ex/riscv_alu.sv",
        "rtl/verilog/core/cache/riscv_icache_core.sv",
        "rtl/verilog/core/cache/riscv_cache_setup.sv",
        "rtl/verilog/core/cache/riscv_cache_tag.sv",
        "rtl/verilog/core/riscv_state1.7.sv",
        "rtl/verilog/core/cache/riscv_cache_memory.sv",
        "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
        "rtl/verilog/core/cache/riscv_icache_fsm.sv",
        "rtl/verilog/core/riscv_mem.sv",
        "rtl/verilog/core/cache/riscv_nodcache_core.sv",
        "rtl/verilog/core/riscv_ex.sv",
        "rtl/verilog/core/ex/riscv_lsu.sv",
        "rtl/verilog/core/riscv_pd.sv",
        "rtl/verilog/core/memory/riscv_pmachk.sv",
        "rtl/verilog/core/riscv_dwb.sv",
        "rtl/verilog/core/mmu/riscv_nommu.sv",
        "rtl/verilog/core/riscv_state1.9.sv",
        "rtl/verilog/core/ex/riscv_mul.sv",
        "rtl/verilog/core/riscv_id.sv",
        "bench/verilog/ahb3lite/memory_model_ahb3lite.sv"
    ],
    "include_dirs": [],
    "repository": "https://github.com/roalogic/RV12",
    "top_module": "riscv_core",
    "extra_flags": [],
    "language_version": "2017",
    "march": "rv32i",
    "two_memory": false
}