#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5563ce65f940 .scope module, "GoofyALU" "GoofyALU" 2 1;
 .timescale 0 0;
S_0x5563ce65fac0 .scope module, "GoofyCore" "GoofyCore" 3 1;
 .timescale 0 0;
S_0x5563ce662200 .scope module, "GoofyRam" "GoofyRam" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sam_save"
    .port_info 2 /INPUT 8 "ram_in"
    .port_info 3 /OUTPUT 8 "ram_out"
    .port_info 4 /INPUT 16 "ram_addr"
v0x5563ce662500_0 .net *"_s0", 15 0, L_0x5563ce674060;  1 drivers
v0x5563ce673770_0 .net *"_s2", 17 0, L_0x5563ce674150;  1 drivers
L_0x7f65187fa018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563ce673850_0 .net *"_s5", 1 0, L_0x7f65187fa018;  1 drivers
o0x7f65188430a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563ce673940_0 .net "clk", 0 0, o0x7f65188430a8;  0 drivers
v0x5563ce673a00 .array "memory", 65535 0, 15 0;
o0x7f65188430d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5563ce673ac0_0 .net "ram_addr", 15 0, o0x7f65188430d8;  0 drivers
o0x7f6518843108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5563ce673ba0_0 .net "ram_in", 7 0, o0x7f6518843108;  0 drivers
v0x5563ce673c80_0 .net "ram_out", 7 0, L_0x5563ce674270;  1 drivers
o0x7f6518843168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563ce673d60_0 .net "sam_save", 0 0, o0x7f6518843168;  0 drivers
E_0x5563ce6603e0 .event negedge, v0x5563ce673940_0;
L_0x5563ce674060 .array/port v0x5563ce673a00, L_0x5563ce674150;
L_0x5563ce674150 .concat [ 16 2 0 0], o0x7f65188430d8, L_0x7f65187fa018;
L_0x5563ce674270 .part L_0x5563ce674060, 0, 8;
S_0x5563ce662380 .scope module, "GoofySim" "GoofySim" 5 1;
 .timescale 0 0;
v0x5563ce673ec0_0 .var "clk", 0 0;
v0x5563ce673fa0_0 .var "res", 0 0;
    .scope S_0x5563ce662200;
T_0 ;
    %wait E_0x5563ce6603e0;
    %load/vec4 v0x5563ce673d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5563ce673ba0_0;
    %pad/u 16;
    %load/vec4 v0x5563ce673ac0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563ce673a00, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5563ce662200;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x5563ce662380;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563ce673ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563ce673fa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5563ce662380;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x5563ce673ec0_0;
    %nor/r;
    %store/vec4 v0x5563ce673ec0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5563ce662380;
T_4 ;
    %vpi_call 5 8 "$dumpfile", "dump.lxt" {0 0 0};
    %vpi_call 5 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5563ce662380 {0 0 0};
    %vpi_call 5 10 "$display", "Starting simulation" {0 0 0};
    %vpi_call 5 12 "$monitor", "clk", v0x5563ce673ec0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 5 14 "$display", "Simulation complete" {0 0 0};
    %vpi_call 5 14 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/alu.v";
    "src/core.v";
    "src/ram.v";
    "sim.v";
