

================================================================
== Vitis HLS Report for 'rdc_mont_139_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:37:04 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1440|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1310|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1374|   1703|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_384_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_34_fu_432_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_420_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln185_6_fu_230_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_482_p2      |         +|   0|  0|  71|          64|          64|
    |t_28_fu_668_p2           |         +|   0|  0|  71|          64|          64|
    |tempReg_20_fu_552_p2     |         +|   0|  0|  71|          64|          64|
    |temp_20_fu_441_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_394_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_572_p2              |         +|   0|  0|  71|          64|          64|
    |v_76_fu_510_p2           |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_255_p2      |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_646_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_224_p2     |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_236_p2     |      icmp|   0|  0|  13|           4|           4|
    |carry_41_fu_659_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_25_fu_587_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_528_p2       |        or|   0|  0|  64|          64|          64|
    |t_2_fu_674_p3            |    select|   0|  0|  64|           1|          64|
    |u_2_fu_607_p3            |    select|   0|  0|  64|           1|          64|
    |v_2_fu_557_p3            |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_140_fu_522_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_141_fu_534_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_142_fu_629_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_143_fu_577_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_144_fu_582_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_145_fu_593_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_516_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln189_fu_488_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1440|        1145|        1334|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_11    |   9|          2|    3|          6|
    |j_fu_94                  |   9|          2|    3|          6|
    |t_fu_82                  |   9|          2|   64|        128|
    |u_54_fu_86               |   9|          2|   64|        128|
    |v_fu_90                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_845                    |  33|   0|   33|          0|
    |ah_reg_760                           |  32|   0|   32|          0|
    |al_reg_750                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_765                           |  32|   0|   32|          0|
    |bl_reg_755                           |  32|   0|   32|          0|
    |icmp_ln185_reg_729                   |   1|   0|    1|          0|
    |icmp_ln186_reg_733                   |   1|   0|    1|          0|
    |j_fu_94                              |   3|   0|    3|          0|
    |t_fu_82                              |  64|   0|   64|          0|
    |tempReg_20_reg_866                   |  64|   0|   64|          0|
    |tempReg_20_reg_866_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_84_reg_814                       |  32|   0|   32|          0|
    |tmp_85_reg_834                       |   2|   0|    2|          0|
    |tmp_86_reg_819                       |  32|   0|   32|          0|
    |tmp_87_reg_829                       |  32|   0|   32|          0|
    |tmp_88_reg_855                       |   2|   0|    2|          0|
    |tmp_90_reg_875                       |   1|   0|    1|          0|
    |trunc_ln105_reg_850                  |  32|   0|   32|          0|
    |trunc_ln106_63_reg_799               |  32|   0|   32|          0|
    |trunc_ln106_64_reg_804               |  32|   0|   32|          0|
    |trunc_ln106_65_reg_809               |  32|   0|   32|          0|
    |trunc_ln106_reg_794                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_824                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_824_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_839                  |  32|   0|   32|          0|
    |u_54_fu_86                           |  64|   0|   64|          0|
    |v_fu_90                              |  64|   0|   64|          0|
    |xor_ln189_reg_860                    |  64|   0|   64|          0|
    |icmp_ln185_reg_729                   |  64|  32|    1|          0|
    |icmp_ln186_reg_733                   |  64|  32|    1|          0|
    |tmp_87_reg_829                       |  64|  32|   32|          0|
    |trunc_ln106_reg_794                  |  64|  32|   32|          0|
    |trunc_ln125_reg_839                  |  64|  32|   32|          0|
    |xor_ln189_reg_860                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1310| 192| 1088|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_901_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_905_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_909_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_913_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.139_Pipeline_VITIS_LOOP_185_3|  return value|
|v_025               |   in|   64|     ap_none|                                   v_025|        scalar|
|u_024               |   in|   64|     ap_none|                                   u_024|        scalar|
|i_11                |   in|    3|     ap_none|                                    i_11|        scalar|
|add_ln185           |   in|    4|     ap_none|                               add_ln185|        scalar|
|mc_offset           |   in|    4|     ap_none|                               mc_offset|        scalar|
|mc_address0         |  out|    7|   ap_memory|                                      mc|         array|
|mc_ce0              |  out|    1|   ap_memory|                                      mc|         array|
|mc_q0               |   in|   64|   ap_memory|                                      mc|         array|
|empty               |   in|    3|     ap_none|                                   empty|        scalar|
|v_77_out            |  out|   64|      ap_vld|                                v_77_out|       pointer|
|v_77_out_ap_vld     |  out|    1|      ap_vld|                                v_77_out|       pointer|
|u_54_out            |  out|   64|      ap_vld|                                u_54_out|       pointer|
|u_54_out_ap_vld     |  out|    1|      ap_vld|                                u_54_out|       pointer|
|t_out               |  out|   64|      ap_vld|                                   t_out|       pointer|
|t_out_ap_vld        |  out|    1|      ap_vld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_54 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mc_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %mc_offset"   --->   Operation 18 'read' 'mc_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 19 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_11"   --->   Operation 20 'read' 'i_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_024_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u_024"   --->   Operation 21 'read' 'u_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_025_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_025"   --->   Operation 22 'read' 'v_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 23 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_025_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 24 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_024_read, i64 %u_54" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_11 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 28 'load' 'j_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_11" [src/generic/fp_generic.c:185]   --->   Operation 29 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_11, i3 %i_11_read" [src/generic/fp_generic.c:185]   --->   Operation 30 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln185_6 = add i3 %j_11, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 31 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 32 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 33 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %mc_offset_read, i3 %j_11" [src/generic/fp_generic.c:187]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i7 %tmp_s" [src/generic/fp_generic.c:187]   --->   Operation 35 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln187" [src/generic/fp_generic.c:187]   --->   Operation 36 'getelementptr' 'mc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%mc_load = load i7 %mc_addr" [src/generic/fp_generic.c:187]   --->   Operation 37 'load' 'mc_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_11" [src/generic/fp_generic.c:187]   --->   Operation 38 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln187_9 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 39 'zext' 'zext_ln187_9' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187_9" [src/generic/fp_generic.c:187]   --->   Operation 40 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 41 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_6, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 42 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%mc_load = load i7 %mc_addr" [src/generic/fp_generic.c:187]   --->   Operation 43 'load' 'mc_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %mc_load" [src/generic/fp_generic.c:187]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 45 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mc_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_36 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 51 'zext' 'zext_ln105_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_36, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_36, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_36, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_63 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 60 'trunc' 'trunc_ln106_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_36, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_64 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 62 'trunc' 'trunc_ln106_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_65 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 64 'trunc' 'trunc_ln106_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 65 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 66 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 67 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 68 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_84" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_64" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_33 = zext i32 %trunc_ln106_63" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 71 'zext' 'zext_ln123_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_33" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_34 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 73 'zext' 'zext_ln123_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_34, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 75 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_34 = zext i32 %tmp_86" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 77 'zext' 'zext_ln106_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_65" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 78 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_34" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 79 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_33 = zext i2 %tmp_85" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 80 'zext' 'zext_ln106_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_33 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 81 'zext' 'zext_ln130_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130_34 = add i32 %trunc_ln106_s, i32 %zext_ln106_33" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 82 'add' 'add_ln130_34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_34 = zext i32 %add_ln130_34" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 83 'zext' 'zext_ln130_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_20 = add i34 %zext_ln130_34, i34 %zext_ln130_33" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 84 'add' 'temp_20' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_20" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 85 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_20, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 86 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_87, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 87 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln189_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_88, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 88 'bitconcatenate' 'and_ln189_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_8" [src/generic/fp_generic.c:189]   --->   Operation 89 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln189_8 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 90 'zext' 'zext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 91 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_8" [src/generic/fp_generic.c:189]   --->   Operation 92 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%v_load_16 = load i64 %v" [src/generic/fp_generic.c:188]   --->   Operation 93 'load' 'v_load_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 94 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 95 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%v_76 = add i64 %tempReg, i64 %v_load_16" [src/generic/fp_generic.c:188]   --->   Operation 96 'add' 'v_76' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_20)   --->   "%xor_ln105 = xor i64 %shl_ln, i64 %v_76" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 97 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_20)   --->   "%xor_ln105_140 = xor i64 %v_load_16, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 98 'xor' 'xor_ln105_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_20)   --->   "%or_ln105 = or i64 %xor_ln105_140, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 99 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_20)   --->   "%xor_ln105_141 = xor i64 %or_ln105, i64 %v_76" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 100 'xor' 'xor_ln105_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_20)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_141, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 101 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_20)   --->   "%zext_ln105_40 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 102 'zext' 'zext_ln105_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_20 = add i64 %xor_ln189, i64 %zext_ln105_40" [src/generic/fp_generic.c:189]   --->   Operation 103 'add' 'tempReg_20' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_76, i64 %v_load_16" [src/generic/fp_generic.c:186]   --->   Operation 104 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 105 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%u_54_load = load i64 %u_54" [src/generic/fp_generic.c:189]   --->   Operation 106 'load' 'u_54_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg_20, i64 %u_54_load" [src/generic/fp_generic.c:189]   --->   Operation 107 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%xor_ln105_143 = xor i64 %tempReg_20, i64 %u" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 108 'xor' 'xor_ln105_143' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%xor_ln105_144 = xor i64 %u_54_load, i64 %tempReg_20" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 109 'xor' 'xor_ln105_144' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%or_ln105_25 = or i64 %xor_ln105_144, i64 %xor_ln105_143" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 110 'or' 'or_ln105_25' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_90)   --->   "%xor_ln105_145 = xor i64 %or_ln105_25, i64 %u" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 111 'xor' 'xor_ln105_145' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_145, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 112 'bitselect' 'tmp_90' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 113 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u, i64 %u_54_load" [src/generic/fp_generic.c:186]   --->   Operation 113 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u_54" [src/generic/fp_generic.c:178]   --->   Operation 114 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%t_load17 = load i64 %t"   --->   Operation 131 'load' 't_load17' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%u_54_load_2 = load i64 %u_54"   --->   Operation 132 'load' 'u_54_load_2' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 133 'load' 'v_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_77_out, i64 %v_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_54_out, i64 %u_54_load_2"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_out, i64 %t_load17"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [src/generic/fp_generic.c:190]   --->   Operation 115 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 116 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 118 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_20, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 119 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%xor_ln105_142 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 120 'xor' 'xor_ln105_142' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%trunc_ln105_27 = trunc i64 %tempReg_20" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 121 'trunc' 'trunc_ln105_27' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_142, i63 %trunc_ln105_27" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 122 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 123 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 124 'bitselect' 'tmp_89' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%carry_41 = or i1 %tmp_90, i1 %tmp_89" [src/generic/fp_generic.c:189]   --->   Operation 125 'or' 'carry_41' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_28)   --->   "%zext_ln190 = zext i1 %carry_41" [src/generic/fp_generic.c:190]   --->   Operation 126 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_28 = add i64 %t_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 127 'add' 't_28' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t_28, i64 %t_load" [src/generic/fp_generic.c:186]   --->   Operation 128 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 129 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 130 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_77_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_54_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u_54                    (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
mc_offset_read          (read             ) [ 00000000000]
add_ln185_read          (read             ) [ 00000000000]
i_11_read               (read             ) [ 00000000000]
u_024_read              (read             ) [ 00000000000]
v_025_read              (read             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_11                    (load             ) [ 00000000000]
zext_ln185              (zext             ) [ 00000000000]
icmp_ln185              (icmp             ) [ 01111111110]
add_ln185_6             (add              ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
icmp_ln186              (icmp             ) [ 01111111111]
tmp_s                   (bitconcatenate   ) [ 00000000000]
zext_ln187              (zext             ) [ 00000000000]
mc_addr                 (getelementptr    ) [ 01100000000]
sub_ln187               (sub              ) [ 00000000000]
zext_ln187_9            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
store_ln177             (store            ) [ 00000000000]
mc_load                 (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_36           (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_63          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_64          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_65          (trunc            ) [ 01000100000]
tmp_84                  (partselect       ) [ 01000100000]
tmp_86                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_87                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_33           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_34           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_85                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_34           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_33           (zext             ) [ 00000000000]
zext_ln130_33           (zext             ) [ 00000000000]
add_ln130_34            (add              ) [ 00000000000]
zext_ln130_34           (zext             ) [ 00000000000]
temp_20                 (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_88                  (partselect       ) [ 01000001000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln189_8             (bitconcatenate   ) [ 00000000000]
zext_ln189              (zext             ) [ 00000000000]
zext_ln189_8            (zext             ) [ 00000000000]
add_ln189               (add              ) [ 00000000000]
xor_ln189               (xor              ) [ 01000000111]
v_load_16               (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_76                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_140           (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_141           (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_40           (zext             ) [ 00000000000]
tempReg_20              (add              ) [ 01000000011]
v_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_54_load               (load             ) [ 00000000000]
u                       (add              ) [ 00000000000]
xor_ln105_143           (xor              ) [ 00000000000]
xor_ln105_144           (xor              ) [ 00000000000]
or_ln105_25             (or               ) [ 00000000000]
xor_ln105_145           (xor              ) [ 00000000000]
tmp_90                  (bitselect        ) [ 01000000001]
u_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln185      (specloopname     ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln105_142           (xor              ) [ 00000000000]
trunc_ln105_27          (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_89                  (bitselect        ) [ 00000000000]
carry_41                (or               ) [ 00000000000]
zext_ln190              (zext             ) [ 00000000000]
t_28                    (add              ) [ 00000000000]
t_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
t_load17                (load             ) [ 00000000000]
u_54_load_2             (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_025">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_025"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_024">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_024"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_77_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_77_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_54_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_54_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p503p1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="t_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="u_54_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_54/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mc_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln185_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_11_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_11_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="u_024_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_024_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v_025_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_025_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="64" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="mc_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p503p1_1_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln177_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln178_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln178_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln178_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_11_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_11/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln185_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln185_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln185_6_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_6/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln186_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln187_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sub_ln187_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln187_9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_9/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln177_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="al_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bl_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="ah_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bh_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="0" index="3" bw="7" slack="0"/>
<pin id="294" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln105_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln110_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln105_36_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_36/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln112_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln106_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln106_63_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_63/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln106_64_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_64/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln106_65_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_65/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_84_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_86_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_86/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln106_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_87_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_87/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln106_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln123_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln123_33_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_33/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln123_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln123_34_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="33" slack="0"/>
<pin id="392" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_34/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="temp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="33" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_85_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="34" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln125_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="34" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln106_34_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_34/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln130_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln130_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln106_33_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_33/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln130_33_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="33" slack="1"/>
<pin id="431" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_33/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln130_34_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_34/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln130_34_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_34/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="temp_20_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="33" slack="0"/>
<pin id="444" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_20/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln105_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="34" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_88_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="34" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_88/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="and_ln_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="3"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln189_8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="34" slack="0"/>
<pin id="470" dir="0" index="1" bw="2" slack="1"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_8/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln189_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="34" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln189_8_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_8/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln189_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln189_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="v_load_16_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="7"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_16/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="3"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tempReg_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="3"/>
<pin id="507" dir="0" index="2" bw="32" slack="4"/>
<pin id="508" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="v_76_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_76/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln105_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln105_140_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_140/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln105_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="xor_ln105_141_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="0" index="1" bw="64" slack="0"/>
<pin id="537" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_141/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="carry_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln105_40_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_40/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tempReg_20_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_20/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="v_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="7"/>
<pin id="559" dir="0" index="1" bw="64" slack="0"/>
<pin id="560" dir="0" index="2" bw="64" slack="0"/>
<pin id="561" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln178_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="7"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="u_54_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="64" slack="8"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_54_load/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="u_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln105_143_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="1"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_143/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="xor_ln105_144_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="1"/>
<pin id="585" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_144/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln105_25_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_25/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="xor_ln105_145_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_145/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_90_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="u_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="8"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="0" index="2" bw="64" slack="0"/>
<pin id="611" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln178_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="8"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="t_load_load_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="9"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="bit_sel_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="2"/>
<pin id="625" dir="0" index="2" bw="7" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="xor_ln105_142_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_142/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln105_27_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="2"/>
<pin id="637" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_27/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="xor_ln105_s_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="63" slack="0"/>
<pin id="642" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="and_ln105_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="3"/>
<pin id="648" dir="0" index="1" bw="64" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_89_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="0" index="2" bw="7" slack="0"/>
<pin id="655" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="carry_41_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_41/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln190_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="t_28_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_28/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="t_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="9"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="0" index="2" bw="64" slack="0"/>
<pin id="678" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln178_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="9"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="t_load17_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="8"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load17/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="u_54_load_2_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="8"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_54_load_2/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="v_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="8"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="698" class="1005" name="t_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="706" class="1005" name="u_54_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_54 "/>
</bind>
</comp>

<comp id="714" class="1005" name="v_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="722" class="1005" name="j_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln185_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="8"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="733" class="1005" name="icmp_ln186_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="7"/>
<pin id="735" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="740" class="1005" name="mc_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="1"/>
<pin id="742" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="p503p1_1_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="1"/>
<pin id="747" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="al_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="755" class="1005" name="bl_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="760" class="1005" name="ah_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="765" class="1005" name="bh_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="770" class="1005" name="zext_ln105_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="776" class="1005" name="zext_ln110_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="782" class="1005" name="zext_ln105_36_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="64" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_36 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln112_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="1"/>
<pin id="790" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="794" class="1005" name="trunc_ln106_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="4"/>
<pin id="796" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="799" class="1005" name="trunc_ln106_63_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_63 "/>
</bind>
</comp>

<comp id="804" class="1005" name="trunc_ln106_64_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_64 "/>
</bind>
</comp>

<comp id="809" class="1005" name="trunc_ln106_65_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_65 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_84_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_86_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln106_s_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="2"/>
<pin id="826" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_87_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="3"/>
<pin id="831" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_85_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="2" slack="1"/>
<pin id="836" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="839" class="1005" name="trunc_ln125_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="3"/>
<pin id="841" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="845" class="1005" name="add_ln130_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="33" slack="1"/>
<pin id="847" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="850" class="1005" name="trunc_ln105_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_88_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="1"/>
<pin id="857" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="860" class="1005" name="xor_ln189_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="1"/>
<pin id="862" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tempReg_20_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="1"/>
<pin id="868" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_20 "/>
</bind>
</comp>

<comp id="875" class="1005" name="tmp_90_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="128" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="122" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="116" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="220" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="110" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="104" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="217" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="259"><net_src comp="98" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="217" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="270"><net_src comp="230" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="162" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="175" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="162" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="175" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="322"><net_src comp="181" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="185" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="189" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="193" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="181" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="189" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="185" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="193" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="375" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="429" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="441" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="468" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="486"><net_src comp="475" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="461" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="479" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="502"><net_src comp="50" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="38" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="50" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="494" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="497" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="494" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="497" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="516" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="510" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="54" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="44" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="510" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="494" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="569" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="577" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="572" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="54" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="44" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="612"><net_src comp="572" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="569" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="627"><net_src comp="72" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="74" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="76" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="643"><net_src comp="78" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="629" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="635" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="638" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="44" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="663"><net_src comp="651" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="619" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="680"><net_src comp="619" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="701"><net_src comp="82" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="709"><net_src comp="86" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="717"><net_src comp="90" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="725"><net_src comp="94" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="732"><net_src comp="224" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="236" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="743"><net_src comp="155" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="748"><net_src comp="168" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="753"><net_src comp="271" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="758"><net_src comp="275" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="763"><net_src comp="279" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="768"><net_src comp="289" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="773"><net_src comp="299" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="779"><net_src comp="304" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="785"><net_src comp="309" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="791"><net_src comp="314" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="797"><net_src comp="319" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="802"><net_src comp="323" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="807"><net_src comp="327" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="812"><net_src comp="331" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="817"><net_src comp="335" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="822"><net_src comp="345" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="827"><net_src comp="355" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="832"><net_src comp="365" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="837"><net_src comp="400" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="842"><net_src comp="410" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="848"><net_src comp="420" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="853"><net_src comp="447" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="858"><net_src comp="451" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="863"><net_src comp="488" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="869"><net_src comp="552" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="878"><net_src comp="599" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="659" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc | {}
	Port: v_77_out | {9 }
	Port: u_54_out | {9 }
	Port: t_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : v_025 | {1 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : u_024 | {1 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : i_11 | {1 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : mc_offset | {1 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : mc | {1 2 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.139_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_11 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_6 : 2
		br_ln185 : 3
		icmp_ln186 : 3
		tmp_s : 2
		zext_ln187 : 3
		mc_addr : 4
		mc_load : 5
		sub_ln187 : 2
		zext_ln187_9 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_63 : 1
		trunc_ln106_64 : 1
		trunc_ln106_65 : 1
		tmp_84 : 1
		tmp_86 : 1
		trunc_ln106_s : 1
		tmp_87 : 1
	State 5
		add_ln123 : 1
		zext_ln123_34 : 2
		temp : 3
		tmp_85 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_34 : 1
		zext_ln130_34 : 2
		temp_20 : 3
		trunc_ln105 : 4
		tmp_88 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_76 : 1
		xor_ln105 : 2
		xor_ln105_140 : 1
		or_ln105 : 2
		xor_ln105_141 : 2
		carry : 2
		zext_ln105_40 : 3
		tempReg_20 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u : 1
		xor_ln105_143 : 2
		xor_ln105_144 : 1
		or_ln105_25 : 2
		xor_ln105_145 : 2
		tmp_90 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_142 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_89 : 2
		carry_41 : 3
		zext_ln190 : 3
		t_28 : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_181         |    4    |   165   |    50   |
|    mul   |         grp_fu_185         |    4    |   165   |    50   |
|          |         grp_fu_189         |    4    |   165   |    50   |
|          |         grp_fu_193         |    4    |   165   |    50   |
|----------|----------------------------|---------|---------|---------|
|          |     add_ln185_6_fu_230     |    0    |    0    |    11   |
|          |      add_ln123_fu_384      |    0    |    0    |    39   |
|          |         temp_fu_394        |    0    |    0    |    40   |
|          |      add_ln130_fu_420      |    0    |    0    |    39   |
|          |     add_ln130_34_fu_432    |    0    |    0    |    39   |
|    add   |       temp_20_fu_441       |    0    |    0    |    40   |
|          |      add_ln189_fu_482      |    0    |    0    |    71   |
|          |         v_76_fu_510        |    0    |    0    |    71   |
|          |      tempReg_20_fu_552     |    0    |    0    |    71   |
|          |          u_fu_572          |    0    |    0    |    71   |
|          |         t_28_fu_668        |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln189_fu_488      |    0    |    0    |    64   |
|          |      xor_ln105_fu_516      |    0    |    0    |    64   |
|          |    xor_ln105_140_fu_522    |    0    |    0    |    64   |
|    xor   |    xor_ln105_141_fu_534    |    0    |    0    |    64   |
|          |    xor_ln105_143_fu_577    |    0    |    0    |    64   |
|          |    xor_ln105_144_fu_582    |    0    |    0    |    64   |
|          |    xor_ln105_145_fu_593    |    0    |    0    |    64   |
|          |    xor_ln105_142_fu_629    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         v_2_fu_557         |    0    |    0    |    64   |
|  select  |         u_2_fu_607         |    0    |    0    |    64   |
|          |         t_2_fu_674         |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln105_fu_528      |    0    |    0    |    64   |
|    or    |     or_ln105_25_fu_587     |    0    |    0    |    64   |
|          |       carry_41_fu_659      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |      and_ln105_fu_646      |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln185_fu_224     |    0    |    0    |    11   |
|          |      icmp_ln186_fu_236     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    sub   |      sub_ln187_fu_255      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_read_fu_98       |    0    |    0    |    0    |
|          | mc_offset_read_read_fu_104 |    0    |    0    |    0    |
|   read   | add_ln185_read_read_fu_110 |    0    |    0    |    0    |
|          |    i_11_read_read_fu_116   |    0    |    0    |    0    |
|          |   u_024_read_read_fu_122   |    0    |    0    |    0    |
|          |   v_025_read_read_fu_128   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_134   |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_141   |    0    |    0    |    0    |
|          |   write_ln0_write_fu_148   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln185_fu_220     |    0    |    0    |    0    |
|          |      zext_ln187_fu_250     |    0    |    0    |    0    |
|          |     zext_ln187_9_fu_261    |    0    |    0    |    0    |
|          |      zext_ln105_fu_299     |    0    |    0    |    0    |
|          |      zext_ln110_fu_304     |    0    |    0    |    0    |
|          |    zext_ln105_36_fu_309    |    0    |    0    |    0    |
|          |      zext_ln112_fu_314     |    0    |    0    |    0    |
|          |      zext_ln106_fu_375     |    0    |    0    |    0    |
|          |      zext_ln123_fu_378     |    0    |    0    |    0    |
|   zext   |    zext_ln123_33_fu_381    |    0    |    0    |    0    |
|          |    zext_ln123_34_fu_390    |    0    |    0    |    0    |
|          |    zext_ln106_34_fu_414    |    0    |    0    |    0    |
|          |      zext_ln130_fu_417     |    0    |    0    |    0    |
|          |    zext_ln106_33_fu_426    |    0    |    0    |    0    |
|          |    zext_ln130_33_fu_429    |    0    |    0    |    0    |
|          |    zext_ln130_34_fu_437    |    0    |    0    |    0    |
|          |      zext_ln189_fu_475     |    0    |    0    |    0    |
|          |     zext_ln189_8_fu_479    |    0    |    0    |    0    |
|          |    zext_ln105_40_fu_548    |    0    |    0    |    0    |
|          |      zext_ln190_fu_664     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_242        |    0    |    0    |    0    |
|          |        and_ln_fu_461       |    0    |    0    |    0    |
|bitconcatenate|     and_ln189_8_fu_468     |    0    |    0    |    0    |
|          |        shl_ln_fu_497       |    0    |    0    |    0    |
|          |       tempReg_fu_504       |    0    |    0    |    0    |
|          |     xor_ln105_s_fu_638     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          al_fu_271         |    0    |    0    |    0    |
|          |          bl_fu_275         |    0    |    0    |    0    |
|          |     trunc_ln106_fu_319     |    0    |    0    |    0    |
|          |    trunc_ln106_63_fu_323   |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_64_fu_327   |    0    |    0    |    0    |
|          |    trunc_ln106_65_fu_331   |    0    |    0    |    0    |
|          |     trunc_ln125_fu_410     |    0    |    0    |    0    |
|          |     trunc_ln105_fu_447     |    0    |    0    |    0    |
|          |    trunc_ln105_27_fu_635   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          ah_fu_279         |    0    |    0    |    0    |
|          |          bh_fu_289         |    0    |    0    |    0    |
|          |        tmp_84_fu_335       |    0    |    0    |    0    |
|partselect|        tmp_86_fu_345       |    0    |    0    |    0    |
|          |    trunc_ln106_s_fu_355    |    0    |    0    |    0    |
|          |        tmp_87_fu_365       |    0    |    0    |    0    |
|          |        tmp_85_fu_400       |    0    |    0    |    0    |
|          |        tmp_88_fu_451       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        carry_fu_540        |    0    |    0    |    0    |
| bitselect|        tmp_90_fu_599       |    0    |    0    |    0    |
|          |       bit_sel_fu_622       |    0    |    0    |    0    |
|          |        tmp_89_fu_651       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   660   |   1634  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln130_reg_845  |   33   |
|      ah_reg_760      |   32   |
|      al_reg_750      |   32   |
|      bh_reg_765      |   32   |
|      bl_reg_755      |   32   |
|  icmp_ln185_reg_729  |    1   |
|  icmp_ln186_reg_733  |    1   |
|       j_reg_722      |    3   |
|    mc_addr_reg_740   |    7   |
| p503p1_1_addr_reg_745|    3   |
|       t_reg_698      |   64   |
|  tempReg_20_reg_866  |   64   |
|    tmp_84_reg_814    |   32   |
|    tmp_85_reg_834    |    2   |
|    tmp_86_reg_819    |   32   |
|    tmp_87_reg_829    |   32   |
|    tmp_88_reg_855    |    2   |
|    tmp_90_reg_875    |    1   |
|  trunc_ln105_reg_850 |   32   |
|trunc_ln106_63_reg_799|   32   |
|trunc_ln106_64_reg_804|   32   |
|trunc_ln106_65_reg_809|   32   |
|  trunc_ln106_reg_794 |   32   |
| trunc_ln106_s_reg_824|   32   |
|  trunc_ln125_reg_839 |   32   |
|     u_54_reg_706     |   64   |
|       v_reg_714      |   64   |
|   xor_ln189_reg_860  |   64   |
| zext_ln105_36_reg_782|   64   |
|  zext_ln105_reg_770  |   64   |
|  zext_ln110_reg_776  |   64   |
|  zext_ln112_reg_788  |   64   |
+----------------------+--------+
|         Total        |  1077  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_162 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_175 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_181    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_181    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_189    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_189    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_193    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_193    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1077  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1737  |  1724  |
+-----------+--------+--------+--------+--------+
