/*


 Copyright (c) 2002-2016 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
// register structures for mode OTU2

#define GCB_LINE_PLL_TBL_SIZE   2

 static static_cfg_t gcb_line_pll_0_otu2_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU2), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU2), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu2_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU2), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU2 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU2), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU2_X4

static static_cfg_t gcb_line_pll_0_otu2_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU2_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU2_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu2_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU2_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU2_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU2_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU2E

static static_cfg_t gcb_line_pll_0_otu2e_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU2E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU2E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu2e_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU2E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU2E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU2E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU2E_X4

static static_cfg_t gcb_line_pll_0_otu2e_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU2E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU2E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu2e_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU2E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU2E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU2E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU1E

static static_cfg_t gcb_line_pll_0_otu1e_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU1E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU1E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu1e_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU1E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU1E | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU1E), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU1E_X4

static static_cfg_t gcb_line_pll_0_otu1e_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU1E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU1E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu1e_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU1E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU1E_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU1E_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU2F

static static_cfg_t gcb_line_pll_0_otu2f_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU2F), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU2F), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu2f_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU2F), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU2F | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU2F), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode OTU2F_X4

static static_cfg_t gcb_line_pll_0_otu2f_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_OTU2F_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_OTU2F_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_otu2f_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_OTU2F_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_OTU2F_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_OTU2F_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode SONET

static static_cfg_t gcb_line_pll_0_sonet_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_SONET), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_SONET), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_sonet_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_SONET), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_SONET | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_SONET), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode SONET_X4

static static_cfg_t gcb_line_pll_0_sonet_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_SONET_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_SONET_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_sonet_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_SONET_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_SONET_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_SONET_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode 10GEWAN

static static_cfg_t gcb_line_pll_0_10gewan_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_10GEWAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_10GEWAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_10gewan_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_10GEWAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_10GEWAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_10GEWAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode 10GEWAN_X4

static static_cfg_t gcb_line_pll_0_10gewan_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_10GEWAN_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_10GEWAN_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_10gewan_x4_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_10GEWAN_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_10GEWAN_X4 | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_10GEWAN_X4), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode 10GELAN

static static_cfg_t gcb_line_pll_0_10gelan_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_10GELAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_10GELAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_10gelan_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_10GELAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_10GELAN | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_10GELAN), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode XAUI_10GE

static static_cfg_t gcb_line_pll_0_xaui_10ge_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_XAUI_10GE), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_XAUI_10GE), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_xaui_10ge_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_XAUI_10GE), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_XAUI_10GE | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_XAUI_10GE), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode XAUI_10GFC

static static_cfg_t gcb_line_pll_0_xaui_10gfc_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_XAUI_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_XAUI_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_xaui_10gfc_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_XAUI_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_XAUI_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_XAUI_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode 10GFC

static static_cfg_t gcb_line_pll_0_10gfc_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_10gfc_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_10GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_10GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode 8GFC

static static_cfg_t gcb_line_pll_0_8gfc_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_8GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_8GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_8gfc_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_8GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_8GFC | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_8GFC), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


// register structures for mode BYP

static static_cfg_t gcb_line_pll_0_byp_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF_BYP), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_CTL_XFI_0_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1_BYP), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_0_PLL_VCO_CTL_XFI_0_IF_PLL_N1)} };


static static_cfg_t gcb_line_pll_1_byp_tbl[2] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF_BYP), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_CONTROL | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_BYPASS | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_CTL_XFI_1_IF_PLL_OUTENDIF)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL, (VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2_BYP | VTSS_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1_BYP), (VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_VCO_RANGE | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_P | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_M | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N3 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N2 | VTSS_M_DEVCPU_GCB_XFI_IF_PLL_CTL_XFI_1_PLL_VCO_CTL_XFI_1_IF_PLL_N1)} };


static const static_cfg_t *gcb_line_pll_0_config_table[BM_GCB_LINE_PLL_LAST] = {
    gcb_line_pll_0_otu2_tbl,
    gcb_line_pll_0_otu2_x4_tbl,
    gcb_line_pll_0_otu2e_tbl,
    gcb_line_pll_0_otu2e_x4_tbl,
    gcb_line_pll_0_otu1e_tbl,
    gcb_line_pll_0_otu1e_x4_tbl,
    gcb_line_pll_0_otu2f_tbl,
    gcb_line_pll_0_otu2f_x4_tbl,
    gcb_line_pll_0_sonet_tbl,
    gcb_line_pll_0_sonet_x4_tbl,
    gcb_line_pll_0_10gewan_tbl,
    gcb_line_pll_0_10gewan_x4_tbl,
    gcb_line_pll_0_10gelan_tbl,
    gcb_line_pll_0_xaui_10ge_tbl,
    gcb_line_pll_0_xaui_10gfc_tbl,
    gcb_line_pll_0_10gfc_tbl,
    gcb_line_pll_0_8gfc_tbl,
    gcb_line_pll_0_byp_tbl,
};

static const static_cfg_t *gcb_line_pll_1_config_table[BM_GCB_LINE_PLL_LAST] = {
    gcb_line_pll_1_otu2_tbl,
    gcb_line_pll_1_otu2_x4_tbl,
    gcb_line_pll_1_otu2e_tbl,
    gcb_line_pll_1_otu2e_x4_tbl,
    gcb_line_pll_1_otu1e_tbl,
    gcb_line_pll_1_otu1e_x4_tbl,
    gcb_line_pll_1_otu2f_tbl,
    gcb_line_pll_1_otu2f_x4_tbl,
    gcb_line_pll_1_sonet_tbl,
    gcb_line_pll_1_sonet_x4_tbl,
    gcb_line_pll_1_10gewan_tbl,
    gcb_line_pll_1_10gewan_x4_tbl,
    gcb_line_pll_1_10gelan_tbl,
    gcb_line_pll_1_xaui_10ge_tbl,
    gcb_line_pll_1_xaui_10gfc_tbl,
    gcb_line_pll_1_10gfc_tbl,
    gcb_line_pll_1_8gfc_tbl,
    gcb_line_pll_1_byp_tbl,
};

