
*** Running vivado
    with args -log dtw_4F_32bit_256x256.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dtw_4F_32bit_256x256.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dtw_4F_32bit_256x256.tcl -notrace
Command: link_design -top dtw_4F_32bit_256x256 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.srcs/sources_1/ip/blk_mem_gen_dual_256x16/blk_mem_gen_dual_256x16.dcp' for cell 'dtw_matrix_memory_inst/even_rows'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.dcp' for cell 'euclidean_distance_inst/dsp_inst1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.srcs/sources_1/ip/cordic_0/cordic_0.dcp' for cell 'euclidean_distance_inst/inst1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.srcs/sources_1/ip/blk_mem_gen_32x256/blk_mem_gen_32x256.dcp' for cell 'temp_test_memory_inst/template_inst'
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.srcs/constrs_1/new/constraints_1.xdc]
Finished Parsing XDC File [C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.srcs/constrs_1/new/constraints_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 868.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 868.258 ; gain = 422.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 890.219 ; gain = 21.961

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16d65a7ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1377.523 ; gain = 487.305

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e05d2fdf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1522.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: a6e55298

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.394 . Memory (MB): peak = 1522.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 365 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d83d1498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.799 . Memory (MB): peak = 1522.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d83d1498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.889 . Memory (MB): peak = 1522.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d83d1498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 1522.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d83d1498

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.963 . Memory (MB): peak = 1522.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               1  |             365  |                                              0  |
|  Sweep                        |               0  |               4  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1522.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: eda7a590

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=15.414 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: eda7a590

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1671.422 ; gain = 0.000
Ending Power Optimization Task | Checksum: eda7a590

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.422 ; gain = 149.293

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eda7a590

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1671.422 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.422 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: eda7a590

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1671.422 ; gain = 803.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.runs/impl_1/dtw_4F_32bit_256x256_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dtw_4F_32bit_256x256_drc_opted.rpt -pb dtw_4F_32bit_256x256_drc_opted.pb -rpx dtw_4F_32bit_256x256_drc_opted.rpx
Command: report_drc -file dtw_4F_32bit_256x256_drc_opted.rpt -pb dtw_4F_32bit_256x256_drc_opted.pb -rpx dtw_4F_32bit_256x256_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.runs/impl_1/dtw_4F_32bit_256x256_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91d57da0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1671.422 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111106e98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1474afcd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1474afcd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1474afcd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12bb6d651

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.422 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ebae9abf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: ca080578

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 2 Global Placement | Checksum: ca080578

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e20ecc41

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d9906fdb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1582864ad

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17d1e444f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ea052d6d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e6ca9aea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 79d03a90

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 79d03a90

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f1999e3e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f1999e3e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.337. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1747dd08f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1747dd08f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1747dd08f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1747dd08f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: e96c1945

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e96c1945

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000
Ending Placer Task | Checksum: 97d6bdb2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1671.422 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.runs/impl_1/dtw_4F_32bit_256x256_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dtw_4F_32bit_256x256_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1671.422 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dtw_4F_32bit_256x256_utilization_placed.rpt -pb dtw_4F_32bit_256x256_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dtw_4F_32bit_256x256_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1671.422 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 24f2101a ConstDB: 0 ShapeSum: 72e4ad98 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2cefeb7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1671.422 ; gain = 0.000
Post Restoration Checksum: NetGraph: 240a5434 NumContArr: 9ec4aa83 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2cefeb7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1675.516 ; gain = 4.094

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2cefeb7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1682.793 ; gain = 11.371

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2cefeb7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1682.793 ; gain = 11.371
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f36228d0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1697.840 ; gain = 26.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.131 | TNS=0.000  | WHS=-0.336 | THS=-31.396|

Phase 2 Router Initialization | Checksum: 50a72f05

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 1697.898 ; gain = 26.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1346
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1346
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2636fe617

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.539 ; gain = 29.117

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.718 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19ac9587d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.539 ; gain = 29.117
Phase 4 Rip-up And Reroute | Checksum: 19ac9587d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.539 ; gain = 29.117

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 104044b9d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.539 ; gain = 29.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.833 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 104044b9d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.539 ; gain = 29.117

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 104044b9d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.539 ; gain = 29.117
Phase 5 Delay and Skew Optimization | Checksum: 104044b9d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1700.539 ; gain = 29.117

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eb6de2e0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1700.539 ; gain = 29.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.833 | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b2aeabbe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1700.539 ; gain = 29.117
Phase 6 Post Hold Fix | Checksum: 1b2aeabbe

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1700.539 ; gain = 29.117

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.567153 %
  Global Horizontal Routing Utilization  = 0.444473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19fb2afd7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1700.539 ; gain = 29.117

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19fb2afd7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1702.547 ; gain = 31.125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 189dd068a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1702.547 ; gain = 31.125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.833 | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 189dd068a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1702.547 ; gain = 31.125
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 1702.547 ; gain = 31.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 1702.547 ; gain = 31.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1702.547 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1721.340 ; gain = 18.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.runs/impl_1/dtw_4F_32bit_256x256_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dtw_4F_32bit_256x256_drc_routed.rpt -pb dtw_4F_32bit_256x256_drc_routed.pb -rpx dtw_4F_32bit_256x256_drc_routed.rpx
Command: report_drc -file dtw_4F_32bit_256x256_drc_routed.rpt -pb dtw_4F_32bit_256x256_drc_routed.pb -rpx dtw_4F_32bit_256x256_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.runs/impl_1/dtw_4F_32bit_256x256_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dtw_4F_32bit_256x256_methodology_drc_routed.rpt -pb dtw_4F_32bit_256x256_methodology_drc_routed.pb -rpx dtw_4F_32bit_256x256_methodology_drc_routed.rpx
Command: report_methodology -file dtw_4F_32bit_256x256_methodology_drc_routed.rpt -pb dtw_4F_32bit_256x256_methodology_drc_routed.pb -rpx dtw_4F_32bit_256x256_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/REV/VivadoProjects/DWT_4F_32bit_256x256_Signature_Dataset/DWT.runs/impl_1/dtw_4F_32bit_256x256_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dtw_4F_32bit_256x256_power_routed.rpt -pb dtw_4F_32bit_256x256_power_summary_routed.pb -rpx dtw_4F_32bit_256x256_power_routed.rpx
Command: report_power -file dtw_4F_32bit_256x256_power_routed.rpt -pb dtw_4F_32bit_256x256_power_summary_routed.pb -rpx dtw_4F_32bit_256x256_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dtw_4F_32bit_256x256_route_status.rpt -pb dtw_4F_32bit_256x256_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file dtw_4F_32bit_256x256_timing_summary_routed.rpt -pb dtw_4F_32bit_256x256_timing_summary_routed.pb -rpx dtw_4F_32bit_256x256_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file dtw_4F_32bit_256x256_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dtw_4F_32bit_256x256_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dtw_4F_32bit_256x256_bus_skew_routed.rpt -pb dtw_4F_32bit_256x256_bus_skew_routed.pb -rpx dtw_4F_32bit_256x256_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jul 18 16:29:14 2020...
