00000000 A NAND_BST_START
00000004 t chipname
0000000c t version
00000010 d delay1
00000010 d dram_params_table
00000014 d dram_cfg_param
00000018 d dram_timing1_param
0000001c d dram_timing2_param
00000020 d dram_timing3_param
00000024 d por_delay_param
00000028 d dram_mode_reg0_param
00000028 d modereg_reset_lpddr2_param
0000002c d dram_mode_reg1_param
00000030 d dram_mode_reg2_param
00000034 d dram_mode_reg3_param
00000034 d reset_delay_lpddr2_param
00000038 d dram_self_ref_param
00000038 d lpddr2_ds_mode_reg3_param
0000003c d dram_dqs_sync
00000040 d dram_pad_term
00000044 d dram_zq_calibration
00000048 d delay2
0000004c d pll_ddr_ctrl_param
00000050 d pll_ddr_ctrl2_param
00000054 d pll_ddr_ctrl3_param
00000058 d dram_dll0_param
0000005c d dram_dll1_param
00000060 d dram_dll2_param
00000064 d dram_dll3_param
00000068 d dram_ctrl_sel_0_param
0000006c d dram_ctrl_sel_1_param
00000070 d dram_ctrl_sel_2_param
00000074 d dram_ctrl_sel_3_param
00000078 d dram_ctrl_sel_misc_param
0000007c d dram_byte_map
00000080 d dram_dqs_sync_prertt
00000084 d dram_zq_calibration_prertt
00000088 d dram_pad_clb_en
0000008c d delay3
00000090 d dram_rsvd_space
00000094 d pll_program_delay
00000098 d dll_program_delay
0000009c d cg_ddr_init_param
000000a0 d cg_ddr_normal_param
000000a4 d dll_reset_delay
000000a8 D amboot_bld_ram_start
000000ac D nand_control
000000b0 D nand_skip_mode
000000b4 D pll_core_ctrl_param
000000b8 D pll_idsp_ctrl_param
000000bc D pll_cortex_ctrl_param
000000c0 D pll_cortex_frac_param
000000c4 D scaler_icss
000000c8 D __table_end
000000c8 d end_dram_table
000000c8 T memsetup
000000d0 t set_core_pll
00000126 t pll_set_value
00000132 t pll_program_delay_loop
00000138 t dramfreq
00000170 t dll_program_delay_loop
00000176 t get_ref_clk_freq
00000176 t setup_timer_reg
00000176 t stop_point
00000178 t reset_and_enable_timer
00000182 t write_dram_main_regs
000001a8 t skip_ddr3_reset_high
000001b6 t LOOP1
000001bc t skip_ddr2_precharge_all
000001c2 t LOOP2
000001cc t LOOP3
000001d6 t LOOP4
000001e6 t LOOP5
000001f2 t start_ddr2_path
000001f6 t LOOP6
00000202 t LOOP7
0000020c t LOOP9
00000218 t LOOP11
00000224 t LOOP12
00000238 t LOOP13
0000023e t end_ddr3_path
00000244 t LOOP14
0000024e t LOOP15
00000258 t LOOP16
0000026e t return_to_caller
00000270 t __ltorg_memsetup7_begin__
000002b4 t __ltorg_memsetup7_end__
000002b4 T dram_delay_proc
000002ba t timer_read
000002d4 T start
00000314 t relocate
00000324 t relocate_2ndstage
00000340 t ddrc_cfg
00000358 t copy_loop
00000362 t system_cfg
0000038c t skip_usb_reset
0000039a t bst_dead
000003e8 A __postreloc_start
000007d4 A __postreloc_end
01000000 A MIN_DRAM_SIZE
c0000000 A DRAM_START_ADDR
c0f00000 A AMBOOT_BST_RAM_START
c0f00000 A DRAM_TABLE_ADDR_MINUS_NAND_TABLE_ADDR
c0f003e8 T __postreloc_ram_start
c0f003e8 T start_post_relocate
c0f003f4 t switch_to_fifo_mode
c0f00428 T nand_load_bld
c0f0042c t nand_jump_to_bld
c0f00438 t do_nand_bld
c0f00454 t nand_512
c0f00480 t nand_2k
c0f004a8 t done_size_setup
c0f004d4 t set_6bit_ecc
c0f004ec t set_8bit_ecc
c0f00500 t done_ecc
c0f00518 t load_ptb
c0f0052c t find_good_ptb
c0f00540 t found_ptb
c0f0057c t scan_bb
c0f0059c t nand_load_block_loop
c0f005ac t start_loading_good_block
c0f005c4 t nand_load_next_block
c0f005cc t nand_check_block
c0f005d4 t nand_check_block_loop
c0f00600 t nand_load_block
c0f0063c t _controlreg_main_area
c0f00644 t _controlreg_spare_area
c0f0064c t _done_controlreg
c0f0069c t _dma_fifo_dsm_done
c0f006b4 t set_main_dma_burst
c0f006c0 t set_spare_dma_burst
c0f006c8 t done_set_dma_burst
c0f006d4 t flash_no_fixup
c0f006f8 t set_main_fiodma_burst
c0f00704 t set_spare_fiodma_burst
c0f0070c t set_fiodma_dsm_burst
c0f00724 t done_set_fiodma_burst
c0f00728 t _wait_nand_cmd_done
c0f00740 t _wait_nand_fiodma_done
c0f0075c t _wait_nand_dma_done
c0f00790 t eot_nand
c0f00794 t __BYTES_PER_BLOCK
c0f00798 t RT_NAND_CONTROL
c0f0079c t NAND_BB_MARKER_OFFSET_RAM
c0f007a0 t FIO_CTR_MAIN
c0f007a4 t DRAM_TABLE_START_ADDR
c0f007a8 t DMA_CHANX_CTR
c0f007ac t FIO_DMACTR
c0f007b0 t __METADATA_PAGENUM
c0f007b4 t RT_NAND_ECC_BITS
c0f007d4 T __postreloc_ram_end
