# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler activation_accelerator_sparsemux_129_6_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1185 \
    name y_sum_sq_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_192 \
    op interface \
    ports { y_sum_sq_192 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1186 \
    name y_sum_sq_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_193 \
    op interface \
    ports { y_sum_sq_193 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1187 \
    name y_sum_sq_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_194 \
    op interface \
    ports { y_sum_sq_194 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1188 \
    name y_sum_sq_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_195 \
    op interface \
    ports { y_sum_sq_195 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1189 \
    name y_sum_sq_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_196 \
    op interface \
    ports { y_sum_sq_196 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1190 \
    name y_sum_sq_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_197 \
    op interface \
    ports { y_sum_sq_197 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1191 \
    name y_sum_sq_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_198 \
    op interface \
    ports { y_sum_sq_198 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1192 \
    name y_sum_sq_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_199 \
    op interface \
    ports { y_sum_sq_199 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1193 \
    name y_sum_sq_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_200 \
    op interface \
    ports { y_sum_sq_200 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1194 \
    name y_sum_sq_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_201 \
    op interface \
    ports { y_sum_sq_201 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1195 \
    name y_sum_sq_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_202 \
    op interface \
    ports { y_sum_sq_202 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1196 \
    name y_sum_sq_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_203 \
    op interface \
    ports { y_sum_sq_203 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1197 \
    name y_sum_sq_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_204 \
    op interface \
    ports { y_sum_sq_204 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1198 \
    name y_sum_sq_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_205 \
    op interface \
    ports { y_sum_sq_205 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1199 \
    name y_sum_sq_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_206 \
    op interface \
    ports { y_sum_sq_206 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1200 \
    name y_sum_sq_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_207 \
    op interface \
    ports { y_sum_sq_207 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1201 \
    name y_sum_sq_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_208 \
    op interface \
    ports { y_sum_sq_208 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1202 \
    name y_sum_sq_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_209 \
    op interface \
    ports { y_sum_sq_209 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1203 \
    name y_sum_sq_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_210 \
    op interface \
    ports { y_sum_sq_210 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1204 \
    name y_sum_sq_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_211 \
    op interface \
    ports { y_sum_sq_211 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1205 \
    name y_sum_sq_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_212 \
    op interface \
    ports { y_sum_sq_212 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1206 \
    name y_sum_sq_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_213 \
    op interface \
    ports { y_sum_sq_213 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1207 \
    name y_sum_sq_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_214 \
    op interface \
    ports { y_sum_sq_214 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1208 \
    name y_sum_sq_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_215 \
    op interface \
    ports { y_sum_sq_215 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1209 \
    name y_sum_sq_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_216 \
    op interface \
    ports { y_sum_sq_216 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1210 \
    name y_sum_sq_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_217 \
    op interface \
    ports { y_sum_sq_217 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1211 \
    name y_sum_sq_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_218 \
    op interface \
    ports { y_sum_sq_218 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name y_sum_sq_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_219 \
    op interface \
    ports { y_sum_sq_219 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name y_sum_sq_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_220 \
    op interface \
    ports { y_sum_sq_220 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name y_sum_sq_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_221 \
    op interface \
    ports { y_sum_sq_221 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name y_sum_sq_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_222 \
    op interface \
    ports { y_sum_sq_222 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name y_sum_sq_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_223 \
    op interface \
    ports { y_sum_sq_223 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name y_sum_sq_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_224 \
    op interface \
    ports { y_sum_sq_224 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name y_sum_sq_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_225 \
    op interface \
    ports { y_sum_sq_225 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name y_sum_sq_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_226 \
    op interface \
    ports { y_sum_sq_226 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name y_sum_sq_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_227 \
    op interface \
    ports { y_sum_sq_227 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name y_sum_sq_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_228 \
    op interface \
    ports { y_sum_sq_228 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name y_sum_sq_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_229 \
    op interface \
    ports { y_sum_sq_229 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name y_sum_sq_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_230 \
    op interface \
    ports { y_sum_sq_230 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name y_sum_sq_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_231 \
    op interface \
    ports { y_sum_sq_231 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name y_sum_sq_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_232 \
    op interface \
    ports { y_sum_sq_232 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name y_sum_sq_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_233 \
    op interface \
    ports { y_sum_sq_233 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name y_sum_sq_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_234 \
    op interface \
    ports { y_sum_sq_234 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name y_sum_sq_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_235 \
    op interface \
    ports { y_sum_sq_235 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name y_sum_sq_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_236 \
    op interface \
    ports { y_sum_sq_236 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name y_sum_sq_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_237 \
    op interface \
    ports { y_sum_sq_237 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name y_sum_sq_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_238 \
    op interface \
    ports { y_sum_sq_238 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name y_sum_sq_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_239 \
    op interface \
    ports { y_sum_sq_239 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name y_sum_sq_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_240 \
    op interface \
    ports { y_sum_sq_240 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name y_sum_sq_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_241 \
    op interface \
    ports { y_sum_sq_241 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name y_sum_sq_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_242 \
    op interface \
    ports { y_sum_sq_242 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1236 \
    name y_sum_sq_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_243 \
    op interface \
    ports { y_sum_sq_243 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name y_sum_sq_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_244 \
    op interface \
    ports { y_sum_sq_244 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1238 \
    name y_sum_sq_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_245 \
    op interface \
    ports { y_sum_sq_245 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1239 \
    name y_sum_sq_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_246 \
    op interface \
    ports { y_sum_sq_246 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1240 \
    name y_sum_sq_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_247 \
    op interface \
    ports { y_sum_sq_247 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1241 \
    name y_sum_sq_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_248 \
    op interface \
    ports { y_sum_sq_248 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1242 \
    name y_sum_sq_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_249 \
    op interface \
    ports { y_sum_sq_249 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1243 \
    name y_sum_sq_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_250 \
    op interface \
    ports { y_sum_sq_250 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1244 \
    name y_sum_sq_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_251 \
    op interface \
    ports { y_sum_sq_251 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1245 \
    name y_sum_sq_252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_252 \
    op interface \
    ports { y_sum_sq_252 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1246 \
    name y_sum_sq_253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_253 \
    op interface \
    ports { y_sum_sq_253 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1247 \
    name y_sum_sq_254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_254 \
    op interface \
    ports { y_sum_sq_254 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1248 \
    name y_sum_sq_255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_255 \
    op interface \
    ports { y_sum_sq_255 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1249 \
    name p_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out \
    op interface \
    ports { p_out { O 32 vector } p_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1250 \
    name p_out1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out1 \
    op interface \
    ports { p_out1 { O 32 vector } p_out1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1251 \
    name p_out2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out2 \
    op interface \
    ports { p_out2 { O 32 vector } p_out2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1252 \
    name p_out3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out3 \
    op interface \
    ports { p_out3 { O 32 vector } p_out3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1253 \
    name p_out4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out4 \
    op interface \
    ports { p_out4 { O 32 vector } p_out4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1254 \
    name p_out5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out5 \
    op interface \
    ports { p_out5 { O 32 vector } p_out5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1255 \
    name p_out6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out6 \
    op interface \
    ports { p_out6 { O 32 vector } p_out6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1256 \
    name p_out7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out7 \
    op interface \
    ports { p_out7 { O 32 vector } p_out7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1257 \
    name p_out8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out8 \
    op interface \
    ports { p_out8 { O 32 vector } p_out8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1258 \
    name p_out9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out9 \
    op interface \
    ports { p_out9 { O 32 vector } p_out9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1259 \
    name p_out10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out10 \
    op interface \
    ports { p_out10 { O 32 vector } p_out10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1260 \
    name p_out11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out11 \
    op interface \
    ports { p_out11 { O 32 vector } p_out11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1261 \
    name p_out12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out12 \
    op interface \
    ports { p_out12 { O 32 vector } p_out12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1262 \
    name p_out13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out13 \
    op interface \
    ports { p_out13 { O 32 vector } p_out13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1263 \
    name p_out14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out14 \
    op interface \
    ports { p_out14 { O 32 vector } p_out14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1264 \
    name p_out15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out15 \
    op interface \
    ports { p_out15 { O 32 vector } p_out15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1265 \
    name p_out16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out16 \
    op interface \
    ports { p_out16 { O 32 vector } p_out16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1266 \
    name p_out17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out17 \
    op interface \
    ports { p_out17 { O 32 vector } p_out17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1267 \
    name p_out18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out18 \
    op interface \
    ports { p_out18 { O 32 vector } p_out18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1268 \
    name p_out19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out19 \
    op interface \
    ports { p_out19 { O 32 vector } p_out19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1269 \
    name p_out20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out20 \
    op interface \
    ports { p_out20 { O 32 vector } p_out20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1270 \
    name p_out21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out21 \
    op interface \
    ports { p_out21 { O 32 vector } p_out21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1271 \
    name p_out22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out22 \
    op interface \
    ports { p_out22 { O 32 vector } p_out22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1272 \
    name p_out23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out23 \
    op interface \
    ports { p_out23 { O 32 vector } p_out23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1273 \
    name p_out24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out24 \
    op interface \
    ports { p_out24 { O 32 vector } p_out24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1274 \
    name p_out25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out25 \
    op interface \
    ports { p_out25 { O 32 vector } p_out25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1275 \
    name p_out26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out26 \
    op interface \
    ports { p_out26 { O 32 vector } p_out26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1276 \
    name p_out27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out27 \
    op interface \
    ports { p_out27 { O 32 vector } p_out27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1277 \
    name p_out28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out28 \
    op interface \
    ports { p_out28 { O 32 vector } p_out28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1278 \
    name p_out29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out29 \
    op interface \
    ports { p_out29 { O 32 vector } p_out29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1279 \
    name p_out30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out30 \
    op interface \
    ports { p_out30 { O 32 vector } p_out30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1280 \
    name p_out31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out31 \
    op interface \
    ports { p_out31 { O 32 vector } p_out31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1281 \
    name p_out32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out32 \
    op interface \
    ports { p_out32 { O 32 vector } p_out32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1282 \
    name p_out33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out33 \
    op interface \
    ports { p_out33 { O 32 vector } p_out33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1283 \
    name p_out34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out34 \
    op interface \
    ports { p_out34 { O 32 vector } p_out34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1284 \
    name p_out35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out35 \
    op interface \
    ports { p_out35 { O 32 vector } p_out35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1285 \
    name p_out36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out36 \
    op interface \
    ports { p_out36 { O 32 vector } p_out36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1286 \
    name p_out37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out37 \
    op interface \
    ports { p_out37 { O 32 vector } p_out37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1287 \
    name p_out38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out38 \
    op interface \
    ports { p_out38 { O 32 vector } p_out38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1288 \
    name p_out39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out39 \
    op interface \
    ports { p_out39 { O 32 vector } p_out39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1289 \
    name p_out40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out40 \
    op interface \
    ports { p_out40 { O 32 vector } p_out40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1290 \
    name p_out41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out41 \
    op interface \
    ports { p_out41 { O 32 vector } p_out41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1291 \
    name p_out42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out42 \
    op interface \
    ports { p_out42 { O 32 vector } p_out42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1292 \
    name p_out43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out43 \
    op interface \
    ports { p_out43 { O 32 vector } p_out43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1293 \
    name p_out44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out44 \
    op interface \
    ports { p_out44 { O 32 vector } p_out44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1294 \
    name p_out45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out45 \
    op interface \
    ports { p_out45 { O 32 vector } p_out45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1295 \
    name p_out46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out46 \
    op interface \
    ports { p_out46 { O 32 vector } p_out46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1296 \
    name p_out47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out47 \
    op interface \
    ports { p_out47 { O 32 vector } p_out47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1297 \
    name p_out48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out48 \
    op interface \
    ports { p_out48 { O 32 vector } p_out48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1298 \
    name p_out49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out49 \
    op interface \
    ports { p_out49 { O 32 vector } p_out49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1299 \
    name p_out50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out50 \
    op interface \
    ports { p_out50 { O 32 vector } p_out50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1300 \
    name p_out51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out51 \
    op interface \
    ports { p_out51 { O 32 vector } p_out51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1301 \
    name p_out52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out52 \
    op interface \
    ports { p_out52 { O 32 vector } p_out52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1302 \
    name p_out53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out53 \
    op interface \
    ports { p_out53 { O 32 vector } p_out53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1303 \
    name p_out54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out54 \
    op interface \
    ports { p_out54 { O 32 vector } p_out54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1304 \
    name p_out55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out55 \
    op interface \
    ports { p_out55 { O 32 vector } p_out55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1305 \
    name p_out56 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out56 \
    op interface \
    ports { p_out56 { O 32 vector } p_out56_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1306 \
    name p_out57 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out57 \
    op interface \
    ports { p_out57 { O 32 vector } p_out57_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1307 \
    name p_out58 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out58 \
    op interface \
    ports { p_out58 { O 32 vector } p_out58_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1308 \
    name p_out59 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out59 \
    op interface \
    ports { p_out59 { O 32 vector } p_out59_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1309 \
    name p_out60 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out60 \
    op interface \
    ports { p_out60 { O 32 vector } p_out60_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1310 \
    name p_out61 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out61 \
    op interface \
    ports { p_out61 { O 32 vector } p_out61_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1311 \
    name p_out62 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out62 \
    op interface \
    ports { p_out62 { O 32 vector } p_out62_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1312 \
    name p_out63 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_out63 \
    op interface \
    ports { p_out63 { O 32 vector } p_out63_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


