
digitalMultimeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdf8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800bf98  0800bf98  0001bf98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4d8  0800c4d8  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c4d8  0800c4d8  0001c4d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4e0  0800c4e0  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4e0  0800c4e0  0001c4e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4e4  0800c4e4  0001c4e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800c4e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c74  200001e8  0800c6d0  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e5c  0800c6d0  00024e5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b4cc  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b42  00000000  00000000  0003b727  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001948  00000000  00000000  0003f270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013c3  00000000  00000000  00040bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005394  00000000  00000000  00041f7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c4d6  00000000  00000000  0004730f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a82a8  00000000  00000000  000637e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000810c  00000000  00000000  0010ba90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  00113b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bf80 	.word	0x0800bf80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800bf80 	.word	0x0800bf80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 800100a:	4a38      	ldr	r2, [pc, #224]	; (80010ec <HD44780_Init+0xec>)
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8001010:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <HD44780_Init+0xf0>)
 8001012:	2208      	movs	r2, #8
 8001014:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8001016:	4b37      	ldr	r3, [pc, #220]	; (80010f4 <HD44780_Init+0xf4>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 800101c:	4b33      	ldr	r3, [pc, #204]	; (80010ec <HD44780_Init+0xec>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d907      	bls.n	8001034 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001024:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <HD44780_Init+0xf4>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	f043 0308 	orr.w	r3, r3, #8
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4b31      	ldr	r3, [pc, #196]	; (80010f4 <HD44780_Init+0xf4>)
 8001030:	701a      	strb	r2, [r3, #0]
 8001032:	e006      	b.n	8001042 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001034:	4b2f      	ldr	r3, [pc, #188]	; (80010f4 <HD44780_Init+0xf4>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	b2da      	uxtb	r2, r3
 800103e:	4b2d      	ldr	r3, [pc, #180]	; (80010f4 <HD44780_Init+0xf4>)
 8001040:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8001042:	f000 f985 	bl	8001350 <DelayInit>
  HAL_Delay(50);
 8001046:	2032      	movs	r0, #50	; 0x32
 8001048:	f000 ffc4 	bl	8001fd4 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 800104c:	4b28      	ldr	r3, [pc, #160]	; (80010f0 <HD44780_Init+0xf0>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f000 f943 	bl	80012dc <ExpanderWrite>
  HAL_Delay(1000);
 8001056:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800105a:	f000 ffbb 	bl	8001fd4 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800105e:	2030      	movs	r0, #48	; 0x30
 8001060:	f000 f92b 	bl	80012ba <Write4Bits>
  DelayUS(4500);
 8001064:	f241 1094 	movw	r0, #4500	; 0x1194
 8001068:	f000 f99c 	bl	80013a4 <DelayUS>

  Write4Bits(0x03 << 4);
 800106c:	2030      	movs	r0, #48	; 0x30
 800106e:	f000 f924 	bl	80012ba <Write4Bits>
  DelayUS(4500);
 8001072:	f241 1094 	movw	r0, #4500	; 0x1194
 8001076:	f000 f995 	bl	80013a4 <DelayUS>

  Write4Bits(0x03 << 4);
 800107a:	2030      	movs	r0, #48	; 0x30
 800107c:	f000 f91d 	bl	80012ba <Write4Bits>
  DelayUS(4500);
 8001080:	f241 1094 	movw	r0, #4500	; 0x1194
 8001084:	f000 f98e 	bl	80013a4 <DelayUS>

  Write4Bits(0x02 << 4);
 8001088:	2020      	movs	r0, #32
 800108a:	f000 f916 	bl	80012ba <Write4Bits>
  DelayUS(100);
 800108e:	2064      	movs	r0, #100	; 0x64
 8001090:	f000 f988 	bl	80013a4 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001094:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <HD44780_Init+0xf4>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	f043 0320 	orr.w	r3, r3, #32
 800109c:	b2db      	uxtb	r3, r3
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f8ce 	bl	8001240 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80010a4:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <HD44780_Init+0xf8>)
 80010a6:	2204      	movs	r2, #4
 80010a8:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 80010aa:	f000 f875 	bl	8001198 <HD44780_Display>
  HD44780_Clear();
 80010ae:	f000 f82b 	bl	8001108 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80010b2:	4b12      	ldr	r3, [pc, #72]	; (80010fc <HD44780_Init+0xfc>)
 80010b4:	2202      	movs	r2, #2
 80010b6:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 80010b8:	4b10      	ldr	r3, [pc, #64]	; (80010fc <HD44780_Init+0xfc>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	f043 0304 	orr.w	r3, r3, #4
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f8bc 	bl	8001240 <SendCommand>
  DelayUS(4500);
 80010c8:	f241 1094 	movw	r0, #4500	; 0x1194
 80010cc:	f000 f96a 	bl	80013a4 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80010d0:	490b      	ldr	r1, [pc, #44]	; (8001100 <HD44780_Init+0x100>)
 80010d2:	2000      	movs	r0, #0
 80010d4:	f000 f876 	bl	80011c4 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80010d8:	490a      	ldr	r1, [pc, #40]	; (8001104 <HD44780_Init+0x104>)
 80010da:	2001      	movs	r0, #1
 80010dc:	f000 f872 	bl	80011c4 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80010e0:	f000 f81d 	bl	800111e <HD44780_Home>
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000207 	.word	0x20000207
 80010f0:	20000208 	.word	0x20000208
 80010f4:	20000204 	.word	0x20000204
 80010f8:	20000205 	.word	0x20000205
 80010fc:	20000206 	.word	0x20000206
 8001100:	20000000 	.word	0x20000000
 8001104:	20000008 	.word	0x20000008

08001108 <HD44780_Clear>:

void HD44780_Clear()
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 800110c:	2001      	movs	r0, #1
 800110e:	f000 f897 	bl	8001240 <SendCommand>
  DelayUS(2000);
 8001112:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001116:	f000 f945 	bl	80013a4 <DelayUS>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}

0800111e <HD44780_Home>:

void HD44780_Home()
{
 800111e:	b580      	push	{r7, lr}
 8001120:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001122:	2002      	movs	r0, #2
 8001124:	f000 f88c 	bl	8001240 <SendCommand>
  DelayUS(2000);
 8001128:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800112c:	f000 f93a 	bl	80013a4 <DelayUS>
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b087      	sub	sp, #28
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	460a      	mov	r2, r1
 800113e:	71fb      	strb	r3, [r7, #7]
 8001140:	4613      	mov	r3, r2
 8001142:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001144:	4b12      	ldr	r3, [pc, #72]	; (8001190 <HD44780_SetCursor+0x5c>)
 8001146:	f107 0408 	add.w	r4, r7, #8
 800114a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800114c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001150:	4b10      	ldr	r3, [pc, #64]	; (8001194 <HD44780_SetCursor+0x60>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	79ba      	ldrb	r2, [r7, #6]
 8001156:	429a      	cmp	r2, r3
 8001158:	d303      	bcc.n	8001162 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HD44780_SetCursor+0x60>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	3b01      	subs	r3, #1
 8001160:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001162:	79bb      	ldrb	r3, [r7, #6]
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	3318      	adds	r3, #24
 8001168:	443b      	add	r3, r7
 800116a:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800116e:	b2da      	uxtb	r2, r3
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	4413      	add	r3, r2
 8001174:	b2db      	uxtb	r3, r3
 8001176:	b25b      	sxtb	r3, r3
 8001178:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800117c:	b25b      	sxtb	r3, r3
 800117e:	b2db      	uxtb	r3, r3
 8001180:	4618      	mov	r0, r3
 8001182:	f000 f85d 	bl	8001240 <SendCommand>
}
 8001186:	bf00      	nop
 8001188:	371c      	adds	r7, #28
 800118a:	46bd      	mov	sp, r7
 800118c:	bd90      	pop	{r4, r7, pc}
 800118e:	bf00      	nop
 8001190:	0800bf98 	.word	0x0800bf98
 8001194:	20000207 	.word	0x20000207

08001198 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <HD44780_Display+0x28>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <HD44780_Display+0x28>)
 80011a8:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80011aa:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <HD44780_Display+0x28>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4618      	mov	r0, r3
 80011b6:	f000 f843 	bl	8001240 <SendCommand>
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000205 	.word	0x20000205

080011c4 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	6039      	str	r1, [r7, #0]
 80011ce:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	f003 0307 	and.w	r3, r3, #7
 80011d6:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 f82a 	bl	8001240 <SendCommand>
  for (int i=0; i<8; i++)
 80011ec:	2300      	movs	r3, #0
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	e009      	b.n	8001206 <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	4413      	add	r3, r2
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 f82e 	bl	800125c <SendChar>
  for (int i=0; i<8; i++)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	3301      	adds	r3, #1
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2b07      	cmp	r3, #7
 800120a:	ddf2      	ble.n	80011f2 <HD44780_CreateSpecialChar+0x2e>
  }
}
 800120c:	bf00      	nop
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 800121e:	e006      	b.n	800122e <HD44780_PrintStr+0x18>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	607a      	str	r2, [r7, #4]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f817 	bl	800125c <SendChar>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f4      	bne.n	8001220 <HD44780_PrintStr+0xa>
}
 8001236:	bf00      	nop
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f000 f812 	bl	8001278 <Send>
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <SendChar>:

static void SendChar(uint8_t ch)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	2101      	movs	r1, #1
 800126a:	4618      	mov	r0, r3
 800126c:	f000 f804 	bl	8001278 <Send>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	460a      	mov	r2, r1
 8001282:	71fb      	strb	r3, [r7, #7]
 8001284:	4613      	mov	r3, r2
 8001286:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	f023 030f 	bic.w	r3, r3, #15
 800128e:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	011b      	lsls	r3, r3, #4
 8001294:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001296:	7bfa      	ldrb	r2, [r7, #15]
 8001298:	79bb      	ldrb	r3, [r7, #6]
 800129a:	4313      	orrs	r3, r2
 800129c:	b2db      	uxtb	r3, r3
 800129e:	4618      	mov	r0, r3
 80012a0:	f000 f80b 	bl	80012ba <Write4Bits>
  Write4Bits((lownib)|mode);
 80012a4:	7bba      	ldrb	r2, [r7, #14]
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 f804 	bl	80012ba <Write4Bits>
}
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b082      	sub	sp, #8
 80012be:	af00      	add	r7, sp, #0
 80012c0:	4603      	mov	r3, r0
 80012c2:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 f808 	bl	80012dc <ExpanderWrite>
  PulseEnable(value);
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 f820 	bl	8001314 <PulseEnable>
}
 80012d4:	bf00      	nop
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af02      	add	r7, sp, #8
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <ExpanderWrite+0x30>)
 80012e8:	781a      	ldrb	r2, [r3, #0]
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80012f2:	f107 020f 	add.w	r2, r7, #15
 80012f6:	230a      	movs	r3, #10
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	2301      	movs	r3, #1
 80012fc:	214e      	movs	r1, #78	; 0x4e
 80012fe:	4804      	ldr	r0, [pc, #16]	; (8001310 <ExpanderWrite+0x34>)
 8001300:	f001 fdfe 	bl	8002f00 <HAL_I2C_Master_Transmit>
}
 8001304:	bf00      	nop
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000208 	.word	0x20000208
 8001310:	2000027c 	.word	0x2000027c

08001314 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	f043 0304 	orr.w	r3, r3, #4
 8001324:	b2db      	uxtb	r3, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ffd8 	bl	80012dc <ExpanderWrite>
  DelayUS(20);
 800132c:	2014      	movs	r0, #20
 800132e:	f000 f839 	bl	80013a4 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f023 0304 	bic.w	r3, r3, #4
 8001338:	b2db      	uxtb	r3, r3
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ffce 	bl	80012dc <ExpanderWrite>
  DelayUS(20);
 8001340:	2014      	movs	r0, #20
 8001342:	f000 f82f 	bl	80013a4 <DelayUS>
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <DelayInit>:

static void DelayInit(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001354:	4b11      	ldr	r3, [pc, #68]	; (800139c <DelayInit+0x4c>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	4a10      	ldr	r2, [pc, #64]	; (800139c <DelayInit+0x4c>)
 800135a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800135e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001360:	4b0e      	ldr	r3, [pc, #56]	; (800139c <DelayInit+0x4c>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	4a0d      	ldr	r2, [pc, #52]	; (800139c <DelayInit+0x4c>)
 8001366:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800136a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <DelayInit+0x50>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <DelayInit+0x50>)
 8001372:	f023 0301 	bic.w	r3, r3, #1
 8001376:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <DelayInit+0x50>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a08      	ldr	r2, [pc, #32]	; (80013a0 <DelayInit+0x50>)
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <DelayInit+0x50>)
 8001386:	2200      	movs	r2, #0
 8001388:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800138a:	bf00      	nop
  __ASM volatile ("NOP");
 800138c:	bf00      	nop
  __ASM volatile ("NOP");
 800138e:	bf00      	nop
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000edf0 	.word	0xe000edf0
 80013a0:	e0001000 	.word	0xe0001000

080013a4 <DelayUS>:

static void DelayUS(uint32_t us) {
 80013a4:	b480      	push	{r7}
 80013a6:	b087      	sub	sp, #28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80013ac:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <DelayUS+0x44>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a0e      	ldr	r2, [pc, #56]	; (80013ec <DelayUS+0x48>)
 80013b2:	fba2 2303 	umull	r2, r3, r2, r3
 80013b6:	0c9a      	lsrs	r2, r3, #18
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	fb02 f303 	mul.w	r3, r2, r3
 80013be:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <DelayUS+0x4c>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <DelayUS+0x4c>)
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	697a      	ldr	r2, [r7, #20]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d8f6      	bhi.n	80013c6 <DelayUS+0x22>
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	371c      	adds	r7, #28
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000010 	.word	0x20000010
 80013ec:	431bde83 	.word	0x431bde83
 80013f0:	e0001000 	.word	0xe0001000

080013f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f8:	f000 fdaa 	bl	8001f50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fc:	f000 f854 	bl	80014a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001400:	f000 f990 	bl	8001724 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001404:	f000 f964 	bl	80016d0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001408:	f000 f90a 	bl	8001620 <MX_I2C1_Init>
  MX_ADC1_Init();
 800140c:	f000 f8b6 	bl	800157c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001410:	f000 f934 	bl	800167c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HD44780_Init(2);
 8001414:	2002      	movs	r0, #2
 8001416:	f7ff fdf3 	bl	8001000 <HD44780_Init>
  HD44780_Clear();
 800141a:	f7ff fe75 	bl	8001108 <HD44780_Clear>
  HD44780_SetCursor(0,0);
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff fe87 	bl	8001134 <HD44780_SetCursor>
  HD44780_PrintStr("PEPI'S VOLTMETER");
 8001426:	4814      	ldr	r0, [pc, #80]	; (8001478 <main+0x84>)
 8001428:	f7ff fef5 	bl	8001216 <HD44780_PrintStr>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800142c:	f003 fb08 	bl	8004a40 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (16, sizeof(uint16_t), &myQueue01_attributes);
 8001430:	4a12      	ldr	r2, [pc, #72]	; (800147c <main+0x88>)
 8001432:	2102      	movs	r1, #2
 8001434:	2010      	movs	r0, #16
 8001436:	f003 fc1b 	bl	8004c70 <osMessageQueueNew>
 800143a:	4603      	mov	r3, r0
 800143c:	4a10      	ldr	r2, [pc, #64]	; (8001480 <main+0x8c>)
 800143e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of voltMeter */
  voltMeterHandle = osThreadNew(StartVoltMeter, NULL, &voltMeter_attributes);
 8001440:	4a10      	ldr	r2, [pc, #64]	; (8001484 <main+0x90>)
 8001442:	2100      	movs	r1, #0
 8001444:	4810      	ldr	r0, [pc, #64]	; (8001488 <main+0x94>)
 8001446:	f003 fb45 	bl	8004ad4 <osThreadNew>
 800144a:	4603      	mov	r3, r0
 800144c:	4a0f      	ldr	r2, [pc, #60]	; (800148c <main+0x98>)
 800144e:	6013      	str	r3, [r2, #0]

  /* creation of amperMeter */
  amperMeterHandle = osThreadNew(StartAmperMeter, NULL, &amperMeter_attributes);
 8001450:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <main+0x9c>)
 8001452:	2100      	movs	r1, #0
 8001454:	480f      	ldr	r0, [pc, #60]	; (8001494 <main+0xa0>)
 8001456:	f003 fb3d 	bl	8004ad4 <osThreadNew>
 800145a:	4603      	mov	r3, r0
 800145c:	4a0e      	ldr	r2, [pc, #56]	; (8001498 <main+0xa4>)
 800145e:	6013      	str	r3, [r2, #0]

  /* creation of ohmmeter */
  ohmmeterHandle = osThreadNew(StartOhmMeter, NULL, &ohmmeter_attributes);
 8001460:	4a0e      	ldr	r2, [pc, #56]	; (800149c <main+0xa8>)
 8001462:	2100      	movs	r1, #0
 8001464:	480e      	ldr	r0, [pc, #56]	; (80014a0 <main+0xac>)
 8001466:	f003 fb35 	bl	8004ad4 <osThreadNew>
 800146a:	4603      	mov	r3, r0
 800146c:	4a0d      	ldr	r2, [pc, #52]	; (80014a4 <main+0xb0>)
 800146e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001470:	f003 fb0a 	bl	8004a88 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001474:	e7fe      	b.n	8001474 <main+0x80>
 8001476:	bf00      	nop
 8001478:	0800bfd8 	.word	0x0800bfd8
 800147c:	0800c080 	.word	0x0800c080
 8001480:	2000036c 	.word	0x2000036c
 8001484:	0800c014 	.word	0x0800c014
 8001488:	08001801 	.word	0x08001801
 800148c:	20000360 	.word	0x20000360
 8001490:	0800c038 	.word	0x0800c038
 8001494:	080018b1 	.word	0x080018b1
 8001498:	20000364 	.word	0x20000364
 800149c:	0800c05c 	.word	0x0800c05c
 80014a0:	08001975 	.word	0x08001975
 80014a4:	20000368 	.word	0x20000368

080014a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b094      	sub	sp, #80	; 0x50
 80014ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ae:	f107 0320 	add.w	r3, r7, #32
 80014b2:	2230      	movs	r2, #48	; 0x30
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f007 f927 	bl	800870a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014cc:	2300      	movs	r3, #0
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	4b28      	ldr	r3, [pc, #160]	; (8001574 <SystemClock_Config+0xcc>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	4a27      	ldr	r2, [pc, #156]	; (8001574 <SystemClock_Config+0xcc>)
 80014d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014da:	6413      	str	r3, [r2, #64]	; 0x40
 80014dc:	4b25      	ldr	r3, [pc, #148]	; (8001574 <SystemClock_Config+0xcc>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80014e8:	2300      	movs	r3, #0
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <SystemClock_Config+0xd0>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014f4:	4a20      	ldr	r2, [pc, #128]	; (8001578 <SystemClock_Config+0xd0>)
 80014f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014fa:	6013      	str	r3, [r2, #0]
 80014fc:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <SystemClock_Config+0xd0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001508:	2302      	movs	r3, #2
 800150a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800150c:	2301      	movs	r3, #1
 800150e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001510:	2310      	movs	r3, #16
 8001512:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001514:	2302      	movs	r3, #2
 8001516:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001518:	2300      	movs	r3, #0
 800151a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800151c:	2308      	movs	r3, #8
 800151e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001520:	2348      	movs	r3, #72	; 0x48
 8001522:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001524:	2302      	movs	r3, #2
 8001526:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001528:	2307      	movs	r3, #7
 800152a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800152c:	f107 0320 	add.w	r3, r7, #32
 8001530:	4618      	mov	r0, r3
 8001532:	f002 f83f 	bl	80035b4 <HAL_RCC_OscConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800153c:	f000 fa31 	bl	80019a2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001540:	230f      	movs	r3, #15
 8001542:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001544:	2302      	movs	r3, #2
 8001546:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800154c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001550:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	2102      	movs	r1, #2
 800155c:	4618      	mov	r0, r3
 800155e:	f002 faa1 	bl	8003aa4 <HAL_RCC_ClockConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001568:	f000 fa1b 	bl	80019a2 <Error_Handler>
  }
}
 800156c:	bf00      	nop
 800156e:	3750      	adds	r7, #80	; 0x50
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40023800 	.word	0x40023800
 8001578:	40007000 	.word	0x40007000

0800157c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001582:	463b      	mov	r3, r7
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	609a      	str	r2, [r3, #8]
 800158c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800158e:	4b21      	ldr	r3, [pc, #132]	; (8001614 <MX_ADC1_Init+0x98>)
 8001590:	4a21      	ldr	r2, [pc, #132]	; (8001618 <MX_ADC1_Init+0x9c>)
 8001592:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001594:	4b1f      	ldr	r3, [pc, #124]	; (8001614 <MX_ADC1_Init+0x98>)
 8001596:	2200      	movs	r2, #0
 8001598:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800159a:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <MX_ADC1_Init+0x98>)
 800159c:	2200      	movs	r2, #0
 800159e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015a0:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <MX_ADC1_Init+0x98>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015a6:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <MX_ADC1_Init+0x98>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ac:	4b19      	ldr	r3, [pc, #100]	; (8001614 <MX_ADC1_Init+0x98>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015b4:	4b17      	ldr	r3, [pc, #92]	; (8001614 <MX_ADC1_Init+0x98>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <MX_ADC1_Init+0x98>)
 80015bc:	4a17      	ldr	r2, [pc, #92]	; (800161c <MX_ADC1_Init+0xa0>)
 80015be:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015c0:	4b14      	ldr	r3, [pc, #80]	; (8001614 <MX_ADC1_Init+0x98>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015c6:	4b13      	ldr	r3, [pc, #76]	; (8001614 <MX_ADC1_Init+0x98>)
 80015c8:	2201      	movs	r2, #1
 80015ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015cc:	4b11      	ldr	r3, [pc, #68]	; (8001614 <MX_ADC1_Init+0x98>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015d4:	4b0f      	ldr	r3, [pc, #60]	; (8001614 <MX_ADC1_Init+0x98>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015da:	480e      	ldr	r0, [pc, #56]	; (8001614 <MX_ADC1_Init+0x98>)
 80015dc:	f000 fd1e 	bl	800201c <HAL_ADC_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80015e6:	f000 f9dc 	bl	80019a2 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015ee:	2301      	movs	r3, #1
 80015f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015f6:	463b      	mov	r3, r7
 80015f8:	4619      	mov	r1, r3
 80015fa:	4806      	ldr	r0, [pc, #24]	; (8001614 <MX_ADC1_Init+0x98>)
 80015fc:	f000 fe9e 	bl	800233c <HAL_ADC_ConfigChannel>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001606:	f000 f9cc 	bl	80019a2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000234 	.word	0x20000234
 8001618:	40012000 	.word	0x40012000
 800161c:	0f000001 	.word	0x0f000001

08001620 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001624:	4b12      	ldr	r3, [pc, #72]	; (8001670 <MX_I2C1_Init+0x50>)
 8001626:	4a13      	ldr	r2, [pc, #76]	; (8001674 <MX_I2C1_Init+0x54>)
 8001628:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800162a:	4b11      	ldr	r3, [pc, #68]	; (8001670 <MX_I2C1_Init+0x50>)
 800162c:	4a12      	ldr	r2, [pc, #72]	; (8001678 <MX_I2C1_Init+0x58>)
 800162e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001630:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <MX_I2C1_Init+0x50>)
 8001632:	2200      	movs	r2, #0
 8001634:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <MX_I2C1_Init+0x50>)
 8001638:	2200      	movs	r2, #0
 800163a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800163c:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <MX_I2C1_Init+0x50>)
 800163e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001642:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001644:	4b0a      	ldr	r3, [pc, #40]	; (8001670 <MX_I2C1_Init+0x50>)
 8001646:	2200      	movs	r2, #0
 8001648:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800164a:	4b09      	ldr	r3, [pc, #36]	; (8001670 <MX_I2C1_Init+0x50>)
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001650:	4b07      	ldr	r3, [pc, #28]	; (8001670 <MX_I2C1_Init+0x50>)
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <MX_I2C1_Init+0x50>)
 8001658:	2200      	movs	r2, #0
 800165a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800165c:	4804      	ldr	r0, [pc, #16]	; (8001670 <MX_I2C1_Init+0x50>)
 800165e:	f001 fb0b 	bl	8002c78 <HAL_I2C_Init>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001668:	f000 f99b 	bl	80019a2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}
 8001670:	2000027c 	.word	0x2000027c
 8001674:	40005400 	.word	0x40005400
 8001678:	000186a0 	.word	0x000186a0

0800167c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 8001682:	4a12      	ldr	r2, [pc, #72]	; (80016cc <MX_USART1_UART_Init+0x50>)
 8001684:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 8001688:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800168c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800168e:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001694:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800169a:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 80016a2:	220c      	movs	r2, #12
 80016a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a6:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016b2:	4805      	ldr	r0, [pc, #20]	; (80016c8 <MX_USART1_UART_Init+0x4c>)
 80016b4:	f002 febc 	bl	8004430 <HAL_UART_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016be:	f000 f970 	bl	80019a2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200002d0 	.word	0x200002d0
 80016cc:	40011000 	.word	0x40011000

080016d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016d6:	4a12      	ldr	r2, [pc, #72]	; (8001720 <MX_USART2_UART_Init+0x50>)
 80016d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016f6:	220c      	movs	r2, #12
 80016f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <MX_USART2_UART_Init+0x4c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <MX_USART2_UART_Init+0x4c>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_USART2_UART_Init+0x4c>)
 8001708:	f002 fe92 	bl	8004430 <HAL_UART_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001712:	f000 f946 	bl	80019a2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000318 	.word	0x20000318
 8001720:	40004400 	.word	0x40004400

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	; 0x28
 8001728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	f107 0314 	add.w	r3, r7, #20
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	613b      	str	r3, [r7, #16]
 800173e:	4b2d      	ldr	r3, [pc, #180]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a2c      	ldr	r2, [pc, #176]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001744:	f043 0304 	orr.w	r3, r3, #4
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <MX_GPIO_Init+0xd0>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0304 	and.w	r3, r3, #4
 8001752:	613b      	str	r3, [r7, #16]
 8001754:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	4b26      	ldr	r3, [pc, #152]	; (80017f4 <MX_GPIO_Init+0xd0>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a25      	ldr	r2, [pc, #148]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177a:	4a1e      	ldr	r2, [pc, #120]	; (80017f4 <MX_GPIO_Init+0xd0>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6313      	str	r3, [r2, #48]	; 0x30
 8001782:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	607b      	str	r3, [r7, #4]
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a17      	ldr	r2, [pc, #92]	; (80017f4 <MX_GPIO_Init+0xd0>)
 8001798:	f043 0302 	orr.w	r3, r3, #2
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_GPIO_Init+0xd0>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	607b      	str	r3, [r7, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2120      	movs	r1, #32
 80017ae:	4812      	ldr	r0, [pc, #72]	; (80017f8 <MX_GPIO_Init+0xd4>)
 80017b0:	f001 fa48 	bl	8002c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80017be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	480c      	ldr	r0, [pc, #48]	; (80017fc <MX_GPIO_Init+0xd8>)
 80017cc:	f001 f8b6 	bl	800293c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017d0:	2320      	movs	r3, #32
 80017d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d4:	2301      	movs	r3, #1
 80017d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	4619      	mov	r1, r3
 80017e6:	4804      	ldr	r0, [pc, #16]	; (80017f8 <MX_GPIO_Init+0xd4>)
 80017e8:	f001 f8a8 	bl	800293c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017ec:	bf00      	nop
 80017ee:	3728      	adds	r7, #40	; 0x28
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020800 	.word	0x40020800

08001800 <StartVoltMeter>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartVoltMeter */
void StartVoltMeter(void *argument)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af02      	add	r7, sp, #8
 8001806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	osThreadSuspend(amperMeterHandle);
 8001808:	4b23      	ldr	r3, [pc, #140]	; (8001898 <StartVoltMeter+0x98>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f003 f9f3 	bl	8004bf8 <osThreadSuspend>
	osThreadSuspend(ohmmeterHandle);
 8001812:	4b22      	ldr	r3, [pc, #136]	; (800189c <StartVoltMeter+0x9c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f003 f9ee 	bl	8004bf8 <osThreadSuspend>
  /* Infinite loop */
  for(;;)
  {
    HAL_ADC_Start(&hadc1);
 800181c:	4820      	ldr	r0, [pc, #128]	; (80018a0 <StartVoltMeter+0xa0>)
 800181e:	f000 fc41 	bl	80020a4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 8001822:	2164      	movs	r1, #100	; 0x64
 8001824:	481e      	ldr	r0, [pc, #120]	; (80018a0 <StartVoltMeter+0xa0>)
 8001826:	f000 fcf1 	bl	800220c <HAL_ADC_PollForConversion>
    raw = HAL_ADC_GetValue(&hadc1);
 800182a:	481d      	ldr	r0, [pc, #116]	; (80018a0 <StartVoltMeter+0xa0>)
 800182c:	f000 fd79 	bl	8002322 <HAL_ADC_GetValue>
 8001830:	4603      	mov	r3, r0
 8001832:	b29a      	uxth	r2, r3
 8001834:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <StartVoltMeter+0xa4>)
 8001836:	801a      	strh	r2, [r3, #0]
    float voltage = raw*(3.3/4096);
 8001838:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <StartVoltMeter+0xa4>)
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fe79 	bl	8000534 <__aeabi_i2d>
 8001842:	a313      	add	r3, pc, #76	; (adr r3, 8001890 <StartVoltMeter+0x90>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7fe fede 	bl	8000608 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	f7ff f9d0 	bl	8000bf8 <__aeabi_d2f>
 8001858:	4603      	mov	r3, r0
 800185a:	60fb      	str	r3, [r7, #12]
    snprintf(voltageStr, sizeof(voltageStr), "%.2f V", voltage);
 800185c:	68f8      	ldr	r0, [r7, #12]
 800185e:	f7fe fe7b 	bl	8000558 <__aeabi_f2d>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	e9cd 2300 	strd	r2, r3, [sp]
 800186a:	4a0f      	ldr	r2, [pc, #60]	; (80018a8 <StartVoltMeter+0xa8>)
 800186c:	2114      	movs	r1, #20
 800186e:	480f      	ldr	r0, [pc, #60]	; (80018ac <StartVoltMeter+0xac>)
 8001870:	f006 feb4 	bl	80085dc <sniprintf>
	HD44780_SetCursor(0,1);
 8001874:	2101      	movs	r1, #1
 8001876:	2000      	movs	r0, #0
 8001878:	f7ff fc5c 	bl	8001134 <HD44780_SetCursor>
    HD44780_PrintStr(voltageStr);
 800187c:	480b      	ldr	r0, [pc, #44]	; (80018ac <StartVoltMeter+0xac>)
 800187e:	f7ff fcca 	bl	8001216 <HD44780_PrintStr>
    osDelay(100);
 8001882:	2064      	movs	r0, #100	; 0x64
 8001884:	f003 f9d9 	bl	8004c3a <osDelay>
  {
 8001888:	e7c8      	b.n	800181c <StartVoltMeter+0x1c>
 800188a:	bf00      	nop
 800188c:	f3af 8000 	nop.w
 8001890:	66666666 	.word	0x66666666
 8001894:	3f4a6666 	.word	0x3f4a6666
 8001898:	20000364 	.word	0x20000364
 800189c:	20000368 	.word	0x20000368
 80018a0:	20000234 	.word	0x20000234
 80018a4:	2000020a 	.word	0x2000020a
 80018a8:	0800bfec 	.word	0x0800bfec
 80018ac:	2000020c 	.word	0x2000020c

080018b0 <StartAmperMeter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAmperMeter */
void StartAmperMeter(void *argument)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af02      	add	r7, sp, #8
 80018b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAmperMeter */
	osThreadSuspend(voltMeterHandle);
 80018b8:	4b27      	ldr	r3, [pc, #156]	; (8001958 <StartAmperMeter+0xa8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 f99b 	bl	8004bf8 <osThreadSuspend>
	osThreadSuspend(ohmmeterHandle);
 80018c2:	4b26      	ldr	r3, [pc, #152]	; (800195c <StartAmperMeter+0xac>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 f996 	bl	8004bf8 <osThreadSuspend>
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc1);
 80018cc:	4824      	ldr	r0, [pc, #144]	; (8001960 <StartAmperMeter+0xb0>)
 80018ce:	f000 fbe9 	bl	80020a4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,100);
 80018d2:	2164      	movs	r1, #100	; 0x64
 80018d4:	4822      	ldr	r0, [pc, #136]	; (8001960 <StartAmperMeter+0xb0>)
 80018d6:	f000 fc99 	bl	800220c <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 80018da:	4821      	ldr	r0, [pc, #132]	; (8001960 <StartAmperMeter+0xb0>)
 80018dc:	f000 fd21 	bl	8002322 <HAL_ADC_GetValue>
 80018e0:	4603      	mov	r3, r0
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <StartAmperMeter+0xb4>)
 80018e6:	801a      	strh	r2, [r3, #0]
	float voltage = raw*(3.3/4096);
 80018e8:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <StartAmperMeter+0xb4>)
 80018ea:	881b      	ldrh	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fe21 	bl	8000534 <__aeabi_i2d>
 80018f2:	a317      	add	r3, pc, #92	; (adr r3, 8001950 <StartAmperMeter+0xa0>)
 80018f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f8:	f7fe fe86 	bl	8000608 <__aeabi_dmul>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f978 	bl	8000bf8 <__aeabi_d2f>
 8001908:	4603      	mov	r3, r0
 800190a:	60fb      	str	r3, [r7, #12]
	float ampers = voltage/220;
 800190c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001910:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001968 <StartAmperMeter+0xb8>
 8001914:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001918:	edc7 7a02 	vstr	s15, [r7, #8]
	snprintf(amperStr, sizeof(amperStr), "%.2f A", ampers);
 800191c:	68b8      	ldr	r0, [r7, #8]
 800191e:	f7fe fe1b 	bl	8000558 <__aeabi_f2d>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	e9cd 2300 	strd	r2, r3, [sp]
 800192a:	4a10      	ldr	r2, [pc, #64]	; (800196c <StartAmperMeter+0xbc>)
 800192c:	2114      	movs	r1, #20
 800192e:	4810      	ldr	r0, [pc, #64]	; (8001970 <StartAmperMeter+0xc0>)
 8001930:	f006 fe54 	bl	80085dc <sniprintf>
	HD44780_SetCursor(0,1);
 8001934:	2101      	movs	r1, #1
 8001936:	2000      	movs	r0, #0
 8001938:	f7ff fbfc 	bl	8001134 <HD44780_SetCursor>
	HD44780_PrintStr(amperStr);
 800193c:	480c      	ldr	r0, [pc, #48]	; (8001970 <StartAmperMeter+0xc0>)
 800193e:	f7ff fc6a 	bl	8001216 <HD44780_PrintStr>
    osDelay(100);
 8001942:	2064      	movs	r0, #100	; 0x64
 8001944:	f003 f979 	bl	8004c3a <osDelay>
  {
 8001948:	e7c0      	b.n	80018cc <StartAmperMeter+0x1c>
 800194a:	bf00      	nop
 800194c:	f3af 8000 	nop.w
 8001950:	66666666 	.word	0x66666666
 8001954:	3f4a6666 	.word	0x3f4a6666
 8001958:	20000360 	.word	0x20000360
 800195c:	20000368 	.word	0x20000368
 8001960:	20000234 	.word	0x20000234
 8001964:	2000020a 	.word	0x2000020a
 8001968:	435c0000 	.word	0x435c0000
 800196c:	0800bff4 	.word	0x0800bff4
 8001970:	20000220 	.word	0x20000220

08001974 <StartOhmMeter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOhmMeter */
void StartOhmMeter(void *argument)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOhmMeter */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800197c:	2001      	movs	r0, #1
 800197e:	f003 f95c 	bl	8004c3a <osDelay>
 8001982:	e7fb      	b.n	800197c <StartOhmMeter+0x8>

08001984 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001994:	d101      	bne.n	800199a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001996:	f000 fafd 	bl	8001f94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a6:	b672      	cpsid	i
}
 80019a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019aa:	e7fe      	b.n	80019aa <Error_Handler+0x8>

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <HAL_MspInit+0x54>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	4a11      	ldr	r2, [pc, #68]	; (8001a00 <HAL_MspInit+0x54>)
 80019bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c0:	6453      	str	r3, [r2, #68]	; 0x44
 80019c2:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <HAL_MspInit+0x54>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_MspInit+0x54>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	4a0a      	ldr	r2, [pc, #40]	; (8001a00 <HAL_MspInit+0x54>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019dc:	6413      	str	r3, [r2, #64]	; 0x40
 80019de:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <HAL_MspInit+0x54>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	210f      	movs	r1, #15
 80019ee:	f06f 0001 	mvn.w	r0, #1
 80019f2:	f000 ff79 	bl	80028e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f6:	bf00      	nop
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800

08001a04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	; 0x28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a17      	ldr	r2, [pc, #92]	; (8001a80 <HAL_ADC_MspInit+0x7c>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d127      	bne.n	8001a76 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b16      	ldr	r3, [pc, #88]	; (8001a84 <HAL_ADC_MspInit+0x80>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2e:	4a15      	ldr	r2, [pc, #84]	; (8001a84 <HAL_ADC_MspInit+0x80>)
 8001a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a34:	6453      	str	r3, [r2, #68]	; 0x44
 8001a36:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <HAL_ADC_MspInit+0x80>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <HAL_ADC_MspInit+0x80>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a0e      	ldr	r2, [pc, #56]	; (8001a84 <HAL_ADC_MspInit+0x80>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <HAL_ADC_MspInit+0x80>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a62:	2303      	movs	r3, #3
 8001a64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a66:	2300      	movs	r3, #0
 8001a68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4805      	ldr	r0, [pc, #20]	; (8001a88 <HAL_ADC_MspInit+0x84>)
 8001a72:	f000 ff63 	bl	800293c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a76:	bf00      	nop
 8001a78:	3728      	adds	r7, #40	; 0x28
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40012000 	.word	0x40012000
 8001a84:	40023800 	.word	0x40023800
 8001a88:	40020000 	.word	0x40020000

08001a8c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a19      	ldr	r2, [pc, #100]	; (8001b10 <HAL_I2C_MspInit+0x84>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d12c      	bne.n	8001b08 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a17      	ldr	r2, [pc, #92]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aca:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad0:	2312      	movs	r3, #18
 8001ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001adc:	2304      	movs	r3, #4
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480c      	ldr	r0, [pc, #48]	; (8001b18 <HAL_I2C_MspInit+0x8c>)
 8001ae8:	f000 ff28 	bl	800293c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aec:	2300      	movs	r3, #0
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af4:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001af6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001afa:	6413      	str	r3, [r2, #64]	; 0x40
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_I2C_MspInit+0x88>)
 8001afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	; 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40005400 	.word	0x40005400
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020400 	.word	0x40020400

08001b1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08c      	sub	sp, #48	; 0x30
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a32      	ldr	r2, [pc, #200]	; (8001c04 <HAL_UART_MspInit+0xe8>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d12d      	bne.n	8001b9a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61bb      	str	r3, [r7, #24]
 8001b42:	4b31      	ldr	r3, [pc, #196]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a30      	ldr	r2, [pc, #192]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001b48:	f043 0310 	orr.w	r3, r3, #16
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b2e      	ldr	r3, [pc, #184]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f003 0310 	and.w	r3, r3, #16
 8001b56:	61bb      	str	r3, [r7, #24]
 8001b58:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	4b2a      	ldr	r3, [pc, #168]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a29      	ldr	r2, [pc, #164]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b27      	ldr	r3, [pc, #156]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b88:	2307      	movs	r3, #7
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	f107 031c 	add.w	r3, r7, #28
 8001b90:	4619      	mov	r1, r3
 8001b92:	481e      	ldr	r0, [pc, #120]	; (8001c0c <HAL_UART_MspInit+0xf0>)
 8001b94:	f000 fed2 	bl	800293c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b98:	e030      	b.n	8001bfc <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a1c      	ldr	r2, [pc, #112]	; (8001c10 <HAL_UART_MspInit+0xf4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d12b      	bne.n	8001bfc <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	4b17      	ldr	r3, [pc, #92]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bac:	4a16      	ldr	r2, [pc, #88]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001bae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb2:	6413      	str	r3, [r2, #64]	; 0x40
 8001bb4:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	4b10      	ldr	r3, [pc, #64]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc8:	4a0f      	ldr	r2, [pc, #60]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_UART_MspInit+0xec>)
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bdc:	230c      	movs	r3, #12
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be8:	2300      	movs	r3, #0
 8001bea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bec:	2307      	movs	r3, #7
 8001bee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 031c 	add.w	r3, r7, #28
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4805      	ldr	r0, [pc, #20]	; (8001c0c <HAL_UART_MspInit+0xf0>)
 8001bf8:	f000 fea0 	bl	800293c <HAL_GPIO_Init>
}
 8001bfc:	bf00      	nop
 8001bfe:	3730      	adds	r7, #48	; 0x30
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40011000 	.word	0x40011000
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40020000 	.word	0x40020000
 8001c10:	40004400 	.word	0x40004400

08001c14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b08e      	sub	sp, #56	; 0x38
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	4b34      	ldr	r3, [pc, #208]	; (8001cfc <HAL_InitTick+0xe8>)
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2c:	4a33      	ldr	r2, [pc, #204]	; (8001cfc <HAL_InitTick+0xe8>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	6413      	str	r3, [r2, #64]	; 0x40
 8001c34:	4b31      	ldr	r3, [pc, #196]	; (8001cfc <HAL_InitTick+0xe8>)
 8001c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c38:	f003 0301 	and.w	r3, r3, #1
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c40:	f107 0210 	add.w	r2, r7, #16
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	4611      	mov	r1, r2
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f002 f94a 	bl	8003ee4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c50:	6a3b      	ldr	r3, [r7, #32]
 8001c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d103      	bne.n	8001c62 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c5a:	f002 f91b 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8001c5e:	6378      	str	r0, [r7, #52]	; 0x34
 8001c60:	e004      	b.n	8001c6c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c62:	f002 f917 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8001c66:	4603      	mov	r3, r0
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c6e:	4a24      	ldr	r2, [pc, #144]	; (8001d00 <HAL_InitTick+0xec>)
 8001c70:	fba2 2303 	umull	r2, r3, r2, r3
 8001c74:	0c9b      	lsrs	r3, r3, #18
 8001c76:	3b01      	subs	r3, #1
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001c7a:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_InitTick+0xf0>)
 8001c7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c80:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001c82:	4b20      	ldr	r3, [pc, #128]	; (8001d04 <HAL_InitTick+0xf0>)
 8001c84:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c88:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001c8a:	4a1e      	ldr	r2, [pc, #120]	; (8001d04 <HAL_InitTick+0xf0>)
 8001c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001c90:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <HAL_InitTick+0xf0>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c96:	4b1b      	ldr	r3, [pc, #108]	; (8001d04 <HAL_InitTick+0xf0>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c9c:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_InitTick+0xf0>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001ca2:	4818      	ldr	r0, [pc, #96]	; (8001d04 <HAL_InitTick+0xf0>)
 8001ca4:	f002 f950 	bl	8003f48 <HAL_TIM_Base_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001cae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d11b      	bne.n	8001cee <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001cb6:	4813      	ldr	r0, [pc, #76]	; (8001d04 <HAL_InitTick+0xf0>)
 8001cb8:	f002 f9a0 	bl	8003ffc <HAL_TIM_Base_Start_IT>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001cc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d111      	bne.n	8001cee <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cca:	201c      	movs	r0, #28
 8001ccc:	f000 fe28 	bl	8002920 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2b0f      	cmp	r3, #15
 8001cd4:	d808      	bhi.n	8001ce8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	201c      	movs	r0, #28
 8001cdc:	f000 fe04 	bl	80028e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ce0:	4a09      	ldr	r2, [pc, #36]	; (8001d08 <HAL_InitTick+0xf4>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	e002      	b.n	8001cee <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001cee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3738      	adds	r7, #56	; 0x38
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	431bde83 	.word	0x431bde83
 8001d04:	20000370 	.word	0x20000370
 8001d08:	20000014 	.word	0x20000014

08001d0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d10:	e7fe      	b.n	8001d10 <NMI_Handler+0x4>

08001d12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d12:	b480      	push	{r7}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d16:	e7fe      	b.n	8001d16 <HardFault_Handler+0x4>

08001d18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <MemManage_Handler+0x4>

08001d1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d22:	e7fe      	b.n	8001d22 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <TIM2_IRQHandler+0x10>)
 8001d3e:	f002 f9bf 	bl	80040c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000370 	.word	0x20000370

08001d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <_kill>:

int _kill(int pid, int sig)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d66:	f006 fd23 	bl	80087b0 <__errno>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2216      	movs	r2, #22
 8001d6e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <_exit>:

void _exit (int status)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff ffe7 	bl	8001d5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d8e:	e7fe      	b.n	8001d8e <_exit+0x12>

08001d90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	e00a      	b.n	8001db8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da2:	f3af 8000 	nop.w
 8001da6:	4601      	mov	r1, r0
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60ba      	str	r2, [r7, #8]
 8001dae:	b2ca      	uxtb	r2, r1
 8001db0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	3301      	adds	r3, #1
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	dbf0      	blt.n	8001da2 <_read+0x12>
  }

  return len;
 8001dc0:	687b      	ldr	r3, [r7, #4]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3718      	adds	r7, #24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	60f8      	str	r0, [r7, #12]
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	e009      	b.n	8001df0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	60ba      	str	r2, [r7, #8]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	3301      	adds	r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	dbf1      	blt.n	8001ddc <_write+0x12>
  }
  return len;
 8001df8:	687b      	ldr	r3, [r7, #4]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <_close>:

int _close(int file)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e2a:	605a      	str	r2, [r3, #4]
  return 0;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <_isatty>:

int _isatty(int file)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e42:	2301      	movs	r3, #1
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
	...

08001e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e74:	4a14      	ldr	r2, [pc, #80]	; (8001ec8 <_sbrk+0x5c>)
 8001e76:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <_sbrk+0x60>)
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e80:	4b13      	ldr	r3, [pc, #76]	; (8001ed0 <_sbrk+0x64>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d102      	bne.n	8001e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e88:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <_sbrk+0x64>)
 8001e8a:	4a12      	ldr	r2, [pc, #72]	; (8001ed4 <_sbrk+0x68>)
 8001e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e8e:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <_sbrk+0x64>)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4413      	add	r3, r2
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d207      	bcs.n	8001eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e9c:	f006 fc88 	bl	80087b0 <__errno>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	e009      	b.n	8001ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eac:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <_sbrk+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eb2:	4b07      	ldr	r3, [pc, #28]	; (8001ed0 <_sbrk+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	4a05      	ldr	r2, [pc, #20]	; (8001ed0 <_sbrk+0x64>)
 8001ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	20018000 	.word	0x20018000
 8001ecc:	00000400 	.word	0x00000400
 8001ed0:	200003b8 	.word	0x200003b8
 8001ed4:	20004e60 	.word	0x20004e60

08001ed8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001edc:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <SystemInit+0x20>)
 8001ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <SystemInit+0x20>)
 8001ee4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ee8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001efc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f00:	f7ff ffea 	bl	8001ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f04:	480c      	ldr	r0, [pc, #48]	; (8001f38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f06:	490d      	ldr	r1, [pc, #52]	; (8001f3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f08:	4a0d      	ldr	r2, [pc, #52]	; (8001f40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f0c:	e002      	b.n	8001f14 <LoopCopyDataInit>

08001f0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f12:	3304      	adds	r3, #4

08001f14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f18:	d3f9      	bcc.n	8001f0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f1a:	4a0a      	ldr	r2, [pc, #40]	; (8001f44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f1c:	4c0a      	ldr	r4, [pc, #40]	; (8001f48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f20:	e001      	b.n	8001f26 <LoopFillZerobss>

08001f22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f24:	3204      	adds	r2, #4

08001f26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f28:	d3fb      	bcc.n	8001f22 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001f2a:	f006 fc47 	bl	80087bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f2e:	f7ff fa61 	bl	80013f4 <main>
  bx  lr    
 8001f32:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f34:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f3c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001f40:	0800c4e8 	.word	0x0800c4e8
  ldr r2, =_sbss
 8001f44:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001f48:	20004e5c 	.word	0x20004e5c

08001f4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f4c:	e7fe      	b.n	8001f4c <ADC_IRQHandler>
	...

08001f50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f54:	4b0e      	ldr	r3, [pc, #56]	; (8001f90 <HAL_Init+0x40>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a0d      	ldr	r2, [pc, #52]	; (8001f90 <HAL_Init+0x40>)
 8001f5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <HAL_Init+0x40>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <HAL_Init+0x40>)
 8001f66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <HAL_Init+0x40>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a07      	ldr	r2, [pc, #28]	; (8001f90 <HAL_Init+0x40>)
 8001f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f78:	2003      	movs	r0, #3
 8001f7a:	f000 fcaa 	bl	80028d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f7e:	200f      	movs	r0, #15
 8001f80:	f7ff fe48 	bl	8001c14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f84:	f7ff fd12 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40023c00 	.word	0x40023c00

08001f94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <HAL_IncTick+0x20>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_IncTick+0x24>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	4a04      	ldr	r2, [pc, #16]	; (8001fb8 <HAL_IncTick+0x24>)
 8001fa6:	6013      	str	r3, [r2, #0]
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	20000018 	.word	0x20000018
 8001fb8:	200003bc 	.word	0x200003bc

08001fbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001fc0:	4b03      	ldr	r3, [pc, #12]	; (8001fd0 <HAL_GetTick+0x14>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	200003bc 	.word	0x200003bc

08001fd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fdc:	f7ff ffee 	bl	8001fbc <HAL_GetTick>
 8001fe0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fec:	d005      	beq.n	8001ffa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fee:	4b0a      	ldr	r3, [pc, #40]	; (8002018 <HAL_Delay+0x44>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ffa:	bf00      	nop
 8001ffc:	f7ff ffde 	bl	8001fbc <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	429a      	cmp	r2, r3
 800200a:	d8f7      	bhi.n	8001ffc <HAL_Delay+0x28>
  {
  }
}
 800200c:	bf00      	nop
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20000018 	.word	0x20000018

0800201c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e033      	b.n	800209a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	2b00      	cmp	r3, #0
 8002038:	d109      	bne.n	800204e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f7ff fce2 	bl	8001a04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	2b00      	cmp	r3, #0
 8002058:	d118      	bne.n	800208c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002062:	f023 0302 	bic.w	r3, r3, #2
 8002066:	f043 0202 	orr.w	r2, r3, #2
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 fa86 	bl	8002580 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f023 0303 	bic.w	r3, r3, #3
 8002082:	f043 0201 	orr.w	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	641a      	str	r2, [r3, #64]	; 0x40
 800208a:	e001      	b.n	8002090 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Start+0x1a>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e097      	b.n	80021ee <HAL_ADC_Start+0x14a>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d018      	beq.n	8002106 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0201 	orr.w	r2, r2, #1
 80020e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020e4:	4b45      	ldr	r3, [pc, #276]	; (80021fc <HAL_ADC_Start+0x158>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a45      	ldr	r2, [pc, #276]	; (8002200 <HAL_ADC_Start+0x15c>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	0c9a      	lsrs	r2, r3, #18
 80020f0:	4613      	mov	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4413      	add	r3, r2
 80020f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80020f8:	e002      	b.n	8002100 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	3b01      	subs	r3, #1
 80020fe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f9      	bne.n	80020fa <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b01      	cmp	r3, #1
 8002112:	d15f      	bne.n	80021d4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800211c:	f023 0301 	bic.w	r3, r3, #1
 8002120:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002132:	2b00      	cmp	r3, #0
 8002134:	d007      	beq.n	8002146 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800213e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800214e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002152:	d106      	bne.n	8002162 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002158:	f023 0206 	bic.w	r2, r3, #6
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	645a      	str	r2, [r3, #68]	; 0x44
 8002160:	e002      	b.n	8002168 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_ADC_Start+0x160>)
 8002172:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800217c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 031f 	and.w	r3, r3, #31
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10f      	bne.n	80021aa <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d129      	bne.n	80021ec <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	e020      	b.n	80021ec <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a16      	ldr	r2, [pc, #88]	; (8002208 <HAL_ADC_Start+0x164>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d11b      	bne.n	80021ec <HAL_ADC_Start+0x148>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d114      	bne.n	80021ec <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	e00b      	b.n	80021ec <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f043 0210 	orr.w	r2, r3, #16
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e4:	f043 0201 	orr.w	r2, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000010 	.word	0x20000010
 8002200:	431bde83 	.word	0x431bde83
 8002204:	40012300 	.word	0x40012300
 8002208:	40012000 	.word	0x40012000

0800220c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002228:	d113      	bne.n	8002252 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002238:	d10b      	bne.n	8002252 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f043 0220 	orr.w	r2, r3, #32
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e063      	b.n	800231a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002252:	f7ff feb3 	bl	8001fbc <HAL_GetTick>
 8002256:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002258:	e021      	b.n	800229e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002260:	d01d      	beq.n	800229e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d007      	beq.n	8002278 <HAL_ADC_PollForConversion+0x6c>
 8002268:	f7ff fea8 	bl	8001fbc <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d212      	bcs.n	800229e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b02      	cmp	r3, #2
 8002284:	d00b      	beq.n	800229e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	f043 0204 	orr.w	r2, r3, #4
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e03d      	b.n	800231a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d1d6      	bne.n	800225a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0212 	mvn.w	r2, #18
 80022b4:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d123      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d11f      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d006      	beq.n	80022f4 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d111      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002304:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d105      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002310:	f043 0201 	orr.w	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1c>
 8002354:	2302      	movs	r3, #2
 8002356:	e105      	b.n	8002564 <HAL_ADC_ConfigChannel+0x228>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b09      	cmp	r3, #9
 8002366:	d925      	bls.n	80023b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68d9      	ldr	r1, [r3, #12]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b29b      	uxth	r3, r3
 8002374:	461a      	mov	r2, r3
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	3b1e      	subs	r3, #30
 800237e:	2207      	movs	r2, #7
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43da      	mvns	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	400a      	ands	r2, r1
 800238c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68d9      	ldr	r1, [r3, #12]
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	b29b      	uxth	r3, r3
 800239e:	4618      	mov	r0, r3
 80023a0:	4603      	mov	r3, r0
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4403      	add	r3, r0
 80023a6:	3b1e      	subs	r3, #30
 80023a8:	409a      	lsls	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	60da      	str	r2, [r3, #12]
 80023b2:	e022      	b.n	80023fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6919      	ldr	r1, [r3, #16]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	2207      	movs	r2, #7
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	400a      	ands	r2, r1
 80023d6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6919      	ldr	r1, [r3, #16]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	4618      	mov	r0, r3
 80023ea:	4603      	mov	r3, r0
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4403      	add	r3, r0
 80023f0:	409a      	lsls	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d824      	bhi.n	800244c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	3b05      	subs	r3, #5
 8002414:	221f      	movs	r2, #31
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	43da      	mvns	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	400a      	ands	r2, r1
 8002422:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	b29b      	uxth	r3, r3
 8002430:	4618      	mov	r0, r3
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	3b05      	subs	r3, #5
 800243e:	fa00 f203 	lsl.w	r2, r0, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	635a      	str	r2, [r3, #52]	; 0x34
 800244a:	e04c      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b0c      	cmp	r3, #12
 8002452:	d824      	bhi.n	800249e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b23      	subs	r3, #35	; 0x23
 8002466:	221f      	movs	r2, #31
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43da      	mvns	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	400a      	ands	r2, r1
 8002474:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	b29b      	uxth	r3, r3
 8002482:	4618      	mov	r0, r3
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	3b23      	subs	r3, #35	; 0x23
 8002490:	fa00 f203 	lsl.w	r2, r0, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	631a      	str	r2, [r3, #48]	; 0x30
 800249c:	e023      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b41      	subs	r3, #65	; 0x41
 80024b0:	221f      	movs	r2, #31
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43da      	mvns	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	400a      	ands	r2, r1
 80024be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4618      	mov	r0, r3
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	3b41      	subs	r3, #65	; 0x41
 80024da:	fa00 f203 	lsl.w	r2, r0, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024e6:	4b22      	ldr	r3, [pc, #136]	; (8002570 <HAL_ADC_ConfigChannel+0x234>)
 80024e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a21      	ldr	r2, [pc, #132]	; (8002574 <HAL_ADC_ConfigChannel+0x238>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d109      	bne.n	8002508 <HAL_ADC_ConfigChannel+0x1cc>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b12      	cmp	r3, #18
 80024fa:	d105      	bne.n	8002508 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a19      	ldr	r2, [pc, #100]	; (8002574 <HAL_ADC_ConfigChannel+0x238>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d123      	bne.n	800255a <HAL_ADC_ConfigChannel+0x21e>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2b10      	cmp	r3, #16
 8002518:	d003      	beq.n	8002522 <HAL_ADC_ConfigChannel+0x1e6>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b11      	cmp	r3, #17
 8002520:	d11b      	bne.n	800255a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b10      	cmp	r3, #16
 8002534:	d111      	bne.n	800255a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <HAL_ADC_ConfigChannel+0x23c>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a10      	ldr	r2, [pc, #64]	; (800257c <HAL_ADC_ConfigChannel+0x240>)
 800253c:	fba2 2303 	umull	r2, r3, r2, r3
 8002540:	0c9a      	lsrs	r2, r3, #18
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800254c:	e002      	b.n	8002554 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	3b01      	subs	r3, #1
 8002552:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1f9      	bne.n	800254e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	40012300 	.word	0x40012300
 8002574:	40012000 	.word	0x40012000
 8002578:	20000010 	.word	0x20000010
 800257c:	431bde83 	.word	0x431bde83

08002580 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002588:	4b79      	ldr	r3, [pc, #484]	; (8002770 <ADC_Init+0x1f0>)
 800258a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	431a      	orrs	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	6859      	ldr	r1, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	021a      	lsls	r2, r3, #8
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	430a      	orrs	r2, r1
 80025c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	6859      	ldr	r1, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6899      	ldr	r1, [r3, #8]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002612:	4a58      	ldr	r2, [pc, #352]	; (8002774 <ADC_Init+0x1f4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d022      	beq.n	800265e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	689a      	ldr	r2, [r3, #8]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002626:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	6899      	ldr	r1, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002648:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	6899      	ldr	r1, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	e00f      	b.n	800267e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800266c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800267c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 0202 	bic.w	r2, r2, #2
 800268c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6899      	ldr	r1, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7e1b      	ldrb	r3, [r3, #24]
 8002698:	005a      	lsls	r2, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d01b      	beq.n	80026e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80026ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6859      	ldr	r1, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	3b01      	subs	r3, #1
 80026d8:	035a      	lsls	r2, r3, #13
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	430a      	orrs	r2, r1
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	e007      	b.n	80026f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685a      	ldr	r2, [r3, #4]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002702:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	3b01      	subs	r3, #1
 8002710:	051a      	lsls	r2, r3, #20
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002728:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	6899      	ldr	r1, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002736:	025a      	lsls	r2, r3, #9
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689a      	ldr	r2, [r3, #8]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800274e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6899      	ldr	r1, [r3, #8]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	029a      	lsls	r2, r3, #10
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	609a      	str	r2, [r3, #8]
}
 8002764:	bf00      	nop
 8002766:	3714      	adds	r7, #20
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	40012300 	.word	0x40012300
 8002774:	0f000001 	.word	0x0f000001

08002778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <__NVIC_SetPriorityGrouping+0x44>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002794:	4013      	ands	r3, r2
 8002796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027aa:	4a04      	ldr	r2, [pc, #16]	; (80027bc <__NVIC_SetPriorityGrouping+0x44>)
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	60d3      	str	r3, [r2, #12]
}
 80027b0:	bf00      	nop
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000ed00 	.word	0xe000ed00

080027c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027c4:	4b04      	ldr	r3, [pc, #16]	; (80027d8 <__NVIC_GetPriorityGrouping+0x18>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	0a1b      	lsrs	r3, r3, #8
 80027ca:	f003 0307 	and.w	r3, r3, #7
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	db0b      	blt.n	8002806 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	f003 021f 	and.w	r2, r3, #31
 80027f4:	4907      	ldr	r1, [pc, #28]	; (8002814 <__NVIC_EnableIRQ+0x38>)
 80027f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	2001      	movs	r0, #1
 80027fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	e000e100 	.word	0xe000e100

08002818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	6039      	str	r1, [r7, #0]
 8002822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002828:	2b00      	cmp	r3, #0
 800282a:	db0a      	blt.n	8002842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	b2da      	uxtb	r2, r3
 8002830:	490c      	ldr	r1, [pc, #48]	; (8002864 <__NVIC_SetPriority+0x4c>)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	0112      	lsls	r2, r2, #4
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	440b      	add	r3, r1
 800283c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002840:	e00a      	b.n	8002858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	b2da      	uxtb	r2, r3
 8002846:	4908      	ldr	r1, [pc, #32]	; (8002868 <__NVIC_SetPriority+0x50>)
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	3b04      	subs	r3, #4
 8002850:	0112      	lsls	r2, r2, #4
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	440b      	add	r3, r1
 8002856:	761a      	strb	r2, [r3, #24]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000e100 	.word	0xe000e100
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800286c:	b480      	push	{r7}
 800286e:	b089      	sub	sp, #36	; 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f1c3 0307 	rsb	r3, r3, #7
 8002886:	2b04      	cmp	r3, #4
 8002888:	bf28      	it	cs
 800288a:	2304      	movcs	r3, #4
 800288c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	3304      	adds	r3, #4
 8002892:	2b06      	cmp	r3, #6
 8002894:	d902      	bls.n	800289c <NVIC_EncodePriority+0x30>
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	3b03      	subs	r3, #3
 800289a:	e000      	b.n	800289e <NVIC_EncodePriority+0x32>
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a0:	f04f 32ff 	mov.w	r2, #4294967295
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43da      	mvns	r2, r3
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	401a      	ands	r2, r3
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028b4:	f04f 31ff 	mov.w	r1, #4294967295
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	fa01 f303 	lsl.w	r3, r1, r3
 80028be:	43d9      	mvns	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c4:	4313      	orrs	r3, r2
         );
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3724      	adds	r7, #36	; 0x24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f7ff ff4c 	bl	8002778 <__NVIC_SetPriorityGrouping>
}
 80028e0:	bf00      	nop
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	4603      	mov	r3, r0
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028fa:	f7ff ff61 	bl	80027c0 <__NVIC_GetPriorityGrouping>
 80028fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	68b9      	ldr	r1, [r7, #8]
 8002904:	6978      	ldr	r0, [r7, #20]
 8002906:	f7ff ffb1 	bl	800286c <NVIC_EncodePriority>
 800290a:	4602      	mov	r2, r0
 800290c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002910:	4611      	mov	r1, r2
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff ff80 	bl	8002818 <__NVIC_SetPriority>
}
 8002918:	bf00      	nop
 800291a:	3718      	adds	r7, #24
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ff54 	bl	80027dc <__NVIC_EnableIRQ>
}
 8002934:	bf00      	nop
 8002936:	3708      	adds	r7, #8
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800293c:	b480      	push	{r7}
 800293e:	b089      	sub	sp, #36	; 0x24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800294e:	2300      	movs	r3, #0
 8002950:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
 8002956:	e159      	b.n	8002c0c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002958:	2201      	movs	r2, #1
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	4013      	ands	r3, r2
 800296a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	429a      	cmp	r2, r3
 8002972:	f040 8148 	bne.w	8002c06 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 0303 	and.w	r3, r3, #3
 800297e:	2b01      	cmp	r3, #1
 8002980:	d005      	beq.n	800298e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800298a:	2b02      	cmp	r3, #2
 800298c:	d130      	bne.n	80029f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	2203      	movs	r2, #3
 800299a:	fa02 f303 	lsl.w	r3, r2, r3
 800299e:	43db      	mvns	r3, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4013      	ands	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029c4:	2201      	movs	r2, #1
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4013      	ands	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	091b      	lsrs	r3, r3, #4
 80029da:	f003 0201 	and.w	r2, r3, #1
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 0303 	and.w	r3, r3, #3
 80029f8:	2b03      	cmp	r3, #3
 80029fa:	d017      	beq.n	8002a2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	2203      	movs	r2, #3
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	4013      	ands	r3, r2
 8002a12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 0303 	and.w	r3, r3, #3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d123      	bne.n	8002a80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	08da      	lsrs	r2, r3, #3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3208      	adds	r2, #8
 8002a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	f003 0307 	and.w	r3, r3, #7
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	220f      	movs	r2, #15
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	43db      	mvns	r3, r3
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	f003 0307 	and.w	r3, r3, #7
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	08da      	lsrs	r2, r3, #3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3208      	adds	r2, #8
 8002a7a:	69b9      	ldr	r1, [r7, #24]
 8002a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 0203 	and.w	r2, r3, #3
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 80a2 	beq.w	8002c06 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	60fb      	str	r3, [r7, #12]
 8002ac6:	4b57      	ldr	r3, [pc, #348]	; (8002c24 <HAL_GPIO_Init+0x2e8>)
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aca:	4a56      	ldr	r2, [pc, #344]	; (8002c24 <HAL_GPIO_Init+0x2e8>)
 8002acc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ad0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad2:	4b54      	ldr	r3, [pc, #336]	; (8002c24 <HAL_GPIO_Init+0x2e8>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ade:	4a52      	ldr	r2, [pc, #328]	; (8002c28 <HAL_GPIO_Init+0x2ec>)
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	089b      	lsrs	r3, r3, #2
 8002ae4:	3302      	adds	r3, #2
 8002ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	220f      	movs	r2, #15
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43db      	mvns	r3, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4013      	ands	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a49      	ldr	r2, [pc, #292]	; (8002c2c <HAL_GPIO_Init+0x2f0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d019      	beq.n	8002b3e <HAL_GPIO_Init+0x202>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a48      	ldr	r2, [pc, #288]	; (8002c30 <HAL_GPIO_Init+0x2f4>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d013      	beq.n	8002b3a <HAL_GPIO_Init+0x1fe>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a47      	ldr	r2, [pc, #284]	; (8002c34 <HAL_GPIO_Init+0x2f8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d00d      	beq.n	8002b36 <HAL_GPIO_Init+0x1fa>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a46      	ldr	r2, [pc, #280]	; (8002c38 <HAL_GPIO_Init+0x2fc>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d007      	beq.n	8002b32 <HAL_GPIO_Init+0x1f6>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a45      	ldr	r2, [pc, #276]	; (8002c3c <HAL_GPIO_Init+0x300>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d101      	bne.n	8002b2e <HAL_GPIO_Init+0x1f2>
 8002b2a:	2304      	movs	r3, #4
 8002b2c:	e008      	b.n	8002b40 <HAL_GPIO_Init+0x204>
 8002b2e:	2307      	movs	r3, #7
 8002b30:	e006      	b.n	8002b40 <HAL_GPIO_Init+0x204>
 8002b32:	2303      	movs	r3, #3
 8002b34:	e004      	b.n	8002b40 <HAL_GPIO_Init+0x204>
 8002b36:	2302      	movs	r3, #2
 8002b38:	e002      	b.n	8002b40 <HAL_GPIO_Init+0x204>
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e000      	b.n	8002b40 <HAL_GPIO_Init+0x204>
 8002b3e:	2300      	movs	r3, #0
 8002b40:	69fa      	ldr	r2, [r7, #28]
 8002b42:	f002 0203 	and.w	r2, r2, #3
 8002b46:	0092      	lsls	r2, r2, #2
 8002b48:	4093      	lsls	r3, r2
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b50:	4935      	ldr	r1, [pc, #212]	; (8002c28 <HAL_GPIO_Init+0x2ec>)
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	089b      	lsrs	r3, r3, #2
 8002b56:	3302      	adds	r3, #2
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b5e:	4b38      	ldr	r3, [pc, #224]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	43db      	mvns	r3, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b82:	4a2f      	ldr	r2, [pc, #188]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b88:	4b2d      	ldr	r3, [pc, #180]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bac:	4a24      	ldr	r2, [pc, #144]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bb2:	4b23      	ldr	r3, [pc, #140]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d003      	beq.n	8002bd6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bd6:	4a1a      	ldr	r2, [pc, #104]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bdc:	4b18      	ldr	r3, [pc, #96]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	43db      	mvns	r3, r3
 8002be6:	69ba      	ldr	r2, [r7, #24]
 8002be8:	4013      	ands	r3, r2
 8002bea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d003      	beq.n	8002c00 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c00:	4a0f      	ldr	r2, [pc, #60]	; (8002c40 <HAL_GPIO_Init+0x304>)
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3301      	adds	r3, #1
 8002c0a:	61fb      	str	r3, [r7, #28]
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	2b0f      	cmp	r3, #15
 8002c10:	f67f aea2 	bls.w	8002958 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c14:	bf00      	nop
 8002c16:	bf00      	nop
 8002c18:	3724      	adds	r7, #36	; 0x24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40013800 	.word	0x40013800
 8002c2c:	40020000 	.word	0x40020000
 8002c30:	40020400 	.word	0x40020400
 8002c34:	40020800 	.word	0x40020800
 8002c38:	40020c00 	.word	0x40020c00
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	40013c00 	.word	0x40013c00

08002c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	807b      	strh	r3, [r7, #2]
 8002c50:	4613      	mov	r3, r2
 8002c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c54:	787b      	ldrb	r3, [r7, #1]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c5a:	887a      	ldrh	r2, [r7, #2]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c60:	e003      	b.n	8002c6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c62:	887b      	ldrh	r3, [r7, #2]
 8002c64:	041a      	lsls	r2, r3, #16
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	619a      	str	r2, [r3, #24]
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
	...

08002c78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e12b      	b.n	8002ee2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d106      	bne.n	8002ca4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fe fef4 	bl	8001a8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2224      	movs	r2, #36	; 0x24
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002cda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cdc:	f001 f8da 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 8002ce0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	4a81      	ldr	r2, [pc, #516]	; (8002eec <HAL_I2C_Init+0x274>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d807      	bhi.n	8002cfc <HAL_I2C_Init+0x84>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4a80      	ldr	r2, [pc, #512]	; (8002ef0 <HAL_I2C_Init+0x278>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	bf94      	ite	ls
 8002cf4:	2301      	movls	r3, #1
 8002cf6:	2300      	movhi	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e006      	b.n	8002d0a <HAL_I2C_Init+0x92>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4a7d      	ldr	r2, [pc, #500]	; (8002ef4 <HAL_I2C_Init+0x27c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	bf94      	ite	ls
 8002d04:	2301      	movls	r3, #1
 8002d06:	2300      	movhi	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e0e7      	b.n	8002ee2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	4a78      	ldr	r2, [pc, #480]	; (8002ef8 <HAL_I2C_Init+0x280>)
 8002d16:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1a:	0c9b      	lsrs	r3, r3, #18
 8002d1c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6a1b      	ldr	r3, [r3, #32]
 8002d38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	4a6a      	ldr	r2, [pc, #424]	; (8002eec <HAL_I2C_Init+0x274>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d802      	bhi.n	8002d4c <HAL_I2C_Init+0xd4>
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	e009      	b.n	8002d60 <HAL_I2C_Init+0xe8>
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d52:	fb02 f303 	mul.w	r3, r2, r3
 8002d56:	4a69      	ldr	r2, [pc, #420]	; (8002efc <HAL_I2C_Init+0x284>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	099b      	lsrs	r3, r3, #6
 8002d5e:	3301      	adds	r3, #1
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6812      	ldr	r2, [r2, #0]
 8002d64:	430b      	orrs	r3, r1
 8002d66:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d72:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	495c      	ldr	r1, [pc, #368]	; (8002eec <HAL_I2C_Init+0x274>)
 8002d7c:	428b      	cmp	r3, r1
 8002d7e:	d819      	bhi.n	8002db4 <HAL_I2C_Init+0x13c>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	1e59      	subs	r1, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d8e:	1c59      	adds	r1, r3, #1
 8002d90:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d94:	400b      	ands	r3, r1
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_I2C_Init+0x138>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1e59      	subs	r1, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002da8:	3301      	adds	r3, #1
 8002daa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dae:	e051      	b.n	8002e54 <HAL_I2C_Init+0x1dc>
 8002db0:	2304      	movs	r3, #4
 8002db2:	e04f      	b.n	8002e54 <HAL_I2C_Init+0x1dc>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d111      	bne.n	8002de0 <HAL_I2C_Init+0x168>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	1e58      	subs	r0, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6859      	ldr	r1, [r3, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	440b      	add	r3, r1
 8002dca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dce:	3301      	adds	r3, #1
 8002dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	bf0c      	ite	eq
 8002dd8:	2301      	moveq	r3, #1
 8002dda:	2300      	movne	r3, #0
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	e012      	b.n	8002e06 <HAL_I2C_Init+0x18e>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	1e58      	subs	r0, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6859      	ldr	r1, [r3, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	0099      	lsls	r1, r3, #2
 8002df0:	440b      	add	r3, r1
 8002df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df6:	3301      	adds	r3, #1
 8002df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	bf0c      	ite	eq
 8002e00:	2301      	moveq	r3, #1
 8002e02:	2300      	movne	r3, #0
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_I2C_Init+0x196>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e022      	b.n	8002e54 <HAL_I2C_Init+0x1dc>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10e      	bne.n	8002e34 <HAL_I2C_Init+0x1bc>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	1e58      	subs	r0, r3, #1
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6859      	ldr	r1, [r3, #4]
 8002e1e:	460b      	mov	r3, r1
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	440b      	add	r3, r1
 8002e24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e28:	3301      	adds	r3, #1
 8002e2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e32:	e00f      	b.n	8002e54 <HAL_I2C_Init+0x1dc>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	1e58      	subs	r0, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6859      	ldr	r1, [r3, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	0099      	lsls	r1, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	6809      	ldr	r1, [r1, #0]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69da      	ldr	r2, [r3, #28]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6911      	ldr	r1, [r2, #16]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	68d2      	ldr	r2, [r2, #12]
 8002e8e:	4311      	orrs	r1, r2
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	430b      	orrs	r3, r1
 8002e96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	430a      	orrs	r2, r1
 8002eb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 0201 	orr.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	000186a0 	.word	0x000186a0
 8002ef0:	001e847f 	.word	0x001e847f
 8002ef4:	003d08ff 	.word	0x003d08ff
 8002ef8:	431bde83 	.word	0x431bde83
 8002efc:	10624dd3 	.word	0x10624dd3

08002f00 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af02      	add	r7, sp, #8
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	817b      	strh	r3, [r7, #10]
 8002f10:	4613      	mov	r3, r2
 8002f12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f14:	f7ff f852 	bl	8001fbc <HAL_GetTick>
 8002f18:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b20      	cmp	r3, #32
 8002f24:	f040 80e0 	bne.w	80030e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2319      	movs	r3, #25
 8002f2e:	2201      	movs	r2, #1
 8002f30:	4970      	ldr	r1, [pc, #448]	; (80030f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f964 	bl	8003200 <I2C_WaitOnFlagUntilTimeout>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	e0d3      	b.n	80030ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d101      	bne.n	8002f50 <HAL_I2C_Master_Transmit+0x50>
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	e0cc      	b.n	80030ea <HAL_I2C_Master_Transmit+0x1ea>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d007      	beq.n	8002f76 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f042 0201 	orr.w	r2, r2, #1
 8002f74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2221      	movs	r2, #33	; 0x21
 8002f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2210      	movs	r2, #16
 8002f92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	893a      	ldrh	r2, [r7, #8]
 8002fa6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	4a50      	ldr	r2, [pc, #320]	; (80030f8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002fb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002fb8:	8979      	ldrh	r1, [r7, #10]
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	6a3a      	ldr	r2, [r7, #32]
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 f89c 	bl	80030fc <I2C_MasterRequestWrite>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e08d      	b.n	80030ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002fe4:	e066      	b.n	80030b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	6a39      	ldr	r1, [r7, #32]
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 fa22 	bl	8003434 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00d      	beq.n	8003012 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	2b04      	cmp	r3, #4
 8002ffc:	d107      	bne.n	800300e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800300c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e06b      	b.n	80030ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003016:	781a      	ldrb	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003022:	1c5a      	adds	r2, r3, #1
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800302c:	b29b      	uxth	r3, r3
 800302e:	3b01      	subs	r3, #1
 8003030:	b29a      	uxth	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800303a:	3b01      	subs	r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b04      	cmp	r3, #4
 800304e:	d11b      	bne.n	8003088 <HAL_I2C_Master_Transmit+0x188>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003054:	2b00      	cmp	r3, #0
 8003056:	d017      	beq.n	8003088 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305c:	781a      	ldrb	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003068:	1c5a      	adds	r2, r3, #1
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003072:	b29b      	uxth	r3, r3
 8003074:	3b01      	subs	r3, #1
 8003076:	b29a      	uxth	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	6a39      	ldr	r1, [r7, #32]
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 fa19 	bl	80034c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00d      	beq.n	80030b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309c:	2b04      	cmp	r3, #4
 800309e:	d107      	bne.n	80030b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e01a      	b.n	80030ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d194      	bne.n	8002fe6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2220      	movs	r2, #32
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e000      	b.n	80030ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030e8:	2302      	movs	r3, #2
  }
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	00100002 	.word	0x00100002
 80030f8:	ffff0000 	.word	0xffff0000

080030fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af02      	add	r7, sp, #8
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	607a      	str	r2, [r7, #4]
 8003106:	603b      	str	r3, [r7, #0]
 8003108:	460b      	mov	r3, r1
 800310a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003110:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2b08      	cmp	r3, #8
 8003116:	d006      	beq.n	8003126 <I2C_MasterRequestWrite+0x2a>
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d003      	beq.n	8003126 <I2C_MasterRequestWrite+0x2a>
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003124:	d108      	bne.n	8003138 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	e00b      	b.n	8003150 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313c:	2b12      	cmp	r3, #18
 800313e:	d107      	bne.n	8003150 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800314e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 f84f 	bl	8003200 <I2C_WaitOnFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00d      	beq.n	8003184 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003176:	d103      	bne.n	8003180 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800317e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e035      	b.n	80031f0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800318c:	d108      	bne.n	80031a0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800318e:	897b      	ldrh	r3, [r7, #10]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	461a      	mov	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800319c:	611a      	str	r2, [r3, #16]
 800319e:	e01b      	b.n	80031d8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80031a0:	897b      	ldrh	r3, [r7, #10]
 80031a2:	11db      	asrs	r3, r3, #7
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	f003 0306 	and.w	r3, r3, #6
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	f063 030f 	orn	r3, r3, #15
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	490e      	ldr	r1, [pc, #56]	; (80031f8 <I2C_MasterRequestWrite+0xfc>)
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f898 	bl	80032f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e010      	b.n	80031f0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80031ce:	897b      	ldrh	r3, [r7, #10]
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	4907      	ldr	r1, [pc, #28]	; (80031fc <I2C_MasterRequestWrite+0x100>)
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 f888 	bl	80032f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	00010008 	.word	0x00010008
 80031fc:	00010002 	.word	0x00010002

08003200 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	4613      	mov	r3, r2
 800320e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003210:	e048      	b.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003218:	d044      	beq.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800321a:	f7fe fecf 	bl	8001fbc <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	429a      	cmp	r2, r3
 8003228:	d302      	bcc.n	8003230 <I2C_WaitOnFlagUntilTimeout+0x30>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d139      	bne.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	0c1b      	lsrs	r3, r3, #16
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b01      	cmp	r3, #1
 8003238:	d10d      	bne.n	8003256 <I2C_WaitOnFlagUntilTimeout+0x56>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	43da      	mvns	r2, r3
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	4013      	ands	r3, r2
 8003246:	b29b      	uxth	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	bf0c      	ite	eq
 800324c:	2301      	moveq	r3, #1
 800324e:	2300      	movne	r3, #0
 8003250:	b2db      	uxtb	r3, r3
 8003252:	461a      	mov	r2, r3
 8003254:	e00c      	b.n	8003270 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	43da      	mvns	r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	4013      	ands	r3, r2
 8003262:	b29b      	uxth	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	bf0c      	ite	eq
 8003268:	2301      	moveq	r3, #1
 800326a:	2300      	movne	r3, #0
 800326c:	b2db      	uxtb	r3, r3
 800326e:	461a      	mov	r2, r3
 8003270:	79fb      	ldrb	r3, [r7, #7]
 8003272:	429a      	cmp	r2, r3
 8003274:	d116      	bne.n	80032a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2200      	movs	r2, #0
 800327a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2220      	movs	r2, #32
 8003280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	f043 0220 	orr.w	r2, r3, #32
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e023      	b.n	80032ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	0c1b      	lsrs	r3, r3, #16
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d10d      	bne.n	80032ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	43da      	mvns	r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4013      	ands	r3, r2
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bf0c      	ite	eq
 80032c0:	2301      	moveq	r3, #1
 80032c2:	2300      	movne	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	461a      	mov	r2, r3
 80032c8:	e00c      	b.n	80032e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	43da      	mvns	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	4013      	ands	r3, r2
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	2b00      	cmp	r3, #0
 80032da:	bf0c      	ite	eq
 80032dc:	2301      	moveq	r3, #1
 80032de:	2300      	movne	r3, #0
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	79fb      	ldrb	r3, [r7, #7]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d093      	beq.n	8003212 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	60f8      	str	r0, [r7, #12]
 80032fc:	60b9      	str	r1, [r7, #8]
 80032fe:	607a      	str	r2, [r7, #4]
 8003300:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003302:	e071      	b.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800330e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003312:	d123      	bne.n	800335c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003322:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800332c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2220      	movs	r2, #32
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	f043 0204 	orr.w	r2, r3, #4
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e067      	b.n	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003362:	d041      	beq.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003364:	f7fe fe2a 	bl	8001fbc <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	429a      	cmp	r2, r3
 8003372:	d302      	bcc.n	800337a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d136      	bne.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	0c1b      	lsrs	r3, r3, #16
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b01      	cmp	r3, #1
 8003382:	d10c      	bne.n	800339e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	43da      	mvns	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	4013      	ands	r3, r2
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	bf14      	ite	ne
 8003396:	2301      	movne	r3, #1
 8003398:	2300      	moveq	r3, #0
 800339a:	b2db      	uxtb	r3, r3
 800339c:	e00b      	b.n	80033b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	43da      	mvns	r2, r3
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	4013      	ands	r3, r2
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	bf14      	ite	ne
 80033b0:	2301      	movne	r3, #1
 80033b2:	2300      	moveq	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d016      	beq.n	80033e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2220      	movs	r2, #32
 80033c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d4:	f043 0220 	orr.w	r2, r3, #32
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2200      	movs	r2, #0
 80033e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e021      	b.n	800342c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	0c1b      	lsrs	r3, r3, #16
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d10c      	bne.n	800340c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695b      	ldr	r3, [r3, #20]
 80033f8:	43da      	mvns	r2, r3
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4013      	ands	r3, r2
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	bf14      	ite	ne
 8003404:	2301      	movne	r3, #1
 8003406:	2300      	moveq	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e00b      	b.n	8003424 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	43da      	mvns	r2, r3
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	4013      	ands	r3, r2
 8003418:	b29b      	uxth	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	bf14      	ite	ne
 800341e:	2301      	movne	r3, #1
 8003420:	2300      	moveq	r3, #0
 8003422:	b2db      	uxtb	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	f47f af6d 	bne.w	8003304 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003440:	e034      	b.n	80034ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f000 f886 	bl	8003554 <I2C_IsAcknowledgeFailed>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e034      	b.n	80034bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003458:	d028      	beq.n	80034ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800345a:	f7fe fdaf 	bl	8001fbc <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	429a      	cmp	r2, r3
 8003468:	d302      	bcc.n	8003470 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d11d      	bne.n	80034ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800347a:	2b80      	cmp	r3, #128	; 0x80
 800347c:	d016      	beq.n	80034ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003498:	f043 0220 	orr.w	r2, r3, #32
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e007      	b.n	80034bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034b6:	2b80      	cmp	r3, #128	; 0x80
 80034b8:	d1c3      	bne.n	8003442 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80034d0:	e034      	b.n	800353c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 f83e 	bl	8003554 <I2C_IsAcknowledgeFailed>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e034      	b.n	800354c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	d028      	beq.n	800353c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ea:	f7fe fd67 	bl	8001fbc <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d302      	bcc.n	8003500 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d11d      	bne.n	800353c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	f003 0304 	and.w	r3, r3, #4
 800350a:	2b04      	cmp	r3, #4
 800350c:	d016      	beq.n	800353c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2220      	movs	r2, #32
 8003518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	f043 0220 	orr.w	r2, r3, #32
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e007      	b.n	800354c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	f003 0304 	and.w	r3, r3, #4
 8003546:	2b04      	cmp	r3, #4
 8003548:	d1c3      	bne.n	80034d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800356a:	d11b      	bne.n	80035a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003574:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003590:	f043 0204 	orr.w	r2, r3, #4
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e000      	b.n	80035a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	370c      	adds	r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
	...

080035b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e267      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d075      	beq.n	80036be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035d2:	4b88      	ldr	r3, [pc, #544]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d00c      	beq.n	80035f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035de:	4b85      	ldr	r3, [pc, #532]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d112      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ea:	4b82      	ldr	r3, [pc, #520]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035f6:	d10b      	bne.n	8003610 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f8:	4b7e      	ldr	r3, [pc, #504]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d05b      	beq.n	80036bc <HAL_RCC_OscConfig+0x108>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d157      	bne.n	80036bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e242      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003618:	d106      	bne.n	8003628 <HAL_RCC_OscConfig+0x74>
 800361a:	4b76      	ldr	r3, [pc, #472]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a75      	ldr	r2, [pc, #468]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003620:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003624:	6013      	str	r3, [r2, #0]
 8003626:	e01d      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003630:	d10c      	bne.n	800364c <HAL_RCC_OscConfig+0x98>
 8003632:	4b70      	ldr	r3, [pc, #448]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a6f      	ldr	r2, [pc, #444]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003638:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800363c:	6013      	str	r3, [r2, #0]
 800363e:	4b6d      	ldr	r3, [pc, #436]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a6c      	ldr	r2, [pc, #432]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	e00b      	b.n	8003664 <HAL_RCC_OscConfig+0xb0>
 800364c:	4b69      	ldr	r3, [pc, #420]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a68      	ldr	r2, [pc, #416]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003652:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	4b66      	ldr	r3, [pc, #408]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a65      	ldr	r2, [pc, #404]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 800365e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003662:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d013      	beq.n	8003694 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800366c:	f7fe fca6 	bl	8001fbc <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003674:	f7fe fca2 	bl	8001fbc <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b64      	cmp	r3, #100	; 0x64
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e207      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003686:	4b5b      	ldr	r3, [pc, #364]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f0      	beq.n	8003674 <HAL_RCC_OscConfig+0xc0>
 8003692:	e014      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7fe fc92 	bl	8001fbc <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800369c:	f7fe fc8e 	bl	8001fbc <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b64      	cmp	r3, #100	; 0x64
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e1f3      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036ae:	4b51      	ldr	r3, [pc, #324]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0xe8>
 80036ba:	e000      	b.n	80036be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d063      	beq.n	8003792 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ca:	4b4a      	ldr	r3, [pc, #296]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f003 030c 	and.w	r3, r3, #12
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00b      	beq.n	80036ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036d6:	4b47      	ldr	r3, [pc, #284]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d11c      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036e2:	4b44      	ldr	r3, [pc, #272]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d116      	bne.n	800371c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ee:	4b41      	ldr	r3, [pc, #260]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d001      	beq.n	8003706 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e1c7      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003706:	4b3b      	ldr	r3, [pc, #236]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	691b      	ldr	r3, [r3, #16]
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4937      	ldr	r1, [pc, #220]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003716:	4313      	orrs	r3, r2
 8003718:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800371a:	e03a      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d020      	beq.n	8003766 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003724:	4b34      	ldr	r3, [pc, #208]	; (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003726:	2201      	movs	r2, #1
 8003728:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7fe fc47 	bl	8001fbc <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003730:	e008      	b.n	8003744 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003732:	f7fe fc43 	bl	8001fbc <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d901      	bls.n	8003744 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e1a8      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003744:	4b2b      	ldr	r3, [pc, #172]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0302 	and.w	r3, r3, #2
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0f0      	beq.n	8003732 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003750:	4b28      	ldr	r3, [pc, #160]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4925      	ldr	r1, [pc, #148]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003760:	4313      	orrs	r3, r2
 8003762:	600b      	str	r3, [r1, #0]
 8003764:	e015      	b.n	8003792 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003766:	4b24      	ldr	r3, [pc, #144]	; (80037f8 <HAL_RCC_OscConfig+0x244>)
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376c:	f7fe fc26 	bl	8001fbc <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003774:	f7fe fc22 	bl	8001fbc <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e187      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003786:	4b1b      	ldr	r3, [pc, #108]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f0      	bne.n	8003774 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d036      	beq.n	800380c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d016      	beq.n	80037d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037a6:	4b15      	ldr	r3, [pc, #84]	; (80037fc <HAL_RCC_OscConfig+0x248>)
 80037a8:	2201      	movs	r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037ac:	f7fe fc06 	bl	8001fbc <HAL_GetTick>
 80037b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b2:	e008      	b.n	80037c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037b4:	f7fe fc02 	bl	8001fbc <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d901      	bls.n	80037c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e167      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037c6:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <HAL_RCC_OscConfig+0x240>)
 80037c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d0f0      	beq.n	80037b4 <HAL_RCC_OscConfig+0x200>
 80037d2:	e01b      	b.n	800380c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037d4:	4b09      	ldr	r3, [pc, #36]	; (80037fc <HAL_RCC_OscConfig+0x248>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037da:	f7fe fbef 	bl	8001fbc <HAL_GetTick>
 80037de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e0:	e00e      	b.n	8003800 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037e2:	f7fe fbeb 	bl	8001fbc <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d907      	bls.n	8003800 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e150      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 80037f4:	40023800 	.word	0x40023800
 80037f8:	42470000 	.word	0x42470000
 80037fc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003800:	4b88      	ldr	r3, [pc, #544]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1ea      	bne.n	80037e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 8097 	beq.w	8003948 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800381a:	2300      	movs	r3, #0
 800381c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381e:	4b81      	ldr	r3, [pc, #516]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10f      	bne.n	800384a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	4b7d      	ldr	r3, [pc, #500]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003832:	4a7c      	ldr	r2, [pc, #496]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003834:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003838:	6413      	str	r3, [r2, #64]	; 0x40
 800383a:	4b7a      	ldr	r3, [pc, #488]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003842:	60bb      	str	r3, [r7, #8]
 8003844:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003846:	2301      	movs	r3, #1
 8003848:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384a:	4b77      	ldr	r3, [pc, #476]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d118      	bne.n	8003888 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003856:	4b74      	ldr	r3, [pc, #464]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a73      	ldr	r2, [pc, #460]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003860:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003862:	f7fe fbab 	bl	8001fbc <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800386a:	f7fe fba7 	bl	8001fbc <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e10c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800387c:	4b6a      	ldr	r3, [pc, #424]	; (8003a28 <HAL_RCC_OscConfig+0x474>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d106      	bne.n	800389e <HAL_RCC_OscConfig+0x2ea>
 8003890:	4b64      	ldr	r3, [pc, #400]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003894:	4a63      	ldr	r2, [pc, #396]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6713      	str	r3, [r2, #112]	; 0x70
 800389c:	e01c      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	2b05      	cmp	r3, #5
 80038a4:	d10c      	bne.n	80038c0 <HAL_RCC_OscConfig+0x30c>
 80038a6:	4b5f      	ldr	r3, [pc, #380]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038aa:	4a5e      	ldr	r2, [pc, #376]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ac:	f043 0304 	orr.w	r3, r3, #4
 80038b0:	6713      	str	r3, [r2, #112]	; 0x70
 80038b2:	4b5c      	ldr	r3, [pc, #368]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b6:	4a5b      	ldr	r2, [pc, #364]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6713      	str	r3, [r2, #112]	; 0x70
 80038be:	e00b      	b.n	80038d8 <HAL_RCC_OscConfig+0x324>
 80038c0:	4b58      	ldr	r3, [pc, #352]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c4:	4a57      	ldr	r2, [pc, #348]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	6713      	str	r3, [r2, #112]	; 0x70
 80038cc:	4b55      	ldr	r3, [pc, #340]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d0:	4a54      	ldr	r2, [pc, #336]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80038d2:	f023 0304 	bic.w	r3, r3, #4
 80038d6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d015      	beq.n	800390c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e0:	f7fe fb6c 	bl	8001fbc <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038e8:	f7fe fb68 	bl	8001fbc <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e0cb      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038fe:	4b49      	ldr	r3, [pc, #292]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0ee      	beq.n	80038e8 <HAL_RCC_OscConfig+0x334>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390c:	f7fe fb56 	bl	8001fbc <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003912:	e00a      	b.n	800392a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003914:	f7fe fb52 	bl	8001fbc <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003922:	4293      	cmp	r3, r2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e0b5      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800392a:	4b3e      	ldr	r3, [pc, #248]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1ee      	bne.n	8003914 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d105      	bne.n	8003948 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800393c:	4b39      	ldr	r3, [pc, #228]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 800393e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003940:	4a38      	ldr	r2, [pc, #224]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003946:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80a1 	beq.w	8003a94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003952:	4b34      	ldr	r3, [pc, #208]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 030c 	and.w	r3, r3, #12
 800395a:	2b08      	cmp	r3, #8
 800395c:	d05c      	beq.n	8003a18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	2b02      	cmp	r3, #2
 8003964:	d141      	bne.n	80039ea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	4b31      	ldr	r3, [pc, #196]	; (8003a2c <HAL_RCC_OscConfig+0x478>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7fe fb26 	bl	8001fbc <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003974:	f7fe fb22 	bl	8001fbc <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e087      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003986:	4b27      	ldr	r3, [pc, #156]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69da      	ldr	r2, [r3, #28]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a1b      	ldr	r3, [r3, #32]
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	019b      	lsls	r3, r3, #6
 80039a2:	431a      	orrs	r2, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a8:	085b      	lsrs	r3, r3, #1
 80039aa:	3b01      	subs	r3, #1
 80039ac:	041b      	lsls	r3, r3, #16
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	061b      	lsls	r3, r3, #24
 80039b6:	491b      	ldr	r1, [pc, #108]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039bc:	4b1b      	ldr	r3, [pc, #108]	; (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039be:	2201      	movs	r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c2:	f7fe fafb 	bl	8001fbc <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ca:	f7fe faf7 	bl	8001fbc <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e05c      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039dc:	4b11      	ldr	r3, [pc, #68]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x416>
 80039e8:	e054      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ea:	4b10      	ldr	r3, [pc, #64]	; (8003a2c <HAL_RCC_OscConfig+0x478>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fe fae4 	bl	8001fbc <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039f8:	f7fe fae0 	bl	8001fbc <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e045      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a0a:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x444>
 8003a16:	e03d      	b.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d107      	bne.n	8003a30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e038      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40007000 	.word	0x40007000
 8003a2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a30:	4b1b      	ldr	r3, [pc, #108]	; (8003aa0 <HAL_RCC_OscConfig+0x4ec>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d028      	beq.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d121      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d11a      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a60:	4013      	ands	r3, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d111      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a76:	085b      	lsrs	r3, r3, #1
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d107      	bne.n	8003a90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800

08003aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d101      	bne.n	8003ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e0cc      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab8:	4b68      	ldr	r3, [pc, #416]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	683a      	ldr	r2, [r7, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d90c      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac6:	4b65      	ldr	r3, [pc, #404]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b63      	ldr	r3, [pc, #396]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0b8      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af8:	4b59      	ldr	r3, [pc, #356]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4a58      	ldr	r2, [pc, #352]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b10:	4b53      	ldr	r3, [pc, #332]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	4a52      	ldr	r2, [pc, #328]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b50      	ldr	r3, [pc, #320]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	494d      	ldr	r1, [pc, #308]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d044      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b47      	ldr	r3, [pc, #284]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d119      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d003      	beq.n	8003b62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b5e:	2b03      	cmp	r3, #3
 8003b60:	d107      	bne.n	8003b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b62:	4b3f      	ldr	r3, [pc, #252]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e06f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b72:	4b3b      	ldr	r3, [pc, #236]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e067      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b82:	4b37      	ldr	r3, [pc, #220]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f023 0203 	bic.w	r2, r3, #3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	4934      	ldr	r1, [pc, #208]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b94:	f7fe fa12 	bl	8001fbc <HAL_GetTick>
 8003b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9a:	e00a      	b.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b9c:	f7fe fa0e 	bl	8001fbc <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e04f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb2:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 020c 	and.w	r2, r3, #12
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d1eb      	bne.n	8003b9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc4:	4b25      	ldr	r3, [pc, #148]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d20c      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd2:	4b22      	ldr	r3, [pc, #136]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b20      	ldr	r3, [pc, #128]	; (8003c5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e032      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4916      	ldr	r1, [pc, #88]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c16:	4b12      	ldr	r3, [pc, #72]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	490e      	ldr	r1, [pc, #56]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c2a:	f000 f821 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	490a      	ldr	r1, [pc, #40]	; (8003c64 <HAL_RCC_ClockConfig+0x1c0>)
 8003c3c:	5ccb      	ldrb	r3, [r1, r3]
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a09      	ldr	r2, [pc, #36]	; (8003c68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c46:	4b09      	ldr	r3, [pc, #36]	; (8003c6c <HAL_RCC_ClockConfig+0x1c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fd ffe2 	bl	8001c14 <HAL_InitTick>

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40023c00 	.word	0x40023c00
 8003c60:	40023800 	.word	0x40023800
 8003c64:	0800c098 	.word	0x0800c098
 8003c68:	20000010 	.word	0x20000010
 8003c6c:	20000014 	.word	0x20000014

08003c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c74:	b094      	sub	sp, #80	; 0x50
 8003c76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	647b      	str	r3, [r7, #68]	; 0x44
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c80:	2300      	movs	r3, #0
 8003c82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c88:	4b79      	ldr	r3, [pc, #484]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 030c 	and.w	r3, r3, #12
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d00d      	beq.n	8003cb0 <HAL_RCC_GetSysClockFreq+0x40>
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	f200 80e1 	bhi.w	8003e5c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d002      	beq.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x34>
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d003      	beq.n	8003caa <HAL_RCC_GetSysClockFreq+0x3a>
 8003ca2:	e0db      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ca4:	4b73      	ldr	r3, [pc, #460]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ca6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003ca8:	e0db      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003caa:	4b73      	ldr	r3, [pc, #460]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x208>)
 8003cac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003cae:	e0d8      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cb0:	4b6f      	ldr	r3, [pc, #444]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cb8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cba:	4b6d      	ldr	r3, [pc, #436]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d063      	beq.n	8003d8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cc6:	4b6a      	ldr	r3, [pc, #424]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	099b      	lsrs	r3, r3, #6
 8003ccc:	2200      	movs	r2, #0
 8003cce:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cd0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8003cda:	2300      	movs	r3, #0
 8003cdc:	637b      	str	r3, [r7, #52]	; 0x34
 8003cde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ce2:	4622      	mov	r2, r4
 8003ce4:	462b      	mov	r3, r5
 8003ce6:	f04f 0000 	mov.w	r0, #0
 8003cea:	f04f 0100 	mov.w	r1, #0
 8003cee:	0159      	lsls	r1, r3, #5
 8003cf0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cf4:	0150      	lsls	r0, r2, #5
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	1a51      	subs	r1, r2, r1
 8003cfe:	6139      	str	r1, [r7, #16]
 8003d00:	4629      	mov	r1, r5
 8003d02:	eb63 0301 	sbc.w	r3, r3, r1
 8003d06:	617b      	str	r3, [r7, #20]
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d14:	4659      	mov	r1, fp
 8003d16:	018b      	lsls	r3, r1, #6
 8003d18:	4651      	mov	r1, sl
 8003d1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d1e:	4651      	mov	r1, sl
 8003d20:	018a      	lsls	r2, r1, #6
 8003d22:	4651      	mov	r1, sl
 8003d24:	ebb2 0801 	subs.w	r8, r2, r1
 8003d28:	4659      	mov	r1, fp
 8003d2a:	eb63 0901 	sbc.w	r9, r3, r1
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d42:	4690      	mov	r8, r2
 8003d44:	4699      	mov	r9, r3
 8003d46:	4623      	mov	r3, r4
 8003d48:	eb18 0303 	adds.w	r3, r8, r3
 8003d4c:	60bb      	str	r3, [r7, #8]
 8003d4e:	462b      	mov	r3, r5
 8003d50:	eb49 0303 	adc.w	r3, r9, r3
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	f04f 0200 	mov.w	r2, #0
 8003d5a:	f04f 0300 	mov.w	r3, #0
 8003d5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003d62:	4629      	mov	r1, r5
 8003d64:	024b      	lsls	r3, r1, #9
 8003d66:	4621      	mov	r1, r4
 8003d68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d6c:	4621      	mov	r1, r4
 8003d6e:	024a      	lsls	r2, r1, #9
 8003d70:	4610      	mov	r0, r2
 8003d72:	4619      	mov	r1, r3
 8003d74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d76:	2200      	movs	r2, #0
 8003d78:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d80:	f7fc ff8a 	bl	8000c98 <__aeabi_uldivmod>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	4613      	mov	r3, r2
 8003d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d8c:	e058      	b.n	8003e40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d8e:	4b38      	ldr	r3, [pc, #224]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	099b      	lsrs	r3, r3, #6
 8003d94:	2200      	movs	r2, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	4611      	mov	r1, r2
 8003d9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d9e:	623b      	str	r3, [r7, #32]
 8003da0:	2300      	movs	r3, #0
 8003da2:	627b      	str	r3, [r7, #36]	; 0x24
 8003da4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003da8:	4642      	mov	r2, r8
 8003daa:	464b      	mov	r3, r9
 8003dac:	f04f 0000 	mov.w	r0, #0
 8003db0:	f04f 0100 	mov.w	r1, #0
 8003db4:	0159      	lsls	r1, r3, #5
 8003db6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dba:	0150      	lsls	r0, r2, #5
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4641      	mov	r1, r8
 8003dc2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003dc6:	4649      	mov	r1, r9
 8003dc8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	f04f 0300 	mov.w	r3, #0
 8003dd4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003dd8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ddc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003de0:	ebb2 040a 	subs.w	r4, r2, sl
 8003de4:	eb63 050b 	sbc.w	r5, r3, fp
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	f04f 0300 	mov.w	r3, #0
 8003df0:	00eb      	lsls	r3, r5, #3
 8003df2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003df6:	00e2      	lsls	r2, r4, #3
 8003df8:	4614      	mov	r4, r2
 8003dfa:	461d      	mov	r5, r3
 8003dfc:	4643      	mov	r3, r8
 8003dfe:	18e3      	adds	r3, r4, r3
 8003e00:	603b      	str	r3, [r7, #0]
 8003e02:	464b      	mov	r3, r9
 8003e04:	eb45 0303 	adc.w	r3, r5, r3
 8003e08:	607b      	str	r3, [r7, #4]
 8003e0a:	f04f 0200 	mov.w	r2, #0
 8003e0e:	f04f 0300 	mov.w	r3, #0
 8003e12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e16:	4629      	mov	r1, r5
 8003e18:	028b      	lsls	r3, r1, #10
 8003e1a:	4621      	mov	r1, r4
 8003e1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e20:	4621      	mov	r1, r4
 8003e22:	028a      	lsls	r2, r1, #10
 8003e24:	4610      	mov	r0, r2
 8003e26:	4619      	mov	r1, r3
 8003e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
 8003e2e:	61fa      	str	r2, [r7, #28]
 8003e30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e34:	f7fc ff30 	bl	8000c98 <__aeabi_uldivmod>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	0c1b      	lsrs	r3, r3, #16
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003e50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e58:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e5a:	e002      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e5c:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e5e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3750      	adds	r7, #80	; 0x50
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
 8003e74:	00f42400 	.word	0x00f42400
 8003e78:	007a1200 	.word	0x007a1200

08003e7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e80:	4b03      	ldr	r3, [pc, #12]	; (8003e90 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e82:	681b      	ldr	r3, [r3, #0]
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000010 	.word	0x20000010

08003e94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e98:	f7ff fff0 	bl	8003e7c <HAL_RCC_GetHCLKFreq>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	0a9b      	lsrs	r3, r3, #10
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	4903      	ldr	r1, [pc, #12]	; (8003eb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eaa:	5ccb      	ldrb	r3, [r1, r3]
 8003eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	0800c0a8 	.word	0x0800c0a8

08003ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ec0:	f7ff ffdc 	bl	8003e7c <HAL_RCC_GetHCLKFreq>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	4b05      	ldr	r3, [pc, #20]	; (8003edc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	0b5b      	lsrs	r3, r3, #13
 8003ecc:	f003 0307 	and.w	r3, r3, #7
 8003ed0:	4903      	ldr	r1, [pc, #12]	; (8003ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ed2:	5ccb      	ldrb	r3, [r1, r3]
 8003ed4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40023800 	.word	0x40023800
 8003ee0:	0800c0a8 	.word	0x0800c0a8

08003ee4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	220f      	movs	r2, #15
 8003ef2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ef4:	4b12      	ldr	r3, [pc, #72]	; (8003f40 <HAL_RCC_GetClockConfig+0x5c>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0203 	and.w	r2, r3, #3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003f00:	4b0f      	ldr	r3, [pc, #60]	; (8003f40 <HAL_RCC_GetClockConfig+0x5c>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003f0c:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <HAL_RCC_GetClockConfig+0x5c>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003f18:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <HAL_RCC_GetClockConfig+0x5c>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	08db      	lsrs	r3, r3, #3
 8003f1e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003f26:	4b07      	ldr	r3, [pc, #28]	; (8003f44 <HAL_RCC_GetClockConfig+0x60>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0207 	and.w	r2, r3, #7
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	601a      	str	r2, [r3, #0]
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40023800 	.word	0x40023800
 8003f44:	40023c00 	.word	0x40023c00

08003f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e041      	b.n	8003fde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d106      	bne.n	8003f74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f839 	bl	8003fe6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3304      	adds	r3, #4
 8003f84:	4619      	mov	r1, r3
 8003f86:	4610      	mov	r0, r2
 8003f88:	f000 f9b2 	bl	80042f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003fee:	bf00      	nop
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
	...

08003ffc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b01      	cmp	r3, #1
 800400e:	d001      	beq.n	8004014 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e044      	b.n	800409e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f042 0201 	orr.w	r2, r2, #1
 800402a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a1e      	ldr	r2, [pc, #120]	; (80040ac <HAL_TIM_Base_Start_IT+0xb0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d018      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x6c>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800403e:	d013      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x6c>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a1a      	ldr	r2, [pc, #104]	; (80040b0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d00e      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x6c>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a19      	ldr	r2, [pc, #100]	; (80040b4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d009      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x6c>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a17      	ldr	r2, [pc, #92]	; (80040b8 <HAL_TIM_Base_Start_IT+0xbc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d004      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x6c>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a16      	ldr	r2, [pc, #88]	; (80040bc <HAL_TIM_Base_Start_IT+0xc0>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d111      	bne.n	800408c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2b06      	cmp	r3, #6
 8004078:	d010      	beq.n	800409c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0201 	orr.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408a:	e007      	b.n	800409c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3714      	adds	r7, #20
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	40010000 	.word	0x40010000
 80040b0:	40000400 	.word	0x40000400
 80040b4:	40000800 	.word	0x40000800
 80040b8:	40000c00 	.word	0x40000c00
 80040bc:	40014000 	.word	0x40014000

080040c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d020      	beq.n	8004124 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01b      	beq.n	8004124 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0202 	mvn.w	r2, #2
 80040f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f8d2 	bl	80042b4 <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f8c4 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f8d5 	bl	80042c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	d020      	beq.n	8004170 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01b      	beq.n	8004170 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0204 	mvn.w	r2, #4
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2202      	movs	r2, #2
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f8ac 	bl	80042b4 <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f89e 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f8af 	bl	80042c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 0308 	and.w	r3, r3, #8
 8004176:	2b00      	cmp	r3, #0
 8004178:	d020      	beq.n	80041bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d01b      	beq.n	80041bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f06f 0208 	mvn.w	r2, #8
 800418c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2204      	movs	r2, #4
 8004192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 f886 	bl	80042b4 <HAL_TIM_IC_CaptureCallback>
 80041a8:	e005      	b.n	80041b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f878 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f889 	bl	80042c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d020      	beq.n	8004208 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f003 0310 	and.w	r3, r3, #16
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01b      	beq.n	8004208 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 0210 	mvn.w	r2, #16
 80041d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2208      	movs	r2, #8
 80041de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d003      	beq.n	80041f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f860 	bl	80042b4 <HAL_TIM_IC_CaptureCallback>
 80041f4:	e005      	b.n	8004202 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f852 	bl	80042a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f863 	bl	80042c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00c      	beq.n	800422c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f003 0301 	and.w	r3, r3, #1
 8004218:	2b00      	cmp	r3, #0
 800421a:	d007      	beq.n	800422c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f06f 0201 	mvn.w	r2, #1
 8004224:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fd fbac 	bl	8001984 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00c      	beq.n	8004250 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800423c:	2b00      	cmp	r3, #0
 800423e:	d007      	beq.n	8004250 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f8e6 	bl	800441c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00c      	beq.n	8004274 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004260:	2b00      	cmp	r3, #0
 8004262:	d007      	beq.n	8004274 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800426c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f834 	bl	80042dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f003 0320 	and.w	r3, r3, #32
 800427a:	2b00      	cmp	r3, #0
 800427c:	d00c      	beq.n	8004298 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f003 0320 	and.w	r3, r3, #32
 8004284:	2b00      	cmp	r3, #0
 8004286:	d007      	beq.n	8004298 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f06f 0220 	mvn.w	r2, #32
 8004290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f8b8 	bl	8004408 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004298:	bf00      	nop
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a3a      	ldr	r2, [pc, #232]	; (80043ec <TIM_Base_SetConfig+0xfc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d00f      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800430e:	d00b      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a37      	ldr	r2, [pc, #220]	; (80043f0 <TIM_Base_SetConfig+0x100>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d007      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	4a36      	ldr	r2, [pc, #216]	; (80043f4 <TIM_Base_SetConfig+0x104>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d003      	beq.n	8004328 <TIM_Base_SetConfig+0x38>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a35      	ldr	r2, [pc, #212]	; (80043f8 <TIM_Base_SetConfig+0x108>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d108      	bne.n	800433a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800432e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a2b      	ldr	r2, [pc, #172]	; (80043ec <TIM_Base_SetConfig+0xfc>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d01b      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004348:	d017      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a28      	ldr	r2, [pc, #160]	; (80043f0 <TIM_Base_SetConfig+0x100>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d013      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a27      	ldr	r2, [pc, #156]	; (80043f4 <TIM_Base_SetConfig+0x104>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d00f      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a26      	ldr	r2, [pc, #152]	; (80043f8 <TIM_Base_SetConfig+0x108>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d00b      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a25      	ldr	r2, [pc, #148]	; (80043fc <TIM_Base_SetConfig+0x10c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d007      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a24      	ldr	r2, [pc, #144]	; (8004400 <TIM_Base_SetConfig+0x110>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d003      	beq.n	800437a <TIM_Base_SetConfig+0x8a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a23      	ldr	r2, [pc, #140]	; (8004404 <TIM_Base_SetConfig+0x114>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d108      	bne.n	800438c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004380:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	4313      	orrs	r3, r2
 800438a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	689a      	ldr	r2, [r3, #8]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a0e      	ldr	r2, [pc, #56]	; (80043ec <TIM_Base_SetConfig+0xfc>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d103      	bne.n	80043c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d105      	bne.n	80043de <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f023 0201 	bic.w	r2, r3, #1
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	611a      	str	r2, [r3, #16]
  }
}
 80043de:	bf00      	nop
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	40010000 	.word	0x40010000
 80043f0:	40000400 	.word	0x40000400
 80043f4:	40000800 	.word	0x40000800
 80043f8:	40000c00 	.word	0x40000c00
 80043fc:	40014000 	.word	0x40014000
 8004400:	40014400 	.word	0x40014400
 8004404:	40014800 	.word	0x40014800

08004408 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e042      	b.n	80044c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d106      	bne.n	800445c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7fd fb60 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2224      	movs	r2, #36	; 0x24
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004472:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f82b 	bl	80044d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004488:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	695a      	ldr	r2, [r3, #20]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004498:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68da      	ldr	r2, [r3, #12]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044d4:	b0c0      	sub	sp, #256	; 0x100
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80044e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044ec:	68d9      	ldr	r1, [r3, #12]
 80044ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	ea40 0301 	orr.w	r3, r0, r1
 80044f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	431a      	orrs	r2, r3
 8004508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	431a      	orrs	r2, r3
 8004510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800451c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004528:	f021 010c 	bic.w	r1, r1, #12
 800452c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004536:	430b      	orrs	r3, r1
 8004538:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800453a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800454a:	6999      	ldr	r1, [r3, #24]
 800454c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	ea40 0301 	orr.w	r3, r0, r1
 8004556:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	4b8f      	ldr	r3, [pc, #572]	; (800479c <UART_SetConfig+0x2cc>)
 8004560:	429a      	cmp	r2, r3
 8004562:	d005      	beq.n	8004570 <UART_SetConfig+0xa0>
 8004564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	4b8d      	ldr	r3, [pc, #564]	; (80047a0 <UART_SetConfig+0x2d0>)
 800456c:	429a      	cmp	r2, r3
 800456e:	d104      	bne.n	800457a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004570:	f7ff fca4 	bl	8003ebc <HAL_RCC_GetPCLK2Freq>
 8004574:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004578:	e003      	b.n	8004582 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800457a:	f7ff fc8b 	bl	8003e94 <HAL_RCC_GetPCLK1Freq>
 800457e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800458c:	f040 810c 	bne.w	80047a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004590:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004594:	2200      	movs	r2, #0
 8004596:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800459a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800459e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80045a2:	4622      	mov	r2, r4
 80045a4:	462b      	mov	r3, r5
 80045a6:	1891      	adds	r1, r2, r2
 80045a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80045aa:	415b      	adcs	r3, r3
 80045ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80045b2:	4621      	mov	r1, r4
 80045b4:	eb12 0801 	adds.w	r8, r2, r1
 80045b8:	4629      	mov	r1, r5
 80045ba:	eb43 0901 	adc.w	r9, r3, r1
 80045be:	f04f 0200 	mov.w	r2, #0
 80045c2:	f04f 0300 	mov.w	r3, #0
 80045c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045d2:	4690      	mov	r8, r2
 80045d4:	4699      	mov	r9, r3
 80045d6:	4623      	mov	r3, r4
 80045d8:	eb18 0303 	adds.w	r3, r8, r3
 80045dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80045e0:	462b      	mov	r3, r5
 80045e2:	eb49 0303 	adc.w	r3, r9, r3
 80045e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80045ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80045f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80045fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80045fe:	460b      	mov	r3, r1
 8004600:	18db      	adds	r3, r3, r3
 8004602:	653b      	str	r3, [r7, #80]	; 0x50
 8004604:	4613      	mov	r3, r2
 8004606:	eb42 0303 	adc.w	r3, r2, r3
 800460a:	657b      	str	r3, [r7, #84]	; 0x54
 800460c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004610:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004614:	f7fc fb40 	bl	8000c98 <__aeabi_uldivmod>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	4b61      	ldr	r3, [pc, #388]	; (80047a4 <UART_SetConfig+0x2d4>)
 800461e:	fba3 2302 	umull	r2, r3, r3, r2
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	011c      	lsls	r4, r3, #4
 8004626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800462a:	2200      	movs	r2, #0
 800462c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004630:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004634:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004638:	4642      	mov	r2, r8
 800463a:	464b      	mov	r3, r9
 800463c:	1891      	adds	r1, r2, r2
 800463e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004640:	415b      	adcs	r3, r3
 8004642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004644:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004648:	4641      	mov	r1, r8
 800464a:	eb12 0a01 	adds.w	sl, r2, r1
 800464e:	4649      	mov	r1, r9
 8004650:	eb43 0b01 	adc.w	fp, r3, r1
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004660:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004664:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004668:	4692      	mov	sl, r2
 800466a:	469b      	mov	fp, r3
 800466c:	4643      	mov	r3, r8
 800466e:	eb1a 0303 	adds.w	r3, sl, r3
 8004672:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004676:	464b      	mov	r3, r9
 8004678:	eb4b 0303 	adc.w	r3, fp, r3
 800467c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800468c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004690:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004694:	460b      	mov	r3, r1
 8004696:	18db      	adds	r3, r3, r3
 8004698:	643b      	str	r3, [r7, #64]	; 0x40
 800469a:	4613      	mov	r3, r2
 800469c:	eb42 0303 	adc.w	r3, r2, r3
 80046a0:	647b      	str	r3, [r7, #68]	; 0x44
 80046a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80046a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80046aa:	f7fc faf5 	bl	8000c98 <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4611      	mov	r1, r2
 80046b4:	4b3b      	ldr	r3, [pc, #236]	; (80047a4 <UART_SetConfig+0x2d4>)
 80046b6:	fba3 2301 	umull	r2, r3, r3, r1
 80046ba:	095b      	lsrs	r3, r3, #5
 80046bc:	2264      	movs	r2, #100	; 0x64
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	1acb      	subs	r3, r1, r3
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80046ca:	4b36      	ldr	r3, [pc, #216]	; (80047a4 <UART_SetConfig+0x2d4>)
 80046cc:	fba3 2302 	umull	r2, r3, r3, r2
 80046d0:	095b      	lsrs	r3, r3, #5
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80046d8:	441c      	add	r4, r3
 80046da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046de:	2200      	movs	r2, #0
 80046e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80046e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80046e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80046ec:	4642      	mov	r2, r8
 80046ee:	464b      	mov	r3, r9
 80046f0:	1891      	adds	r1, r2, r2
 80046f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80046f4:	415b      	adcs	r3, r3
 80046f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80046fc:	4641      	mov	r1, r8
 80046fe:	1851      	adds	r1, r2, r1
 8004700:	6339      	str	r1, [r7, #48]	; 0x30
 8004702:	4649      	mov	r1, r9
 8004704:	414b      	adcs	r3, r1
 8004706:	637b      	str	r3, [r7, #52]	; 0x34
 8004708:	f04f 0200 	mov.w	r2, #0
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004714:	4659      	mov	r1, fp
 8004716:	00cb      	lsls	r3, r1, #3
 8004718:	4651      	mov	r1, sl
 800471a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800471e:	4651      	mov	r1, sl
 8004720:	00ca      	lsls	r2, r1, #3
 8004722:	4610      	mov	r0, r2
 8004724:	4619      	mov	r1, r3
 8004726:	4603      	mov	r3, r0
 8004728:	4642      	mov	r2, r8
 800472a:	189b      	adds	r3, r3, r2
 800472c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004730:	464b      	mov	r3, r9
 8004732:	460a      	mov	r2, r1
 8004734:	eb42 0303 	adc.w	r3, r2, r3
 8004738:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800473c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004748:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800474c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004750:	460b      	mov	r3, r1
 8004752:	18db      	adds	r3, r3, r3
 8004754:	62bb      	str	r3, [r7, #40]	; 0x28
 8004756:	4613      	mov	r3, r2
 8004758:	eb42 0303 	adc.w	r3, r2, r3
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800475e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004762:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004766:	f7fc fa97 	bl	8000c98 <__aeabi_uldivmod>
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	4b0d      	ldr	r3, [pc, #52]	; (80047a4 <UART_SetConfig+0x2d4>)
 8004770:	fba3 1302 	umull	r1, r3, r3, r2
 8004774:	095b      	lsrs	r3, r3, #5
 8004776:	2164      	movs	r1, #100	; 0x64
 8004778:	fb01 f303 	mul.w	r3, r1, r3
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	3332      	adds	r3, #50	; 0x32
 8004782:	4a08      	ldr	r2, [pc, #32]	; (80047a4 <UART_SetConfig+0x2d4>)
 8004784:	fba2 2303 	umull	r2, r3, r2, r3
 8004788:	095b      	lsrs	r3, r3, #5
 800478a:	f003 0207 	and.w	r2, r3, #7
 800478e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4422      	add	r2, r4
 8004796:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004798:	e106      	b.n	80049a8 <UART_SetConfig+0x4d8>
 800479a:	bf00      	nop
 800479c:	40011000 	.word	0x40011000
 80047a0:	40011400 	.word	0x40011400
 80047a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047ac:	2200      	movs	r2, #0
 80047ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80047b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80047b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80047ba:	4642      	mov	r2, r8
 80047bc:	464b      	mov	r3, r9
 80047be:	1891      	adds	r1, r2, r2
 80047c0:	6239      	str	r1, [r7, #32]
 80047c2:	415b      	adcs	r3, r3
 80047c4:	627b      	str	r3, [r7, #36]	; 0x24
 80047c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047ca:	4641      	mov	r1, r8
 80047cc:	1854      	adds	r4, r2, r1
 80047ce:	4649      	mov	r1, r9
 80047d0:	eb43 0501 	adc.w	r5, r3, r1
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	00eb      	lsls	r3, r5, #3
 80047de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e2:	00e2      	lsls	r2, r4, #3
 80047e4:	4614      	mov	r4, r2
 80047e6:	461d      	mov	r5, r3
 80047e8:	4643      	mov	r3, r8
 80047ea:	18e3      	adds	r3, r4, r3
 80047ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80047f0:	464b      	mov	r3, r9
 80047f2:	eb45 0303 	adc.w	r3, r5, r3
 80047f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80047fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004806:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004816:	4629      	mov	r1, r5
 8004818:	008b      	lsls	r3, r1, #2
 800481a:	4621      	mov	r1, r4
 800481c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004820:	4621      	mov	r1, r4
 8004822:	008a      	lsls	r2, r1, #2
 8004824:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004828:	f7fc fa36 	bl	8000c98 <__aeabi_uldivmod>
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	4b60      	ldr	r3, [pc, #384]	; (80049b4 <UART_SetConfig+0x4e4>)
 8004832:	fba3 2302 	umull	r2, r3, r3, r2
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	011c      	lsls	r4, r3, #4
 800483a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800483e:	2200      	movs	r2, #0
 8004840:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004844:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004848:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800484c:	4642      	mov	r2, r8
 800484e:	464b      	mov	r3, r9
 8004850:	1891      	adds	r1, r2, r2
 8004852:	61b9      	str	r1, [r7, #24]
 8004854:	415b      	adcs	r3, r3
 8004856:	61fb      	str	r3, [r7, #28]
 8004858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800485c:	4641      	mov	r1, r8
 800485e:	1851      	adds	r1, r2, r1
 8004860:	6139      	str	r1, [r7, #16]
 8004862:	4649      	mov	r1, r9
 8004864:	414b      	adcs	r3, r1
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004874:	4659      	mov	r1, fp
 8004876:	00cb      	lsls	r3, r1, #3
 8004878:	4651      	mov	r1, sl
 800487a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800487e:	4651      	mov	r1, sl
 8004880:	00ca      	lsls	r2, r1, #3
 8004882:	4610      	mov	r0, r2
 8004884:	4619      	mov	r1, r3
 8004886:	4603      	mov	r3, r0
 8004888:	4642      	mov	r2, r8
 800488a:	189b      	adds	r3, r3, r2
 800488c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004890:	464b      	mov	r3, r9
 8004892:	460a      	mov	r2, r1
 8004894:	eb42 0303 	adc.w	r3, r2, r3
 8004898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80048a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80048b4:	4649      	mov	r1, r9
 80048b6:	008b      	lsls	r3, r1, #2
 80048b8:	4641      	mov	r1, r8
 80048ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048be:	4641      	mov	r1, r8
 80048c0:	008a      	lsls	r2, r1, #2
 80048c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80048c6:	f7fc f9e7 	bl	8000c98 <__aeabi_uldivmod>
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4611      	mov	r1, r2
 80048d0:	4b38      	ldr	r3, [pc, #224]	; (80049b4 <UART_SetConfig+0x4e4>)
 80048d2:	fba3 2301 	umull	r2, r3, r3, r1
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	2264      	movs	r2, #100	; 0x64
 80048da:	fb02 f303 	mul.w	r3, r2, r3
 80048de:	1acb      	subs	r3, r1, r3
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	3332      	adds	r3, #50	; 0x32
 80048e4:	4a33      	ldr	r2, [pc, #204]	; (80049b4 <UART_SetConfig+0x4e4>)
 80048e6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ea:	095b      	lsrs	r3, r3, #5
 80048ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048f0:	441c      	add	r4, r3
 80048f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048f6:	2200      	movs	r2, #0
 80048f8:	673b      	str	r3, [r7, #112]	; 0x70
 80048fa:	677a      	str	r2, [r7, #116]	; 0x74
 80048fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004900:	4642      	mov	r2, r8
 8004902:	464b      	mov	r3, r9
 8004904:	1891      	adds	r1, r2, r2
 8004906:	60b9      	str	r1, [r7, #8]
 8004908:	415b      	adcs	r3, r3
 800490a:	60fb      	str	r3, [r7, #12]
 800490c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004910:	4641      	mov	r1, r8
 8004912:	1851      	adds	r1, r2, r1
 8004914:	6039      	str	r1, [r7, #0]
 8004916:	4649      	mov	r1, r9
 8004918:	414b      	adcs	r3, r1
 800491a:	607b      	str	r3, [r7, #4]
 800491c:	f04f 0200 	mov.w	r2, #0
 8004920:	f04f 0300 	mov.w	r3, #0
 8004924:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004928:	4659      	mov	r1, fp
 800492a:	00cb      	lsls	r3, r1, #3
 800492c:	4651      	mov	r1, sl
 800492e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004932:	4651      	mov	r1, sl
 8004934:	00ca      	lsls	r2, r1, #3
 8004936:	4610      	mov	r0, r2
 8004938:	4619      	mov	r1, r3
 800493a:	4603      	mov	r3, r0
 800493c:	4642      	mov	r2, r8
 800493e:	189b      	adds	r3, r3, r2
 8004940:	66bb      	str	r3, [r7, #104]	; 0x68
 8004942:	464b      	mov	r3, r9
 8004944:	460a      	mov	r2, r1
 8004946:	eb42 0303 	adc.w	r3, r2, r3
 800494a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800494c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	663b      	str	r3, [r7, #96]	; 0x60
 8004956:	667a      	str	r2, [r7, #100]	; 0x64
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004964:	4649      	mov	r1, r9
 8004966:	008b      	lsls	r3, r1, #2
 8004968:	4641      	mov	r1, r8
 800496a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800496e:	4641      	mov	r1, r8
 8004970:	008a      	lsls	r2, r1, #2
 8004972:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004976:	f7fc f98f 	bl	8000c98 <__aeabi_uldivmod>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4b0d      	ldr	r3, [pc, #52]	; (80049b4 <UART_SetConfig+0x4e4>)
 8004980:	fba3 1302 	umull	r1, r3, r3, r2
 8004984:	095b      	lsrs	r3, r3, #5
 8004986:	2164      	movs	r1, #100	; 0x64
 8004988:	fb01 f303 	mul.w	r3, r1, r3
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	3332      	adds	r3, #50	; 0x32
 8004992:	4a08      	ldr	r2, [pc, #32]	; (80049b4 <UART_SetConfig+0x4e4>)
 8004994:	fba2 2303 	umull	r2, r3, r2, r3
 8004998:	095b      	lsrs	r3, r3, #5
 800499a:	f003 020f 	and.w	r2, r3, #15
 800499e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4422      	add	r2, r4
 80049a6:	609a      	str	r2, [r3, #8]
}
 80049a8:	bf00      	nop
 80049aa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80049ae:	46bd      	mov	sp, r7
 80049b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b4:	51eb851f 	.word	0x51eb851f

080049b8 <__NVIC_SetPriority>:
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	6039      	str	r1, [r7, #0]
 80049c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	db0a      	blt.n	80049e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	490c      	ldr	r1, [pc, #48]	; (8004a04 <__NVIC_SetPriority+0x4c>)
 80049d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d6:	0112      	lsls	r2, r2, #4
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	440b      	add	r3, r1
 80049dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80049e0:	e00a      	b.n	80049f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	4908      	ldr	r1, [pc, #32]	; (8004a08 <__NVIC_SetPriority+0x50>)
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	3b04      	subs	r3, #4
 80049f0:	0112      	lsls	r2, r2, #4
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	440b      	add	r3, r1
 80049f6:	761a      	strb	r2, [r3, #24]
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	e000e100 	.word	0xe000e100
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004a10:	4b05      	ldr	r3, [pc, #20]	; (8004a28 <SysTick_Handler+0x1c>)
 8004a12:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004a14:	f001 fe42 	bl	800669c <xTaskGetSchedulerState>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d001      	beq.n	8004a22 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004a1e:	f002 fc2b 	bl	8007278 <xPortSysTickHandler>
  }
}
 8004a22:	bf00      	nop
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	e000e010 	.word	0xe000e010

08004a2c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004a30:	2100      	movs	r1, #0
 8004a32:	f06f 0004 	mvn.w	r0, #4
 8004a36:	f7ff ffbf 	bl	80049b8 <__NVIC_SetPriority>
#endif
}
 8004a3a:	bf00      	nop
 8004a3c:	bd80      	pop	{r7, pc}
	...

08004a40 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a46:	f3ef 8305 	mrs	r3, IPSR
 8004a4a:	603b      	str	r3, [r7, #0]
  return(result);
 8004a4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004a52:	f06f 0305 	mvn.w	r3, #5
 8004a56:	607b      	str	r3, [r7, #4]
 8004a58:	e00c      	b.n	8004a74 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <osKernelInitialize+0x44>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d105      	bne.n	8004a6e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004a62:	4b08      	ldr	r3, [pc, #32]	; (8004a84 <osKernelInitialize+0x44>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	607b      	str	r3, [r7, #4]
 8004a6c:	e002      	b.n	8004a74 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004a72:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004a74:	687b      	ldr	r3, [r7, #4]
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	200003c0 	.word	0x200003c0

08004a88 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a8e:	f3ef 8305 	mrs	r3, IPSR
 8004a92:	603b      	str	r3, [r7, #0]
  return(result);
 8004a94:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004a9a:	f06f 0305 	mvn.w	r3, #5
 8004a9e:	607b      	str	r3, [r7, #4]
 8004aa0:	e010      	b.n	8004ac4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004aa2:	4b0b      	ldr	r3, [pc, #44]	; (8004ad0 <osKernelStart+0x48>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d109      	bne.n	8004abe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004aaa:	f7ff ffbf 	bl	8004a2c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004aae:	4b08      	ldr	r3, [pc, #32]	; (8004ad0 <osKernelStart+0x48>)
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004ab4:	f001 f9aa 	bl	8005e0c <vTaskStartScheduler>
      stat = osOK;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	607b      	str	r3, [r7, #4]
 8004abc:	e002      	b.n	8004ac4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004abe:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ac4:	687b      	ldr	r3, [r7, #4]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	200003c0 	.word	0x200003c0

08004ad4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08e      	sub	sp, #56	; 0x38
 8004ad8:	af04      	add	r7, sp, #16
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ae4:	f3ef 8305 	mrs	r3, IPSR
 8004ae8:	617b      	str	r3, [r7, #20]
  return(result);
 8004aea:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d17e      	bne.n	8004bee <osThreadNew+0x11a>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d07b      	beq.n	8004bee <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004af6:	2380      	movs	r3, #128	; 0x80
 8004af8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004afa:	2318      	movs	r3, #24
 8004afc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004b02:	f04f 33ff 	mov.w	r3, #4294967295
 8004b06:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d045      	beq.n	8004b9a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <osThreadNew+0x48>
        name = attr->name;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d008      	beq.n	8004b42 <osThreadNew+0x6e>
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	2b38      	cmp	r3, #56	; 0x38
 8004b34:	d805      	bhi.n	8004b42 <osThreadNew+0x6e>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <osThreadNew+0x72>
        return (NULL);
 8004b42:	2300      	movs	r3, #0
 8004b44:	e054      	b.n	8004bf0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	089b      	lsrs	r3, r3, #2
 8004b54:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00e      	beq.n	8004b7c <osThreadNew+0xa8>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	2b5b      	cmp	r3, #91	; 0x5b
 8004b64:	d90a      	bls.n	8004b7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d006      	beq.n	8004b7c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d002      	beq.n	8004b7c <osThreadNew+0xa8>
        mem = 1;
 8004b76:	2301      	movs	r3, #1
 8004b78:	61bb      	str	r3, [r7, #24]
 8004b7a:	e010      	b.n	8004b9e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10c      	bne.n	8004b9e <osThreadNew+0xca>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d108      	bne.n	8004b9e <osThreadNew+0xca>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d104      	bne.n	8004b9e <osThreadNew+0xca>
          mem = 0;
 8004b94:	2300      	movs	r3, #0
 8004b96:	61bb      	str	r3, [r7, #24]
 8004b98:	e001      	b.n	8004b9e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d110      	bne.n	8004bc6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004bac:	9202      	str	r2, [sp, #8]
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	6a3a      	ldr	r2, [r7, #32]
 8004bb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f000 feda 	bl	8005974 <xTaskCreateStatic>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	613b      	str	r3, [r7, #16]
 8004bc4:	e013      	b.n	8004bee <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d110      	bne.n	8004bee <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004bcc:	6a3b      	ldr	r3, [r7, #32]
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	f107 0310 	add.w	r3, r7, #16
 8004bd4:	9301      	str	r3, [sp, #4]
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	9300      	str	r3, [sp, #0]
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 ff25 	bl	8005a2e <xTaskCreate>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d001      	beq.n	8004bee <osThreadNew+0x11a>
            hTask = NULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004bee:	693b      	ldr	r3, [r7, #16]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3728      	adds	r7, #40	; 0x28
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c04:	f3ef 8305 	mrs	r3, IPSR
 8004c08:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8004c10:	f06f 0305 	mvn.w	r3, #5
 8004c14:	617b      	str	r3, [r7, #20]
 8004c16:	e00b      	b.n	8004c30 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d103      	bne.n	8004c26 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8004c1e:	f06f 0303 	mvn.w	r3, #3
 8004c22:	617b      	str	r3, [r7, #20]
 8004c24:	e004      	b.n	8004c30 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8004c2a:	6938      	ldr	r0, [r7, #16]
 8004c2c:	f001 f878 	bl	8005d20 <vTaskSuspend>
  }

  return (stat);
 8004c30:	697b      	ldr	r3, [r7, #20]
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3718      	adds	r7, #24
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b084      	sub	sp, #16
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c42:	f3ef 8305 	mrs	r3, IPSR
 8004c46:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c48:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d003      	beq.n	8004c56 <osDelay+0x1c>
    stat = osErrorISR;
 8004c4e:	f06f 0305 	mvn.w	r3, #5
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	e007      	b.n	8004c66 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004c56:	2300      	movs	r3, #0
 8004c58:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f001 f829 	bl	8005cb8 <vTaskDelay>
    }
  }

  return (stat);
 8004c66:	68fb      	ldr	r3, [r7, #12]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b08a      	sub	sp, #40	; 0x28
 8004c74:	af02      	add	r7, sp, #8
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c80:	f3ef 8305 	mrs	r3, IPSR
 8004c84:	613b      	str	r3, [r7, #16]
  return(result);
 8004c86:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d15f      	bne.n	8004d4c <osMessageQueueNew+0xdc>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d05c      	beq.n	8004d4c <osMessageQueueNew+0xdc>
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d059      	beq.n	8004d4c <osMessageQueueNew+0xdc>
    mem = -1;
 8004c98:	f04f 33ff 	mov.w	r3, #4294967295
 8004c9c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d029      	beq.n	8004cf8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d012      	beq.n	8004cd2 <osMessageQueueNew+0x62>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	2b4f      	cmp	r3, #79	; 0x4f
 8004cb2:	d90e      	bls.n	8004cd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00a      	beq.n	8004cd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	695a      	ldr	r2, [r3, #20]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	68b9      	ldr	r1, [r7, #8]
 8004cc4:	fb01 f303 	mul.w	r3, r1, r3
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d302      	bcc.n	8004cd2 <osMessageQueueNew+0x62>
        mem = 1;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	61bb      	str	r3, [r7, #24]
 8004cd0:	e014      	b.n	8004cfc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d110      	bne.n	8004cfc <osMessageQueueNew+0x8c>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10c      	bne.n	8004cfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d108      	bne.n	8004cfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d104      	bne.n	8004cfc <osMessageQueueNew+0x8c>
          mem = 0;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	61bb      	str	r3, [r7, #24]
 8004cf6:	e001      	b.n	8004cfc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d10b      	bne.n	8004d1a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2100      	movs	r1, #0
 8004d0c:	9100      	str	r1, [sp, #0]
 8004d0e:	68b9      	ldr	r1, [r7, #8]
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 f971 	bl	8004ff8 <xQueueGenericCreateStatic>
 8004d16:	61f8      	str	r0, [r7, #28]
 8004d18:	e008      	b.n	8004d2c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d105      	bne.n	8004d2c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004d20:	2200      	movs	r2, #0
 8004d22:	68b9      	ldr	r1, [r7, #8]
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 f9df 	bl	80050e8 <xQueueGenericCreate>
 8004d2a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00c      	beq.n	8004d4c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d003      	beq.n	8004d40 <osMessageQueueNew+0xd0>
        name = attr->name;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	e001      	b.n	8004d44 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004d40:	2300      	movs	r3, #0
 8004d42:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004d44:	6979      	ldr	r1, [r7, #20]
 8004d46:	69f8      	ldr	r0, [r7, #28]
 8004d48:	f000 fdb6 	bl	80058b8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004d4c:	69fb      	ldr	r3, [r7, #28]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3720      	adds	r7, #32
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	4a07      	ldr	r2, [pc, #28]	; (8004d84 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d68:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	4a06      	ldr	r2, [pc, #24]	; (8004d88 <vApplicationGetIdleTaskMemory+0x30>)
 8004d6e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2280      	movs	r2, #128	; 0x80
 8004d74:	601a      	str	r2, [r3, #0]
}
 8004d76:	bf00      	nop
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	200003c4 	.word	0x200003c4
 8004d88:	20000420 	.word	0x20000420

08004d8c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4a07      	ldr	r2, [pc, #28]	; (8004db8 <vApplicationGetTimerTaskMemory+0x2c>)
 8004d9c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	4a06      	ldr	r2, [pc, #24]	; (8004dbc <vApplicationGetTimerTaskMemory+0x30>)
 8004da2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004daa:	601a      	str	r2, [r3, #0]
}
 8004dac:	bf00      	nop
 8004dae:	3714      	adds	r7, #20
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr
 8004db8:	20000620 	.word	0x20000620
 8004dbc:	2000067c 	.word	0x2000067c

08004dc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f103 0208 	add.w	r2, r3, #8
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f103 0208 	add.w	r2, r3, #8
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f103 0208 	add.w	r2, r3, #8
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr

08004e1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b085      	sub	sp, #20
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
 8004e22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	1c5a      	adds	r2, r3, #1
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	601a      	str	r2, [r3, #0]
}
 8004e56:	bf00      	nop
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e62:	b480      	push	{r7}
 8004e64:	b085      	sub	sp, #20
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e78:	d103      	bne.n	8004e82 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	60fb      	str	r3, [r7, #12]
 8004e80:	e00c      	b.n	8004e9c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	3308      	adds	r3, #8
 8004e86:	60fb      	str	r3, [r7, #12]
 8004e88:	e002      	b.n	8004e90 <vListInsert+0x2e>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	60fb      	str	r3, [r7, #12]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68ba      	ldr	r2, [r7, #8]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d2f6      	bcs.n	8004e8a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	1c5a      	adds	r2, r3, #1
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	601a      	str	r2, [r3, #0]
}
 8004ec8:	bf00      	nop
 8004eca:	3714      	adds	r7, #20
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6892      	ldr	r2, [r2, #8]
 8004eea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	6852      	ldr	r2, [r2, #4]
 8004ef4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d103      	bne.n	8004f08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	1e5a      	subs	r2, r3, #1
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10a      	bne.n	8004f52 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f40:	f383 8811 	msr	BASEPRI, r3
 8004f44:	f3bf 8f6f 	isb	sy
 8004f48:	f3bf 8f4f 	dsb	sy
 8004f4c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f4e:	bf00      	nop
 8004f50:	e7fe      	b.n	8004f50 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f52:	f002 f8ff 	bl	8007154 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	68f9      	ldr	r1, [r7, #12]
 8004f60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004f62:	fb01 f303 	mul.w	r3, r1, r3
 8004f66:	441a      	add	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f82:	3b01      	subs	r3, #1
 8004f84:	68f9      	ldr	r1, [r7, #12]
 8004f86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004f88:	fb01 f303 	mul.w	r3, r1, r3
 8004f8c:	441a      	add	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	22ff      	movs	r2, #255	; 0xff
 8004f96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	22ff      	movs	r2, #255	; 0xff
 8004f9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d114      	bne.n	8004fd2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d01a      	beq.n	8004fe6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	3310      	adds	r3, #16
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f001 f9b3 	bl	8006320 <xTaskRemoveFromEventList>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d012      	beq.n	8004fe6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fc0:	4b0c      	ldr	r3, [pc, #48]	; (8004ff4 <xQueueGenericReset+0xcc>)
 8004fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fc6:	601a      	str	r2, [r3, #0]
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	f3bf 8f6f 	isb	sy
 8004fd0:	e009      	b.n	8004fe6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	3310      	adds	r3, #16
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fef2 	bl	8004dc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	3324      	adds	r3, #36	; 0x24
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7ff feed 	bl	8004dc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fe6:	f002 f8e5 	bl	80071b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fea:	2301      	movs	r3, #1
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08e      	sub	sp, #56	; 0x38
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10a      	bne.n	8005022 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800500c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005010:	f383 8811 	msr	BASEPRI, r3
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800501e:	bf00      	nop
 8005020:	e7fe      	b.n	8005020 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10a      	bne.n	800503e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502c:	f383 8811 	msr	BASEPRI, r3
 8005030:	f3bf 8f6f 	isb	sy
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	627b      	str	r3, [r7, #36]	; 0x24
}
 800503a:	bf00      	nop
 800503c:	e7fe      	b.n	800503c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <xQueueGenericCreateStatic+0x52>
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <xQueueGenericCreateStatic+0x56>
 800504a:	2301      	movs	r3, #1
 800504c:	e000      	b.n	8005050 <xQueueGenericCreateStatic+0x58>
 800504e:	2300      	movs	r3, #0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	623b      	str	r3, [r7, #32]
}
 8005066:	bf00      	nop
 8005068:	e7fe      	b.n	8005068 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d102      	bne.n	8005076 <xQueueGenericCreateStatic+0x7e>
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <xQueueGenericCreateStatic+0x82>
 8005076:	2301      	movs	r3, #1
 8005078:	e000      	b.n	800507c <xQueueGenericCreateStatic+0x84>
 800507a:	2300      	movs	r3, #0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10a      	bne.n	8005096 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	61fb      	str	r3, [r7, #28]
}
 8005092:	bf00      	nop
 8005094:	e7fe      	b.n	8005094 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005096:	2350      	movs	r3, #80	; 0x50
 8005098:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	2b50      	cmp	r3, #80	; 0x50
 800509e:	d00a      	beq.n	80050b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80050a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	61bb      	str	r3, [r7, #24]
}
 80050b2:	bf00      	nop
 80050b4:	e7fe      	b.n	80050b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80050bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00d      	beq.n	80050de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80050ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	4613      	mov	r3, r2
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	68b9      	ldr	r1, [r7, #8]
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 f83f 	bl	800515c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3730      	adds	r7, #48	; 0x30
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b08a      	sub	sp, #40	; 0x28
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	4613      	mov	r3, r2
 80050f4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d10a      	bne.n	8005112 <xQueueGenericCreate+0x2a>
	__asm volatile
 80050fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005100:	f383 8811 	msr	BASEPRI, r3
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	f3bf 8f4f 	dsb	sy
 800510c:	613b      	str	r3, [r7, #16]
}
 800510e:	bf00      	nop
 8005110:	e7fe      	b.n	8005110 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	fb02 f303 	mul.w	r3, r2, r3
 800511a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	3350      	adds	r3, #80	; 0x50
 8005120:	4618      	mov	r0, r3
 8005122:	f002 f939 	bl	8007398 <pvPortMalloc>
 8005126:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d011      	beq.n	8005152 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	3350      	adds	r3, #80	; 0x50
 8005136:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005140:	79fa      	ldrb	r2, [r7, #7]
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	4613      	mov	r3, r2
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	68b9      	ldr	r1, [r7, #8]
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f000 f805 	bl	800515c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005152:	69bb      	ldr	r3, [r7, #24]
	}
 8005154:	4618      	mov	r0, r3
 8005156:	3720      	adds	r7, #32
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
 8005168:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d103      	bne.n	8005178 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	69ba      	ldr	r2, [r7, #24]
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	e002      	b.n	800517e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	687a      	ldr	r2, [r7, #4]
 800517c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	68ba      	ldr	r2, [r7, #8]
 8005188:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800518a:	2101      	movs	r1, #1
 800518c:	69b8      	ldr	r0, [r7, #24]
 800518e:	f7ff fecb 	bl	8004f28 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	78fa      	ldrb	r2, [r7, #3]
 8005196:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800519a:	bf00      	nop
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
	...

080051a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08e      	sub	sp, #56	; 0x38
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
 80051b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80051b2:	2300      	movs	r3, #0
 80051b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80051ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10a      	bne.n	80051d6 <xQueueGenericSend+0x32>
	__asm volatile
 80051c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c4:	f383 8811 	msr	BASEPRI, r3
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051d2:	bf00      	nop
 80051d4:	e7fe      	b.n	80051d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d103      	bne.n	80051e4 <xQueueGenericSend+0x40>
 80051dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <xQueueGenericSend+0x44>
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <xQueueGenericSend+0x46>
 80051e8:	2300      	movs	r3, #0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d10a      	bne.n	8005204 <xQueueGenericSend+0x60>
	__asm volatile
 80051ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005200:	bf00      	nop
 8005202:	e7fe      	b.n	8005202 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d103      	bne.n	8005212 <xQueueGenericSend+0x6e>
 800520a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <xQueueGenericSend+0x72>
 8005212:	2301      	movs	r3, #1
 8005214:	e000      	b.n	8005218 <xQueueGenericSend+0x74>
 8005216:	2300      	movs	r3, #0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10a      	bne.n	8005232 <xQueueGenericSend+0x8e>
	__asm volatile
 800521c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005220:	f383 8811 	msr	BASEPRI, r3
 8005224:	f3bf 8f6f 	isb	sy
 8005228:	f3bf 8f4f 	dsb	sy
 800522c:	623b      	str	r3, [r7, #32]
}
 800522e:	bf00      	nop
 8005230:	e7fe      	b.n	8005230 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005232:	f001 fa33 	bl	800669c <xTaskGetSchedulerState>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d102      	bne.n	8005242 <xQueueGenericSend+0x9e>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <xQueueGenericSend+0xa2>
 8005242:	2301      	movs	r3, #1
 8005244:	e000      	b.n	8005248 <xQueueGenericSend+0xa4>
 8005246:	2300      	movs	r3, #0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d10a      	bne.n	8005262 <xQueueGenericSend+0xbe>
	__asm volatile
 800524c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005250:	f383 8811 	msr	BASEPRI, r3
 8005254:	f3bf 8f6f 	isb	sy
 8005258:	f3bf 8f4f 	dsb	sy
 800525c:	61fb      	str	r3, [r7, #28]
}
 800525e:	bf00      	nop
 8005260:	e7fe      	b.n	8005260 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005262:	f001 ff77 	bl	8007154 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005268:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526e:	429a      	cmp	r2, r3
 8005270:	d302      	bcc.n	8005278 <xQueueGenericSend+0xd4>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	2b02      	cmp	r3, #2
 8005276:	d129      	bne.n	80052cc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	68b9      	ldr	r1, [r7, #8]
 800527c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800527e:	f000 fa0b 	bl	8005698 <prvCopyDataToQueue>
 8005282:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	2b00      	cmp	r3, #0
 800528a:	d010      	beq.n	80052ae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800528c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528e:	3324      	adds	r3, #36	; 0x24
 8005290:	4618      	mov	r0, r3
 8005292:	f001 f845 	bl	8006320 <xTaskRemoveFromEventList>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d013      	beq.n	80052c4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800529c:	4b3f      	ldr	r3, [pc, #252]	; (800539c <xQueueGenericSend+0x1f8>)
 800529e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052a2:	601a      	str	r2, [r3, #0]
 80052a4:	f3bf 8f4f 	dsb	sy
 80052a8:	f3bf 8f6f 	isb	sy
 80052ac:	e00a      	b.n	80052c4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80052ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d007      	beq.n	80052c4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80052b4:	4b39      	ldr	r3, [pc, #228]	; (800539c <xQueueGenericSend+0x1f8>)
 80052b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	f3bf 8f4f 	dsb	sy
 80052c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80052c4:	f001 ff76 	bl	80071b4 <vPortExitCritical>
				return pdPASS;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e063      	b.n	8005394 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d103      	bne.n	80052da <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052d2:	f001 ff6f 	bl	80071b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	e05c      	b.n	8005394 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d106      	bne.n	80052ee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052e0:	f107 0314 	add.w	r3, r7, #20
 80052e4:	4618      	mov	r0, r3
 80052e6:	f001 f87f 	bl	80063e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052ea:	2301      	movs	r3, #1
 80052ec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052ee:	f001 ff61 	bl	80071b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052f2:	f000 fdf1 	bl	8005ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052f6:	f001 ff2d 	bl	8007154 <vPortEnterCritical>
 80052fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005300:	b25b      	sxtb	r3, r3
 8005302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005306:	d103      	bne.n	8005310 <xQueueGenericSend+0x16c>
 8005308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005312:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005316:	b25b      	sxtb	r3, r3
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d103      	bne.n	8005326 <xQueueGenericSend+0x182>
 800531e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005326:	f001 ff45 	bl	80071b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800532a:	1d3a      	adds	r2, r7, #4
 800532c:	f107 0314 	add.w	r3, r7, #20
 8005330:	4611      	mov	r1, r2
 8005332:	4618      	mov	r0, r3
 8005334:	f001 f86e 	bl	8006414 <xTaskCheckForTimeOut>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d124      	bne.n	8005388 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800533e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005340:	f000 faa2 	bl	8005888 <prvIsQueueFull>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d018      	beq.n	800537c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800534a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534c:	3310      	adds	r3, #16
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	4611      	mov	r1, r2
 8005352:	4618      	mov	r0, r3
 8005354:	f000 ff94 	bl	8006280 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005358:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800535a:	f000 fa2d 	bl	80057b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800535e:	f000 fdc9 	bl	8005ef4 <xTaskResumeAll>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	f47f af7c 	bne.w	8005262 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <xQueueGenericSend+0x1f8>)
 800536c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005370:	601a      	str	r2, [r3, #0]
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	e772      	b.n	8005262 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800537c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800537e:	f000 fa1b 	bl	80057b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005382:	f000 fdb7 	bl	8005ef4 <xTaskResumeAll>
 8005386:	e76c      	b.n	8005262 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005388:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800538a:	f000 fa15 	bl	80057b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800538e:	f000 fdb1 	bl	8005ef4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005392:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005394:	4618      	mov	r0, r3
 8005396:	3738      	adds	r7, #56	; 0x38
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	e000ed04 	.word	0xe000ed04

080053a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b090      	sub	sp, #64	; 0x40
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
 80053ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80053b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10a      	bne.n	80053ce <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80053b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053bc:	f383 8811 	msr	BASEPRI, r3
 80053c0:	f3bf 8f6f 	isb	sy
 80053c4:	f3bf 8f4f 	dsb	sy
 80053c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80053ca:	bf00      	nop
 80053cc:	e7fe      	b.n	80053cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d103      	bne.n	80053dc <xQueueGenericSendFromISR+0x3c>
 80053d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d101      	bne.n	80053e0 <xQueueGenericSendFromISR+0x40>
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <xQueueGenericSendFromISR+0x42>
 80053e0:	2300      	movs	r3, #0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10a      	bne.n	80053fc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80053e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ea:	f383 8811 	msr	BASEPRI, r3
 80053ee:	f3bf 8f6f 	isb	sy
 80053f2:	f3bf 8f4f 	dsb	sy
 80053f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80053f8:	bf00      	nop
 80053fa:	e7fe      	b.n	80053fa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	2b02      	cmp	r3, #2
 8005400:	d103      	bne.n	800540a <xQueueGenericSendFromISR+0x6a>
 8005402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005406:	2b01      	cmp	r3, #1
 8005408:	d101      	bne.n	800540e <xQueueGenericSendFromISR+0x6e>
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <xQueueGenericSendFromISR+0x70>
 800540e:	2300      	movs	r3, #0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	623b      	str	r3, [r7, #32]
}
 8005426:	bf00      	nop
 8005428:	e7fe      	b.n	8005428 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800542a:	f001 ff75 	bl	8007318 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800542e:	f3ef 8211 	mrs	r2, BASEPRI
 8005432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005436:	f383 8811 	msr	BASEPRI, r3
 800543a:	f3bf 8f6f 	isb	sy
 800543e:	f3bf 8f4f 	dsb	sy
 8005442:	61fa      	str	r2, [r7, #28]
 8005444:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005446:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005448:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800544a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800544c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800544e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005452:	429a      	cmp	r2, r3
 8005454:	d302      	bcc.n	800545c <xQueueGenericSendFromISR+0xbc>
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b02      	cmp	r3, #2
 800545a:	d12f      	bne.n	80054bc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800545c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005462:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800546c:	683a      	ldr	r2, [r7, #0]
 800546e:	68b9      	ldr	r1, [r7, #8]
 8005470:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005472:	f000 f911 	bl	8005698 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005476:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800547a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547e:	d112      	bne.n	80054a6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005484:	2b00      	cmp	r3, #0
 8005486:	d016      	beq.n	80054b6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800548a:	3324      	adds	r3, #36	; 0x24
 800548c:	4618      	mov	r0, r3
 800548e:	f000 ff47 	bl	8006320 <xTaskRemoveFromEventList>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00e      	beq.n	80054b6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00b      	beq.n	80054b6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	e007      	b.n	80054b6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80054a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80054aa:	3301      	adds	r3, #1
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	b25a      	sxtb	r2, r3
 80054b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80054b6:	2301      	movs	r3, #1
 80054b8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80054ba:	e001      	b.n	80054c0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80054bc:	2300      	movs	r3, #0
 80054be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80054ca:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3740      	adds	r7, #64	; 0x40
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
	...

080054d8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b08c      	sub	sp, #48	; 0x30
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80054e4:	2300      	movs	r3, #0
 80054e6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80054ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10a      	bne.n	8005508 <xQueueReceive+0x30>
	__asm volatile
 80054f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f6:	f383 8811 	msr	BASEPRI, r3
 80054fa:	f3bf 8f6f 	isb	sy
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	623b      	str	r3, [r7, #32]
}
 8005504:	bf00      	nop
 8005506:	e7fe      	b.n	8005506 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d103      	bne.n	8005516 <xQueueReceive+0x3e>
 800550e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d101      	bne.n	800551a <xQueueReceive+0x42>
 8005516:	2301      	movs	r3, #1
 8005518:	e000      	b.n	800551c <xQueueReceive+0x44>
 800551a:	2300      	movs	r3, #0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10a      	bne.n	8005536 <xQueueReceive+0x5e>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	61fb      	str	r3, [r7, #28]
}
 8005532:	bf00      	nop
 8005534:	e7fe      	b.n	8005534 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005536:	f001 f8b1 	bl	800669c <xTaskGetSchedulerState>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d102      	bne.n	8005546 <xQueueReceive+0x6e>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <xQueueReceive+0x72>
 8005546:	2301      	movs	r3, #1
 8005548:	e000      	b.n	800554c <xQueueReceive+0x74>
 800554a:	2300      	movs	r3, #0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10a      	bne.n	8005566 <xQueueReceive+0x8e>
	__asm volatile
 8005550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	61bb      	str	r3, [r7, #24]
}
 8005562:	bf00      	nop
 8005564:	e7fe      	b.n	8005564 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005566:	f001 fdf5 	bl	8007154 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800556a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	2b00      	cmp	r3, #0
 8005574:	d01f      	beq.n	80055b6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005576:	68b9      	ldr	r1, [r7, #8]
 8005578:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800557a:	f000 f8f7 	bl	800576c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800557e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005580:	1e5a      	subs	r2, r3, #1
 8005582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005584:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00f      	beq.n	80055ae <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800558e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005590:	3310      	adds	r3, #16
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fec4 	bl	8006320 <xTaskRemoveFromEventList>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d007      	beq.n	80055ae <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800559e:	4b3d      	ldr	r3, [pc, #244]	; (8005694 <xQueueReceive+0x1bc>)
 80055a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055a4:	601a      	str	r2, [r3, #0]
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80055ae:	f001 fe01 	bl	80071b4 <vPortExitCritical>
				return pdPASS;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e069      	b.n	800568a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d103      	bne.n	80055c4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055bc:	f001 fdfa 	bl	80071b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055c0:	2300      	movs	r3, #0
 80055c2:	e062      	b.n	800568a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d106      	bne.n	80055d8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055ca:	f107 0310 	add.w	r3, r7, #16
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 ff0a 	bl	80063e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055d4:	2301      	movs	r3, #1
 80055d6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055d8:	f001 fdec 	bl	80071b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055dc:	f000 fc7c 	bl	8005ed8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055e0:	f001 fdb8 	bl	8007154 <vPortEnterCritical>
 80055e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055ea:	b25b      	sxtb	r3, r3
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d103      	bne.n	80055fa <xQueueReceive+0x122>
 80055f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005600:	b25b      	sxtb	r3, r3
 8005602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005606:	d103      	bne.n	8005610 <xQueueReceive+0x138>
 8005608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005610:	f001 fdd0 	bl	80071b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005614:	1d3a      	adds	r2, r7, #4
 8005616:	f107 0310 	add.w	r3, r7, #16
 800561a:	4611      	mov	r1, r2
 800561c:	4618      	mov	r0, r3
 800561e:	f000 fef9 	bl	8006414 <xTaskCheckForTimeOut>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d123      	bne.n	8005670 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800562a:	f000 f917 	bl	800585c <prvIsQueueEmpty>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d017      	beq.n	8005664 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005636:	3324      	adds	r3, #36	; 0x24
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	4611      	mov	r1, r2
 800563c:	4618      	mov	r0, r3
 800563e:	f000 fe1f 	bl	8006280 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005644:	f000 f8b8 	bl	80057b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005648:	f000 fc54 	bl	8005ef4 <xTaskResumeAll>
 800564c:	4603      	mov	r3, r0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d189      	bne.n	8005566 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005652:	4b10      	ldr	r3, [pc, #64]	; (8005694 <xQueueReceive+0x1bc>)
 8005654:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	e780      	b.n	8005566 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005666:	f000 f8a7 	bl	80057b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800566a:	f000 fc43 	bl	8005ef4 <xTaskResumeAll>
 800566e:	e77a      	b.n	8005566 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005670:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005672:	f000 f8a1 	bl	80057b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005676:	f000 fc3d 	bl	8005ef4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800567a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800567c:	f000 f8ee 	bl	800585c <prvIsQueueEmpty>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	f43f af6f 	beq.w	8005566 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005688:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800568a:	4618      	mov	r0, r3
 800568c:	3730      	adds	r7, #48	; 0x30
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	e000ed04 	.word	0xe000ed04

08005698 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80056a4:	2300      	movs	r3, #0
 80056a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d10d      	bne.n	80056d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d14d      	bne.n	800575a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f001 f808 	bl	80066d8 <xTaskPriorityDisinherit>
 80056c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	609a      	str	r2, [r3, #8]
 80056d0:	e043      	b.n	800575a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d119      	bne.n	800570c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6858      	ldr	r0, [r3, #4]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e0:	461a      	mov	r2, r3
 80056e2:	68b9      	ldr	r1, [r7, #8]
 80056e4:	f003 f891 	bl	800880a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f0:	441a      	add	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d32b      	bcc.n	800575a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	605a      	str	r2, [r3, #4]
 800570a:	e026      	b.n	800575a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	68d8      	ldr	r0, [r3, #12]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005714:	461a      	mov	r2, r3
 8005716:	68b9      	ldr	r1, [r7, #8]
 8005718:	f003 f877 	bl	800880a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005724:	425b      	negs	r3, r3
 8005726:	441a      	add	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	68da      	ldr	r2, [r3, #12]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d207      	bcs.n	8005748 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689a      	ldr	r2, [r3, #8]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005740:	425b      	negs	r3, r3
 8005742:	441a      	add	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b02      	cmp	r3, #2
 800574c:	d105      	bne.n	800575a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d002      	beq.n	800575a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	3b01      	subs	r3, #1
 8005758:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1c5a      	adds	r2, r3, #1
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005762:	697b      	ldr	r3, [r7, #20]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3718      	adds	r7, #24
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	2b00      	cmp	r3, #0
 800577c:	d018      	beq.n	80057b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	68da      	ldr	r2, [r3, #12]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005786:	441a      	add	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	429a      	cmp	r2, r3
 8005796:	d303      	bcc.n	80057a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68d9      	ldr	r1, [r3, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a8:	461a      	mov	r2, r3
 80057aa:	6838      	ldr	r0, [r7, #0]
 80057ac:	f003 f82d 	bl	800880a <memcpy>
	}
}
 80057b0:	bf00      	nop
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80057c0:	f001 fcc8 	bl	8007154 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057cc:	e011      	b.n	80057f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d012      	beq.n	80057fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	3324      	adds	r3, #36	; 0x24
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fda0 	bl	8006320 <xTaskRemoveFromEventList>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d001      	beq.n	80057ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80057e6:	f000 fe77 	bl	80064d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80057ea:	7bfb      	ldrb	r3, [r7, #15]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	dce9      	bgt.n	80057ce <prvUnlockQueue+0x16>
 80057fa:	e000      	b.n	80057fe <prvUnlockQueue+0x46>
					break;
 80057fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	22ff      	movs	r2, #255	; 0xff
 8005802:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005806:	f001 fcd5 	bl	80071b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800580a:	f001 fca3 	bl	8007154 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005814:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005816:	e011      	b.n	800583c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d012      	beq.n	8005846 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	3310      	adds	r3, #16
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fd7b 	bl	8006320 <xTaskRemoveFromEventList>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005830:	f000 fe52 	bl	80064d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005834:	7bbb      	ldrb	r3, [r7, #14]
 8005836:	3b01      	subs	r3, #1
 8005838:	b2db      	uxtb	r3, r3
 800583a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800583c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005840:	2b00      	cmp	r3, #0
 8005842:	dce9      	bgt.n	8005818 <prvUnlockQueue+0x60>
 8005844:	e000      	b.n	8005848 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005846:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	22ff      	movs	r2, #255	; 0xff
 800584c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005850:	f001 fcb0 	bl	80071b4 <vPortExitCritical>
}
 8005854:	bf00      	nop
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005864:	f001 fc76 	bl	8007154 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586c:	2b00      	cmp	r3, #0
 800586e:	d102      	bne.n	8005876 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005870:	2301      	movs	r3, #1
 8005872:	60fb      	str	r3, [r7, #12]
 8005874:	e001      	b.n	800587a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005876:	2300      	movs	r3, #0
 8005878:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800587a:	f001 fc9b 	bl	80071b4 <vPortExitCritical>

	return xReturn;
 800587e:	68fb      	ldr	r3, [r7, #12]
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005890:	f001 fc60 	bl	8007154 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800589c:	429a      	cmp	r2, r3
 800589e:	d102      	bne.n	80058a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80058a0:	2301      	movs	r3, #1
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	e001      	b.n	80058aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80058a6:	2300      	movs	r3, #0
 80058a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058aa:	f001 fc83 	bl	80071b4 <vPortExitCritical>

	return xReturn;
 80058ae:	68fb      	ldr	r3, [r7, #12]
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058c2:	2300      	movs	r3, #0
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	e014      	b.n	80058f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80058c8:	4a0f      	ldr	r2, [pc, #60]	; (8005908 <vQueueAddToRegistry+0x50>)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80058d4:	490c      	ldr	r1, [pc, #48]	; (8005908 <vQueueAddToRegistry+0x50>)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80058de:	4a0a      	ldr	r2, [pc, #40]	; (8005908 <vQueueAddToRegistry+0x50>)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	00db      	lsls	r3, r3, #3
 80058e4:	4413      	add	r3, r2
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80058ea:	e006      	b.n	80058fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	3301      	adds	r3, #1
 80058f0:	60fb      	str	r3, [r7, #12]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2b07      	cmp	r3, #7
 80058f6:	d9e7      	bls.n	80058c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058f8:	bf00      	nop
 80058fa:	bf00      	nop
 80058fc:	3714      	adds	r7, #20
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	20000a7c 	.word	0x20000a7c

0800590c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800591c:	f001 fc1a 	bl	8007154 <vPortEnterCritical>
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005926:	b25b      	sxtb	r3, r3
 8005928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592c:	d103      	bne.n	8005936 <vQueueWaitForMessageRestricted+0x2a>
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800593c:	b25b      	sxtb	r3, r3
 800593e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005942:	d103      	bne.n	800594c <vQueueWaitForMessageRestricted+0x40>
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800594c:	f001 fc32 	bl	80071b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005954:	2b00      	cmp	r3, #0
 8005956:	d106      	bne.n	8005966 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	3324      	adds	r3, #36	; 0x24
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	68b9      	ldr	r1, [r7, #8]
 8005960:	4618      	mov	r0, r3
 8005962:	f000 fcb1 	bl	80062c8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005966:	6978      	ldr	r0, [r7, #20]
 8005968:	f7ff ff26 	bl	80057b8 <prvUnlockQueue>
	}
 800596c:	bf00      	nop
 800596e:	3718      	adds	r7, #24
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005974:	b580      	push	{r7, lr}
 8005976:	b08e      	sub	sp, #56	; 0x38
 8005978:	af04      	add	r7, sp, #16
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
 8005980:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10a      	bne.n	800599e <xTaskCreateStatic+0x2a>
	__asm volatile
 8005988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598c:	f383 8811 	msr	BASEPRI, r3
 8005990:	f3bf 8f6f 	isb	sy
 8005994:	f3bf 8f4f 	dsb	sy
 8005998:	623b      	str	r3, [r7, #32]
}
 800599a:	bf00      	nop
 800599c:	e7fe      	b.n	800599c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800599e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10a      	bne.n	80059ba <xTaskCreateStatic+0x46>
	__asm volatile
 80059a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a8:	f383 8811 	msr	BASEPRI, r3
 80059ac:	f3bf 8f6f 	isb	sy
 80059b0:	f3bf 8f4f 	dsb	sy
 80059b4:	61fb      	str	r3, [r7, #28]
}
 80059b6:	bf00      	nop
 80059b8:	e7fe      	b.n	80059b8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059ba:	235c      	movs	r3, #92	; 0x5c
 80059bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	2b5c      	cmp	r3, #92	; 0x5c
 80059c2:	d00a      	beq.n	80059da <xTaskCreateStatic+0x66>
	__asm volatile
 80059c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c8:	f383 8811 	msr	BASEPRI, r3
 80059cc:	f3bf 8f6f 	isb	sy
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	61bb      	str	r3, [r7, #24]
}
 80059d6:	bf00      	nop
 80059d8:	e7fe      	b.n	80059d8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80059da:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d01e      	beq.n	8005a20 <xTaskCreateStatic+0xac>
 80059e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d01b      	beq.n	8005a20 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f4:	2202      	movs	r2, #2
 80059f6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059fa:	2300      	movs	r3, #0
 80059fc:	9303      	str	r3, [sp, #12]
 80059fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a00:	9302      	str	r3, [sp, #8]
 8005a02:	f107 0314 	add.w	r3, r7, #20
 8005a06:	9301      	str	r3, [sp, #4]
 8005a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	68b9      	ldr	r1, [r7, #8]
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f000 f850 	bl	8005ab8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005a1a:	f000 f8dd 	bl	8005bd8 <prvAddNewTaskToReadyList>
 8005a1e:	e001      	b.n	8005a24 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005a20:	2300      	movs	r3, #0
 8005a22:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a24:	697b      	ldr	r3, [r7, #20]
	}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3728      	adds	r7, #40	; 0x28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b08c      	sub	sp, #48	; 0x30
 8005a32:	af04      	add	r7, sp, #16
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a3e:	88fb      	ldrh	r3, [r7, #6]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4618      	mov	r0, r3
 8005a44:	f001 fca8 	bl	8007398 <pvPortMalloc>
 8005a48:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00e      	beq.n	8005a6e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a50:	205c      	movs	r0, #92	; 0x5c
 8005a52:	f001 fca1 	bl	8007398 <pvPortMalloc>
 8005a56:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a58:	69fb      	ldr	r3, [r7, #28]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d003      	beq.n	8005a66 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	631a      	str	r2, [r3, #48]	; 0x30
 8005a64:	e005      	b.n	8005a72 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a66:	6978      	ldr	r0, [r7, #20]
 8005a68:	f001 fd62 	bl	8007530 <vPortFree>
 8005a6c:	e001      	b.n	8005a72 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d017      	beq.n	8005aa8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a80:	88fa      	ldrh	r2, [r7, #6]
 8005a82:	2300      	movs	r3, #0
 8005a84:	9303      	str	r3, [sp, #12]
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	9302      	str	r3, [sp, #8]
 8005a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8c:	9301      	str	r3, [sp, #4]
 8005a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	68b9      	ldr	r1, [r7, #8]
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 f80e 	bl	8005ab8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a9c:	69f8      	ldr	r0, [r7, #28]
 8005a9e:	f000 f89b 	bl	8005bd8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	61bb      	str	r3, [r7, #24]
 8005aa6:	e002      	b.n	8005aae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8005aac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005aae:	69bb      	ldr	r3, [r7, #24]
	}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3720      	adds	r7, #32
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
 8005ac4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	461a      	mov	r2, r3
 8005ad0:	21a5      	movs	r1, #165	; 0xa5
 8005ad2:	f002 fe1a 	bl	800870a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	4413      	add	r3, r2
 8005ae6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	f023 0307 	bic.w	r3, r3, #7
 8005aee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f003 0307 	and.w	r3, r3, #7
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00a      	beq.n	8005b10 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	617b      	str	r3, [r7, #20]
}
 8005b0c:	bf00      	nop
 8005b0e:	e7fe      	b.n	8005b0e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d01f      	beq.n	8005b56 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b16:	2300      	movs	r3, #0
 8005b18:	61fb      	str	r3, [r7, #28]
 8005b1a:	e012      	b.n	8005b42 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	4413      	add	r3, r2
 8005b22:	7819      	ldrb	r1, [r3, #0]
 8005b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	4413      	add	r3, r2
 8005b2a:	3334      	adds	r3, #52	; 0x34
 8005b2c:	460a      	mov	r2, r1
 8005b2e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	4413      	add	r3, r2
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d006      	beq.n	8005b4a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	61fb      	str	r3, [r7, #28]
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	2b0f      	cmp	r3, #15
 8005b46:	d9e9      	bls.n	8005b1c <prvInitialiseNewTask+0x64>
 8005b48:	e000      	b.n	8005b4c <prvInitialiseNewTask+0x94>
			{
				break;
 8005b4a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b54:	e003      	b.n	8005b5e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b60:	2b37      	cmp	r3, #55	; 0x37
 8005b62:	d901      	bls.n	8005b68 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b64:	2337      	movs	r3, #55	; 0x37
 8005b66:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b6c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b72:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b76:	2200      	movs	r2, #0
 8005b78:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7c:	3304      	adds	r3, #4
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7ff f93e 	bl	8004e00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b86:	3318      	adds	r3, #24
 8005b88:	4618      	mov	r0, r3
 8005b8a:	f7ff f939 	bl	8004e00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ba2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	68f9      	ldr	r1, [r7, #12]
 8005bb6:	69b8      	ldr	r0, [r7, #24]
 8005bb8:	f001 f99e 	bl	8006ef8 <pxPortInitialiseStack>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bc0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bce:	bf00      	nop
 8005bd0:	3720      	adds	r7, #32
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005be0:	f001 fab8 	bl	8007154 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005be4:	4b2d      	ldr	r3, [pc, #180]	; (8005c9c <prvAddNewTaskToReadyList+0xc4>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3301      	adds	r3, #1
 8005bea:	4a2c      	ldr	r2, [pc, #176]	; (8005c9c <prvAddNewTaskToReadyList+0xc4>)
 8005bec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bee:	4b2c      	ldr	r3, [pc, #176]	; (8005ca0 <prvAddNewTaskToReadyList+0xc8>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bf6:	4a2a      	ldr	r2, [pc, #168]	; (8005ca0 <prvAddNewTaskToReadyList+0xc8>)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005bfc:	4b27      	ldr	r3, [pc, #156]	; (8005c9c <prvAddNewTaskToReadyList+0xc4>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d110      	bne.n	8005c26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c04:	f000 fc8c 	bl	8006520 <prvInitialiseTaskLists>
 8005c08:	e00d      	b.n	8005c26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c0a:	4b26      	ldr	r3, [pc, #152]	; (8005ca4 <prvAddNewTaskToReadyList+0xcc>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d109      	bne.n	8005c26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c12:	4b23      	ldr	r3, [pc, #140]	; (8005ca0 <prvAddNewTaskToReadyList+0xc8>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d802      	bhi.n	8005c26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c20:	4a1f      	ldr	r2, [pc, #124]	; (8005ca0 <prvAddNewTaskToReadyList+0xc8>)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c26:	4b20      	ldr	r3, [pc, #128]	; (8005ca8 <prvAddNewTaskToReadyList+0xd0>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	4a1e      	ldr	r2, [pc, #120]	; (8005ca8 <prvAddNewTaskToReadyList+0xd0>)
 8005c2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c30:	4b1d      	ldr	r3, [pc, #116]	; (8005ca8 <prvAddNewTaskToReadyList+0xd0>)
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c3c:	4b1b      	ldr	r3, [pc, #108]	; (8005cac <prvAddNewTaskToReadyList+0xd4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d903      	bls.n	8005c4c <prvAddNewTaskToReadyList+0x74>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c48:	4a18      	ldr	r2, [pc, #96]	; (8005cac <prvAddNewTaskToReadyList+0xd4>)
 8005c4a:	6013      	str	r3, [r2, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c50:	4613      	mov	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	4a15      	ldr	r2, [pc, #84]	; (8005cb0 <prvAddNewTaskToReadyList+0xd8>)
 8005c5a:	441a      	add	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4619      	mov	r1, r3
 8005c62:	4610      	mov	r0, r2
 8005c64:	f7ff f8d9 	bl	8004e1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c68:	f001 faa4 	bl	80071b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c6c:	4b0d      	ldr	r3, [pc, #52]	; (8005ca4 <prvAddNewTaskToReadyList+0xcc>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00e      	beq.n	8005c92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c74:	4b0a      	ldr	r3, [pc, #40]	; (8005ca0 <prvAddNewTaskToReadyList+0xc8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d207      	bcs.n	8005c92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c82:	4b0c      	ldr	r3, [pc, #48]	; (8005cb4 <prvAddNewTaskToReadyList+0xdc>)
 8005c84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c88:	601a      	str	r2, [r3, #0]
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c92:	bf00      	nop
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	20000f90 	.word	0x20000f90
 8005ca0:	20000abc 	.word	0x20000abc
 8005ca4:	20000f9c 	.word	0x20000f9c
 8005ca8:	20000fac 	.word	0x20000fac
 8005cac:	20000f98 	.word	0x20000f98
 8005cb0:	20000ac0 	.word	0x20000ac0
 8005cb4:	e000ed04 	.word	0xe000ed04

08005cb8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d017      	beq.n	8005cfa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005cca:	4b13      	ldr	r3, [pc, #76]	; (8005d18 <vTaskDelay+0x60>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00a      	beq.n	8005ce8 <vTaskDelay+0x30>
	__asm volatile
 8005cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	60bb      	str	r3, [r7, #8]
}
 8005ce4:	bf00      	nop
 8005ce6:	e7fe      	b.n	8005ce6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005ce8:	f000 f8f6 	bl	8005ed8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cec:	2100      	movs	r1, #0
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fd60 	bl	80067b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cf4:	f000 f8fe 	bl	8005ef4 <xTaskResumeAll>
 8005cf8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d107      	bne.n	8005d10 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005d00:	4b06      	ldr	r3, [pc, #24]	; (8005d1c <vTaskDelay+0x64>)
 8005d02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d06:	601a      	str	r2, [r3, #0]
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d10:	bf00      	nop
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	20000fb8 	.word	0x20000fb8
 8005d1c:	e000ed04 	.word	0xe000ed04

08005d20 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005d28:	f001 fa14 	bl	8007154 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d102      	bne.n	8005d38 <vTaskSuspend+0x18>
 8005d32:	4b30      	ldr	r3, [pc, #192]	; (8005df4 <vTaskSuspend+0xd4>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	e000      	b.n	8005d3a <vTaskSuspend+0x1a>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7ff f8c7 	bl	8004ed4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d004      	beq.n	8005d58 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	3318      	adds	r3, #24
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7ff f8be 	bl	8004ed4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	4826      	ldr	r0, [pc, #152]	; (8005df8 <vTaskSuspend+0xd8>)
 8005d60:	f7ff f85b 	bl	8004e1a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d103      	bne.n	8005d78 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8005d78:	f001 fa1c 	bl	80071b4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8005d7c:	4b1f      	ldr	r3, [pc, #124]	; (8005dfc <vTaskSuspend+0xdc>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8005d84:	f001 f9e6 	bl	8007154 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8005d88:	f000 fc68 	bl	800665c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8005d8c:	f001 fa12 	bl	80071b4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8005d90:	4b18      	ldr	r3, [pc, #96]	; (8005df4 <vTaskSuspend+0xd4>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d127      	bne.n	8005dea <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8005d9a:	4b18      	ldr	r3, [pc, #96]	; (8005dfc <vTaskSuspend+0xdc>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d017      	beq.n	8005dd2 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8005da2:	4b17      	ldr	r3, [pc, #92]	; (8005e00 <vTaskSuspend+0xe0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00a      	beq.n	8005dc0 <vTaskSuspend+0xa0>
	__asm volatile
 8005daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	60bb      	str	r3, [r7, #8]
}
 8005dbc:	bf00      	nop
 8005dbe:	e7fe      	b.n	8005dbe <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8005dc0:	4b10      	ldr	r3, [pc, #64]	; (8005e04 <vTaskSuspend+0xe4>)
 8005dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dc6:	601a      	str	r2, [r3, #0]
 8005dc8:	f3bf 8f4f 	dsb	sy
 8005dcc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005dd0:	e00b      	b.n	8005dea <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8005dd2:	4b09      	ldr	r3, [pc, #36]	; (8005df8 <vTaskSuspend+0xd8>)
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	4b0c      	ldr	r3, [pc, #48]	; (8005e08 <vTaskSuspend+0xe8>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d103      	bne.n	8005de6 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8005dde:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <vTaskSuspend+0xd4>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]
	}
 8005de4:	e001      	b.n	8005dea <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8005de6:	f000 f9ed 	bl	80061c4 <vTaskSwitchContext>
	}
 8005dea:	bf00      	nop
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	20000abc 	.word	0x20000abc
 8005df8:	20000f7c 	.word	0x20000f7c
 8005dfc:	20000f9c 	.word	0x20000f9c
 8005e00:	20000fb8 	.word	0x20000fb8
 8005e04:	e000ed04 	.word	0xe000ed04
 8005e08:	20000f90 	.word	0x20000f90

08005e0c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b08a      	sub	sp, #40	; 0x28
 8005e10:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e16:	2300      	movs	r3, #0
 8005e18:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e1a:	463a      	mov	r2, r7
 8005e1c:	1d39      	adds	r1, r7, #4
 8005e1e:	f107 0308 	add.w	r3, r7, #8
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7fe ff98 	bl	8004d58 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e28:	6839      	ldr	r1, [r7, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68ba      	ldr	r2, [r7, #8]
 8005e2e:	9202      	str	r2, [sp, #8]
 8005e30:	9301      	str	r3, [sp, #4]
 8005e32:	2300      	movs	r3, #0
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	2300      	movs	r3, #0
 8005e38:	460a      	mov	r2, r1
 8005e3a:	4921      	ldr	r1, [pc, #132]	; (8005ec0 <vTaskStartScheduler+0xb4>)
 8005e3c:	4821      	ldr	r0, [pc, #132]	; (8005ec4 <vTaskStartScheduler+0xb8>)
 8005e3e:	f7ff fd99 	bl	8005974 <xTaskCreateStatic>
 8005e42:	4603      	mov	r3, r0
 8005e44:	4a20      	ldr	r2, [pc, #128]	; (8005ec8 <vTaskStartScheduler+0xbc>)
 8005e46:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e48:	4b1f      	ldr	r3, [pc, #124]	; (8005ec8 <vTaskStartScheduler+0xbc>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d002      	beq.n	8005e56 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e50:	2301      	movs	r3, #1
 8005e52:	617b      	str	r3, [r7, #20]
 8005e54:	e001      	b.n	8005e5a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d102      	bne.n	8005e66 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005e60:	f000 fcfc 	bl	800685c <xTimerCreateTimerTask>
 8005e64:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d116      	bne.n	8005e9a <vTaskStartScheduler+0x8e>
	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	613b      	str	r3, [r7, #16]
}
 8005e7e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005e80:	4b12      	ldr	r3, [pc, #72]	; (8005ecc <vTaskStartScheduler+0xc0>)
 8005e82:	f04f 32ff 	mov.w	r2, #4294967295
 8005e86:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005e88:	4b11      	ldr	r3, [pc, #68]	; (8005ed0 <vTaskStartScheduler+0xc4>)
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005e8e:	4b11      	ldr	r3, [pc, #68]	; (8005ed4 <vTaskStartScheduler+0xc8>)
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005e94:	f001 f8bc 	bl	8007010 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005e98:	e00e      	b.n	8005eb8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea0:	d10a      	bne.n	8005eb8 <vTaskStartScheduler+0xac>
	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	60fb      	str	r3, [r7, #12]
}
 8005eb4:	bf00      	nop
 8005eb6:	e7fe      	b.n	8005eb6 <vTaskStartScheduler+0xaa>
}
 8005eb8:	bf00      	nop
 8005eba:	3718      	adds	r7, #24
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	0800bffc 	.word	0x0800bffc
 8005ec4:	080064f1 	.word	0x080064f1
 8005ec8:	20000fb4 	.word	0x20000fb4
 8005ecc:	20000fb0 	.word	0x20000fb0
 8005ed0:	20000f9c 	.word	0x20000f9c
 8005ed4:	20000f94 	.word	0x20000f94

08005ed8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005edc:	4b04      	ldr	r3, [pc, #16]	; (8005ef0 <vTaskSuspendAll+0x18>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	4a03      	ldr	r2, [pc, #12]	; (8005ef0 <vTaskSuspendAll+0x18>)
 8005ee4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005ee6:	bf00      	nop
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr
 8005ef0:	20000fb8 	.word	0x20000fb8

08005ef4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005efe:	2300      	movs	r3, #0
 8005f00:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f02:	4b42      	ldr	r3, [pc, #264]	; (800600c <xTaskResumeAll+0x118>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10a      	bne.n	8005f20 <xTaskResumeAll+0x2c>
	__asm volatile
 8005f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0e:	f383 8811 	msr	BASEPRI, r3
 8005f12:	f3bf 8f6f 	isb	sy
 8005f16:	f3bf 8f4f 	dsb	sy
 8005f1a:	603b      	str	r3, [r7, #0]
}
 8005f1c:	bf00      	nop
 8005f1e:	e7fe      	b.n	8005f1e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f20:	f001 f918 	bl	8007154 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f24:	4b39      	ldr	r3, [pc, #228]	; (800600c <xTaskResumeAll+0x118>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	4a38      	ldr	r2, [pc, #224]	; (800600c <xTaskResumeAll+0x118>)
 8005f2c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f2e:	4b37      	ldr	r3, [pc, #220]	; (800600c <xTaskResumeAll+0x118>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d162      	bne.n	8005ffc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f36:	4b36      	ldr	r3, [pc, #216]	; (8006010 <xTaskResumeAll+0x11c>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d05e      	beq.n	8005ffc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f3e:	e02f      	b.n	8005fa0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f40:	4b34      	ldr	r3, [pc, #208]	; (8006014 <xTaskResumeAll+0x120>)
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	3318      	adds	r3, #24
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7fe ffc1 	bl	8004ed4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	3304      	adds	r3, #4
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fe ffbc 	bl	8004ed4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f60:	4b2d      	ldr	r3, [pc, #180]	; (8006018 <xTaskResumeAll+0x124>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d903      	bls.n	8005f70 <xTaskResumeAll+0x7c>
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6c:	4a2a      	ldr	r2, [pc, #168]	; (8006018 <xTaskResumeAll+0x124>)
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4a27      	ldr	r2, [pc, #156]	; (800601c <xTaskResumeAll+0x128>)
 8005f7e:	441a      	add	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	3304      	adds	r3, #4
 8005f84:	4619      	mov	r1, r3
 8005f86:	4610      	mov	r0, r2
 8005f88:	f7fe ff47 	bl	8004e1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f90:	4b23      	ldr	r3, [pc, #140]	; (8006020 <xTaskResumeAll+0x12c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d302      	bcc.n	8005fa0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005f9a:	4b22      	ldr	r3, [pc, #136]	; (8006024 <xTaskResumeAll+0x130>)
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fa0:	4b1c      	ldr	r3, [pc, #112]	; (8006014 <xTaskResumeAll+0x120>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d1cb      	bne.n	8005f40 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fae:	f000 fb55 	bl	800665c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005fb2:	4b1d      	ldr	r3, [pc, #116]	; (8006028 <xTaskResumeAll+0x134>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d010      	beq.n	8005fe0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005fbe:	f000 f847 	bl	8006050 <xTaskIncrementTick>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005fc8:	4b16      	ldr	r3, [pc, #88]	; (8006024 <xTaskResumeAll+0x130>)
 8005fca:	2201      	movs	r2, #1
 8005fcc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d1f1      	bne.n	8005fbe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005fda:	4b13      	ldr	r3, [pc, #76]	; (8006028 <xTaskResumeAll+0x134>)
 8005fdc:	2200      	movs	r2, #0
 8005fde:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005fe0:	4b10      	ldr	r3, [pc, #64]	; (8006024 <xTaskResumeAll+0x130>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d009      	beq.n	8005ffc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005fec:	4b0f      	ldr	r3, [pc, #60]	; (800602c <xTaskResumeAll+0x138>)
 8005fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	f3bf 8f4f 	dsb	sy
 8005ff8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ffc:	f001 f8da 	bl	80071b4 <vPortExitCritical>

	return xAlreadyYielded;
 8006000:	68bb      	ldr	r3, [r7, #8]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	20000fb8 	.word	0x20000fb8
 8006010:	20000f90 	.word	0x20000f90
 8006014:	20000f50 	.word	0x20000f50
 8006018:	20000f98 	.word	0x20000f98
 800601c:	20000ac0 	.word	0x20000ac0
 8006020:	20000abc 	.word	0x20000abc
 8006024:	20000fa4 	.word	0x20000fa4
 8006028:	20000fa0 	.word	0x20000fa0
 800602c:	e000ed04 	.word	0xe000ed04

08006030 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006036:	4b05      	ldr	r3, [pc, #20]	; (800604c <xTaskGetTickCount+0x1c>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800603c:	687b      	ldr	r3, [r7, #4]
}
 800603e:	4618      	mov	r0, r3
 8006040:	370c      	adds	r7, #12
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20000f94 	.word	0x20000f94

08006050 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006056:	2300      	movs	r3, #0
 8006058:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800605a:	4b4f      	ldr	r3, [pc, #316]	; (8006198 <xTaskIncrementTick+0x148>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	f040 808f 	bne.w	8006182 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006064:	4b4d      	ldr	r3, [pc, #308]	; (800619c <xTaskIncrementTick+0x14c>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	3301      	adds	r3, #1
 800606a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800606c:	4a4b      	ldr	r2, [pc, #300]	; (800619c <xTaskIncrementTick+0x14c>)
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d120      	bne.n	80060ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006078:	4b49      	ldr	r3, [pc, #292]	; (80061a0 <xTaskIncrementTick+0x150>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <xTaskIncrementTick+0x48>
	__asm volatile
 8006082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006086:	f383 8811 	msr	BASEPRI, r3
 800608a:	f3bf 8f6f 	isb	sy
 800608e:	f3bf 8f4f 	dsb	sy
 8006092:	603b      	str	r3, [r7, #0]
}
 8006094:	bf00      	nop
 8006096:	e7fe      	b.n	8006096 <xTaskIncrementTick+0x46>
 8006098:	4b41      	ldr	r3, [pc, #260]	; (80061a0 <xTaskIncrementTick+0x150>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	4b41      	ldr	r3, [pc, #260]	; (80061a4 <xTaskIncrementTick+0x154>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a3f      	ldr	r2, [pc, #252]	; (80061a0 <xTaskIncrementTick+0x150>)
 80060a4:	6013      	str	r3, [r2, #0]
 80060a6:	4a3f      	ldr	r2, [pc, #252]	; (80061a4 <xTaskIncrementTick+0x154>)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	4b3e      	ldr	r3, [pc, #248]	; (80061a8 <xTaskIncrementTick+0x158>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3301      	adds	r3, #1
 80060b2:	4a3d      	ldr	r2, [pc, #244]	; (80061a8 <xTaskIncrementTick+0x158>)
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	f000 fad1 	bl	800665c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060ba:	4b3c      	ldr	r3, [pc, #240]	; (80061ac <xTaskIncrementTick+0x15c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d349      	bcc.n	8006158 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060c4:	4b36      	ldr	r3, [pc, #216]	; (80061a0 <xTaskIncrementTick+0x150>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d104      	bne.n	80060d8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060ce:	4b37      	ldr	r3, [pc, #220]	; (80061ac <xTaskIncrementTick+0x15c>)
 80060d0:	f04f 32ff 	mov.w	r2, #4294967295
 80060d4:	601a      	str	r2, [r3, #0]
					break;
 80060d6:	e03f      	b.n	8006158 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060d8:	4b31      	ldr	r3, [pc, #196]	; (80061a0 <xTaskIncrementTick+0x150>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d203      	bcs.n	80060f8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80060f0:	4a2e      	ldr	r2, [pc, #184]	; (80061ac <xTaskIncrementTick+0x15c>)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80060f6:	e02f      	b.n	8006158 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	3304      	adds	r3, #4
 80060fc:	4618      	mov	r0, r3
 80060fe:	f7fe fee9 	bl	8004ed4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006106:	2b00      	cmp	r3, #0
 8006108:	d004      	beq.n	8006114 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	3318      	adds	r3, #24
 800610e:	4618      	mov	r0, r3
 8006110:	f7fe fee0 	bl	8004ed4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006118:	4b25      	ldr	r3, [pc, #148]	; (80061b0 <xTaskIncrementTick+0x160>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	429a      	cmp	r2, r3
 800611e:	d903      	bls.n	8006128 <xTaskIncrementTick+0xd8>
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006124:	4a22      	ldr	r2, [pc, #136]	; (80061b0 <xTaskIncrementTick+0x160>)
 8006126:	6013      	str	r3, [r2, #0]
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800612c:	4613      	mov	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	4a1f      	ldr	r2, [pc, #124]	; (80061b4 <xTaskIncrementTick+0x164>)
 8006136:	441a      	add	r2, r3
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	3304      	adds	r3, #4
 800613c:	4619      	mov	r1, r3
 800613e:	4610      	mov	r0, r2
 8006140:	f7fe fe6b 	bl	8004e1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006148:	4b1b      	ldr	r3, [pc, #108]	; (80061b8 <xTaskIncrementTick+0x168>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800614e:	429a      	cmp	r2, r3
 8006150:	d3b8      	bcc.n	80060c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006152:	2301      	movs	r3, #1
 8006154:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006156:	e7b5      	b.n	80060c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006158:	4b17      	ldr	r3, [pc, #92]	; (80061b8 <xTaskIncrementTick+0x168>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800615e:	4915      	ldr	r1, [pc, #84]	; (80061b4 <xTaskIncrementTick+0x164>)
 8006160:	4613      	mov	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4413      	add	r3, r2
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	440b      	add	r3, r1
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d901      	bls.n	8006174 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006170:	2301      	movs	r3, #1
 8006172:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006174:	4b11      	ldr	r3, [pc, #68]	; (80061bc <xTaskIncrementTick+0x16c>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d007      	beq.n	800618c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800617c:	2301      	movs	r3, #1
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	e004      	b.n	800618c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006182:	4b0f      	ldr	r3, [pc, #60]	; (80061c0 <xTaskIncrementTick+0x170>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	3301      	adds	r3, #1
 8006188:	4a0d      	ldr	r2, [pc, #52]	; (80061c0 <xTaskIncrementTick+0x170>)
 800618a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800618c:	697b      	ldr	r3, [r7, #20]
}
 800618e:	4618      	mov	r0, r3
 8006190:	3718      	adds	r7, #24
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	20000fb8 	.word	0x20000fb8
 800619c:	20000f94 	.word	0x20000f94
 80061a0:	20000f48 	.word	0x20000f48
 80061a4:	20000f4c 	.word	0x20000f4c
 80061a8:	20000fa8 	.word	0x20000fa8
 80061ac:	20000fb0 	.word	0x20000fb0
 80061b0:	20000f98 	.word	0x20000f98
 80061b4:	20000ac0 	.word	0x20000ac0
 80061b8:	20000abc 	.word	0x20000abc
 80061bc:	20000fa4 	.word	0x20000fa4
 80061c0:	20000fa0 	.word	0x20000fa0

080061c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061ca:	4b28      	ldr	r3, [pc, #160]	; (800626c <vTaskSwitchContext+0xa8>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061d2:	4b27      	ldr	r3, [pc, #156]	; (8006270 <vTaskSwitchContext+0xac>)
 80061d4:	2201      	movs	r2, #1
 80061d6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061d8:	e041      	b.n	800625e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80061da:	4b25      	ldr	r3, [pc, #148]	; (8006270 <vTaskSwitchContext+0xac>)
 80061dc:	2200      	movs	r2, #0
 80061de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e0:	4b24      	ldr	r3, [pc, #144]	; (8006274 <vTaskSwitchContext+0xb0>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	60fb      	str	r3, [r7, #12]
 80061e6:	e010      	b.n	800620a <vTaskSwitchContext+0x46>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10a      	bne.n	8006204 <vTaskSwitchContext+0x40>
	__asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	607b      	str	r3, [r7, #4]
}
 8006200:	bf00      	nop
 8006202:	e7fe      	b.n	8006202 <vTaskSwitchContext+0x3e>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	3b01      	subs	r3, #1
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	491b      	ldr	r1, [pc, #108]	; (8006278 <vTaskSwitchContext+0xb4>)
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4613      	mov	r3, r2
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	440b      	add	r3, r1
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d0e4      	beq.n	80061e8 <vTaskSwitchContext+0x24>
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	4613      	mov	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4a13      	ldr	r2, [pc, #76]	; (8006278 <vTaskSwitchContext+0xb4>)
 800622a:	4413      	add	r3, r2
 800622c:	60bb      	str	r3, [r7, #8]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	605a      	str	r2, [r3, #4]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	3308      	adds	r3, #8
 8006240:	429a      	cmp	r2, r3
 8006242:	d104      	bne.n	800624e <vTaskSwitchContext+0x8a>
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	605a      	str	r2, [r3, #4]
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	4a09      	ldr	r2, [pc, #36]	; (800627c <vTaskSwitchContext+0xb8>)
 8006256:	6013      	str	r3, [r2, #0]
 8006258:	4a06      	ldr	r2, [pc, #24]	; (8006274 <vTaskSwitchContext+0xb0>)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6013      	str	r3, [r2, #0]
}
 800625e:	bf00      	nop
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
 800626a:	bf00      	nop
 800626c:	20000fb8 	.word	0x20000fb8
 8006270:	20000fa4 	.word	0x20000fa4
 8006274:	20000f98 	.word	0x20000f98
 8006278:	20000ac0 	.word	0x20000ac0
 800627c:	20000abc 	.word	0x20000abc

08006280 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10a      	bne.n	80062a6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	60fb      	str	r3, [r7, #12]
}
 80062a2:	bf00      	nop
 80062a4:	e7fe      	b.n	80062a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062a6:	4b07      	ldr	r3, [pc, #28]	; (80062c4 <vTaskPlaceOnEventList+0x44>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	3318      	adds	r3, #24
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fe fdd7 	bl	8004e62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062b4:	2101      	movs	r1, #1
 80062b6:	6838      	ldr	r0, [r7, #0]
 80062b8:	f000 fa7c 	bl	80067b4 <prvAddCurrentTaskToDelayedList>
}
 80062bc:	bf00      	nop
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	20000abc 	.word	0x20000abc

080062c8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10a      	bne.n	80062f0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	617b      	str	r3, [r7, #20]
}
 80062ec:	bf00      	nop
 80062ee:	e7fe      	b.n	80062ee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062f0:	4b0a      	ldr	r3, [pc, #40]	; (800631c <vTaskPlaceOnEventListRestricted+0x54>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3318      	adds	r3, #24
 80062f6:	4619      	mov	r1, r3
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f7fe fd8e 	bl	8004e1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d002      	beq.n	800630a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006304:	f04f 33ff 	mov.w	r3, #4294967295
 8006308:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800630a:	6879      	ldr	r1, [r7, #4]
 800630c:	68b8      	ldr	r0, [r7, #8]
 800630e:	f000 fa51 	bl	80067b4 <prvAddCurrentTaskToDelayedList>
	}
 8006312:	bf00      	nop
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	20000abc 	.word	0x20000abc

08006320 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10a      	bne.n	800634c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	60fb      	str	r3, [r7, #12]
}
 8006348:	bf00      	nop
 800634a:	e7fe      	b.n	800634a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	3318      	adds	r3, #24
 8006350:	4618      	mov	r0, r3
 8006352:	f7fe fdbf 	bl	8004ed4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006356:	4b1e      	ldr	r3, [pc, #120]	; (80063d0 <xTaskRemoveFromEventList+0xb0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d11d      	bne.n	800639a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	3304      	adds	r3, #4
 8006362:	4618      	mov	r0, r3
 8006364:	f7fe fdb6 	bl	8004ed4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800636c:	4b19      	ldr	r3, [pc, #100]	; (80063d4 <xTaskRemoveFromEventList+0xb4>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	429a      	cmp	r2, r3
 8006372:	d903      	bls.n	800637c <xTaskRemoveFromEventList+0x5c>
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006378:	4a16      	ldr	r2, [pc, #88]	; (80063d4 <xTaskRemoveFromEventList+0xb4>)
 800637a:	6013      	str	r3, [r2, #0]
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006380:	4613      	mov	r3, r2
 8006382:	009b      	lsls	r3, r3, #2
 8006384:	4413      	add	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	4a13      	ldr	r2, [pc, #76]	; (80063d8 <xTaskRemoveFromEventList+0xb8>)
 800638a:	441a      	add	r2, r3
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	3304      	adds	r3, #4
 8006390:	4619      	mov	r1, r3
 8006392:	4610      	mov	r0, r2
 8006394:	f7fe fd41 	bl	8004e1a <vListInsertEnd>
 8006398:	e005      	b.n	80063a6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	3318      	adds	r3, #24
 800639e:	4619      	mov	r1, r3
 80063a0:	480e      	ldr	r0, [pc, #56]	; (80063dc <xTaskRemoveFromEventList+0xbc>)
 80063a2:	f7fe fd3a 	bl	8004e1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063aa:	4b0d      	ldr	r3, [pc, #52]	; (80063e0 <xTaskRemoveFromEventList+0xc0>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d905      	bls.n	80063c0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80063b4:	2301      	movs	r3, #1
 80063b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80063b8:	4b0a      	ldr	r3, [pc, #40]	; (80063e4 <xTaskRemoveFromEventList+0xc4>)
 80063ba:	2201      	movs	r2, #1
 80063bc:	601a      	str	r2, [r3, #0]
 80063be:	e001      	b.n	80063c4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80063c4:	697b      	ldr	r3, [r7, #20]
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3718      	adds	r7, #24
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	20000fb8 	.word	0x20000fb8
 80063d4:	20000f98 	.word	0x20000f98
 80063d8:	20000ac0 	.word	0x20000ac0
 80063dc:	20000f50 	.word	0x20000f50
 80063e0:	20000abc 	.word	0x20000abc
 80063e4:	20000fa4 	.word	0x20000fa4

080063e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063f0:	4b06      	ldr	r3, [pc, #24]	; (800640c <vTaskInternalSetTimeOutState+0x24>)
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063f8:	4b05      	ldr	r3, [pc, #20]	; (8006410 <vTaskInternalSetTimeOutState+0x28>)
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	605a      	str	r2, [r3, #4]
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr
 800640c:	20000fa8 	.word	0x20000fa8
 8006410:	20000f94 	.word	0x20000f94

08006414 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b088      	sub	sp, #32
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10a      	bne.n	800643a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006428:	f383 8811 	msr	BASEPRI, r3
 800642c:	f3bf 8f6f 	isb	sy
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	613b      	str	r3, [r7, #16]
}
 8006436:	bf00      	nop
 8006438:	e7fe      	b.n	8006438 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10a      	bne.n	8006456 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006444:	f383 8811 	msr	BASEPRI, r3
 8006448:	f3bf 8f6f 	isb	sy
 800644c:	f3bf 8f4f 	dsb	sy
 8006450:	60fb      	str	r3, [r7, #12]
}
 8006452:	bf00      	nop
 8006454:	e7fe      	b.n	8006454 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006456:	f000 fe7d 	bl	8007154 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800645a:	4b1d      	ldr	r3, [pc, #116]	; (80064d0 <xTaskCheckForTimeOut+0xbc>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	69ba      	ldr	r2, [r7, #24]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006472:	d102      	bne.n	800647a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006474:	2300      	movs	r3, #0
 8006476:	61fb      	str	r3, [r7, #28]
 8006478:	e023      	b.n	80064c2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	4b15      	ldr	r3, [pc, #84]	; (80064d4 <xTaskCheckForTimeOut+0xc0>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	429a      	cmp	r2, r3
 8006484:	d007      	beq.n	8006496 <xTaskCheckForTimeOut+0x82>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	429a      	cmp	r2, r3
 800648e:	d302      	bcc.n	8006496 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006490:	2301      	movs	r3, #1
 8006492:	61fb      	str	r3, [r7, #28]
 8006494:	e015      	b.n	80064c2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	697a      	ldr	r2, [r7, #20]
 800649c:	429a      	cmp	r2, r3
 800649e:	d20b      	bcs.n	80064b8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	1ad2      	subs	r2, r2, r3
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7ff ff9b 	bl	80063e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80064b2:	2300      	movs	r3, #0
 80064b4:	61fb      	str	r3, [r7, #28]
 80064b6:	e004      	b.n	80064c2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80064be:	2301      	movs	r3, #1
 80064c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80064c2:	f000 fe77 	bl	80071b4 <vPortExitCritical>

	return xReturn;
 80064c6:	69fb      	ldr	r3, [r7, #28]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3720      	adds	r7, #32
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	20000f94 	.word	0x20000f94
 80064d4:	20000fa8 	.word	0x20000fa8

080064d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064d8:	b480      	push	{r7}
 80064da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064dc:	4b03      	ldr	r3, [pc, #12]	; (80064ec <vTaskMissedYield+0x14>)
 80064de:	2201      	movs	r2, #1
 80064e0:	601a      	str	r2, [r3, #0]
}
 80064e2:	bf00      	nop
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr
 80064ec:	20000fa4 	.word	0x20000fa4

080064f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064f8:	f000 f852 	bl	80065a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064fc:	4b06      	ldr	r3, [pc, #24]	; (8006518 <prvIdleTask+0x28>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b01      	cmp	r3, #1
 8006502:	d9f9      	bls.n	80064f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <prvIdleTask+0x2c>)
 8006506:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800650a:	601a      	str	r2, [r3, #0]
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006514:	e7f0      	b.n	80064f8 <prvIdleTask+0x8>
 8006516:	bf00      	nop
 8006518:	20000ac0 	.word	0x20000ac0
 800651c:	e000ed04 	.word	0xe000ed04

08006520 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006526:	2300      	movs	r3, #0
 8006528:	607b      	str	r3, [r7, #4]
 800652a:	e00c      	b.n	8006546 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	4613      	mov	r3, r2
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4413      	add	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	4a12      	ldr	r2, [pc, #72]	; (8006580 <prvInitialiseTaskLists+0x60>)
 8006538:	4413      	add	r3, r2
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe fc40 	bl	8004dc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	3301      	adds	r3, #1
 8006544:	607b      	str	r3, [r7, #4]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b37      	cmp	r3, #55	; 0x37
 800654a:	d9ef      	bls.n	800652c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800654c:	480d      	ldr	r0, [pc, #52]	; (8006584 <prvInitialiseTaskLists+0x64>)
 800654e:	f7fe fc37 	bl	8004dc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006552:	480d      	ldr	r0, [pc, #52]	; (8006588 <prvInitialiseTaskLists+0x68>)
 8006554:	f7fe fc34 	bl	8004dc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006558:	480c      	ldr	r0, [pc, #48]	; (800658c <prvInitialiseTaskLists+0x6c>)
 800655a:	f7fe fc31 	bl	8004dc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800655e:	480c      	ldr	r0, [pc, #48]	; (8006590 <prvInitialiseTaskLists+0x70>)
 8006560:	f7fe fc2e 	bl	8004dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006564:	480b      	ldr	r0, [pc, #44]	; (8006594 <prvInitialiseTaskLists+0x74>)
 8006566:	f7fe fc2b 	bl	8004dc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800656a:	4b0b      	ldr	r3, [pc, #44]	; (8006598 <prvInitialiseTaskLists+0x78>)
 800656c:	4a05      	ldr	r2, [pc, #20]	; (8006584 <prvInitialiseTaskLists+0x64>)
 800656e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006570:	4b0a      	ldr	r3, [pc, #40]	; (800659c <prvInitialiseTaskLists+0x7c>)
 8006572:	4a05      	ldr	r2, [pc, #20]	; (8006588 <prvInitialiseTaskLists+0x68>)
 8006574:	601a      	str	r2, [r3, #0]
}
 8006576:	bf00      	nop
 8006578:	3708      	adds	r7, #8
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	20000ac0 	.word	0x20000ac0
 8006584:	20000f20 	.word	0x20000f20
 8006588:	20000f34 	.word	0x20000f34
 800658c:	20000f50 	.word	0x20000f50
 8006590:	20000f64 	.word	0x20000f64
 8006594:	20000f7c 	.word	0x20000f7c
 8006598:	20000f48 	.word	0x20000f48
 800659c:	20000f4c 	.word	0x20000f4c

080065a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065a6:	e019      	b.n	80065dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80065a8:	f000 fdd4 	bl	8007154 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065ac:	4b10      	ldr	r3, [pc, #64]	; (80065f0 <prvCheckTasksWaitingTermination+0x50>)
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	3304      	adds	r3, #4
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7fe fc8b 	bl	8004ed4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80065be:	4b0d      	ldr	r3, [pc, #52]	; (80065f4 <prvCheckTasksWaitingTermination+0x54>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	4a0b      	ldr	r2, [pc, #44]	; (80065f4 <prvCheckTasksWaitingTermination+0x54>)
 80065c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80065c8:	4b0b      	ldr	r3, [pc, #44]	; (80065f8 <prvCheckTasksWaitingTermination+0x58>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3b01      	subs	r3, #1
 80065ce:	4a0a      	ldr	r2, [pc, #40]	; (80065f8 <prvCheckTasksWaitingTermination+0x58>)
 80065d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065d2:	f000 fdef 	bl	80071b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f810 	bl	80065fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065dc:	4b06      	ldr	r3, [pc, #24]	; (80065f8 <prvCheckTasksWaitingTermination+0x58>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1e1      	bne.n	80065a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop
 80065e8:	3708      	adds	r7, #8
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	20000f64 	.word	0x20000f64
 80065f4:	20000f90 	.word	0x20000f90
 80065f8:	20000f78 	.word	0x20000f78

080065fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800660a:	2b00      	cmp	r3, #0
 800660c:	d108      	bne.n	8006620 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006612:	4618      	mov	r0, r3
 8006614:	f000 ff8c 	bl	8007530 <vPortFree>
				vPortFree( pxTCB );
 8006618:	6878      	ldr	r0, [r7, #4]
 800661a:	f000 ff89 	bl	8007530 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800661e:	e018      	b.n	8006652 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006626:	2b01      	cmp	r3, #1
 8006628:	d103      	bne.n	8006632 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 ff80 	bl	8007530 <vPortFree>
	}
 8006630:	e00f      	b.n	8006652 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006638:	2b02      	cmp	r3, #2
 800663a:	d00a      	beq.n	8006652 <prvDeleteTCB+0x56>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	60fb      	str	r3, [r7, #12]
}
 800664e:	bf00      	nop
 8006650:	e7fe      	b.n	8006650 <prvDeleteTCB+0x54>
	}
 8006652:	bf00      	nop
 8006654:	3710      	adds	r7, #16
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
	...

0800665c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006662:	4b0c      	ldr	r3, [pc, #48]	; (8006694 <prvResetNextTaskUnblockTime+0x38>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d104      	bne.n	8006676 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800666c:	4b0a      	ldr	r3, [pc, #40]	; (8006698 <prvResetNextTaskUnblockTime+0x3c>)
 800666e:	f04f 32ff 	mov.w	r2, #4294967295
 8006672:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006674:	e008      	b.n	8006688 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006676:	4b07      	ldr	r3, [pc, #28]	; (8006694 <prvResetNextTaskUnblockTime+0x38>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	4a04      	ldr	r2, [pc, #16]	; (8006698 <prvResetNextTaskUnblockTime+0x3c>)
 8006686:	6013      	str	r3, [r2, #0]
}
 8006688:	bf00      	nop
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	20000f48 	.word	0x20000f48
 8006698:	20000fb0 	.word	0x20000fb0

0800669c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80066a2:	4b0b      	ldr	r3, [pc, #44]	; (80066d0 <xTaskGetSchedulerState+0x34>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d102      	bne.n	80066b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80066aa:	2301      	movs	r3, #1
 80066ac:	607b      	str	r3, [r7, #4]
 80066ae:	e008      	b.n	80066c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066b0:	4b08      	ldr	r3, [pc, #32]	; (80066d4 <xTaskGetSchedulerState+0x38>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d102      	bne.n	80066be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80066b8:	2302      	movs	r3, #2
 80066ba:	607b      	str	r3, [r7, #4]
 80066bc:	e001      	b.n	80066c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80066be:	2300      	movs	r3, #0
 80066c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80066c2:	687b      	ldr	r3, [r7, #4]
	}
 80066c4:	4618      	mov	r0, r3
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr
 80066d0:	20000f9c 	.word	0x20000f9c
 80066d4:	20000fb8 	.word	0x20000fb8

080066d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066e4:	2300      	movs	r3, #0
 80066e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d056      	beq.n	800679c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066ee:	4b2e      	ldr	r3, [pc, #184]	; (80067a8 <xTaskPriorityDisinherit+0xd0>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	693a      	ldr	r2, [r7, #16]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d00a      	beq.n	800670e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80066f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fc:	f383 8811 	msr	BASEPRI, r3
 8006700:	f3bf 8f6f 	isb	sy
 8006704:	f3bf 8f4f 	dsb	sy
 8006708:	60fb      	str	r3, [r7, #12]
}
 800670a:	bf00      	nop
 800670c:	e7fe      	b.n	800670c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10a      	bne.n	800672c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800671a:	f383 8811 	msr	BASEPRI, r3
 800671e:	f3bf 8f6f 	isb	sy
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	60bb      	str	r3, [r7, #8]
}
 8006728:	bf00      	nop
 800672a:	e7fe      	b.n	800672a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006730:	1e5a      	subs	r2, r3, #1
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800673e:	429a      	cmp	r2, r3
 8006740:	d02c      	beq.n	800679c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006746:	2b00      	cmp	r3, #0
 8006748:	d128      	bne.n	800679c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	3304      	adds	r3, #4
 800674e:	4618      	mov	r0, r3
 8006750:	f7fe fbc0 	bl	8004ed4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006760:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800676c:	4b0f      	ldr	r3, [pc, #60]	; (80067ac <xTaskPriorityDisinherit+0xd4>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	429a      	cmp	r2, r3
 8006772:	d903      	bls.n	800677c <xTaskPriorityDisinherit+0xa4>
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006778:	4a0c      	ldr	r2, [pc, #48]	; (80067ac <xTaskPriorityDisinherit+0xd4>)
 800677a:	6013      	str	r3, [r2, #0]
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	4a09      	ldr	r2, [pc, #36]	; (80067b0 <xTaskPriorityDisinherit+0xd8>)
 800678a:	441a      	add	r2, r3
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	3304      	adds	r3, #4
 8006790:	4619      	mov	r1, r3
 8006792:	4610      	mov	r0, r2
 8006794:	f7fe fb41 	bl	8004e1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006798:	2301      	movs	r3, #1
 800679a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800679c:	697b      	ldr	r3, [r7, #20]
	}
 800679e:	4618      	mov	r0, r3
 80067a0:	3718      	adds	r7, #24
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	20000abc 	.word	0x20000abc
 80067ac:	20000f98 	.word	0x20000f98
 80067b0:	20000ac0 	.word	0x20000ac0

080067b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067be:	4b21      	ldr	r3, [pc, #132]	; (8006844 <prvAddCurrentTaskToDelayedList+0x90>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067c4:	4b20      	ldr	r3, [pc, #128]	; (8006848 <prvAddCurrentTaskToDelayedList+0x94>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	3304      	adds	r3, #4
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fe fb82 	bl	8004ed4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d6:	d10a      	bne.n	80067ee <prvAddCurrentTaskToDelayedList+0x3a>
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d007      	beq.n	80067ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067de:	4b1a      	ldr	r3, [pc, #104]	; (8006848 <prvAddCurrentTaskToDelayedList+0x94>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3304      	adds	r3, #4
 80067e4:	4619      	mov	r1, r3
 80067e6:	4819      	ldr	r0, [pc, #100]	; (800684c <prvAddCurrentTaskToDelayedList+0x98>)
 80067e8:	f7fe fb17 	bl	8004e1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80067ec:	e026      	b.n	800683c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4413      	add	r3, r2
 80067f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80067f6:	4b14      	ldr	r3, [pc, #80]	; (8006848 <prvAddCurrentTaskToDelayedList+0x94>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80067fe:	68ba      	ldr	r2, [r7, #8]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	429a      	cmp	r2, r3
 8006804:	d209      	bcs.n	800681a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006806:	4b12      	ldr	r3, [pc, #72]	; (8006850 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	4b0f      	ldr	r3, [pc, #60]	; (8006848 <prvAddCurrentTaskToDelayedList+0x94>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3304      	adds	r3, #4
 8006810:	4619      	mov	r1, r3
 8006812:	4610      	mov	r0, r2
 8006814:	f7fe fb25 	bl	8004e62 <vListInsert>
}
 8006818:	e010      	b.n	800683c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800681a:	4b0e      	ldr	r3, [pc, #56]	; (8006854 <prvAddCurrentTaskToDelayedList+0xa0>)
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	4b0a      	ldr	r3, [pc, #40]	; (8006848 <prvAddCurrentTaskToDelayedList+0x94>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	3304      	adds	r3, #4
 8006824:	4619      	mov	r1, r3
 8006826:	4610      	mov	r0, r2
 8006828:	f7fe fb1b 	bl	8004e62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800682c:	4b0a      	ldr	r3, [pc, #40]	; (8006858 <prvAddCurrentTaskToDelayedList+0xa4>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68ba      	ldr	r2, [r7, #8]
 8006832:	429a      	cmp	r2, r3
 8006834:	d202      	bcs.n	800683c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006836:	4a08      	ldr	r2, [pc, #32]	; (8006858 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	6013      	str	r3, [r2, #0]
}
 800683c:	bf00      	nop
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	20000f94 	.word	0x20000f94
 8006848:	20000abc 	.word	0x20000abc
 800684c:	20000f7c 	.word	0x20000f7c
 8006850:	20000f4c 	.word	0x20000f4c
 8006854:	20000f48 	.word	0x20000f48
 8006858:	20000fb0 	.word	0x20000fb0

0800685c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b08a      	sub	sp, #40	; 0x28
 8006860:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006862:	2300      	movs	r3, #0
 8006864:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006866:	f000 fb07 	bl	8006e78 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800686a:	4b1c      	ldr	r3, [pc, #112]	; (80068dc <xTimerCreateTimerTask+0x80>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d021      	beq.n	80068b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006872:	2300      	movs	r3, #0
 8006874:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006876:	2300      	movs	r3, #0
 8006878:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800687a:	1d3a      	adds	r2, r7, #4
 800687c:	f107 0108 	add.w	r1, r7, #8
 8006880:	f107 030c 	add.w	r3, r7, #12
 8006884:	4618      	mov	r0, r3
 8006886:	f7fe fa81 	bl	8004d8c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800688a:	6879      	ldr	r1, [r7, #4]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	9202      	str	r2, [sp, #8]
 8006892:	9301      	str	r3, [sp, #4]
 8006894:	2302      	movs	r3, #2
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	2300      	movs	r3, #0
 800689a:	460a      	mov	r2, r1
 800689c:	4910      	ldr	r1, [pc, #64]	; (80068e0 <xTimerCreateTimerTask+0x84>)
 800689e:	4811      	ldr	r0, [pc, #68]	; (80068e4 <xTimerCreateTimerTask+0x88>)
 80068a0:	f7ff f868 	bl	8005974 <xTaskCreateStatic>
 80068a4:	4603      	mov	r3, r0
 80068a6:	4a10      	ldr	r2, [pc, #64]	; (80068e8 <xTimerCreateTimerTask+0x8c>)
 80068a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80068aa:	4b0f      	ldr	r3, [pc, #60]	; (80068e8 <xTimerCreateTimerTask+0x8c>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d001      	beq.n	80068b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80068b2:	2301      	movs	r3, #1
 80068b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10a      	bne.n	80068d2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	613b      	str	r3, [r7, #16]
}
 80068ce:	bf00      	nop
 80068d0:	e7fe      	b.n	80068d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80068d2:	697b      	ldr	r3, [r7, #20]
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3718      	adds	r7, #24
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}
 80068dc:	20000fec 	.word	0x20000fec
 80068e0:	0800c004 	.word	0x0800c004
 80068e4:	08006a21 	.word	0x08006a21
 80068e8:	20000ff0 	.word	0x20000ff0

080068ec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b08a      	sub	sp, #40	; 0x28
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80068fa:	2300      	movs	r3, #0
 80068fc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <xTimerGenericCommand+0x2e>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	623b      	str	r3, [r7, #32]
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800691a:	4b1a      	ldr	r3, [pc, #104]	; (8006984 <xTimerGenericCommand+0x98>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d02a      	beq.n	8006978 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	2b05      	cmp	r3, #5
 8006932:	dc18      	bgt.n	8006966 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006934:	f7ff feb2 	bl	800669c <xTaskGetSchedulerState>
 8006938:	4603      	mov	r3, r0
 800693a:	2b02      	cmp	r3, #2
 800693c:	d109      	bne.n	8006952 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800693e:	4b11      	ldr	r3, [pc, #68]	; (8006984 <xTimerGenericCommand+0x98>)
 8006940:	6818      	ldr	r0, [r3, #0]
 8006942:	f107 0110 	add.w	r1, r7, #16
 8006946:	2300      	movs	r3, #0
 8006948:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800694a:	f7fe fc2b 	bl	80051a4 <xQueueGenericSend>
 800694e:	6278      	str	r0, [r7, #36]	; 0x24
 8006950:	e012      	b.n	8006978 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006952:	4b0c      	ldr	r3, [pc, #48]	; (8006984 <xTimerGenericCommand+0x98>)
 8006954:	6818      	ldr	r0, [r3, #0]
 8006956:	f107 0110 	add.w	r1, r7, #16
 800695a:	2300      	movs	r3, #0
 800695c:	2200      	movs	r2, #0
 800695e:	f7fe fc21 	bl	80051a4 <xQueueGenericSend>
 8006962:	6278      	str	r0, [r7, #36]	; 0x24
 8006964:	e008      	b.n	8006978 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006966:	4b07      	ldr	r3, [pc, #28]	; (8006984 <xTimerGenericCommand+0x98>)
 8006968:	6818      	ldr	r0, [r3, #0]
 800696a:	f107 0110 	add.w	r1, r7, #16
 800696e:	2300      	movs	r3, #0
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	f7fe fd15 	bl	80053a0 <xQueueGenericSendFromISR>
 8006976:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800697a:	4618      	mov	r0, r3
 800697c:	3728      	adds	r7, #40	; 0x28
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}
 8006982:	bf00      	nop
 8006984:	20000fec 	.word	0x20000fec

08006988 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b088      	sub	sp, #32
 800698c:	af02      	add	r7, sp, #8
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006992:	4b22      	ldr	r3, [pc, #136]	; (8006a1c <prvProcessExpiredTimer+0x94>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	3304      	adds	r3, #4
 80069a0:	4618      	mov	r0, r3
 80069a2:	f7fe fa97 	bl	8004ed4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069ac:	f003 0304 	and.w	r3, r3, #4
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d022      	beq.n	80069fa <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	699a      	ldr	r2, [r3, #24]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	18d1      	adds	r1, r2, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	683a      	ldr	r2, [r7, #0]
 80069c0:	6978      	ldr	r0, [r7, #20]
 80069c2:	f000 f8d1 	bl	8006b68 <prvInsertTimerInActiveList>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d01f      	beq.n	8006a0c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069cc:	2300      	movs	r3, #0
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	2300      	movs	r3, #0
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	2100      	movs	r1, #0
 80069d6:	6978      	ldr	r0, [r7, #20]
 80069d8:	f7ff ff88 	bl	80068ec <xTimerGenericCommand>
 80069dc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d113      	bne.n	8006a0c <prvProcessExpiredTimer+0x84>
	__asm volatile
 80069e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	60fb      	str	r3, [r7, #12]
}
 80069f6:	bf00      	nop
 80069f8:	e7fe      	b.n	80069f8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a00:	f023 0301 	bic.w	r3, r3, #1
 8006a04:	b2da      	uxtb	r2, r3
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	6a1b      	ldr	r3, [r3, #32]
 8006a10:	6978      	ldr	r0, [r7, #20]
 8006a12:	4798      	blx	r3
}
 8006a14:	bf00      	nop
 8006a16:	3718      	adds	r7, #24
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	20000fe4 	.word	0x20000fe4

08006a20 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a28:	f107 0308 	add.w	r3, r7, #8
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f000 f857 	bl	8006ae0 <prvGetNextExpireTime>
 8006a32:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	4619      	mov	r1, r3
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f000 f803 	bl	8006a44 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a3e:	f000 f8d5 	bl	8006bec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a42:	e7f1      	b.n	8006a28 <prvTimerTask+0x8>

08006a44 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a4e:	f7ff fa43 	bl	8005ed8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a52:	f107 0308 	add.w	r3, r7, #8
 8006a56:	4618      	mov	r0, r3
 8006a58:	f000 f866 	bl	8006b28 <prvSampleTimeNow>
 8006a5c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d130      	bne.n	8006ac6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d10a      	bne.n	8006a80 <prvProcessTimerOrBlockTask+0x3c>
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d806      	bhi.n	8006a80 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006a72:	f7ff fa3f 	bl	8005ef4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006a76:	68f9      	ldr	r1, [r7, #12]
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f7ff ff85 	bl	8006988 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006a7e:	e024      	b.n	8006aca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d008      	beq.n	8006a98 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006a86:	4b13      	ldr	r3, [pc, #76]	; (8006ad4 <prvProcessTimerOrBlockTask+0x90>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <prvProcessTimerOrBlockTask+0x50>
 8006a90:	2301      	movs	r3, #1
 8006a92:	e000      	b.n	8006a96 <prvProcessTimerOrBlockTask+0x52>
 8006a94:	2300      	movs	r3, #0
 8006a96:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006a98:	4b0f      	ldr	r3, [pc, #60]	; (8006ad8 <prvProcessTimerOrBlockTask+0x94>)
 8006a9a:	6818      	ldr	r0, [r3, #0]
 8006a9c:	687a      	ldr	r2, [r7, #4]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	683a      	ldr	r2, [r7, #0]
 8006aa4:	4619      	mov	r1, r3
 8006aa6:	f7fe ff31 	bl	800590c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006aaa:	f7ff fa23 	bl	8005ef4 <xTaskResumeAll>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10a      	bne.n	8006aca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006ab4:	4b09      	ldr	r3, [pc, #36]	; (8006adc <prvProcessTimerOrBlockTask+0x98>)
 8006ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	f3bf 8f6f 	isb	sy
}
 8006ac4:	e001      	b.n	8006aca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006ac6:	f7ff fa15 	bl	8005ef4 <xTaskResumeAll>
}
 8006aca:	bf00      	nop
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	20000fe8 	.word	0x20000fe8
 8006ad8:	20000fec 	.word	0x20000fec
 8006adc:	e000ed04 	.word	0xe000ed04

08006ae0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006ae8:	4b0e      	ldr	r3, [pc, #56]	; (8006b24 <prvGetNextExpireTime+0x44>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d101      	bne.n	8006af6 <prvGetNextExpireTime+0x16>
 8006af2:	2201      	movs	r2, #1
 8006af4:	e000      	b.n	8006af8 <prvGetNextExpireTime+0x18>
 8006af6:	2200      	movs	r2, #0
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d105      	bne.n	8006b10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b04:	4b07      	ldr	r3, [pc, #28]	; (8006b24 <prvGetNextExpireTime+0x44>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	60fb      	str	r3, [r7, #12]
 8006b0e:	e001      	b.n	8006b14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b10:	2300      	movs	r3, #0
 8006b12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b14:	68fb      	ldr	r3, [r7, #12]
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3714      	adds	r7, #20
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	20000fe4 	.word	0x20000fe4

08006b28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b30:	f7ff fa7e 	bl	8006030 <xTaskGetTickCount>
 8006b34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b36:	4b0b      	ldr	r3, [pc, #44]	; (8006b64 <prvSampleTimeNow+0x3c>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d205      	bcs.n	8006b4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b40:	f000 f936 	bl	8006db0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	601a      	str	r2, [r3, #0]
 8006b4a:	e002      	b.n	8006b52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b52:	4a04      	ldr	r2, [pc, #16]	; (8006b64 <prvSampleTimeNow+0x3c>)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b58:	68fb      	ldr	r3, [r7, #12]
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20000ff4 	.word	0x20000ff4

08006b68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
 8006b74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006b76:	2300      	movs	r3, #0
 8006b78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	68ba      	ldr	r2, [r7, #8]
 8006b7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006b86:	68ba      	ldr	r2, [r7, #8]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d812      	bhi.n	8006bb4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	1ad2      	subs	r2, r2, r3
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	699b      	ldr	r3, [r3, #24]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d302      	bcc.n	8006ba2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	617b      	str	r3, [r7, #20]
 8006ba0:	e01b      	b.n	8006bda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ba2:	4b10      	ldr	r3, [pc, #64]	; (8006be4 <prvInsertTimerInActiveList+0x7c>)
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	3304      	adds	r3, #4
 8006baa:	4619      	mov	r1, r3
 8006bac:	4610      	mov	r0, r2
 8006bae:	f7fe f958 	bl	8004e62 <vListInsert>
 8006bb2:	e012      	b.n	8006bda <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d206      	bcs.n	8006bca <prvInsertTimerInActiveList+0x62>
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d302      	bcc.n	8006bca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	617b      	str	r3, [r7, #20]
 8006bc8:	e007      	b.n	8006bda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bca:	4b07      	ldr	r3, [pc, #28]	; (8006be8 <prvInsertTimerInActiveList+0x80>)
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	4610      	mov	r0, r2
 8006bd6:	f7fe f944 	bl	8004e62 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006bda:	697b      	ldr	r3, [r7, #20]
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3718      	adds	r7, #24
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	20000fe8 	.word	0x20000fe8
 8006be8:	20000fe4 	.word	0x20000fe4

08006bec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b08e      	sub	sp, #56	; 0x38
 8006bf0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bf2:	e0ca      	b.n	8006d8a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	da18      	bge.n	8006c2c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006bfa:	1d3b      	adds	r3, r7, #4
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10a      	bne.n	8006c1c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0a:	f383 8811 	msr	BASEPRI, r3
 8006c0e:	f3bf 8f6f 	isb	sy
 8006c12:	f3bf 8f4f 	dsb	sy
 8006c16:	61fb      	str	r3, [r7, #28]
}
 8006c18:	bf00      	nop
 8006c1a:	e7fe      	b.n	8006c1a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c22:	6850      	ldr	r0, [r2, #4]
 8006c24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c26:	6892      	ldr	r2, [r2, #8]
 8006c28:	4611      	mov	r1, r2
 8006c2a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f2c0 80ab 	blt.w	8006d8a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d004      	beq.n	8006c4a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c42:	3304      	adds	r3, #4
 8006c44:	4618      	mov	r0, r3
 8006c46:	f7fe f945 	bl	8004ed4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c4a:	463b      	mov	r3, r7
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7ff ff6b 	bl	8006b28 <prvSampleTimeNow>
 8006c52:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b09      	cmp	r3, #9
 8006c58:	f200 8096 	bhi.w	8006d88 <prvProcessReceivedCommands+0x19c>
 8006c5c:	a201      	add	r2, pc, #4	; (adr r2, 8006c64 <prvProcessReceivedCommands+0x78>)
 8006c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c62:	bf00      	nop
 8006c64:	08006c8d 	.word	0x08006c8d
 8006c68:	08006c8d 	.word	0x08006c8d
 8006c6c:	08006c8d 	.word	0x08006c8d
 8006c70:	08006d01 	.word	0x08006d01
 8006c74:	08006d15 	.word	0x08006d15
 8006c78:	08006d5f 	.word	0x08006d5f
 8006c7c:	08006c8d 	.word	0x08006c8d
 8006c80:	08006c8d 	.word	0x08006c8d
 8006c84:	08006d01 	.word	0x08006d01
 8006c88:	08006d15 	.word	0x08006d15
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c92:	f043 0301 	orr.w	r3, r3, #1
 8006c96:	b2da      	uxtb	r2, r3
 8006c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006c9e:	68ba      	ldr	r2, [r7, #8]
 8006ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	18d1      	adds	r1, r2, r3
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006caa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cac:	f7ff ff5c 	bl	8006b68 <prvInsertTimerInActiveList>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d069      	beq.n	8006d8a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cb8:	6a1b      	ldr	r3, [r3, #32]
 8006cba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cbc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006cc4:	f003 0304 	and.w	r3, r3, #4
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d05e      	beq.n	8006d8a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006ccc:	68ba      	ldr	r2, [r7, #8]
 8006cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	441a      	add	r2, r3
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	2300      	movs	r3, #0
 8006cda:	2100      	movs	r1, #0
 8006cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006cde:	f7ff fe05 	bl	80068ec <xTimerGenericCommand>
 8006ce2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006ce4:	6a3b      	ldr	r3, [r7, #32]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d14f      	bne.n	8006d8a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cee:	f383 8811 	msr	BASEPRI, r3
 8006cf2:	f3bf 8f6f 	isb	sy
 8006cf6:	f3bf 8f4f 	dsb	sy
 8006cfa:	61bb      	str	r3, [r7, #24]
}
 8006cfc:	bf00      	nop
 8006cfe:	e7fe      	b.n	8006cfe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d06:	f023 0301 	bic.w	r3, r3, #1
 8006d0a:	b2da      	uxtb	r2, r3
 8006d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006d12:	e03a      	b.n	8006d8a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d1a:	f043 0301 	orr.w	r3, r3, #1
 8006d1e:	b2da      	uxtb	r2, r3
 8006d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d26:	68ba      	ldr	r2, [r7, #8]
 8006d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d10a      	bne.n	8006d4a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	617b      	str	r3, [r7, #20]
}
 8006d46:	bf00      	nop
 8006d48:	e7fe      	b.n	8006d48 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4c:	699a      	ldr	r2, [r3, #24]
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d50:	18d1      	adds	r1, r2, r3
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d58:	f7ff ff06 	bl	8006b68 <prvInsertTimerInActiveList>
					break;
 8006d5c:	e015      	b.n	8006d8a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d103      	bne.n	8006d74 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006d6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d6e:	f000 fbdf 	bl	8007530 <vPortFree>
 8006d72:	e00a      	b.n	8006d8a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d7a:	f023 0301 	bic.w	r3, r3, #1
 8006d7e:	b2da      	uxtb	r2, r3
 8006d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006d86:	e000      	b.n	8006d8a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8006d88:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d8a:	4b08      	ldr	r3, [pc, #32]	; (8006dac <prvProcessReceivedCommands+0x1c0>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	1d39      	adds	r1, r7, #4
 8006d90:	2200      	movs	r2, #0
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fe fba0 	bl	80054d8 <xQueueReceive>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f47f af2a 	bne.w	8006bf4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006da0:	bf00      	nop
 8006da2:	bf00      	nop
 8006da4:	3730      	adds	r7, #48	; 0x30
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	20000fec 	.word	0x20000fec

08006db0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b088      	sub	sp, #32
 8006db4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006db6:	e048      	b.n	8006e4a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006db8:	4b2d      	ldr	r3, [pc, #180]	; (8006e70 <prvSwitchTimerLists+0xc0>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc2:	4b2b      	ldr	r3, [pc, #172]	; (8006e70 <prvSwitchTimerLists+0xc0>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	3304      	adds	r3, #4
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f7fe f87f 	bl	8004ed4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d02e      	beq.n	8006e4a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	4413      	add	r3, r2
 8006df4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d90e      	bls.n	8006e1c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	68ba      	ldr	r2, [r7, #8]
 8006e02:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e0a:	4b19      	ldr	r3, [pc, #100]	; (8006e70 <prvSwitchTimerLists+0xc0>)
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	3304      	adds	r3, #4
 8006e12:	4619      	mov	r1, r3
 8006e14:	4610      	mov	r0, r2
 8006e16:	f7fe f824 	bl	8004e62 <vListInsert>
 8006e1a:	e016      	b.n	8006e4a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	2300      	movs	r3, #0
 8006e22:	693a      	ldr	r2, [r7, #16]
 8006e24:	2100      	movs	r1, #0
 8006e26:	68f8      	ldr	r0, [r7, #12]
 8006e28:	f7ff fd60 	bl	80068ec <xTimerGenericCommand>
 8006e2c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10a      	bne.n	8006e4a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	603b      	str	r3, [r7, #0]
}
 8006e46:	bf00      	nop
 8006e48:	e7fe      	b.n	8006e48 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e4a:	4b09      	ldr	r3, [pc, #36]	; (8006e70 <prvSwitchTimerLists+0xc0>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1b1      	bne.n	8006db8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e54:	4b06      	ldr	r3, [pc, #24]	; (8006e70 <prvSwitchTimerLists+0xc0>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e5a:	4b06      	ldr	r3, [pc, #24]	; (8006e74 <prvSwitchTimerLists+0xc4>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a04      	ldr	r2, [pc, #16]	; (8006e70 <prvSwitchTimerLists+0xc0>)
 8006e60:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006e62:	4a04      	ldr	r2, [pc, #16]	; (8006e74 <prvSwitchTimerLists+0xc4>)
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	6013      	str	r3, [r2, #0]
}
 8006e68:	bf00      	nop
 8006e6a:	3718      	adds	r7, #24
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	20000fe4 	.word	0x20000fe4
 8006e74:	20000fe8 	.word	0x20000fe8

08006e78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006e7e:	f000 f969 	bl	8007154 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006e82:	4b15      	ldr	r3, [pc, #84]	; (8006ed8 <prvCheckForValidListAndQueue+0x60>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d120      	bne.n	8006ecc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006e8a:	4814      	ldr	r0, [pc, #80]	; (8006edc <prvCheckForValidListAndQueue+0x64>)
 8006e8c:	f7fd ff98 	bl	8004dc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006e90:	4813      	ldr	r0, [pc, #76]	; (8006ee0 <prvCheckForValidListAndQueue+0x68>)
 8006e92:	f7fd ff95 	bl	8004dc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006e96:	4b13      	ldr	r3, [pc, #76]	; (8006ee4 <prvCheckForValidListAndQueue+0x6c>)
 8006e98:	4a10      	ldr	r2, [pc, #64]	; (8006edc <prvCheckForValidListAndQueue+0x64>)
 8006e9a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006e9c:	4b12      	ldr	r3, [pc, #72]	; (8006ee8 <prvCheckForValidListAndQueue+0x70>)
 8006e9e:	4a10      	ldr	r2, [pc, #64]	; (8006ee0 <prvCheckForValidListAndQueue+0x68>)
 8006ea0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	4b11      	ldr	r3, [pc, #68]	; (8006eec <prvCheckForValidListAndQueue+0x74>)
 8006ea8:	4a11      	ldr	r2, [pc, #68]	; (8006ef0 <prvCheckForValidListAndQueue+0x78>)
 8006eaa:	2110      	movs	r1, #16
 8006eac:	200a      	movs	r0, #10
 8006eae:	f7fe f8a3 	bl	8004ff8 <xQueueGenericCreateStatic>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	4a08      	ldr	r2, [pc, #32]	; (8006ed8 <prvCheckForValidListAndQueue+0x60>)
 8006eb6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006eb8:	4b07      	ldr	r3, [pc, #28]	; (8006ed8 <prvCheckForValidListAndQueue+0x60>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d005      	beq.n	8006ecc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006ec0:	4b05      	ldr	r3, [pc, #20]	; (8006ed8 <prvCheckForValidListAndQueue+0x60>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	490b      	ldr	r1, [pc, #44]	; (8006ef4 <prvCheckForValidListAndQueue+0x7c>)
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f7fe fcf6 	bl	80058b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ecc:	f000 f972 	bl	80071b4 <vPortExitCritical>
}
 8006ed0:	bf00      	nop
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000fec 	.word	0x20000fec
 8006edc:	20000fbc 	.word	0x20000fbc
 8006ee0:	20000fd0 	.word	0x20000fd0
 8006ee4:	20000fe4 	.word	0x20000fe4
 8006ee8:	20000fe8 	.word	0x20000fe8
 8006eec:	20001098 	.word	0x20001098
 8006ef0:	20000ff8 	.word	0x20000ff8
 8006ef4:	0800c00c 	.word	0x0800c00c

08006ef8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b085      	sub	sp, #20
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	3b04      	subs	r3, #4
 8006f08:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	3b04      	subs	r3, #4
 8006f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	f023 0201 	bic.w	r2, r3, #1
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	3b04      	subs	r3, #4
 8006f26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f28:	4a0c      	ldr	r2, [pc, #48]	; (8006f5c <pxPortInitialiseStack+0x64>)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	3b14      	subs	r3, #20
 8006f32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f34:	687a      	ldr	r2, [r7, #4]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	3b04      	subs	r3, #4
 8006f3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f06f 0202 	mvn.w	r2, #2
 8006f46:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	3b20      	subs	r3, #32
 8006f4c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3714      	adds	r7, #20
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr
 8006f5c:	08006f61 	.word	0x08006f61

08006f60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006f66:	2300      	movs	r3, #0
 8006f68:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f6a:	4b12      	ldr	r3, [pc, #72]	; (8006fb4 <prvTaskExitError+0x54>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f72:	d00a      	beq.n	8006f8a <prvTaskExitError+0x2a>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	60fb      	str	r3, [r7, #12]
}
 8006f86:	bf00      	nop
 8006f88:	e7fe      	b.n	8006f88 <prvTaskExitError+0x28>
	__asm volatile
 8006f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f8e:	f383 8811 	msr	BASEPRI, r3
 8006f92:	f3bf 8f6f 	isb	sy
 8006f96:	f3bf 8f4f 	dsb	sy
 8006f9a:	60bb      	str	r3, [r7, #8]
}
 8006f9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006f9e:	bf00      	nop
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d0fc      	beq.n	8006fa0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006fa6:	bf00      	nop
 8006fa8:	bf00      	nop
 8006faa:	3714      	adds	r7, #20
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr
 8006fb4:	2000001c 	.word	0x2000001c
	...

08006fc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fc0:	4b07      	ldr	r3, [pc, #28]	; (8006fe0 <pxCurrentTCBConst2>)
 8006fc2:	6819      	ldr	r1, [r3, #0]
 8006fc4:	6808      	ldr	r0, [r1, #0]
 8006fc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fca:	f380 8809 	msr	PSP, r0
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f04f 0000 	mov.w	r0, #0
 8006fd6:	f380 8811 	msr	BASEPRI, r0
 8006fda:	4770      	bx	lr
 8006fdc:	f3af 8000 	nop.w

08006fe0 <pxCurrentTCBConst2>:
 8006fe0:	20000abc 	.word	0x20000abc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006fe4:	bf00      	nop
 8006fe6:	bf00      	nop

08006fe8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006fe8:	4808      	ldr	r0, [pc, #32]	; (800700c <prvPortStartFirstTask+0x24>)
 8006fea:	6800      	ldr	r0, [r0, #0]
 8006fec:	6800      	ldr	r0, [r0, #0]
 8006fee:	f380 8808 	msr	MSP, r0
 8006ff2:	f04f 0000 	mov.w	r0, #0
 8006ff6:	f380 8814 	msr	CONTROL, r0
 8006ffa:	b662      	cpsie	i
 8006ffc:	b661      	cpsie	f
 8006ffe:	f3bf 8f4f 	dsb	sy
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	df00      	svc	0
 8007008:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800700a:	bf00      	nop
 800700c:	e000ed08 	.word	0xe000ed08

08007010 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b086      	sub	sp, #24
 8007014:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007016:	4b46      	ldr	r3, [pc, #280]	; (8007130 <xPortStartScheduler+0x120>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a46      	ldr	r2, [pc, #280]	; (8007134 <xPortStartScheduler+0x124>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d10a      	bne.n	8007036 <xPortStartScheduler+0x26>
	__asm volatile
 8007020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007024:	f383 8811 	msr	BASEPRI, r3
 8007028:	f3bf 8f6f 	isb	sy
 800702c:	f3bf 8f4f 	dsb	sy
 8007030:	613b      	str	r3, [r7, #16]
}
 8007032:	bf00      	nop
 8007034:	e7fe      	b.n	8007034 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007036:	4b3e      	ldr	r3, [pc, #248]	; (8007130 <xPortStartScheduler+0x120>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a3f      	ldr	r2, [pc, #252]	; (8007138 <xPortStartScheduler+0x128>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d10a      	bne.n	8007056 <xPortStartScheduler+0x46>
	__asm volatile
 8007040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007044:	f383 8811 	msr	BASEPRI, r3
 8007048:	f3bf 8f6f 	isb	sy
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	60fb      	str	r3, [r7, #12]
}
 8007052:	bf00      	nop
 8007054:	e7fe      	b.n	8007054 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007056:	4b39      	ldr	r3, [pc, #228]	; (800713c <xPortStartScheduler+0x12c>)
 8007058:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	b2db      	uxtb	r3, r3
 8007060:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	22ff      	movs	r2, #255	; 0xff
 8007066:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	b2db      	uxtb	r3, r3
 800706e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007070:	78fb      	ldrb	r3, [r7, #3]
 8007072:	b2db      	uxtb	r3, r3
 8007074:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007078:	b2da      	uxtb	r2, r3
 800707a:	4b31      	ldr	r3, [pc, #196]	; (8007140 <xPortStartScheduler+0x130>)
 800707c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800707e:	4b31      	ldr	r3, [pc, #196]	; (8007144 <xPortStartScheduler+0x134>)
 8007080:	2207      	movs	r2, #7
 8007082:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007084:	e009      	b.n	800709a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007086:	4b2f      	ldr	r3, [pc, #188]	; (8007144 <xPortStartScheduler+0x134>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	3b01      	subs	r3, #1
 800708c:	4a2d      	ldr	r2, [pc, #180]	; (8007144 <xPortStartScheduler+0x134>)
 800708e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007090:	78fb      	ldrb	r3, [r7, #3]
 8007092:	b2db      	uxtb	r3, r3
 8007094:	005b      	lsls	r3, r3, #1
 8007096:	b2db      	uxtb	r3, r3
 8007098:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800709a:	78fb      	ldrb	r3, [r7, #3]
 800709c:	b2db      	uxtb	r3, r3
 800709e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a2:	2b80      	cmp	r3, #128	; 0x80
 80070a4:	d0ef      	beq.n	8007086 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070a6:	4b27      	ldr	r3, [pc, #156]	; (8007144 <xPortStartScheduler+0x134>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f1c3 0307 	rsb	r3, r3, #7
 80070ae:	2b04      	cmp	r3, #4
 80070b0:	d00a      	beq.n	80070c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	60bb      	str	r3, [r7, #8]
}
 80070c4:	bf00      	nop
 80070c6:	e7fe      	b.n	80070c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070c8:	4b1e      	ldr	r3, [pc, #120]	; (8007144 <xPortStartScheduler+0x134>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	021b      	lsls	r3, r3, #8
 80070ce:	4a1d      	ldr	r2, [pc, #116]	; (8007144 <xPortStartScheduler+0x134>)
 80070d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070d2:	4b1c      	ldr	r3, [pc, #112]	; (8007144 <xPortStartScheduler+0x134>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070da:	4a1a      	ldr	r2, [pc, #104]	; (8007144 <xPortStartScheduler+0x134>)
 80070dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	b2da      	uxtb	r2, r3
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80070e6:	4b18      	ldr	r3, [pc, #96]	; (8007148 <xPortStartScheduler+0x138>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a17      	ldr	r2, [pc, #92]	; (8007148 <xPortStartScheduler+0x138>)
 80070ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80070f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80070f2:	4b15      	ldr	r3, [pc, #84]	; (8007148 <xPortStartScheduler+0x138>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a14      	ldr	r2, [pc, #80]	; (8007148 <xPortStartScheduler+0x138>)
 80070f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80070fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80070fe:	f000 f8dd 	bl	80072bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007102:	4b12      	ldr	r3, [pc, #72]	; (800714c <xPortStartScheduler+0x13c>)
 8007104:	2200      	movs	r2, #0
 8007106:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007108:	f000 f8fc 	bl	8007304 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800710c:	4b10      	ldr	r3, [pc, #64]	; (8007150 <xPortStartScheduler+0x140>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a0f      	ldr	r2, [pc, #60]	; (8007150 <xPortStartScheduler+0x140>)
 8007112:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007116:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007118:	f7ff ff66 	bl	8006fe8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800711c:	f7ff f852 	bl	80061c4 <vTaskSwitchContext>
	prvTaskExitError();
 8007120:	f7ff ff1e 	bl	8006f60 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	3718      	adds	r7, #24
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	e000ed00 	.word	0xe000ed00
 8007134:	410fc271 	.word	0x410fc271
 8007138:	410fc270 	.word	0x410fc270
 800713c:	e000e400 	.word	0xe000e400
 8007140:	200010e8 	.word	0x200010e8
 8007144:	200010ec 	.word	0x200010ec
 8007148:	e000ed20 	.word	0xe000ed20
 800714c:	2000001c 	.word	0x2000001c
 8007150:	e000ef34 	.word	0xe000ef34

08007154 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
	__asm volatile
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	f383 8811 	msr	BASEPRI, r3
 8007162:	f3bf 8f6f 	isb	sy
 8007166:	f3bf 8f4f 	dsb	sy
 800716a:	607b      	str	r3, [r7, #4]
}
 800716c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800716e:	4b0f      	ldr	r3, [pc, #60]	; (80071ac <vPortEnterCritical+0x58>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	3301      	adds	r3, #1
 8007174:	4a0d      	ldr	r2, [pc, #52]	; (80071ac <vPortEnterCritical+0x58>)
 8007176:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007178:	4b0c      	ldr	r3, [pc, #48]	; (80071ac <vPortEnterCritical+0x58>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2b01      	cmp	r3, #1
 800717e:	d10f      	bne.n	80071a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007180:	4b0b      	ldr	r3, [pc, #44]	; (80071b0 <vPortEnterCritical+0x5c>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	b2db      	uxtb	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	603b      	str	r3, [r7, #0]
}
 800719c:	bf00      	nop
 800719e:	e7fe      	b.n	800719e <vPortEnterCritical+0x4a>
	}
}
 80071a0:	bf00      	nop
 80071a2:	370c      	adds	r7, #12
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr
 80071ac:	2000001c 	.word	0x2000001c
 80071b0:	e000ed04 	.word	0xe000ed04

080071b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071ba:	4b12      	ldr	r3, [pc, #72]	; (8007204 <vPortExitCritical+0x50>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10a      	bne.n	80071d8 <vPortExitCritical+0x24>
	__asm volatile
 80071c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c6:	f383 8811 	msr	BASEPRI, r3
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	607b      	str	r3, [r7, #4]
}
 80071d4:	bf00      	nop
 80071d6:	e7fe      	b.n	80071d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80071d8:	4b0a      	ldr	r3, [pc, #40]	; (8007204 <vPortExitCritical+0x50>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	3b01      	subs	r3, #1
 80071de:	4a09      	ldr	r2, [pc, #36]	; (8007204 <vPortExitCritical+0x50>)
 80071e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80071e2:	4b08      	ldr	r3, [pc, #32]	; (8007204 <vPortExitCritical+0x50>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d105      	bne.n	80071f6 <vPortExitCritical+0x42>
 80071ea:	2300      	movs	r3, #0
 80071ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	f383 8811 	msr	BASEPRI, r3
}
 80071f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80071f6:	bf00      	nop
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	2000001c 	.word	0x2000001c
	...

08007210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007210:	f3ef 8009 	mrs	r0, PSP
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	4b15      	ldr	r3, [pc, #84]	; (8007270 <pxCurrentTCBConst>)
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	f01e 0f10 	tst.w	lr, #16
 8007220:	bf08      	it	eq
 8007222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800722a:	6010      	str	r0, [r2, #0]
 800722c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007230:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007234:	f380 8811 	msr	BASEPRI, r0
 8007238:	f3bf 8f4f 	dsb	sy
 800723c:	f3bf 8f6f 	isb	sy
 8007240:	f7fe ffc0 	bl	80061c4 <vTaskSwitchContext>
 8007244:	f04f 0000 	mov.w	r0, #0
 8007248:	f380 8811 	msr	BASEPRI, r0
 800724c:	bc09      	pop	{r0, r3}
 800724e:	6819      	ldr	r1, [r3, #0]
 8007250:	6808      	ldr	r0, [r1, #0]
 8007252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007256:	f01e 0f10 	tst.w	lr, #16
 800725a:	bf08      	it	eq
 800725c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007260:	f380 8809 	msr	PSP, r0
 8007264:	f3bf 8f6f 	isb	sy
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	f3af 8000 	nop.w

08007270 <pxCurrentTCBConst>:
 8007270:	20000abc 	.word	0x20000abc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007274:	bf00      	nop
 8007276:	bf00      	nop

08007278 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
	__asm volatile
 800727e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007282:	f383 8811 	msr	BASEPRI, r3
 8007286:	f3bf 8f6f 	isb	sy
 800728a:	f3bf 8f4f 	dsb	sy
 800728e:	607b      	str	r3, [r7, #4]
}
 8007290:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007292:	f7fe fedd 	bl	8006050 <xTaskIncrementTick>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d003      	beq.n	80072a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800729c:	4b06      	ldr	r3, [pc, #24]	; (80072b8 <xPortSysTickHandler+0x40>)
 800729e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072a2:	601a      	str	r2, [r3, #0]
 80072a4:	2300      	movs	r3, #0
 80072a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	f383 8811 	msr	BASEPRI, r3
}
 80072ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072b0:	bf00      	nop
 80072b2:	3708      	adds	r7, #8
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	e000ed04 	.word	0xe000ed04

080072bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072bc:	b480      	push	{r7}
 80072be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072c0:	4b0b      	ldr	r3, [pc, #44]	; (80072f0 <vPortSetupTimerInterrupt+0x34>)
 80072c2:	2200      	movs	r2, #0
 80072c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072c6:	4b0b      	ldr	r3, [pc, #44]	; (80072f4 <vPortSetupTimerInterrupt+0x38>)
 80072c8:	2200      	movs	r2, #0
 80072ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072cc:	4b0a      	ldr	r3, [pc, #40]	; (80072f8 <vPortSetupTimerInterrupt+0x3c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4a0a      	ldr	r2, [pc, #40]	; (80072fc <vPortSetupTimerInterrupt+0x40>)
 80072d2:	fba2 2303 	umull	r2, r3, r2, r3
 80072d6:	099b      	lsrs	r3, r3, #6
 80072d8:	4a09      	ldr	r2, [pc, #36]	; (8007300 <vPortSetupTimerInterrupt+0x44>)
 80072da:	3b01      	subs	r3, #1
 80072dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072de:	4b04      	ldr	r3, [pc, #16]	; (80072f0 <vPortSetupTimerInterrupt+0x34>)
 80072e0:	2207      	movs	r2, #7
 80072e2:	601a      	str	r2, [r3, #0]
}
 80072e4:	bf00      	nop
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	e000e010 	.word	0xe000e010
 80072f4:	e000e018 	.word	0xe000e018
 80072f8:	20000010 	.word	0x20000010
 80072fc:	10624dd3 	.word	0x10624dd3
 8007300:	e000e014 	.word	0xe000e014

08007304 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007304:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007314 <vPortEnableVFP+0x10>
 8007308:	6801      	ldr	r1, [r0, #0]
 800730a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800730e:	6001      	str	r1, [r0, #0]
 8007310:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007312:	bf00      	nop
 8007314:	e000ed88 	.word	0xe000ed88

08007318 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800731e:	f3ef 8305 	mrs	r3, IPSR
 8007322:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2b0f      	cmp	r3, #15
 8007328:	d914      	bls.n	8007354 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800732a:	4a17      	ldr	r2, [pc, #92]	; (8007388 <vPortValidateInterruptPriority+0x70>)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	4413      	add	r3, r2
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007334:	4b15      	ldr	r3, [pc, #84]	; (800738c <vPortValidateInterruptPriority+0x74>)
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	7afa      	ldrb	r2, [r7, #11]
 800733a:	429a      	cmp	r2, r3
 800733c:	d20a      	bcs.n	8007354 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800733e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007342:	f383 8811 	msr	BASEPRI, r3
 8007346:	f3bf 8f6f 	isb	sy
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	607b      	str	r3, [r7, #4]
}
 8007350:	bf00      	nop
 8007352:	e7fe      	b.n	8007352 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007354:	4b0e      	ldr	r3, [pc, #56]	; (8007390 <vPortValidateInterruptPriority+0x78>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800735c:	4b0d      	ldr	r3, [pc, #52]	; (8007394 <vPortValidateInterruptPriority+0x7c>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	429a      	cmp	r2, r3
 8007362:	d90a      	bls.n	800737a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007368:	f383 8811 	msr	BASEPRI, r3
 800736c:	f3bf 8f6f 	isb	sy
 8007370:	f3bf 8f4f 	dsb	sy
 8007374:	603b      	str	r3, [r7, #0]
}
 8007376:	bf00      	nop
 8007378:	e7fe      	b.n	8007378 <vPortValidateInterruptPriority+0x60>
	}
 800737a:	bf00      	nop
 800737c:	3714      	adds	r7, #20
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr
 8007386:	bf00      	nop
 8007388:	e000e3f0 	.word	0xe000e3f0
 800738c:	200010e8 	.word	0x200010e8
 8007390:	e000ed0c 	.word	0xe000ed0c
 8007394:	200010ec 	.word	0x200010ec

08007398 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b08a      	sub	sp, #40	; 0x28
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80073a0:	2300      	movs	r3, #0
 80073a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80073a4:	f7fe fd98 	bl	8005ed8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80073a8:	4b5b      	ldr	r3, [pc, #364]	; (8007518 <pvPortMalloc+0x180>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d101      	bne.n	80073b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80073b0:	f000 f920 	bl	80075f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80073b4:	4b59      	ldr	r3, [pc, #356]	; (800751c <pvPortMalloc+0x184>)
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4013      	ands	r3, r2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f040 8093 	bne.w	80074e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d01d      	beq.n	8007404 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80073c8:	2208      	movs	r2, #8
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	4413      	add	r3, r2
 80073ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f003 0307 	and.w	r3, r3, #7
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d014      	beq.n	8007404 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f023 0307 	bic.w	r3, r3, #7
 80073e0:	3308      	adds	r3, #8
 80073e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f003 0307 	and.w	r3, r3, #7
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00a      	beq.n	8007404 <pvPortMalloc+0x6c>
	__asm volatile
 80073ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f2:	f383 8811 	msr	BASEPRI, r3
 80073f6:	f3bf 8f6f 	isb	sy
 80073fa:	f3bf 8f4f 	dsb	sy
 80073fe:	617b      	str	r3, [r7, #20]
}
 8007400:	bf00      	nop
 8007402:	e7fe      	b.n	8007402 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d06e      	beq.n	80074e8 <pvPortMalloc+0x150>
 800740a:	4b45      	ldr	r3, [pc, #276]	; (8007520 <pvPortMalloc+0x188>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	429a      	cmp	r2, r3
 8007412:	d869      	bhi.n	80074e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007414:	4b43      	ldr	r3, [pc, #268]	; (8007524 <pvPortMalloc+0x18c>)
 8007416:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007418:	4b42      	ldr	r3, [pc, #264]	; (8007524 <pvPortMalloc+0x18c>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800741e:	e004      	b.n	800742a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007422:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800742a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	429a      	cmp	r2, r3
 8007432:	d903      	bls.n	800743c <pvPortMalloc+0xa4>
 8007434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1f1      	bne.n	8007420 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800743c:	4b36      	ldr	r3, [pc, #216]	; (8007518 <pvPortMalloc+0x180>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007442:	429a      	cmp	r2, r3
 8007444:	d050      	beq.n	80074e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007446:	6a3b      	ldr	r3, [r7, #32]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2208      	movs	r2, #8
 800744c:	4413      	add	r3, r2
 800744e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	1ad2      	subs	r2, r2, r3
 8007460:	2308      	movs	r3, #8
 8007462:	005b      	lsls	r3, r3, #1
 8007464:	429a      	cmp	r2, r3
 8007466:	d91f      	bls.n	80074a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	4413      	add	r3, r2
 800746e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	f003 0307 	and.w	r3, r3, #7
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00a      	beq.n	8007490 <pvPortMalloc+0xf8>
	__asm volatile
 800747a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800747e:	f383 8811 	msr	BASEPRI, r3
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	f3bf 8f4f 	dsb	sy
 800748a:	613b      	str	r3, [r7, #16]
}
 800748c:	bf00      	nop
 800748e:	e7fe      	b.n	800748e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007492:	685a      	ldr	r2, [r3, #4]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	1ad2      	subs	r2, r2, r3
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800749c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80074a2:	69b8      	ldr	r0, [r7, #24]
 80074a4:	f000 f908 	bl	80076b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074a8:	4b1d      	ldr	r3, [pc, #116]	; (8007520 <pvPortMalloc+0x188>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	4a1b      	ldr	r2, [pc, #108]	; (8007520 <pvPortMalloc+0x188>)
 80074b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074b6:	4b1a      	ldr	r3, [pc, #104]	; (8007520 <pvPortMalloc+0x188>)
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	4b1b      	ldr	r3, [pc, #108]	; (8007528 <pvPortMalloc+0x190>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	429a      	cmp	r2, r3
 80074c0:	d203      	bcs.n	80074ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074c2:	4b17      	ldr	r3, [pc, #92]	; (8007520 <pvPortMalloc+0x188>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a18      	ldr	r2, [pc, #96]	; (8007528 <pvPortMalloc+0x190>)
 80074c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80074ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074cc:	685a      	ldr	r2, [r3, #4]
 80074ce:	4b13      	ldr	r3, [pc, #76]	; (800751c <pvPortMalloc+0x184>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	431a      	orrs	r2, r3
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80074d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074da:	2200      	movs	r2, #0
 80074dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80074de:	4b13      	ldr	r3, [pc, #76]	; (800752c <pvPortMalloc+0x194>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3301      	adds	r3, #1
 80074e4:	4a11      	ldr	r2, [pc, #68]	; (800752c <pvPortMalloc+0x194>)
 80074e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80074e8:	f7fe fd04 	bl	8005ef4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	f003 0307 	and.w	r3, r3, #7
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00a      	beq.n	800750c <pvPortMalloc+0x174>
	__asm volatile
 80074f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074fa:	f383 8811 	msr	BASEPRI, r3
 80074fe:	f3bf 8f6f 	isb	sy
 8007502:	f3bf 8f4f 	dsb	sy
 8007506:	60fb      	str	r3, [r7, #12]
}
 8007508:	bf00      	nop
 800750a:	e7fe      	b.n	800750a <pvPortMalloc+0x172>
	return pvReturn;
 800750c:	69fb      	ldr	r3, [r7, #28]
}
 800750e:	4618      	mov	r0, r3
 8007510:	3728      	adds	r7, #40	; 0x28
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	20004cf8 	.word	0x20004cf8
 800751c:	20004d0c 	.word	0x20004d0c
 8007520:	20004cfc 	.word	0x20004cfc
 8007524:	20004cf0 	.word	0x20004cf0
 8007528:	20004d00 	.word	0x20004d00
 800752c:	20004d04 	.word	0x20004d04

08007530 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d04d      	beq.n	80075de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007542:	2308      	movs	r3, #8
 8007544:	425b      	negs	r3, r3
 8007546:	697a      	ldr	r2, [r7, #20]
 8007548:	4413      	add	r3, r2
 800754a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	685a      	ldr	r2, [r3, #4]
 8007554:	4b24      	ldr	r3, [pc, #144]	; (80075e8 <vPortFree+0xb8>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4013      	ands	r3, r2
 800755a:	2b00      	cmp	r3, #0
 800755c:	d10a      	bne.n	8007574 <vPortFree+0x44>
	__asm volatile
 800755e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	60fb      	str	r3, [r7, #12]
}
 8007570:	bf00      	nop
 8007572:	e7fe      	b.n	8007572 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00a      	beq.n	8007592 <vPortFree+0x62>
	__asm volatile
 800757c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007580:	f383 8811 	msr	BASEPRI, r3
 8007584:	f3bf 8f6f 	isb	sy
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	60bb      	str	r3, [r7, #8]
}
 800758e:	bf00      	nop
 8007590:	e7fe      	b.n	8007590 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	4b14      	ldr	r3, [pc, #80]	; (80075e8 <vPortFree+0xb8>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4013      	ands	r3, r2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d01e      	beq.n	80075de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d11a      	bne.n	80075de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	4b0e      	ldr	r3, [pc, #56]	; (80075e8 <vPortFree+0xb8>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	401a      	ands	r2, r3
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80075b8:	f7fe fc8e 	bl	8005ed8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	4b0a      	ldr	r3, [pc, #40]	; (80075ec <vPortFree+0xbc>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4413      	add	r3, r2
 80075c6:	4a09      	ldr	r2, [pc, #36]	; (80075ec <vPortFree+0xbc>)
 80075c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80075ca:	6938      	ldr	r0, [r7, #16]
 80075cc:	f000 f874 	bl	80076b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80075d0:	4b07      	ldr	r3, [pc, #28]	; (80075f0 <vPortFree+0xc0>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3301      	adds	r3, #1
 80075d6:	4a06      	ldr	r2, [pc, #24]	; (80075f0 <vPortFree+0xc0>)
 80075d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80075da:	f7fe fc8b 	bl	8005ef4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80075de:	bf00      	nop
 80075e0:	3718      	adds	r7, #24
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20004d0c 	.word	0x20004d0c
 80075ec:	20004cfc 	.word	0x20004cfc
 80075f0:	20004d08 	.word	0x20004d08

080075f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80075fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80075fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007600:	4b27      	ldr	r3, [pc, #156]	; (80076a0 <prvHeapInit+0xac>)
 8007602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00c      	beq.n	8007628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3307      	adds	r3, #7
 8007612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0307 	bic.w	r3, r3, #7
 800761a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800761c:	68ba      	ldr	r2, [r7, #8]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	4a1f      	ldr	r2, [pc, #124]	; (80076a0 <prvHeapInit+0xac>)
 8007624:	4413      	add	r3, r2
 8007626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800762c:	4a1d      	ldr	r2, [pc, #116]	; (80076a4 <prvHeapInit+0xb0>)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007632:	4b1c      	ldr	r3, [pc, #112]	; (80076a4 <prvHeapInit+0xb0>)
 8007634:	2200      	movs	r2, #0
 8007636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	4413      	add	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007640:	2208      	movs	r2, #8
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1a9b      	subs	r3, r3, r2
 8007646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f023 0307 	bic.w	r3, r3, #7
 800764e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a15      	ldr	r2, [pc, #84]	; (80076a8 <prvHeapInit+0xb4>)
 8007654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007656:	4b14      	ldr	r3, [pc, #80]	; (80076a8 <prvHeapInit+0xb4>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2200      	movs	r2, #0
 800765c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800765e:	4b12      	ldr	r3, [pc, #72]	; (80076a8 <prvHeapInit+0xb4>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2200      	movs	r2, #0
 8007664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	1ad2      	subs	r2, r2, r3
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007674:	4b0c      	ldr	r3, [pc, #48]	; (80076a8 <prvHeapInit+0xb4>)
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	4a0a      	ldr	r2, [pc, #40]	; (80076ac <prvHeapInit+0xb8>)
 8007682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	4a09      	ldr	r2, [pc, #36]	; (80076b0 <prvHeapInit+0xbc>)
 800768a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800768c:	4b09      	ldr	r3, [pc, #36]	; (80076b4 <prvHeapInit+0xc0>)
 800768e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007692:	601a      	str	r2, [r3, #0]
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	200010f0 	.word	0x200010f0
 80076a4:	20004cf0 	.word	0x20004cf0
 80076a8:	20004cf8 	.word	0x20004cf8
 80076ac:	20004d00 	.word	0x20004d00
 80076b0:	20004cfc 	.word	0x20004cfc
 80076b4:	20004d0c 	.word	0x20004d0c

080076b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80076c0:	4b28      	ldr	r3, [pc, #160]	; (8007764 <prvInsertBlockIntoFreeList+0xac>)
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	e002      	b.n	80076cc <prvInsertBlockIntoFreeList+0x14>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d8f7      	bhi.n	80076c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	4413      	add	r3, r2
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d108      	bne.n	80076fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	441a      	add	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	441a      	add	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	429a      	cmp	r2, r3
 800770c:	d118      	bne.n	8007740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	4b15      	ldr	r3, [pc, #84]	; (8007768 <prvInsertBlockIntoFreeList+0xb0>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	429a      	cmp	r2, r3
 8007718:	d00d      	beq.n	8007736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	685a      	ldr	r2, [r3, #4]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	441a      	add	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	601a      	str	r2, [r3, #0]
 8007734:	e008      	b.n	8007748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007736:	4b0c      	ldr	r3, [pc, #48]	; (8007768 <prvInsertBlockIntoFreeList+0xb0>)
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	601a      	str	r2, [r3, #0]
 800773e:	e003      	b.n	8007748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	429a      	cmp	r2, r3
 800774e:	d002      	beq.n	8007756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007756:	bf00      	nop
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr
 8007762:	bf00      	nop
 8007764:	20004cf0 	.word	0x20004cf0
 8007768:	20004cf8 	.word	0x20004cf8

0800776c <__cvt>:
 800776c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007770:	ec55 4b10 	vmov	r4, r5, d0
 8007774:	2d00      	cmp	r5, #0
 8007776:	460e      	mov	r6, r1
 8007778:	4619      	mov	r1, r3
 800777a:	462b      	mov	r3, r5
 800777c:	bfbb      	ittet	lt
 800777e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007782:	461d      	movlt	r5, r3
 8007784:	2300      	movge	r3, #0
 8007786:	232d      	movlt	r3, #45	; 0x2d
 8007788:	700b      	strb	r3, [r1, #0]
 800778a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800778c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007790:	4691      	mov	r9, r2
 8007792:	f023 0820 	bic.w	r8, r3, #32
 8007796:	bfbc      	itt	lt
 8007798:	4622      	movlt	r2, r4
 800779a:	4614      	movlt	r4, r2
 800779c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077a0:	d005      	beq.n	80077ae <__cvt+0x42>
 80077a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80077a6:	d100      	bne.n	80077aa <__cvt+0x3e>
 80077a8:	3601      	adds	r6, #1
 80077aa:	2102      	movs	r1, #2
 80077ac:	e000      	b.n	80077b0 <__cvt+0x44>
 80077ae:	2103      	movs	r1, #3
 80077b0:	ab03      	add	r3, sp, #12
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	ab02      	add	r3, sp, #8
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	ec45 4b10 	vmov	d0, r4, r5
 80077bc:	4653      	mov	r3, sl
 80077be:	4632      	mov	r2, r6
 80077c0:	f001 f8c2 	bl	8008948 <_dtoa_r>
 80077c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077c8:	4607      	mov	r7, r0
 80077ca:	d102      	bne.n	80077d2 <__cvt+0x66>
 80077cc:	f019 0f01 	tst.w	r9, #1
 80077d0:	d022      	beq.n	8007818 <__cvt+0xac>
 80077d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077d6:	eb07 0906 	add.w	r9, r7, r6
 80077da:	d110      	bne.n	80077fe <__cvt+0x92>
 80077dc:	783b      	ldrb	r3, [r7, #0]
 80077de:	2b30      	cmp	r3, #48	; 0x30
 80077e0:	d10a      	bne.n	80077f8 <__cvt+0x8c>
 80077e2:	2200      	movs	r2, #0
 80077e4:	2300      	movs	r3, #0
 80077e6:	4620      	mov	r0, r4
 80077e8:	4629      	mov	r1, r5
 80077ea:	f7f9 f975 	bl	8000ad8 <__aeabi_dcmpeq>
 80077ee:	b918      	cbnz	r0, 80077f8 <__cvt+0x8c>
 80077f0:	f1c6 0601 	rsb	r6, r6, #1
 80077f4:	f8ca 6000 	str.w	r6, [sl]
 80077f8:	f8da 3000 	ldr.w	r3, [sl]
 80077fc:	4499      	add	r9, r3
 80077fe:	2200      	movs	r2, #0
 8007800:	2300      	movs	r3, #0
 8007802:	4620      	mov	r0, r4
 8007804:	4629      	mov	r1, r5
 8007806:	f7f9 f967 	bl	8000ad8 <__aeabi_dcmpeq>
 800780a:	b108      	cbz	r0, 8007810 <__cvt+0xa4>
 800780c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007810:	2230      	movs	r2, #48	; 0x30
 8007812:	9b03      	ldr	r3, [sp, #12]
 8007814:	454b      	cmp	r3, r9
 8007816:	d307      	bcc.n	8007828 <__cvt+0xbc>
 8007818:	9b03      	ldr	r3, [sp, #12]
 800781a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800781c:	1bdb      	subs	r3, r3, r7
 800781e:	4638      	mov	r0, r7
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	b004      	add	sp, #16
 8007824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007828:	1c59      	adds	r1, r3, #1
 800782a:	9103      	str	r1, [sp, #12]
 800782c:	701a      	strb	r2, [r3, #0]
 800782e:	e7f0      	b.n	8007812 <__cvt+0xa6>

08007830 <__exponent>:
 8007830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007832:	4603      	mov	r3, r0
 8007834:	2900      	cmp	r1, #0
 8007836:	bfb8      	it	lt
 8007838:	4249      	neglt	r1, r1
 800783a:	f803 2b02 	strb.w	r2, [r3], #2
 800783e:	bfb4      	ite	lt
 8007840:	222d      	movlt	r2, #45	; 0x2d
 8007842:	222b      	movge	r2, #43	; 0x2b
 8007844:	2909      	cmp	r1, #9
 8007846:	7042      	strb	r2, [r0, #1]
 8007848:	dd2a      	ble.n	80078a0 <__exponent+0x70>
 800784a:	f10d 0207 	add.w	r2, sp, #7
 800784e:	4617      	mov	r7, r2
 8007850:	260a      	movs	r6, #10
 8007852:	4694      	mov	ip, r2
 8007854:	fb91 f5f6 	sdiv	r5, r1, r6
 8007858:	fb06 1415 	mls	r4, r6, r5, r1
 800785c:	3430      	adds	r4, #48	; 0x30
 800785e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007862:	460c      	mov	r4, r1
 8007864:	2c63      	cmp	r4, #99	; 0x63
 8007866:	f102 32ff 	add.w	r2, r2, #4294967295
 800786a:	4629      	mov	r1, r5
 800786c:	dcf1      	bgt.n	8007852 <__exponent+0x22>
 800786e:	3130      	adds	r1, #48	; 0x30
 8007870:	f1ac 0402 	sub.w	r4, ip, #2
 8007874:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007878:	1c41      	adds	r1, r0, #1
 800787a:	4622      	mov	r2, r4
 800787c:	42ba      	cmp	r2, r7
 800787e:	d30a      	bcc.n	8007896 <__exponent+0x66>
 8007880:	f10d 0209 	add.w	r2, sp, #9
 8007884:	eba2 020c 	sub.w	r2, r2, ip
 8007888:	42bc      	cmp	r4, r7
 800788a:	bf88      	it	hi
 800788c:	2200      	movhi	r2, #0
 800788e:	4413      	add	r3, r2
 8007890:	1a18      	subs	r0, r3, r0
 8007892:	b003      	add	sp, #12
 8007894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007896:	f812 5b01 	ldrb.w	r5, [r2], #1
 800789a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800789e:	e7ed      	b.n	800787c <__exponent+0x4c>
 80078a0:	2330      	movs	r3, #48	; 0x30
 80078a2:	3130      	adds	r1, #48	; 0x30
 80078a4:	7083      	strb	r3, [r0, #2]
 80078a6:	70c1      	strb	r1, [r0, #3]
 80078a8:	1d03      	adds	r3, r0, #4
 80078aa:	e7f1      	b.n	8007890 <__exponent+0x60>

080078ac <_printf_float>:
 80078ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b0:	ed2d 8b02 	vpush	{d8}
 80078b4:	b08d      	sub	sp, #52	; 0x34
 80078b6:	460c      	mov	r4, r1
 80078b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80078bc:	4616      	mov	r6, r2
 80078be:	461f      	mov	r7, r3
 80078c0:	4605      	mov	r5, r0
 80078c2:	f000 ff2b 	bl	800871c <_localeconv_r>
 80078c6:	f8d0 a000 	ldr.w	sl, [r0]
 80078ca:	4650      	mov	r0, sl
 80078cc:	f7f8 fcd8 	bl	8000280 <strlen>
 80078d0:	2300      	movs	r3, #0
 80078d2:	930a      	str	r3, [sp, #40]	; 0x28
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	9305      	str	r3, [sp, #20]
 80078d8:	f8d8 3000 	ldr.w	r3, [r8]
 80078dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80078e0:	3307      	adds	r3, #7
 80078e2:	f023 0307 	bic.w	r3, r3, #7
 80078e6:	f103 0208 	add.w	r2, r3, #8
 80078ea:	f8c8 2000 	str.w	r2, [r8]
 80078ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078f6:	9307      	str	r3, [sp, #28]
 80078f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80078fc:	ee08 0a10 	vmov	s16, r0
 8007900:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007908:	4b9e      	ldr	r3, [pc, #632]	; (8007b84 <_printf_float+0x2d8>)
 800790a:	f04f 32ff 	mov.w	r2, #4294967295
 800790e:	f7f9 f915 	bl	8000b3c <__aeabi_dcmpun>
 8007912:	bb88      	cbnz	r0, 8007978 <_printf_float+0xcc>
 8007914:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007918:	4b9a      	ldr	r3, [pc, #616]	; (8007b84 <_printf_float+0x2d8>)
 800791a:	f04f 32ff 	mov.w	r2, #4294967295
 800791e:	f7f9 f8ef 	bl	8000b00 <__aeabi_dcmple>
 8007922:	bb48      	cbnz	r0, 8007978 <_printf_float+0xcc>
 8007924:	2200      	movs	r2, #0
 8007926:	2300      	movs	r3, #0
 8007928:	4640      	mov	r0, r8
 800792a:	4649      	mov	r1, r9
 800792c:	f7f9 f8de 	bl	8000aec <__aeabi_dcmplt>
 8007930:	b110      	cbz	r0, 8007938 <_printf_float+0x8c>
 8007932:	232d      	movs	r3, #45	; 0x2d
 8007934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007938:	4a93      	ldr	r2, [pc, #588]	; (8007b88 <_printf_float+0x2dc>)
 800793a:	4b94      	ldr	r3, [pc, #592]	; (8007b8c <_printf_float+0x2e0>)
 800793c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007940:	bf94      	ite	ls
 8007942:	4690      	movls	r8, r2
 8007944:	4698      	movhi	r8, r3
 8007946:	2303      	movs	r3, #3
 8007948:	6123      	str	r3, [r4, #16]
 800794a:	9b05      	ldr	r3, [sp, #20]
 800794c:	f023 0304 	bic.w	r3, r3, #4
 8007950:	6023      	str	r3, [r4, #0]
 8007952:	f04f 0900 	mov.w	r9, #0
 8007956:	9700      	str	r7, [sp, #0]
 8007958:	4633      	mov	r3, r6
 800795a:	aa0b      	add	r2, sp, #44	; 0x2c
 800795c:	4621      	mov	r1, r4
 800795e:	4628      	mov	r0, r5
 8007960:	f000 f9da 	bl	8007d18 <_printf_common>
 8007964:	3001      	adds	r0, #1
 8007966:	f040 8090 	bne.w	8007a8a <_printf_float+0x1de>
 800796a:	f04f 30ff 	mov.w	r0, #4294967295
 800796e:	b00d      	add	sp, #52	; 0x34
 8007970:	ecbd 8b02 	vpop	{d8}
 8007974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007978:	4642      	mov	r2, r8
 800797a:	464b      	mov	r3, r9
 800797c:	4640      	mov	r0, r8
 800797e:	4649      	mov	r1, r9
 8007980:	f7f9 f8dc 	bl	8000b3c <__aeabi_dcmpun>
 8007984:	b140      	cbz	r0, 8007998 <_printf_float+0xec>
 8007986:	464b      	mov	r3, r9
 8007988:	2b00      	cmp	r3, #0
 800798a:	bfbc      	itt	lt
 800798c:	232d      	movlt	r3, #45	; 0x2d
 800798e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007992:	4a7f      	ldr	r2, [pc, #508]	; (8007b90 <_printf_float+0x2e4>)
 8007994:	4b7f      	ldr	r3, [pc, #508]	; (8007b94 <_printf_float+0x2e8>)
 8007996:	e7d1      	b.n	800793c <_printf_float+0x90>
 8007998:	6863      	ldr	r3, [r4, #4]
 800799a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800799e:	9206      	str	r2, [sp, #24]
 80079a0:	1c5a      	adds	r2, r3, #1
 80079a2:	d13f      	bne.n	8007a24 <_printf_float+0x178>
 80079a4:	2306      	movs	r3, #6
 80079a6:	6063      	str	r3, [r4, #4]
 80079a8:	9b05      	ldr	r3, [sp, #20]
 80079aa:	6861      	ldr	r1, [r4, #4]
 80079ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80079b0:	2300      	movs	r3, #0
 80079b2:	9303      	str	r3, [sp, #12]
 80079b4:	ab0a      	add	r3, sp, #40	; 0x28
 80079b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80079ba:	ab09      	add	r3, sp, #36	; 0x24
 80079bc:	ec49 8b10 	vmov	d0, r8, r9
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	6022      	str	r2, [r4, #0]
 80079c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80079c8:	4628      	mov	r0, r5
 80079ca:	f7ff fecf 	bl	800776c <__cvt>
 80079ce:	9b06      	ldr	r3, [sp, #24]
 80079d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079d2:	2b47      	cmp	r3, #71	; 0x47
 80079d4:	4680      	mov	r8, r0
 80079d6:	d108      	bne.n	80079ea <_printf_float+0x13e>
 80079d8:	1cc8      	adds	r0, r1, #3
 80079da:	db02      	blt.n	80079e2 <_printf_float+0x136>
 80079dc:	6863      	ldr	r3, [r4, #4]
 80079de:	4299      	cmp	r1, r3
 80079e0:	dd41      	ble.n	8007a66 <_printf_float+0x1ba>
 80079e2:	f1ab 0302 	sub.w	r3, fp, #2
 80079e6:	fa5f fb83 	uxtb.w	fp, r3
 80079ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079ee:	d820      	bhi.n	8007a32 <_printf_float+0x186>
 80079f0:	3901      	subs	r1, #1
 80079f2:	465a      	mov	r2, fp
 80079f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079f8:	9109      	str	r1, [sp, #36]	; 0x24
 80079fa:	f7ff ff19 	bl	8007830 <__exponent>
 80079fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a00:	1813      	adds	r3, r2, r0
 8007a02:	2a01      	cmp	r2, #1
 8007a04:	4681      	mov	r9, r0
 8007a06:	6123      	str	r3, [r4, #16]
 8007a08:	dc02      	bgt.n	8007a10 <_printf_float+0x164>
 8007a0a:	6822      	ldr	r2, [r4, #0]
 8007a0c:	07d2      	lsls	r2, r2, #31
 8007a0e:	d501      	bpl.n	8007a14 <_printf_float+0x168>
 8007a10:	3301      	adds	r3, #1
 8007a12:	6123      	str	r3, [r4, #16]
 8007a14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d09c      	beq.n	8007956 <_printf_float+0xaa>
 8007a1c:	232d      	movs	r3, #45	; 0x2d
 8007a1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a22:	e798      	b.n	8007956 <_printf_float+0xaa>
 8007a24:	9a06      	ldr	r2, [sp, #24]
 8007a26:	2a47      	cmp	r2, #71	; 0x47
 8007a28:	d1be      	bne.n	80079a8 <_printf_float+0xfc>
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d1bc      	bne.n	80079a8 <_printf_float+0xfc>
 8007a2e:	2301      	movs	r3, #1
 8007a30:	e7b9      	b.n	80079a6 <_printf_float+0xfa>
 8007a32:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007a36:	d118      	bne.n	8007a6a <_printf_float+0x1be>
 8007a38:	2900      	cmp	r1, #0
 8007a3a:	6863      	ldr	r3, [r4, #4]
 8007a3c:	dd0b      	ble.n	8007a56 <_printf_float+0x1aa>
 8007a3e:	6121      	str	r1, [r4, #16]
 8007a40:	b913      	cbnz	r3, 8007a48 <_printf_float+0x19c>
 8007a42:	6822      	ldr	r2, [r4, #0]
 8007a44:	07d0      	lsls	r0, r2, #31
 8007a46:	d502      	bpl.n	8007a4e <_printf_float+0x1a2>
 8007a48:	3301      	adds	r3, #1
 8007a4a:	440b      	add	r3, r1
 8007a4c:	6123      	str	r3, [r4, #16]
 8007a4e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a50:	f04f 0900 	mov.w	r9, #0
 8007a54:	e7de      	b.n	8007a14 <_printf_float+0x168>
 8007a56:	b913      	cbnz	r3, 8007a5e <_printf_float+0x1b2>
 8007a58:	6822      	ldr	r2, [r4, #0]
 8007a5a:	07d2      	lsls	r2, r2, #31
 8007a5c:	d501      	bpl.n	8007a62 <_printf_float+0x1b6>
 8007a5e:	3302      	adds	r3, #2
 8007a60:	e7f4      	b.n	8007a4c <_printf_float+0x1a0>
 8007a62:	2301      	movs	r3, #1
 8007a64:	e7f2      	b.n	8007a4c <_printf_float+0x1a0>
 8007a66:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a6c:	4299      	cmp	r1, r3
 8007a6e:	db05      	blt.n	8007a7c <_printf_float+0x1d0>
 8007a70:	6823      	ldr	r3, [r4, #0]
 8007a72:	6121      	str	r1, [r4, #16]
 8007a74:	07d8      	lsls	r0, r3, #31
 8007a76:	d5ea      	bpl.n	8007a4e <_printf_float+0x1a2>
 8007a78:	1c4b      	adds	r3, r1, #1
 8007a7a:	e7e7      	b.n	8007a4c <_printf_float+0x1a0>
 8007a7c:	2900      	cmp	r1, #0
 8007a7e:	bfd4      	ite	le
 8007a80:	f1c1 0202 	rsble	r2, r1, #2
 8007a84:	2201      	movgt	r2, #1
 8007a86:	4413      	add	r3, r2
 8007a88:	e7e0      	b.n	8007a4c <_printf_float+0x1a0>
 8007a8a:	6823      	ldr	r3, [r4, #0]
 8007a8c:	055a      	lsls	r2, r3, #21
 8007a8e:	d407      	bmi.n	8007aa0 <_printf_float+0x1f4>
 8007a90:	6923      	ldr	r3, [r4, #16]
 8007a92:	4642      	mov	r2, r8
 8007a94:	4631      	mov	r1, r6
 8007a96:	4628      	mov	r0, r5
 8007a98:	47b8      	blx	r7
 8007a9a:	3001      	adds	r0, #1
 8007a9c:	d12c      	bne.n	8007af8 <_printf_float+0x24c>
 8007a9e:	e764      	b.n	800796a <_printf_float+0xbe>
 8007aa0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007aa4:	f240 80e0 	bls.w	8007c68 <_printf_float+0x3bc>
 8007aa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007aac:	2200      	movs	r2, #0
 8007aae:	2300      	movs	r3, #0
 8007ab0:	f7f9 f812 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ab4:	2800      	cmp	r0, #0
 8007ab6:	d034      	beq.n	8007b22 <_printf_float+0x276>
 8007ab8:	4a37      	ldr	r2, [pc, #220]	; (8007b98 <_printf_float+0x2ec>)
 8007aba:	2301      	movs	r3, #1
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b8      	blx	r7
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	f43f af51 	beq.w	800796a <_printf_float+0xbe>
 8007ac8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007acc:	429a      	cmp	r2, r3
 8007ace:	db02      	blt.n	8007ad6 <_printf_float+0x22a>
 8007ad0:	6823      	ldr	r3, [r4, #0]
 8007ad2:	07d8      	lsls	r0, r3, #31
 8007ad4:	d510      	bpl.n	8007af8 <_printf_float+0x24c>
 8007ad6:	ee18 3a10 	vmov	r3, s16
 8007ada:	4652      	mov	r2, sl
 8007adc:	4631      	mov	r1, r6
 8007ade:	4628      	mov	r0, r5
 8007ae0:	47b8      	blx	r7
 8007ae2:	3001      	adds	r0, #1
 8007ae4:	f43f af41 	beq.w	800796a <_printf_float+0xbe>
 8007ae8:	f04f 0800 	mov.w	r8, #0
 8007aec:	f104 091a 	add.w	r9, r4, #26
 8007af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af2:	3b01      	subs	r3, #1
 8007af4:	4543      	cmp	r3, r8
 8007af6:	dc09      	bgt.n	8007b0c <_printf_float+0x260>
 8007af8:	6823      	ldr	r3, [r4, #0]
 8007afa:	079b      	lsls	r3, r3, #30
 8007afc:	f100 8107 	bmi.w	8007d0e <_printf_float+0x462>
 8007b00:	68e0      	ldr	r0, [r4, #12]
 8007b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b04:	4298      	cmp	r0, r3
 8007b06:	bfb8      	it	lt
 8007b08:	4618      	movlt	r0, r3
 8007b0a:	e730      	b.n	800796e <_printf_float+0xc2>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	464a      	mov	r2, r9
 8007b10:	4631      	mov	r1, r6
 8007b12:	4628      	mov	r0, r5
 8007b14:	47b8      	blx	r7
 8007b16:	3001      	adds	r0, #1
 8007b18:	f43f af27 	beq.w	800796a <_printf_float+0xbe>
 8007b1c:	f108 0801 	add.w	r8, r8, #1
 8007b20:	e7e6      	b.n	8007af0 <_printf_float+0x244>
 8007b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	dc39      	bgt.n	8007b9c <_printf_float+0x2f0>
 8007b28:	4a1b      	ldr	r2, [pc, #108]	; (8007b98 <_printf_float+0x2ec>)
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	4628      	mov	r0, r5
 8007b30:	47b8      	blx	r7
 8007b32:	3001      	adds	r0, #1
 8007b34:	f43f af19 	beq.w	800796a <_printf_float+0xbe>
 8007b38:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	d102      	bne.n	8007b46 <_printf_float+0x29a>
 8007b40:	6823      	ldr	r3, [r4, #0]
 8007b42:	07d9      	lsls	r1, r3, #31
 8007b44:	d5d8      	bpl.n	8007af8 <_printf_float+0x24c>
 8007b46:	ee18 3a10 	vmov	r3, s16
 8007b4a:	4652      	mov	r2, sl
 8007b4c:	4631      	mov	r1, r6
 8007b4e:	4628      	mov	r0, r5
 8007b50:	47b8      	blx	r7
 8007b52:	3001      	adds	r0, #1
 8007b54:	f43f af09 	beq.w	800796a <_printf_float+0xbe>
 8007b58:	f04f 0900 	mov.w	r9, #0
 8007b5c:	f104 0a1a 	add.w	sl, r4, #26
 8007b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b62:	425b      	negs	r3, r3
 8007b64:	454b      	cmp	r3, r9
 8007b66:	dc01      	bgt.n	8007b6c <_printf_float+0x2c0>
 8007b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b6a:	e792      	b.n	8007a92 <_printf_float+0x1e6>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	4652      	mov	r2, sl
 8007b70:	4631      	mov	r1, r6
 8007b72:	4628      	mov	r0, r5
 8007b74:	47b8      	blx	r7
 8007b76:	3001      	adds	r0, #1
 8007b78:	f43f aef7 	beq.w	800796a <_printf_float+0xbe>
 8007b7c:	f109 0901 	add.w	r9, r9, #1
 8007b80:	e7ee      	b.n	8007b60 <_printf_float+0x2b4>
 8007b82:	bf00      	nop
 8007b84:	7fefffff 	.word	0x7fefffff
 8007b88:	0800c0b0 	.word	0x0800c0b0
 8007b8c:	0800c0b4 	.word	0x0800c0b4
 8007b90:	0800c0b8 	.word	0x0800c0b8
 8007b94:	0800c0bc 	.word	0x0800c0bc
 8007b98:	0800c0c0 	.word	0x0800c0c0
 8007b9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	bfa8      	it	ge
 8007ba4:	461a      	movge	r2, r3
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	4691      	mov	r9, r2
 8007baa:	dc37      	bgt.n	8007c1c <_printf_float+0x370>
 8007bac:	f04f 0b00 	mov.w	fp, #0
 8007bb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bb4:	f104 021a 	add.w	r2, r4, #26
 8007bb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bba:	9305      	str	r3, [sp, #20]
 8007bbc:	eba3 0309 	sub.w	r3, r3, r9
 8007bc0:	455b      	cmp	r3, fp
 8007bc2:	dc33      	bgt.n	8007c2c <_printf_float+0x380>
 8007bc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	db3b      	blt.n	8007c44 <_printf_float+0x398>
 8007bcc:	6823      	ldr	r3, [r4, #0]
 8007bce:	07da      	lsls	r2, r3, #31
 8007bd0:	d438      	bmi.n	8007c44 <_printf_float+0x398>
 8007bd2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007bd6:	eba2 0903 	sub.w	r9, r2, r3
 8007bda:	9b05      	ldr	r3, [sp, #20]
 8007bdc:	1ad2      	subs	r2, r2, r3
 8007bde:	4591      	cmp	r9, r2
 8007be0:	bfa8      	it	ge
 8007be2:	4691      	movge	r9, r2
 8007be4:	f1b9 0f00 	cmp.w	r9, #0
 8007be8:	dc35      	bgt.n	8007c56 <_printf_float+0x3aa>
 8007bea:	f04f 0800 	mov.w	r8, #0
 8007bee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bf2:	f104 0a1a 	add.w	sl, r4, #26
 8007bf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bfa:	1a9b      	subs	r3, r3, r2
 8007bfc:	eba3 0309 	sub.w	r3, r3, r9
 8007c00:	4543      	cmp	r3, r8
 8007c02:	f77f af79 	ble.w	8007af8 <_printf_float+0x24c>
 8007c06:	2301      	movs	r3, #1
 8007c08:	4652      	mov	r2, sl
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	47b8      	blx	r7
 8007c10:	3001      	adds	r0, #1
 8007c12:	f43f aeaa 	beq.w	800796a <_printf_float+0xbe>
 8007c16:	f108 0801 	add.w	r8, r8, #1
 8007c1a:	e7ec      	b.n	8007bf6 <_printf_float+0x34a>
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	4631      	mov	r1, r6
 8007c20:	4642      	mov	r2, r8
 8007c22:	4628      	mov	r0, r5
 8007c24:	47b8      	blx	r7
 8007c26:	3001      	adds	r0, #1
 8007c28:	d1c0      	bne.n	8007bac <_printf_float+0x300>
 8007c2a:	e69e      	b.n	800796a <_printf_float+0xbe>
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	4631      	mov	r1, r6
 8007c30:	4628      	mov	r0, r5
 8007c32:	9205      	str	r2, [sp, #20]
 8007c34:	47b8      	blx	r7
 8007c36:	3001      	adds	r0, #1
 8007c38:	f43f ae97 	beq.w	800796a <_printf_float+0xbe>
 8007c3c:	9a05      	ldr	r2, [sp, #20]
 8007c3e:	f10b 0b01 	add.w	fp, fp, #1
 8007c42:	e7b9      	b.n	8007bb8 <_printf_float+0x30c>
 8007c44:	ee18 3a10 	vmov	r3, s16
 8007c48:	4652      	mov	r2, sl
 8007c4a:	4631      	mov	r1, r6
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	47b8      	blx	r7
 8007c50:	3001      	adds	r0, #1
 8007c52:	d1be      	bne.n	8007bd2 <_printf_float+0x326>
 8007c54:	e689      	b.n	800796a <_printf_float+0xbe>
 8007c56:	9a05      	ldr	r2, [sp, #20]
 8007c58:	464b      	mov	r3, r9
 8007c5a:	4442      	add	r2, r8
 8007c5c:	4631      	mov	r1, r6
 8007c5e:	4628      	mov	r0, r5
 8007c60:	47b8      	blx	r7
 8007c62:	3001      	adds	r0, #1
 8007c64:	d1c1      	bne.n	8007bea <_printf_float+0x33e>
 8007c66:	e680      	b.n	800796a <_printf_float+0xbe>
 8007c68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c6a:	2a01      	cmp	r2, #1
 8007c6c:	dc01      	bgt.n	8007c72 <_printf_float+0x3c6>
 8007c6e:	07db      	lsls	r3, r3, #31
 8007c70:	d53a      	bpl.n	8007ce8 <_printf_float+0x43c>
 8007c72:	2301      	movs	r3, #1
 8007c74:	4642      	mov	r2, r8
 8007c76:	4631      	mov	r1, r6
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	f43f ae74 	beq.w	800796a <_printf_float+0xbe>
 8007c82:	ee18 3a10 	vmov	r3, s16
 8007c86:	4652      	mov	r2, sl
 8007c88:	4631      	mov	r1, r6
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	47b8      	blx	r7
 8007c8e:	3001      	adds	r0, #1
 8007c90:	f43f ae6b 	beq.w	800796a <_printf_float+0xbe>
 8007c94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c98:	2200      	movs	r2, #0
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007ca0:	f7f8 ff1a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ca4:	b9d8      	cbnz	r0, 8007cde <_printf_float+0x432>
 8007ca6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007caa:	f108 0201 	add.w	r2, r8, #1
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b8      	blx	r7
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d10e      	bne.n	8007cd6 <_printf_float+0x42a>
 8007cb8:	e657      	b.n	800796a <_printf_float+0xbe>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	4652      	mov	r2, sl
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	f43f ae50 	beq.w	800796a <_printf_float+0xbe>
 8007cca:	f108 0801 	add.w	r8, r8, #1
 8007cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	4543      	cmp	r3, r8
 8007cd4:	dcf1      	bgt.n	8007cba <_printf_float+0x40e>
 8007cd6:	464b      	mov	r3, r9
 8007cd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007cdc:	e6da      	b.n	8007a94 <_printf_float+0x1e8>
 8007cde:	f04f 0800 	mov.w	r8, #0
 8007ce2:	f104 0a1a 	add.w	sl, r4, #26
 8007ce6:	e7f2      	b.n	8007cce <_printf_float+0x422>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	4642      	mov	r2, r8
 8007cec:	e7df      	b.n	8007cae <_printf_float+0x402>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	464a      	mov	r2, r9
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae36 	beq.w	800796a <_printf_float+0xbe>
 8007cfe:	f108 0801 	add.w	r8, r8, #1
 8007d02:	68e3      	ldr	r3, [r4, #12]
 8007d04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d06:	1a5b      	subs	r3, r3, r1
 8007d08:	4543      	cmp	r3, r8
 8007d0a:	dcf0      	bgt.n	8007cee <_printf_float+0x442>
 8007d0c:	e6f8      	b.n	8007b00 <_printf_float+0x254>
 8007d0e:	f04f 0800 	mov.w	r8, #0
 8007d12:	f104 0919 	add.w	r9, r4, #25
 8007d16:	e7f4      	b.n	8007d02 <_printf_float+0x456>

08007d18 <_printf_common>:
 8007d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d1c:	4616      	mov	r6, r2
 8007d1e:	4699      	mov	r9, r3
 8007d20:	688a      	ldr	r2, [r1, #8]
 8007d22:	690b      	ldr	r3, [r1, #16]
 8007d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	bfb8      	it	lt
 8007d2c:	4613      	movlt	r3, r2
 8007d2e:	6033      	str	r3, [r6, #0]
 8007d30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d34:	4607      	mov	r7, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b10a      	cbz	r2, 8007d3e <_printf_common+0x26>
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	6033      	str	r3, [r6, #0]
 8007d3e:	6823      	ldr	r3, [r4, #0]
 8007d40:	0699      	lsls	r1, r3, #26
 8007d42:	bf42      	ittt	mi
 8007d44:	6833      	ldrmi	r3, [r6, #0]
 8007d46:	3302      	addmi	r3, #2
 8007d48:	6033      	strmi	r3, [r6, #0]
 8007d4a:	6825      	ldr	r5, [r4, #0]
 8007d4c:	f015 0506 	ands.w	r5, r5, #6
 8007d50:	d106      	bne.n	8007d60 <_printf_common+0x48>
 8007d52:	f104 0a19 	add.w	sl, r4, #25
 8007d56:	68e3      	ldr	r3, [r4, #12]
 8007d58:	6832      	ldr	r2, [r6, #0]
 8007d5a:	1a9b      	subs	r3, r3, r2
 8007d5c:	42ab      	cmp	r3, r5
 8007d5e:	dc26      	bgt.n	8007dae <_printf_common+0x96>
 8007d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d64:	1e13      	subs	r3, r2, #0
 8007d66:	6822      	ldr	r2, [r4, #0]
 8007d68:	bf18      	it	ne
 8007d6a:	2301      	movne	r3, #1
 8007d6c:	0692      	lsls	r2, r2, #26
 8007d6e:	d42b      	bmi.n	8007dc8 <_printf_common+0xb0>
 8007d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d74:	4649      	mov	r1, r9
 8007d76:	4638      	mov	r0, r7
 8007d78:	47c0      	blx	r8
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	d01e      	beq.n	8007dbc <_printf_common+0xa4>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	6922      	ldr	r2, [r4, #16]
 8007d82:	f003 0306 	and.w	r3, r3, #6
 8007d86:	2b04      	cmp	r3, #4
 8007d88:	bf02      	ittt	eq
 8007d8a:	68e5      	ldreq	r5, [r4, #12]
 8007d8c:	6833      	ldreq	r3, [r6, #0]
 8007d8e:	1aed      	subeq	r5, r5, r3
 8007d90:	68a3      	ldr	r3, [r4, #8]
 8007d92:	bf0c      	ite	eq
 8007d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d98:	2500      	movne	r5, #0
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	bfc4      	itt	gt
 8007d9e:	1a9b      	subgt	r3, r3, r2
 8007da0:	18ed      	addgt	r5, r5, r3
 8007da2:	2600      	movs	r6, #0
 8007da4:	341a      	adds	r4, #26
 8007da6:	42b5      	cmp	r5, r6
 8007da8:	d11a      	bne.n	8007de0 <_printf_common+0xc8>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e008      	b.n	8007dc0 <_printf_common+0xa8>
 8007dae:	2301      	movs	r3, #1
 8007db0:	4652      	mov	r2, sl
 8007db2:	4649      	mov	r1, r9
 8007db4:	4638      	mov	r0, r7
 8007db6:	47c0      	blx	r8
 8007db8:	3001      	adds	r0, #1
 8007dba:	d103      	bne.n	8007dc4 <_printf_common+0xac>
 8007dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc4:	3501      	adds	r5, #1
 8007dc6:	e7c6      	b.n	8007d56 <_printf_common+0x3e>
 8007dc8:	18e1      	adds	r1, r4, r3
 8007dca:	1c5a      	adds	r2, r3, #1
 8007dcc:	2030      	movs	r0, #48	; 0x30
 8007dce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dd2:	4422      	add	r2, r4
 8007dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ddc:	3302      	adds	r3, #2
 8007dde:	e7c7      	b.n	8007d70 <_printf_common+0x58>
 8007de0:	2301      	movs	r3, #1
 8007de2:	4622      	mov	r2, r4
 8007de4:	4649      	mov	r1, r9
 8007de6:	4638      	mov	r0, r7
 8007de8:	47c0      	blx	r8
 8007dea:	3001      	adds	r0, #1
 8007dec:	d0e6      	beq.n	8007dbc <_printf_common+0xa4>
 8007dee:	3601      	adds	r6, #1
 8007df0:	e7d9      	b.n	8007da6 <_printf_common+0x8e>
	...

08007df4 <_printf_i>:
 8007df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007df8:	7e0f      	ldrb	r7, [r1, #24]
 8007dfa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007dfc:	2f78      	cmp	r7, #120	; 0x78
 8007dfe:	4691      	mov	r9, r2
 8007e00:	4680      	mov	r8, r0
 8007e02:	460c      	mov	r4, r1
 8007e04:	469a      	mov	sl, r3
 8007e06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e0a:	d807      	bhi.n	8007e1c <_printf_i+0x28>
 8007e0c:	2f62      	cmp	r7, #98	; 0x62
 8007e0e:	d80a      	bhi.n	8007e26 <_printf_i+0x32>
 8007e10:	2f00      	cmp	r7, #0
 8007e12:	f000 80d4 	beq.w	8007fbe <_printf_i+0x1ca>
 8007e16:	2f58      	cmp	r7, #88	; 0x58
 8007e18:	f000 80c0 	beq.w	8007f9c <_printf_i+0x1a8>
 8007e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e24:	e03a      	b.n	8007e9c <_printf_i+0xa8>
 8007e26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e2a:	2b15      	cmp	r3, #21
 8007e2c:	d8f6      	bhi.n	8007e1c <_printf_i+0x28>
 8007e2e:	a101      	add	r1, pc, #4	; (adr r1, 8007e34 <_printf_i+0x40>)
 8007e30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e34:	08007e8d 	.word	0x08007e8d
 8007e38:	08007ea1 	.word	0x08007ea1
 8007e3c:	08007e1d 	.word	0x08007e1d
 8007e40:	08007e1d 	.word	0x08007e1d
 8007e44:	08007e1d 	.word	0x08007e1d
 8007e48:	08007e1d 	.word	0x08007e1d
 8007e4c:	08007ea1 	.word	0x08007ea1
 8007e50:	08007e1d 	.word	0x08007e1d
 8007e54:	08007e1d 	.word	0x08007e1d
 8007e58:	08007e1d 	.word	0x08007e1d
 8007e5c:	08007e1d 	.word	0x08007e1d
 8007e60:	08007fa5 	.word	0x08007fa5
 8007e64:	08007ecd 	.word	0x08007ecd
 8007e68:	08007f5f 	.word	0x08007f5f
 8007e6c:	08007e1d 	.word	0x08007e1d
 8007e70:	08007e1d 	.word	0x08007e1d
 8007e74:	08007fc7 	.word	0x08007fc7
 8007e78:	08007e1d 	.word	0x08007e1d
 8007e7c:	08007ecd 	.word	0x08007ecd
 8007e80:	08007e1d 	.word	0x08007e1d
 8007e84:	08007e1d 	.word	0x08007e1d
 8007e88:	08007f67 	.word	0x08007f67
 8007e8c:	682b      	ldr	r3, [r5, #0]
 8007e8e:	1d1a      	adds	r2, r3, #4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	602a      	str	r2, [r5, #0]
 8007e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e09f      	b.n	8007fe0 <_printf_i+0x1ec>
 8007ea0:	6820      	ldr	r0, [r4, #0]
 8007ea2:	682b      	ldr	r3, [r5, #0]
 8007ea4:	0607      	lsls	r7, r0, #24
 8007ea6:	f103 0104 	add.w	r1, r3, #4
 8007eaa:	6029      	str	r1, [r5, #0]
 8007eac:	d501      	bpl.n	8007eb2 <_printf_i+0xbe>
 8007eae:	681e      	ldr	r6, [r3, #0]
 8007eb0:	e003      	b.n	8007eba <_printf_i+0xc6>
 8007eb2:	0646      	lsls	r6, r0, #25
 8007eb4:	d5fb      	bpl.n	8007eae <_printf_i+0xba>
 8007eb6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007eba:	2e00      	cmp	r6, #0
 8007ebc:	da03      	bge.n	8007ec6 <_printf_i+0xd2>
 8007ebe:	232d      	movs	r3, #45	; 0x2d
 8007ec0:	4276      	negs	r6, r6
 8007ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ec6:	485a      	ldr	r0, [pc, #360]	; (8008030 <_printf_i+0x23c>)
 8007ec8:	230a      	movs	r3, #10
 8007eca:	e012      	b.n	8007ef2 <_printf_i+0xfe>
 8007ecc:	682b      	ldr	r3, [r5, #0]
 8007ece:	6820      	ldr	r0, [r4, #0]
 8007ed0:	1d19      	adds	r1, r3, #4
 8007ed2:	6029      	str	r1, [r5, #0]
 8007ed4:	0605      	lsls	r5, r0, #24
 8007ed6:	d501      	bpl.n	8007edc <_printf_i+0xe8>
 8007ed8:	681e      	ldr	r6, [r3, #0]
 8007eda:	e002      	b.n	8007ee2 <_printf_i+0xee>
 8007edc:	0641      	lsls	r1, r0, #25
 8007ede:	d5fb      	bpl.n	8007ed8 <_printf_i+0xe4>
 8007ee0:	881e      	ldrh	r6, [r3, #0]
 8007ee2:	4853      	ldr	r0, [pc, #332]	; (8008030 <_printf_i+0x23c>)
 8007ee4:	2f6f      	cmp	r7, #111	; 0x6f
 8007ee6:	bf0c      	ite	eq
 8007ee8:	2308      	moveq	r3, #8
 8007eea:	230a      	movne	r3, #10
 8007eec:	2100      	movs	r1, #0
 8007eee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ef2:	6865      	ldr	r5, [r4, #4]
 8007ef4:	60a5      	str	r5, [r4, #8]
 8007ef6:	2d00      	cmp	r5, #0
 8007ef8:	bfa2      	ittt	ge
 8007efa:	6821      	ldrge	r1, [r4, #0]
 8007efc:	f021 0104 	bicge.w	r1, r1, #4
 8007f00:	6021      	strge	r1, [r4, #0]
 8007f02:	b90e      	cbnz	r6, 8007f08 <_printf_i+0x114>
 8007f04:	2d00      	cmp	r5, #0
 8007f06:	d04b      	beq.n	8007fa0 <_printf_i+0x1ac>
 8007f08:	4615      	mov	r5, r2
 8007f0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f0e:	fb03 6711 	mls	r7, r3, r1, r6
 8007f12:	5dc7      	ldrb	r7, [r0, r7]
 8007f14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f18:	4637      	mov	r7, r6
 8007f1a:	42bb      	cmp	r3, r7
 8007f1c:	460e      	mov	r6, r1
 8007f1e:	d9f4      	bls.n	8007f0a <_printf_i+0x116>
 8007f20:	2b08      	cmp	r3, #8
 8007f22:	d10b      	bne.n	8007f3c <_printf_i+0x148>
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	07de      	lsls	r6, r3, #31
 8007f28:	d508      	bpl.n	8007f3c <_printf_i+0x148>
 8007f2a:	6923      	ldr	r3, [r4, #16]
 8007f2c:	6861      	ldr	r1, [r4, #4]
 8007f2e:	4299      	cmp	r1, r3
 8007f30:	bfde      	ittt	le
 8007f32:	2330      	movle	r3, #48	; 0x30
 8007f34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f3c:	1b52      	subs	r2, r2, r5
 8007f3e:	6122      	str	r2, [r4, #16]
 8007f40:	f8cd a000 	str.w	sl, [sp]
 8007f44:	464b      	mov	r3, r9
 8007f46:	aa03      	add	r2, sp, #12
 8007f48:	4621      	mov	r1, r4
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	f7ff fee4 	bl	8007d18 <_printf_common>
 8007f50:	3001      	adds	r0, #1
 8007f52:	d14a      	bne.n	8007fea <_printf_i+0x1f6>
 8007f54:	f04f 30ff 	mov.w	r0, #4294967295
 8007f58:	b004      	add	sp, #16
 8007f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5e:	6823      	ldr	r3, [r4, #0]
 8007f60:	f043 0320 	orr.w	r3, r3, #32
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	4833      	ldr	r0, [pc, #204]	; (8008034 <_printf_i+0x240>)
 8007f68:	2778      	movs	r7, #120	; 0x78
 8007f6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	6829      	ldr	r1, [r5, #0]
 8007f72:	061f      	lsls	r7, r3, #24
 8007f74:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f78:	d402      	bmi.n	8007f80 <_printf_i+0x18c>
 8007f7a:	065f      	lsls	r7, r3, #25
 8007f7c:	bf48      	it	mi
 8007f7e:	b2b6      	uxthmi	r6, r6
 8007f80:	07df      	lsls	r7, r3, #31
 8007f82:	bf48      	it	mi
 8007f84:	f043 0320 	orrmi.w	r3, r3, #32
 8007f88:	6029      	str	r1, [r5, #0]
 8007f8a:	bf48      	it	mi
 8007f8c:	6023      	strmi	r3, [r4, #0]
 8007f8e:	b91e      	cbnz	r6, 8007f98 <_printf_i+0x1a4>
 8007f90:	6823      	ldr	r3, [r4, #0]
 8007f92:	f023 0320 	bic.w	r3, r3, #32
 8007f96:	6023      	str	r3, [r4, #0]
 8007f98:	2310      	movs	r3, #16
 8007f9a:	e7a7      	b.n	8007eec <_printf_i+0xf8>
 8007f9c:	4824      	ldr	r0, [pc, #144]	; (8008030 <_printf_i+0x23c>)
 8007f9e:	e7e4      	b.n	8007f6a <_printf_i+0x176>
 8007fa0:	4615      	mov	r5, r2
 8007fa2:	e7bd      	b.n	8007f20 <_printf_i+0x12c>
 8007fa4:	682b      	ldr	r3, [r5, #0]
 8007fa6:	6826      	ldr	r6, [r4, #0]
 8007fa8:	6961      	ldr	r1, [r4, #20]
 8007faa:	1d18      	adds	r0, r3, #4
 8007fac:	6028      	str	r0, [r5, #0]
 8007fae:	0635      	lsls	r5, r6, #24
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	d501      	bpl.n	8007fb8 <_printf_i+0x1c4>
 8007fb4:	6019      	str	r1, [r3, #0]
 8007fb6:	e002      	b.n	8007fbe <_printf_i+0x1ca>
 8007fb8:	0670      	lsls	r0, r6, #25
 8007fba:	d5fb      	bpl.n	8007fb4 <_printf_i+0x1c0>
 8007fbc:	8019      	strh	r1, [r3, #0]
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	6123      	str	r3, [r4, #16]
 8007fc2:	4615      	mov	r5, r2
 8007fc4:	e7bc      	b.n	8007f40 <_printf_i+0x14c>
 8007fc6:	682b      	ldr	r3, [r5, #0]
 8007fc8:	1d1a      	adds	r2, r3, #4
 8007fca:	602a      	str	r2, [r5, #0]
 8007fcc:	681d      	ldr	r5, [r3, #0]
 8007fce:	6862      	ldr	r2, [r4, #4]
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	f7f8 f904 	bl	80001e0 <memchr>
 8007fd8:	b108      	cbz	r0, 8007fde <_printf_i+0x1ea>
 8007fda:	1b40      	subs	r0, r0, r5
 8007fdc:	6060      	str	r0, [r4, #4]
 8007fde:	6863      	ldr	r3, [r4, #4]
 8007fe0:	6123      	str	r3, [r4, #16]
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fe8:	e7aa      	b.n	8007f40 <_printf_i+0x14c>
 8007fea:	6923      	ldr	r3, [r4, #16]
 8007fec:	462a      	mov	r2, r5
 8007fee:	4649      	mov	r1, r9
 8007ff0:	4640      	mov	r0, r8
 8007ff2:	47d0      	blx	sl
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	d0ad      	beq.n	8007f54 <_printf_i+0x160>
 8007ff8:	6823      	ldr	r3, [r4, #0]
 8007ffa:	079b      	lsls	r3, r3, #30
 8007ffc:	d413      	bmi.n	8008026 <_printf_i+0x232>
 8007ffe:	68e0      	ldr	r0, [r4, #12]
 8008000:	9b03      	ldr	r3, [sp, #12]
 8008002:	4298      	cmp	r0, r3
 8008004:	bfb8      	it	lt
 8008006:	4618      	movlt	r0, r3
 8008008:	e7a6      	b.n	8007f58 <_printf_i+0x164>
 800800a:	2301      	movs	r3, #1
 800800c:	4632      	mov	r2, r6
 800800e:	4649      	mov	r1, r9
 8008010:	4640      	mov	r0, r8
 8008012:	47d0      	blx	sl
 8008014:	3001      	adds	r0, #1
 8008016:	d09d      	beq.n	8007f54 <_printf_i+0x160>
 8008018:	3501      	adds	r5, #1
 800801a:	68e3      	ldr	r3, [r4, #12]
 800801c:	9903      	ldr	r1, [sp, #12]
 800801e:	1a5b      	subs	r3, r3, r1
 8008020:	42ab      	cmp	r3, r5
 8008022:	dcf2      	bgt.n	800800a <_printf_i+0x216>
 8008024:	e7eb      	b.n	8007ffe <_printf_i+0x20a>
 8008026:	2500      	movs	r5, #0
 8008028:	f104 0619 	add.w	r6, r4, #25
 800802c:	e7f5      	b.n	800801a <_printf_i+0x226>
 800802e:	bf00      	nop
 8008030:	0800c0c2 	.word	0x0800c0c2
 8008034:	0800c0d3 	.word	0x0800c0d3

08008038 <_scanf_float>:
 8008038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800803c:	b087      	sub	sp, #28
 800803e:	4617      	mov	r7, r2
 8008040:	9303      	str	r3, [sp, #12]
 8008042:	688b      	ldr	r3, [r1, #8]
 8008044:	1e5a      	subs	r2, r3, #1
 8008046:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800804a:	bf83      	ittte	hi
 800804c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008050:	195b      	addhi	r3, r3, r5
 8008052:	9302      	strhi	r3, [sp, #8]
 8008054:	2300      	movls	r3, #0
 8008056:	bf86      	itte	hi
 8008058:	f240 135d 	movwhi	r3, #349	; 0x15d
 800805c:	608b      	strhi	r3, [r1, #8]
 800805e:	9302      	strls	r3, [sp, #8]
 8008060:	680b      	ldr	r3, [r1, #0]
 8008062:	468b      	mov	fp, r1
 8008064:	2500      	movs	r5, #0
 8008066:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800806a:	f84b 3b1c 	str.w	r3, [fp], #28
 800806e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008072:	4680      	mov	r8, r0
 8008074:	460c      	mov	r4, r1
 8008076:	465e      	mov	r6, fp
 8008078:	46aa      	mov	sl, r5
 800807a:	46a9      	mov	r9, r5
 800807c:	9501      	str	r5, [sp, #4]
 800807e:	68a2      	ldr	r2, [r4, #8]
 8008080:	b152      	cbz	r2, 8008098 <_scanf_float+0x60>
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	2b4e      	cmp	r3, #78	; 0x4e
 8008088:	d864      	bhi.n	8008154 <_scanf_float+0x11c>
 800808a:	2b40      	cmp	r3, #64	; 0x40
 800808c:	d83c      	bhi.n	8008108 <_scanf_float+0xd0>
 800808e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008092:	b2c8      	uxtb	r0, r1
 8008094:	280e      	cmp	r0, #14
 8008096:	d93a      	bls.n	800810e <_scanf_float+0xd6>
 8008098:	f1b9 0f00 	cmp.w	r9, #0
 800809c:	d003      	beq.n	80080a6 <_scanf_float+0x6e>
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080aa:	f1ba 0f01 	cmp.w	sl, #1
 80080ae:	f200 8113 	bhi.w	80082d8 <_scanf_float+0x2a0>
 80080b2:	455e      	cmp	r6, fp
 80080b4:	f200 8105 	bhi.w	80082c2 <_scanf_float+0x28a>
 80080b8:	2501      	movs	r5, #1
 80080ba:	4628      	mov	r0, r5
 80080bc:	b007      	add	sp, #28
 80080be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80080c6:	2a0d      	cmp	r2, #13
 80080c8:	d8e6      	bhi.n	8008098 <_scanf_float+0x60>
 80080ca:	a101      	add	r1, pc, #4	; (adr r1, 80080d0 <_scanf_float+0x98>)
 80080cc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80080d0:	0800820f 	.word	0x0800820f
 80080d4:	08008099 	.word	0x08008099
 80080d8:	08008099 	.word	0x08008099
 80080dc:	08008099 	.word	0x08008099
 80080e0:	0800826f 	.word	0x0800826f
 80080e4:	08008247 	.word	0x08008247
 80080e8:	08008099 	.word	0x08008099
 80080ec:	08008099 	.word	0x08008099
 80080f0:	0800821d 	.word	0x0800821d
 80080f4:	08008099 	.word	0x08008099
 80080f8:	08008099 	.word	0x08008099
 80080fc:	08008099 	.word	0x08008099
 8008100:	08008099 	.word	0x08008099
 8008104:	080081d5 	.word	0x080081d5
 8008108:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800810c:	e7db      	b.n	80080c6 <_scanf_float+0x8e>
 800810e:	290e      	cmp	r1, #14
 8008110:	d8c2      	bhi.n	8008098 <_scanf_float+0x60>
 8008112:	a001      	add	r0, pc, #4	; (adr r0, 8008118 <_scanf_float+0xe0>)
 8008114:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008118:	080081c7 	.word	0x080081c7
 800811c:	08008099 	.word	0x08008099
 8008120:	080081c7 	.word	0x080081c7
 8008124:	0800825b 	.word	0x0800825b
 8008128:	08008099 	.word	0x08008099
 800812c:	08008175 	.word	0x08008175
 8008130:	080081b1 	.word	0x080081b1
 8008134:	080081b1 	.word	0x080081b1
 8008138:	080081b1 	.word	0x080081b1
 800813c:	080081b1 	.word	0x080081b1
 8008140:	080081b1 	.word	0x080081b1
 8008144:	080081b1 	.word	0x080081b1
 8008148:	080081b1 	.word	0x080081b1
 800814c:	080081b1 	.word	0x080081b1
 8008150:	080081b1 	.word	0x080081b1
 8008154:	2b6e      	cmp	r3, #110	; 0x6e
 8008156:	d809      	bhi.n	800816c <_scanf_float+0x134>
 8008158:	2b60      	cmp	r3, #96	; 0x60
 800815a:	d8b2      	bhi.n	80080c2 <_scanf_float+0x8a>
 800815c:	2b54      	cmp	r3, #84	; 0x54
 800815e:	d077      	beq.n	8008250 <_scanf_float+0x218>
 8008160:	2b59      	cmp	r3, #89	; 0x59
 8008162:	d199      	bne.n	8008098 <_scanf_float+0x60>
 8008164:	2d07      	cmp	r5, #7
 8008166:	d197      	bne.n	8008098 <_scanf_float+0x60>
 8008168:	2508      	movs	r5, #8
 800816a:	e029      	b.n	80081c0 <_scanf_float+0x188>
 800816c:	2b74      	cmp	r3, #116	; 0x74
 800816e:	d06f      	beq.n	8008250 <_scanf_float+0x218>
 8008170:	2b79      	cmp	r3, #121	; 0x79
 8008172:	e7f6      	b.n	8008162 <_scanf_float+0x12a>
 8008174:	6821      	ldr	r1, [r4, #0]
 8008176:	05c8      	lsls	r0, r1, #23
 8008178:	d51a      	bpl.n	80081b0 <_scanf_float+0x178>
 800817a:	9b02      	ldr	r3, [sp, #8]
 800817c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008180:	6021      	str	r1, [r4, #0]
 8008182:	f109 0901 	add.w	r9, r9, #1
 8008186:	b11b      	cbz	r3, 8008190 <_scanf_float+0x158>
 8008188:	3b01      	subs	r3, #1
 800818a:	3201      	adds	r2, #1
 800818c:	9302      	str	r3, [sp, #8]
 800818e:	60a2      	str	r2, [r4, #8]
 8008190:	68a3      	ldr	r3, [r4, #8]
 8008192:	3b01      	subs	r3, #1
 8008194:	60a3      	str	r3, [r4, #8]
 8008196:	6923      	ldr	r3, [r4, #16]
 8008198:	3301      	adds	r3, #1
 800819a:	6123      	str	r3, [r4, #16]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	3b01      	subs	r3, #1
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	607b      	str	r3, [r7, #4]
 80081a4:	f340 8084 	ble.w	80082b0 <_scanf_float+0x278>
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	3301      	adds	r3, #1
 80081ac:	603b      	str	r3, [r7, #0]
 80081ae:	e766      	b.n	800807e <_scanf_float+0x46>
 80081b0:	eb1a 0f05 	cmn.w	sl, r5
 80081b4:	f47f af70 	bne.w	8008098 <_scanf_float+0x60>
 80081b8:	6822      	ldr	r2, [r4, #0]
 80081ba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80081be:	6022      	str	r2, [r4, #0]
 80081c0:	f806 3b01 	strb.w	r3, [r6], #1
 80081c4:	e7e4      	b.n	8008190 <_scanf_float+0x158>
 80081c6:	6822      	ldr	r2, [r4, #0]
 80081c8:	0610      	lsls	r0, r2, #24
 80081ca:	f57f af65 	bpl.w	8008098 <_scanf_float+0x60>
 80081ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081d2:	e7f4      	b.n	80081be <_scanf_float+0x186>
 80081d4:	f1ba 0f00 	cmp.w	sl, #0
 80081d8:	d10e      	bne.n	80081f8 <_scanf_float+0x1c0>
 80081da:	f1b9 0f00 	cmp.w	r9, #0
 80081de:	d10e      	bne.n	80081fe <_scanf_float+0x1c6>
 80081e0:	6822      	ldr	r2, [r4, #0]
 80081e2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80081e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80081ea:	d108      	bne.n	80081fe <_scanf_float+0x1c6>
 80081ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80081f0:	6022      	str	r2, [r4, #0]
 80081f2:	f04f 0a01 	mov.w	sl, #1
 80081f6:	e7e3      	b.n	80081c0 <_scanf_float+0x188>
 80081f8:	f1ba 0f02 	cmp.w	sl, #2
 80081fc:	d055      	beq.n	80082aa <_scanf_float+0x272>
 80081fe:	2d01      	cmp	r5, #1
 8008200:	d002      	beq.n	8008208 <_scanf_float+0x1d0>
 8008202:	2d04      	cmp	r5, #4
 8008204:	f47f af48 	bne.w	8008098 <_scanf_float+0x60>
 8008208:	3501      	adds	r5, #1
 800820a:	b2ed      	uxtb	r5, r5
 800820c:	e7d8      	b.n	80081c0 <_scanf_float+0x188>
 800820e:	f1ba 0f01 	cmp.w	sl, #1
 8008212:	f47f af41 	bne.w	8008098 <_scanf_float+0x60>
 8008216:	f04f 0a02 	mov.w	sl, #2
 800821a:	e7d1      	b.n	80081c0 <_scanf_float+0x188>
 800821c:	b97d      	cbnz	r5, 800823e <_scanf_float+0x206>
 800821e:	f1b9 0f00 	cmp.w	r9, #0
 8008222:	f47f af3c 	bne.w	800809e <_scanf_float+0x66>
 8008226:	6822      	ldr	r2, [r4, #0]
 8008228:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800822c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008230:	f47f af39 	bne.w	80080a6 <_scanf_float+0x6e>
 8008234:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008238:	6022      	str	r2, [r4, #0]
 800823a:	2501      	movs	r5, #1
 800823c:	e7c0      	b.n	80081c0 <_scanf_float+0x188>
 800823e:	2d03      	cmp	r5, #3
 8008240:	d0e2      	beq.n	8008208 <_scanf_float+0x1d0>
 8008242:	2d05      	cmp	r5, #5
 8008244:	e7de      	b.n	8008204 <_scanf_float+0x1cc>
 8008246:	2d02      	cmp	r5, #2
 8008248:	f47f af26 	bne.w	8008098 <_scanf_float+0x60>
 800824c:	2503      	movs	r5, #3
 800824e:	e7b7      	b.n	80081c0 <_scanf_float+0x188>
 8008250:	2d06      	cmp	r5, #6
 8008252:	f47f af21 	bne.w	8008098 <_scanf_float+0x60>
 8008256:	2507      	movs	r5, #7
 8008258:	e7b2      	b.n	80081c0 <_scanf_float+0x188>
 800825a:	6822      	ldr	r2, [r4, #0]
 800825c:	0591      	lsls	r1, r2, #22
 800825e:	f57f af1b 	bpl.w	8008098 <_scanf_float+0x60>
 8008262:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008266:	6022      	str	r2, [r4, #0]
 8008268:	f8cd 9004 	str.w	r9, [sp, #4]
 800826c:	e7a8      	b.n	80081c0 <_scanf_float+0x188>
 800826e:	6822      	ldr	r2, [r4, #0]
 8008270:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008274:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008278:	d006      	beq.n	8008288 <_scanf_float+0x250>
 800827a:	0550      	lsls	r0, r2, #21
 800827c:	f57f af0c 	bpl.w	8008098 <_scanf_float+0x60>
 8008280:	f1b9 0f00 	cmp.w	r9, #0
 8008284:	f43f af0f 	beq.w	80080a6 <_scanf_float+0x6e>
 8008288:	0591      	lsls	r1, r2, #22
 800828a:	bf58      	it	pl
 800828c:	9901      	ldrpl	r1, [sp, #4]
 800828e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008292:	bf58      	it	pl
 8008294:	eba9 0101 	subpl.w	r1, r9, r1
 8008298:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800829c:	bf58      	it	pl
 800829e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80082a2:	6022      	str	r2, [r4, #0]
 80082a4:	f04f 0900 	mov.w	r9, #0
 80082a8:	e78a      	b.n	80081c0 <_scanf_float+0x188>
 80082aa:	f04f 0a03 	mov.w	sl, #3
 80082ae:	e787      	b.n	80081c0 <_scanf_float+0x188>
 80082b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80082b4:	4639      	mov	r1, r7
 80082b6:	4640      	mov	r0, r8
 80082b8:	4798      	blx	r3
 80082ba:	2800      	cmp	r0, #0
 80082bc:	f43f aedf 	beq.w	800807e <_scanf_float+0x46>
 80082c0:	e6ea      	b.n	8008098 <_scanf_float+0x60>
 80082c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082ca:	463a      	mov	r2, r7
 80082cc:	4640      	mov	r0, r8
 80082ce:	4798      	blx	r3
 80082d0:	6923      	ldr	r3, [r4, #16]
 80082d2:	3b01      	subs	r3, #1
 80082d4:	6123      	str	r3, [r4, #16]
 80082d6:	e6ec      	b.n	80080b2 <_scanf_float+0x7a>
 80082d8:	1e6b      	subs	r3, r5, #1
 80082da:	2b06      	cmp	r3, #6
 80082dc:	d825      	bhi.n	800832a <_scanf_float+0x2f2>
 80082de:	2d02      	cmp	r5, #2
 80082e0:	d836      	bhi.n	8008350 <_scanf_float+0x318>
 80082e2:	455e      	cmp	r6, fp
 80082e4:	f67f aee8 	bls.w	80080b8 <_scanf_float+0x80>
 80082e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80082ec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80082f0:	463a      	mov	r2, r7
 80082f2:	4640      	mov	r0, r8
 80082f4:	4798      	blx	r3
 80082f6:	6923      	ldr	r3, [r4, #16]
 80082f8:	3b01      	subs	r3, #1
 80082fa:	6123      	str	r3, [r4, #16]
 80082fc:	e7f1      	b.n	80082e2 <_scanf_float+0x2aa>
 80082fe:	9802      	ldr	r0, [sp, #8]
 8008300:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008304:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008308:	9002      	str	r0, [sp, #8]
 800830a:	463a      	mov	r2, r7
 800830c:	4640      	mov	r0, r8
 800830e:	4798      	blx	r3
 8008310:	6923      	ldr	r3, [r4, #16]
 8008312:	3b01      	subs	r3, #1
 8008314:	6123      	str	r3, [r4, #16]
 8008316:	f10a 3aff 	add.w	sl, sl, #4294967295
 800831a:	fa5f fa8a 	uxtb.w	sl, sl
 800831e:	f1ba 0f02 	cmp.w	sl, #2
 8008322:	d1ec      	bne.n	80082fe <_scanf_float+0x2c6>
 8008324:	3d03      	subs	r5, #3
 8008326:	b2ed      	uxtb	r5, r5
 8008328:	1b76      	subs	r6, r6, r5
 800832a:	6823      	ldr	r3, [r4, #0]
 800832c:	05da      	lsls	r2, r3, #23
 800832e:	d52f      	bpl.n	8008390 <_scanf_float+0x358>
 8008330:	055b      	lsls	r3, r3, #21
 8008332:	d510      	bpl.n	8008356 <_scanf_float+0x31e>
 8008334:	455e      	cmp	r6, fp
 8008336:	f67f aebf 	bls.w	80080b8 <_scanf_float+0x80>
 800833a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800833e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008342:	463a      	mov	r2, r7
 8008344:	4640      	mov	r0, r8
 8008346:	4798      	blx	r3
 8008348:	6923      	ldr	r3, [r4, #16]
 800834a:	3b01      	subs	r3, #1
 800834c:	6123      	str	r3, [r4, #16]
 800834e:	e7f1      	b.n	8008334 <_scanf_float+0x2fc>
 8008350:	46aa      	mov	sl, r5
 8008352:	9602      	str	r6, [sp, #8]
 8008354:	e7df      	b.n	8008316 <_scanf_float+0x2de>
 8008356:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800835a:	6923      	ldr	r3, [r4, #16]
 800835c:	2965      	cmp	r1, #101	; 0x65
 800835e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008362:	f106 35ff 	add.w	r5, r6, #4294967295
 8008366:	6123      	str	r3, [r4, #16]
 8008368:	d00c      	beq.n	8008384 <_scanf_float+0x34c>
 800836a:	2945      	cmp	r1, #69	; 0x45
 800836c:	d00a      	beq.n	8008384 <_scanf_float+0x34c>
 800836e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008372:	463a      	mov	r2, r7
 8008374:	4640      	mov	r0, r8
 8008376:	4798      	blx	r3
 8008378:	6923      	ldr	r3, [r4, #16]
 800837a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800837e:	3b01      	subs	r3, #1
 8008380:	1eb5      	subs	r5, r6, #2
 8008382:	6123      	str	r3, [r4, #16]
 8008384:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008388:	463a      	mov	r2, r7
 800838a:	4640      	mov	r0, r8
 800838c:	4798      	blx	r3
 800838e:	462e      	mov	r6, r5
 8008390:	6825      	ldr	r5, [r4, #0]
 8008392:	f015 0510 	ands.w	r5, r5, #16
 8008396:	d158      	bne.n	800844a <_scanf_float+0x412>
 8008398:	7035      	strb	r5, [r6, #0]
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80083a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083a4:	d11c      	bne.n	80083e0 <_scanf_float+0x3a8>
 80083a6:	9b01      	ldr	r3, [sp, #4]
 80083a8:	454b      	cmp	r3, r9
 80083aa:	eba3 0209 	sub.w	r2, r3, r9
 80083ae:	d124      	bne.n	80083fa <_scanf_float+0x3c2>
 80083b0:	2200      	movs	r2, #0
 80083b2:	4659      	mov	r1, fp
 80083b4:	4640      	mov	r0, r8
 80083b6:	f002 fc73 	bl	800aca0 <_strtod_r>
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	6821      	ldr	r1, [r4, #0]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f011 0f02 	tst.w	r1, #2
 80083c4:	ec57 6b10 	vmov	r6, r7, d0
 80083c8:	f103 0204 	add.w	r2, r3, #4
 80083cc:	d020      	beq.n	8008410 <_scanf_float+0x3d8>
 80083ce:	9903      	ldr	r1, [sp, #12]
 80083d0:	600a      	str	r2, [r1, #0]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	e9c3 6700 	strd	r6, r7, [r3]
 80083d8:	68e3      	ldr	r3, [r4, #12]
 80083da:	3301      	adds	r3, #1
 80083dc:	60e3      	str	r3, [r4, #12]
 80083de:	e66c      	b.n	80080ba <_scanf_float+0x82>
 80083e0:	9b04      	ldr	r3, [sp, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d0e4      	beq.n	80083b0 <_scanf_float+0x378>
 80083e6:	9905      	ldr	r1, [sp, #20]
 80083e8:	230a      	movs	r3, #10
 80083ea:	462a      	mov	r2, r5
 80083ec:	3101      	adds	r1, #1
 80083ee:	4640      	mov	r0, r8
 80083f0:	f002 fcde 	bl	800adb0 <_strtol_r>
 80083f4:	9b04      	ldr	r3, [sp, #16]
 80083f6:	9e05      	ldr	r6, [sp, #20]
 80083f8:	1ac2      	subs	r2, r0, r3
 80083fa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80083fe:	429e      	cmp	r6, r3
 8008400:	bf28      	it	cs
 8008402:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008406:	4912      	ldr	r1, [pc, #72]	; (8008450 <_scanf_float+0x418>)
 8008408:	4630      	mov	r0, r6
 800840a:	f000 f91b 	bl	8008644 <siprintf>
 800840e:	e7cf      	b.n	80083b0 <_scanf_float+0x378>
 8008410:	f011 0f04 	tst.w	r1, #4
 8008414:	9903      	ldr	r1, [sp, #12]
 8008416:	600a      	str	r2, [r1, #0]
 8008418:	d1db      	bne.n	80083d2 <_scanf_float+0x39a>
 800841a:	f8d3 8000 	ldr.w	r8, [r3]
 800841e:	ee10 2a10 	vmov	r2, s0
 8008422:	ee10 0a10 	vmov	r0, s0
 8008426:	463b      	mov	r3, r7
 8008428:	4639      	mov	r1, r7
 800842a:	f7f8 fb87 	bl	8000b3c <__aeabi_dcmpun>
 800842e:	b128      	cbz	r0, 800843c <_scanf_float+0x404>
 8008430:	4808      	ldr	r0, [pc, #32]	; (8008454 <_scanf_float+0x41c>)
 8008432:	f000 f9f9 	bl	8008828 <nanf>
 8008436:	ed88 0a00 	vstr	s0, [r8]
 800843a:	e7cd      	b.n	80083d8 <_scanf_float+0x3a0>
 800843c:	4630      	mov	r0, r6
 800843e:	4639      	mov	r1, r7
 8008440:	f7f8 fbda 	bl	8000bf8 <__aeabi_d2f>
 8008444:	f8c8 0000 	str.w	r0, [r8]
 8008448:	e7c6      	b.n	80083d8 <_scanf_float+0x3a0>
 800844a:	2500      	movs	r5, #0
 800844c:	e635      	b.n	80080ba <_scanf_float+0x82>
 800844e:	bf00      	nop
 8008450:	0800c0e4 	.word	0x0800c0e4
 8008454:	0800c475 	.word	0x0800c475

08008458 <std>:
 8008458:	2300      	movs	r3, #0
 800845a:	b510      	push	{r4, lr}
 800845c:	4604      	mov	r4, r0
 800845e:	e9c0 3300 	strd	r3, r3, [r0]
 8008462:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008466:	6083      	str	r3, [r0, #8]
 8008468:	8181      	strh	r1, [r0, #12]
 800846a:	6643      	str	r3, [r0, #100]	; 0x64
 800846c:	81c2      	strh	r2, [r0, #14]
 800846e:	6183      	str	r3, [r0, #24]
 8008470:	4619      	mov	r1, r3
 8008472:	2208      	movs	r2, #8
 8008474:	305c      	adds	r0, #92	; 0x5c
 8008476:	f000 f948 	bl	800870a <memset>
 800847a:	4b0d      	ldr	r3, [pc, #52]	; (80084b0 <std+0x58>)
 800847c:	6263      	str	r3, [r4, #36]	; 0x24
 800847e:	4b0d      	ldr	r3, [pc, #52]	; (80084b4 <std+0x5c>)
 8008480:	62a3      	str	r3, [r4, #40]	; 0x28
 8008482:	4b0d      	ldr	r3, [pc, #52]	; (80084b8 <std+0x60>)
 8008484:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008486:	4b0d      	ldr	r3, [pc, #52]	; (80084bc <std+0x64>)
 8008488:	6323      	str	r3, [r4, #48]	; 0x30
 800848a:	4b0d      	ldr	r3, [pc, #52]	; (80084c0 <std+0x68>)
 800848c:	6224      	str	r4, [r4, #32]
 800848e:	429c      	cmp	r4, r3
 8008490:	d006      	beq.n	80084a0 <std+0x48>
 8008492:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008496:	4294      	cmp	r4, r2
 8008498:	d002      	beq.n	80084a0 <std+0x48>
 800849a:	33d0      	adds	r3, #208	; 0xd0
 800849c:	429c      	cmp	r4, r3
 800849e:	d105      	bne.n	80084ac <std+0x54>
 80084a0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80084a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084a8:	f000 b9ac 	b.w	8008804 <__retarget_lock_init_recursive>
 80084ac:	bd10      	pop	{r4, pc}
 80084ae:	bf00      	nop
 80084b0:	08008685 	.word	0x08008685
 80084b4:	080086a7 	.word	0x080086a7
 80084b8:	080086df 	.word	0x080086df
 80084bc:	08008703 	.word	0x08008703
 80084c0:	20004d10 	.word	0x20004d10

080084c4 <stdio_exit_handler>:
 80084c4:	4a02      	ldr	r2, [pc, #8]	; (80084d0 <stdio_exit_handler+0xc>)
 80084c6:	4903      	ldr	r1, [pc, #12]	; (80084d4 <stdio_exit_handler+0x10>)
 80084c8:	4803      	ldr	r0, [pc, #12]	; (80084d8 <stdio_exit_handler+0x14>)
 80084ca:	f000 b869 	b.w	80085a0 <_fwalk_sglue>
 80084ce:	bf00      	nop
 80084d0:	20000020 	.word	0x20000020
 80084d4:	0800b171 	.word	0x0800b171
 80084d8:	2000002c 	.word	0x2000002c

080084dc <cleanup_stdio>:
 80084dc:	6841      	ldr	r1, [r0, #4]
 80084de:	4b0c      	ldr	r3, [pc, #48]	; (8008510 <cleanup_stdio+0x34>)
 80084e0:	4299      	cmp	r1, r3
 80084e2:	b510      	push	{r4, lr}
 80084e4:	4604      	mov	r4, r0
 80084e6:	d001      	beq.n	80084ec <cleanup_stdio+0x10>
 80084e8:	f002 fe42 	bl	800b170 <_fflush_r>
 80084ec:	68a1      	ldr	r1, [r4, #8]
 80084ee:	4b09      	ldr	r3, [pc, #36]	; (8008514 <cleanup_stdio+0x38>)
 80084f0:	4299      	cmp	r1, r3
 80084f2:	d002      	beq.n	80084fa <cleanup_stdio+0x1e>
 80084f4:	4620      	mov	r0, r4
 80084f6:	f002 fe3b 	bl	800b170 <_fflush_r>
 80084fa:	68e1      	ldr	r1, [r4, #12]
 80084fc:	4b06      	ldr	r3, [pc, #24]	; (8008518 <cleanup_stdio+0x3c>)
 80084fe:	4299      	cmp	r1, r3
 8008500:	d004      	beq.n	800850c <cleanup_stdio+0x30>
 8008502:	4620      	mov	r0, r4
 8008504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008508:	f002 be32 	b.w	800b170 <_fflush_r>
 800850c:	bd10      	pop	{r4, pc}
 800850e:	bf00      	nop
 8008510:	20004d10 	.word	0x20004d10
 8008514:	20004d78 	.word	0x20004d78
 8008518:	20004de0 	.word	0x20004de0

0800851c <global_stdio_init.part.0>:
 800851c:	b510      	push	{r4, lr}
 800851e:	4b0b      	ldr	r3, [pc, #44]	; (800854c <global_stdio_init.part.0+0x30>)
 8008520:	4c0b      	ldr	r4, [pc, #44]	; (8008550 <global_stdio_init.part.0+0x34>)
 8008522:	4a0c      	ldr	r2, [pc, #48]	; (8008554 <global_stdio_init.part.0+0x38>)
 8008524:	601a      	str	r2, [r3, #0]
 8008526:	4620      	mov	r0, r4
 8008528:	2200      	movs	r2, #0
 800852a:	2104      	movs	r1, #4
 800852c:	f7ff ff94 	bl	8008458 <std>
 8008530:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008534:	2201      	movs	r2, #1
 8008536:	2109      	movs	r1, #9
 8008538:	f7ff ff8e 	bl	8008458 <std>
 800853c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008540:	2202      	movs	r2, #2
 8008542:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008546:	2112      	movs	r1, #18
 8008548:	f7ff bf86 	b.w	8008458 <std>
 800854c:	20004e48 	.word	0x20004e48
 8008550:	20004d10 	.word	0x20004d10
 8008554:	080084c5 	.word	0x080084c5

08008558 <__sfp_lock_acquire>:
 8008558:	4801      	ldr	r0, [pc, #4]	; (8008560 <__sfp_lock_acquire+0x8>)
 800855a:	f000 b954 	b.w	8008806 <__retarget_lock_acquire_recursive>
 800855e:	bf00      	nop
 8008560:	20004e51 	.word	0x20004e51

08008564 <__sfp_lock_release>:
 8008564:	4801      	ldr	r0, [pc, #4]	; (800856c <__sfp_lock_release+0x8>)
 8008566:	f000 b94f 	b.w	8008808 <__retarget_lock_release_recursive>
 800856a:	bf00      	nop
 800856c:	20004e51 	.word	0x20004e51

08008570 <__sinit>:
 8008570:	b510      	push	{r4, lr}
 8008572:	4604      	mov	r4, r0
 8008574:	f7ff fff0 	bl	8008558 <__sfp_lock_acquire>
 8008578:	6a23      	ldr	r3, [r4, #32]
 800857a:	b11b      	cbz	r3, 8008584 <__sinit+0x14>
 800857c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008580:	f7ff bff0 	b.w	8008564 <__sfp_lock_release>
 8008584:	4b04      	ldr	r3, [pc, #16]	; (8008598 <__sinit+0x28>)
 8008586:	6223      	str	r3, [r4, #32]
 8008588:	4b04      	ldr	r3, [pc, #16]	; (800859c <__sinit+0x2c>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1f5      	bne.n	800857c <__sinit+0xc>
 8008590:	f7ff ffc4 	bl	800851c <global_stdio_init.part.0>
 8008594:	e7f2      	b.n	800857c <__sinit+0xc>
 8008596:	bf00      	nop
 8008598:	080084dd 	.word	0x080084dd
 800859c:	20004e48 	.word	0x20004e48

080085a0 <_fwalk_sglue>:
 80085a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a4:	4607      	mov	r7, r0
 80085a6:	4688      	mov	r8, r1
 80085a8:	4614      	mov	r4, r2
 80085aa:	2600      	movs	r6, #0
 80085ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085b0:	f1b9 0901 	subs.w	r9, r9, #1
 80085b4:	d505      	bpl.n	80085c2 <_fwalk_sglue+0x22>
 80085b6:	6824      	ldr	r4, [r4, #0]
 80085b8:	2c00      	cmp	r4, #0
 80085ba:	d1f7      	bne.n	80085ac <_fwalk_sglue+0xc>
 80085bc:	4630      	mov	r0, r6
 80085be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085c2:	89ab      	ldrh	r3, [r5, #12]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d907      	bls.n	80085d8 <_fwalk_sglue+0x38>
 80085c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085cc:	3301      	adds	r3, #1
 80085ce:	d003      	beq.n	80085d8 <_fwalk_sglue+0x38>
 80085d0:	4629      	mov	r1, r5
 80085d2:	4638      	mov	r0, r7
 80085d4:	47c0      	blx	r8
 80085d6:	4306      	orrs	r6, r0
 80085d8:	3568      	adds	r5, #104	; 0x68
 80085da:	e7e9      	b.n	80085b0 <_fwalk_sglue+0x10>

080085dc <sniprintf>:
 80085dc:	b40c      	push	{r2, r3}
 80085de:	b530      	push	{r4, r5, lr}
 80085e0:	4b17      	ldr	r3, [pc, #92]	; (8008640 <sniprintf+0x64>)
 80085e2:	1e0c      	subs	r4, r1, #0
 80085e4:	681d      	ldr	r5, [r3, #0]
 80085e6:	b09d      	sub	sp, #116	; 0x74
 80085e8:	da08      	bge.n	80085fc <sniprintf+0x20>
 80085ea:	238b      	movs	r3, #139	; 0x8b
 80085ec:	602b      	str	r3, [r5, #0]
 80085ee:	f04f 30ff 	mov.w	r0, #4294967295
 80085f2:	b01d      	add	sp, #116	; 0x74
 80085f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085f8:	b002      	add	sp, #8
 80085fa:	4770      	bx	lr
 80085fc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008600:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008604:	bf14      	ite	ne
 8008606:	f104 33ff 	addne.w	r3, r4, #4294967295
 800860a:	4623      	moveq	r3, r4
 800860c:	9304      	str	r3, [sp, #16]
 800860e:	9307      	str	r3, [sp, #28]
 8008610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008614:	9002      	str	r0, [sp, #8]
 8008616:	9006      	str	r0, [sp, #24]
 8008618:	f8ad 3016 	strh.w	r3, [sp, #22]
 800861c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800861e:	ab21      	add	r3, sp, #132	; 0x84
 8008620:	a902      	add	r1, sp, #8
 8008622:	4628      	mov	r0, r5
 8008624:	9301      	str	r3, [sp, #4]
 8008626:	f002 fc1f 	bl	800ae68 <_svfiprintf_r>
 800862a:	1c43      	adds	r3, r0, #1
 800862c:	bfbc      	itt	lt
 800862e:	238b      	movlt	r3, #139	; 0x8b
 8008630:	602b      	strlt	r3, [r5, #0]
 8008632:	2c00      	cmp	r4, #0
 8008634:	d0dd      	beq.n	80085f2 <sniprintf+0x16>
 8008636:	9b02      	ldr	r3, [sp, #8]
 8008638:	2200      	movs	r2, #0
 800863a:	701a      	strb	r2, [r3, #0]
 800863c:	e7d9      	b.n	80085f2 <sniprintf+0x16>
 800863e:	bf00      	nop
 8008640:	20000078 	.word	0x20000078

08008644 <siprintf>:
 8008644:	b40e      	push	{r1, r2, r3}
 8008646:	b500      	push	{lr}
 8008648:	b09c      	sub	sp, #112	; 0x70
 800864a:	ab1d      	add	r3, sp, #116	; 0x74
 800864c:	9002      	str	r0, [sp, #8]
 800864e:	9006      	str	r0, [sp, #24]
 8008650:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008654:	4809      	ldr	r0, [pc, #36]	; (800867c <siprintf+0x38>)
 8008656:	9107      	str	r1, [sp, #28]
 8008658:	9104      	str	r1, [sp, #16]
 800865a:	4909      	ldr	r1, [pc, #36]	; (8008680 <siprintf+0x3c>)
 800865c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008660:	9105      	str	r1, [sp, #20]
 8008662:	6800      	ldr	r0, [r0, #0]
 8008664:	9301      	str	r3, [sp, #4]
 8008666:	a902      	add	r1, sp, #8
 8008668:	f002 fbfe 	bl	800ae68 <_svfiprintf_r>
 800866c:	9b02      	ldr	r3, [sp, #8]
 800866e:	2200      	movs	r2, #0
 8008670:	701a      	strb	r2, [r3, #0]
 8008672:	b01c      	add	sp, #112	; 0x70
 8008674:	f85d eb04 	ldr.w	lr, [sp], #4
 8008678:	b003      	add	sp, #12
 800867a:	4770      	bx	lr
 800867c:	20000078 	.word	0x20000078
 8008680:	ffff0208 	.word	0xffff0208

08008684 <__sread>:
 8008684:	b510      	push	{r4, lr}
 8008686:	460c      	mov	r4, r1
 8008688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800868c:	f000 f86c 	bl	8008768 <_read_r>
 8008690:	2800      	cmp	r0, #0
 8008692:	bfab      	itete	ge
 8008694:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008696:	89a3      	ldrhlt	r3, [r4, #12]
 8008698:	181b      	addge	r3, r3, r0
 800869a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800869e:	bfac      	ite	ge
 80086a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80086a2:	81a3      	strhlt	r3, [r4, #12]
 80086a4:	bd10      	pop	{r4, pc}

080086a6 <__swrite>:
 80086a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086aa:	461f      	mov	r7, r3
 80086ac:	898b      	ldrh	r3, [r1, #12]
 80086ae:	05db      	lsls	r3, r3, #23
 80086b0:	4605      	mov	r5, r0
 80086b2:	460c      	mov	r4, r1
 80086b4:	4616      	mov	r6, r2
 80086b6:	d505      	bpl.n	80086c4 <__swrite+0x1e>
 80086b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086bc:	2302      	movs	r3, #2
 80086be:	2200      	movs	r2, #0
 80086c0:	f000 f840 	bl	8008744 <_lseek_r>
 80086c4:	89a3      	ldrh	r3, [r4, #12]
 80086c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086ce:	81a3      	strh	r3, [r4, #12]
 80086d0:	4632      	mov	r2, r6
 80086d2:	463b      	mov	r3, r7
 80086d4:	4628      	mov	r0, r5
 80086d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086da:	f000 b857 	b.w	800878c <_write_r>

080086de <__sseek>:
 80086de:	b510      	push	{r4, lr}
 80086e0:	460c      	mov	r4, r1
 80086e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086e6:	f000 f82d 	bl	8008744 <_lseek_r>
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	89a3      	ldrh	r3, [r4, #12]
 80086ee:	bf15      	itete	ne
 80086f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80086f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086fa:	81a3      	strheq	r3, [r4, #12]
 80086fc:	bf18      	it	ne
 80086fe:	81a3      	strhne	r3, [r4, #12]
 8008700:	bd10      	pop	{r4, pc}

08008702 <__sclose>:
 8008702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008706:	f000 b80d 	b.w	8008724 <_close_r>

0800870a <memset>:
 800870a:	4402      	add	r2, r0
 800870c:	4603      	mov	r3, r0
 800870e:	4293      	cmp	r3, r2
 8008710:	d100      	bne.n	8008714 <memset+0xa>
 8008712:	4770      	bx	lr
 8008714:	f803 1b01 	strb.w	r1, [r3], #1
 8008718:	e7f9      	b.n	800870e <memset+0x4>
	...

0800871c <_localeconv_r>:
 800871c:	4800      	ldr	r0, [pc, #0]	; (8008720 <_localeconv_r+0x4>)
 800871e:	4770      	bx	lr
 8008720:	2000016c 	.word	0x2000016c

08008724 <_close_r>:
 8008724:	b538      	push	{r3, r4, r5, lr}
 8008726:	4d06      	ldr	r5, [pc, #24]	; (8008740 <_close_r+0x1c>)
 8008728:	2300      	movs	r3, #0
 800872a:	4604      	mov	r4, r0
 800872c:	4608      	mov	r0, r1
 800872e:	602b      	str	r3, [r5, #0]
 8008730:	f7f9 fb67 	bl	8001e02 <_close>
 8008734:	1c43      	adds	r3, r0, #1
 8008736:	d102      	bne.n	800873e <_close_r+0x1a>
 8008738:	682b      	ldr	r3, [r5, #0]
 800873a:	b103      	cbz	r3, 800873e <_close_r+0x1a>
 800873c:	6023      	str	r3, [r4, #0]
 800873e:	bd38      	pop	{r3, r4, r5, pc}
 8008740:	20004e4c 	.word	0x20004e4c

08008744 <_lseek_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4d07      	ldr	r5, [pc, #28]	; (8008764 <_lseek_r+0x20>)
 8008748:	4604      	mov	r4, r0
 800874a:	4608      	mov	r0, r1
 800874c:	4611      	mov	r1, r2
 800874e:	2200      	movs	r2, #0
 8008750:	602a      	str	r2, [r5, #0]
 8008752:	461a      	mov	r2, r3
 8008754:	f7f9 fb7c 	bl	8001e50 <_lseek>
 8008758:	1c43      	adds	r3, r0, #1
 800875a:	d102      	bne.n	8008762 <_lseek_r+0x1e>
 800875c:	682b      	ldr	r3, [r5, #0]
 800875e:	b103      	cbz	r3, 8008762 <_lseek_r+0x1e>
 8008760:	6023      	str	r3, [r4, #0]
 8008762:	bd38      	pop	{r3, r4, r5, pc}
 8008764:	20004e4c 	.word	0x20004e4c

08008768 <_read_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4d07      	ldr	r5, [pc, #28]	; (8008788 <_read_r+0x20>)
 800876c:	4604      	mov	r4, r0
 800876e:	4608      	mov	r0, r1
 8008770:	4611      	mov	r1, r2
 8008772:	2200      	movs	r2, #0
 8008774:	602a      	str	r2, [r5, #0]
 8008776:	461a      	mov	r2, r3
 8008778:	f7f9 fb0a 	bl	8001d90 <_read>
 800877c:	1c43      	adds	r3, r0, #1
 800877e:	d102      	bne.n	8008786 <_read_r+0x1e>
 8008780:	682b      	ldr	r3, [r5, #0]
 8008782:	b103      	cbz	r3, 8008786 <_read_r+0x1e>
 8008784:	6023      	str	r3, [r4, #0]
 8008786:	bd38      	pop	{r3, r4, r5, pc}
 8008788:	20004e4c 	.word	0x20004e4c

0800878c <_write_r>:
 800878c:	b538      	push	{r3, r4, r5, lr}
 800878e:	4d07      	ldr	r5, [pc, #28]	; (80087ac <_write_r+0x20>)
 8008790:	4604      	mov	r4, r0
 8008792:	4608      	mov	r0, r1
 8008794:	4611      	mov	r1, r2
 8008796:	2200      	movs	r2, #0
 8008798:	602a      	str	r2, [r5, #0]
 800879a:	461a      	mov	r2, r3
 800879c:	f7f9 fb15 	bl	8001dca <_write>
 80087a0:	1c43      	adds	r3, r0, #1
 80087a2:	d102      	bne.n	80087aa <_write_r+0x1e>
 80087a4:	682b      	ldr	r3, [r5, #0]
 80087a6:	b103      	cbz	r3, 80087aa <_write_r+0x1e>
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	20004e4c 	.word	0x20004e4c

080087b0 <__errno>:
 80087b0:	4b01      	ldr	r3, [pc, #4]	; (80087b8 <__errno+0x8>)
 80087b2:	6818      	ldr	r0, [r3, #0]
 80087b4:	4770      	bx	lr
 80087b6:	bf00      	nop
 80087b8:	20000078 	.word	0x20000078

080087bc <__libc_init_array>:
 80087bc:	b570      	push	{r4, r5, r6, lr}
 80087be:	4d0d      	ldr	r5, [pc, #52]	; (80087f4 <__libc_init_array+0x38>)
 80087c0:	4c0d      	ldr	r4, [pc, #52]	; (80087f8 <__libc_init_array+0x3c>)
 80087c2:	1b64      	subs	r4, r4, r5
 80087c4:	10a4      	asrs	r4, r4, #2
 80087c6:	2600      	movs	r6, #0
 80087c8:	42a6      	cmp	r6, r4
 80087ca:	d109      	bne.n	80087e0 <__libc_init_array+0x24>
 80087cc:	4d0b      	ldr	r5, [pc, #44]	; (80087fc <__libc_init_array+0x40>)
 80087ce:	4c0c      	ldr	r4, [pc, #48]	; (8008800 <__libc_init_array+0x44>)
 80087d0:	f003 fbd6 	bl	800bf80 <_init>
 80087d4:	1b64      	subs	r4, r4, r5
 80087d6:	10a4      	asrs	r4, r4, #2
 80087d8:	2600      	movs	r6, #0
 80087da:	42a6      	cmp	r6, r4
 80087dc:	d105      	bne.n	80087ea <__libc_init_array+0x2e>
 80087de:	bd70      	pop	{r4, r5, r6, pc}
 80087e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80087e4:	4798      	blx	r3
 80087e6:	3601      	adds	r6, #1
 80087e8:	e7ee      	b.n	80087c8 <__libc_init_array+0xc>
 80087ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80087ee:	4798      	blx	r3
 80087f0:	3601      	adds	r6, #1
 80087f2:	e7f2      	b.n	80087da <__libc_init_array+0x1e>
 80087f4:	0800c4e0 	.word	0x0800c4e0
 80087f8:	0800c4e0 	.word	0x0800c4e0
 80087fc:	0800c4e0 	.word	0x0800c4e0
 8008800:	0800c4e4 	.word	0x0800c4e4

08008804 <__retarget_lock_init_recursive>:
 8008804:	4770      	bx	lr

08008806 <__retarget_lock_acquire_recursive>:
 8008806:	4770      	bx	lr

08008808 <__retarget_lock_release_recursive>:
 8008808:	4770      	bx	lr

0800880a <memcpy>:
 800880a:	440a      	add	r2, r1
 800880c:	4291      	cmp	r1, r2
 800880e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008812:	d100      	bne.n	8008816 <memcpy+0xc>
 8008814:	4770      	bx	lr
 8008816:	b510      	push	{r4, lr}
 8008818:	f811 4b01 	ldrb.w	r4, [r1], #1
 800881c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008820:	4291      	cmp	r1, r2
 8008822:	d1f9      	bne.n	8008818 <memcpy+0xe>
 8008824:	bd10      	pop	{r4, pc}
	...

08008828 <nanf>:
 8008828:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008830 <nanf+0x8>
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	7fc00000 	.word	0x7fc00000

08008834 <quorem>:
 8008834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008838:	6903      	ldr	r3, [r0, #16]
 800883a:	690c      	ldr	r4, [r1, #16]
 800883c:	42a3      	cmp	r3, r4
 800883e:	4607      	mov	r7, r0
 8008840:	db7e      	blt.n	8008940 <quorem+0x10c>
 8008842:	3c01      	subs	r4, #1
 8008844:	f101 0814 	add.w	r8, r1, #20
 8008848:	f100 0514 	add.w	r5, r0, #20
 800884c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008850:	9301      	str	r3, [sp, #4]
 8008852:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008856:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800885a:	3301      	adds	r3, #1
 800885c:	429a      	cmp	r2, r3
 800885e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008862:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008866:	fbb2 f6f3 	udiv	r6, r2, r3
 800886a:	d331      	bcc.n	80088d0 <quorem+0x9c>
 800886c:	f04f 0e00 	mov.w	lr, #0
 8008870:	4640      	mov	r0, r8
 8008872:	46ac      	mov	ip, r5
 8008874:	46f2      	mov	sl, lr
 8008876:	f850 2b04 	ldr.w	r2, [r0], #4
 800887a:	b293      	uxth	r3, r2
 800887c:	fb06 e303 	mla	r3, r6, r3, lr
 8008880:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008884:	0c1a      	lsrs	r2, r3, #16
 8008886:	b29b      	uxth	r3, r3
 8008888:	ebaa 0303 	sub.w	r3, sl, r3
 800888c:	f8dc a000 	ldr.w	sl, [ip]
 8008890:	fa13 f38a 	uxtah	r3, r3, sl
 8008894:	fb06 220e 	mla	r2, r6, lr, r2
 8008898:	9300      	str	r3, [sp, #0]
 800889a:	9b00      	ldr	r3, [sp, #0]
 800889c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088a0:	b292      	uxth	r2, r2
 80088a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80088a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088aa:	f8bd 3000 	ldrh.w	r3, [sp]
 80088ae:	4581      	cmp	r9, r0
 80088b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088b4:	f84c 3b04 	str.w	r3, [ip], #4
 80088b8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80088bc:	d2db      	bcs.n	8008876 <quorem+0x42>
 80088be:	f855 300b 	ldr.w	r3, [r5, fp]
 80088c2:	b92b      	cbnz	r3, 80088d0 <quorem+0x9c>
 80088c4:	9b01      	ldr	r3, [sp, #4]
 80088c6:	3b04      	subs	r3, #4
 80088c8:	429d      	cmp	r5, r3
 80088ca:	461a      	mov	r2, r3
 80088cc:	d32c      	bcc.n	8008928 <quorem+0xf4>
 80088ce:	613c      	str	r4, [r7, #16]
 80088d0:	4638      	mov	r0, r7
 80088d2:	f001 f9f1 	bl	8009cb8 <__mcmp>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	db22      	blt.n	8008920 <quorem+0xec>
 80088da:	3601      	adds	r6, #1
 80088dc:	4629      	mov	r1, r5
 80088de:	2000      	movs	r0, #0
 80088e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80088e4:	f8d1 c000 	ldr.w	ip, [r1]
 80088e8:	b293      	uxth	r3, r2
 80088ea:	1ac3      	subs	r3, r0, r3
 80088ec:	0c12      	lsrs	r2, r2, #16
 80088ee:	fa13 f38c 	uxtah	r3, r3, ip
 80088f2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80088f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008900:	45c1      	cmp	r9, r8
 8008902:	f841 3b04 	str.w	r3, [r1], #4
 8008906:	ea4f 4022 	mov.w	r0, r2, asr #16
 800890a:	d2e9      	bcs.n	80088e0 <quorem+0xac>
 800890c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008910:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008914:	b922      	cbnz	r2, 8008920 <quorem+0xec>
 8008916:	3b04      	subs	r3, #4
 8008918:	429d      	cmp	r5, r3
 800891a:	461a      	mov	r2, r3
 800891c:	d30a      	bcc.n	8008934 <quorem+0x100>
 800891e:	613c      	str	r4, [r7, #16]
 8008920:	4630      	mov	r0, r6
 8008922:	b003      	add	sp, #12
 8008924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008928:	6812      	ldr	r2, [r2, #0]
 800892a:	3b04      	subs	r3, #4
 800892c:	2a00      	cmp	r2, #0
 800892e:	d1ce      	bne.n	80088ce <quorem+0x9a>
 8008930:	3c01      	subs	r4, #1
 8008932:	e7c9      	b.n	80088c8 <quorem+0x94>
 8008934:	6812      	ldr	r2, [r2, #0]
 8008936:	3b04      	subs	r3, #4
 8008938:	2a00      	cmp	r2, #0
 800893a:	d1f0      	bne.n	800891e <quorem+0xea>
 800893c:	3c01      	subs	r4, #1
 800893e:	e7eb      	b.n	8008918 <quorem+0xe4>
 8008940:	2000      	movs	r0, #0
 8008942:	e7ee      	b.n	8008922 <quorem+0xee>
 8008944:	0000      	movs	r0, r0
	...

08008948 <_dtoa_r>:
 8008948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800894c:	ed2d 8b04 	vpush	{d8-d9}
 8008950:	69c5      	ldr	r5, [r0, #28]
 8008952:	b093      	sub	sp, #76	; 0x4c
 8008954:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008958:	ec57 6b10 	vmov	r6, r7, d0
 800895c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008960:	9107      	str	r1, [sp, #28]
 8008962:	4604      	mov	r4, r0
 8008964:	920a      	str	r2, [sp, #40]	; 0x28
 8008966:	930d      	str	r3, [sp, #52]	; 0x34
 8008968:	b975      	cbnz	r5, 8008988 <_dtoa_r+0x40>
 800896a:	2010      	movs	r0, #16
 800896c:	f000 fe2a 	bl	80095c4 <malloc>
 8008970:	4602      	mov	r2, r0
 8008972:	61e0      	str	r0, [r4, #28]
 8008974:	b920      	cbnz	r0, 8008980 <_dtoa_r+0x38>
 8008976:	4bae      	ldr	r3, [pc, #696]	; (8008c30 <_dtoa_r+0x2e8>)
 8008978:	21ef      	movs	r1, #239	; 0xef
 800897a:	48ae      	ldr	r0, [pc, #696]	; (8008c34 <_dtoa_r+0x2ec>)
 800897c:	f002 fc64 	bl	800b248 <__assert_func>
 8008980:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008984:	6005      	str	r5, [r0, #0]
 8008986:	60c5      	str	r5, [r0, #12]
 8008988:	69e3      	ldr	r3, [r4, #28]
 800898a:	6819      	ldr	r1, [r3, #0]
 800898c:	b151      	cbz	r1, 80089a4 <_dtoa_r+0x5c>
 800898e:	685a      	ldr	r2, [r3, #4]
 8008990:	604a      	str	r2, [r1, #4]
 8008992:	2301      	movs	r3, #1
 8008994:	4093      	lsls	r3, r2
 8008996:	608b      	str	r3, [r1, #8]
 8008998:	4620      	mov	r0, r4
 800899a:	f000 ff07 	bl	80097ac <_Bfree>
 800899e:	69e3      	ldr	r3, [r4, #28]
 80089a0:	2200      	movs	r2, #0
 80089a2:	601a      	str	r2, [r3, #0]
 80089a4:	1e3b      	subs	r3, r7, #0
 80089a6:	bfbb      	ittet	lt
 80089a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80089ac:	9303      	strlt	r3, [sp, #12]
 80089ae:	2300      	movge	r3, #0
 80089b0:	2201      	movlt	r2, #1
 80089b2:	bfac      	ite	ge
 80089b4:	f8c8 3000 	strge.w	r3, [r8]
 80089b8:	f8c8 2000 	strlt.w	r2, [r8]
 80089bc:	4b9e      	ldr	r3, [pc, #632]	; (8008c38 <_dtoa_r+0x2f0>)
 80089be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80089c2:	ea33 0308 	bics.w	r3, r3, r8
 80089c6:	d11b      	bne.n	8008a00 <_dtoa_r+0xb8>
 80089c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80089ce:	6013      	str	r3, [r2, #0]
 80089d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80089d4:	4333      	orrs	r3, r6
 80089d6:	f000 8593 	beq.w	8009500 <_dtoa_r+0xbb8>
 80089da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089dc:	b963      	cbnz	r3, 80089f8 <_dtoa_r+0xb0>
 80089de:	4b97      	ldr	r3, [pc, #604]	; (8008c3c <_dtoa_r+0x2f4>)
 80089e0:	e027      	b.n	8008a32 <_dtoa_r+0xea>
 80089e2:	4b97      	ldr	r3, [pc, #604]	; (8008c40 <_dtoa_r+0x2f8>)
 80089e4:	9300      	str	r3, [sp, #0]
 80089e6:	3308      	adds	r3, #8
 80089e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	9800      	ldr	r0, [sp, #0]
 80089ee:	b013      	add	sp, #76	; 0x4c
 80089f0:	ecbd 8b04 	vpop	{d8-d9}
 80089f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f8:	4b90      	ldr	r3, [pc, #576]	; (8008c3c <_dtoa_r+0x2f4>)
 80089fa:	9300      	str	r3, [sp, #0]
 80089fc:	3303      	adds	r3, #3
 80089fe:	e7f3      	b.n	80089e8 <_dtoa_r+0xa0>
 8008a00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a04:	2200      	movs	r2, #0
 8008a06:	ec51 0b17 	vmov	r0, r1, d7
 8008a0a:	eeb0 8a47 	vmov.f32	s16, s14
 8008a0e:	eef0 8a67 	vmov.f32	s17, s15
 8008a12:	2300      	movs	r3, #0
 8008a14:	f7f8 f860 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a18:	4681      	mov	r9, r0
 8008a1a:	b160      	cbz	r0, 8008a36 <_dtoa_r+0xee>
 8008a1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a1e:	2301      	movs	r3, #1
 8008a20:	6013      	str	r3, [r2, #0]
 8008a22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f000 8568 	beq.w	80094fa <_dtoa_r+0xbb2>
 8008a2a:	4b86      	ldr	r3, [pc, #536]	; (8008c44 <_dtoa_r+0x2fc>)
 8008a2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a2e:	6013      	str	r3, [r2, #0]
 8008a30:	3b01      	subs	r3, #1
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	e7da      	b.n	80089ec <_dtoa_r+0xa4>
 8008a36:	aa10      	add	r2, sp, #64	; 0x40
 8008a38:	a911      	add	r1, sp, #68	; 0x44
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	eeb0 0a48 	vmov.f32	s0, s16
 8008a40:	eef0 0a68 	vmov.f32	s1, s17
 8008a44:	f001 fa4e 	bl	8009ee4 <__d2b>
 8008a48:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008a4c:	4682      	mov	sl, r0
 8008a4e:	2d00      	cmp	r5, #0
 8008a50:	d07f      	beq.n	8008b52 <_dtoa_r+0x20a>
 8008a52:	ee18 3a90 	vmov	r3, s17
 8008a56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008a5e:	ec51 0b18 	vmov	r0, r1, d8
 8008a62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008a66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008a6a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008a6e:	4619      	mov	r1, r3
 8008a70:	2200      	movs	r2, #0
 8008a72:	4b75      	ldr	r3, [pc, #468]	; (8008c48 <_dtoa_r+0x300>)
 8008a74:	f7f7 fc10 	bl	8000298 <__aeabi_dsub>
 8008a78:	a367      	add	r3, pc, #412	; (adr r3, 8008c18 <_dtoa_r+0x2d0>)
 8008a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7e:	f7f7 fdc3 	bl	8000608 <__aeabi_dmul>
 8008a82:	a367      	add	r3, pc, #412	; (adr r3, 8008c20 <_dtoa_r+0x2d8>)
 8008a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a88:	f7f7 fc08 	bl	800029c <__adddf3>
 8008a8c:	4606      	mov	r6, r0
 8008a8e:	4628      	mov	r0, r5
 8008a90:	460f      	mov	r7, r1
 8008a92:	f7f7 fd4f 	bl	8000534 <__aeabi_i2d>
 8008a96:	a364      	add	r3, pc, #400	; (adr r3, 8008c28 <_dtoa_r+0x2e0>)
 8008a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9c:	f7f7 fdb4 	bl	8000608 <__aeabi_dmul>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	4630      	mov	r0, r6
 8008aa6:	4639      	mov	r1, r7
 8008aa8:	f7f7 fbf8 	bl	800029c <__adddf3>
 8008aac:	4606      	mov	r6, r0
 8008aae:	460f      	mov	r7, r1
 8008ab0:	f7f8 f85a 	bl	8000b68 <__aeabi_d2iz>
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	4683      	mov	fp, r0
 8008ab8:	2300      	movs	r3, #0
 8008aba:	4630      	mov	r0, r6
 8008abc:	4639      	mov	r1, r7
 8008abe:	f7f8 f815 	bl	8000aec <__aeabi_dcmplt>
 8008ac2:	b148      	cbz	r0, 8008ad8 <_dtoa_r+0x190>
 8008ac4:	4658      	mov	r0, fp
 8008ac6:	f7f7 fd35 	bl	8000534 <__aeabi_i2d>
 8008aca:	4632      	mov	r2, r6
 8008acc:	463b      	mov	r3, r7
 8008ace:	f7f8 f803 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ad2:	b908      	cbnz	r0, 8008ad8 <_dtoa_r+0x190>
 8008ad4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008ad8:	f1bb 0f16 	cmp.w	fp, #22
 8008adc:	d857      	bhi.n	8008b8e <_dtoa_r+0x246>
 8008ade:	4b5b      	ldr	r3, [pc, #364]	; (8008c4c <_dtoa_r+0x304>)
 8008ae0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae8:	ec51 0b18 	vmov	r0, r1, d8
 8008aec:	f7f7 fffe 	bl	8000aec <__aeabi_dcmplt>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d04e      	beq.n	8008b92 <_dtoa_r+0x24a>
 8008af4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008af8:	2300      	movs	r3, #0
 8008afa:	930c      	str	r3, [sp, #48]	; 0x30
 8008afc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008afe:	1b5b      	subs	r3, r3, r5
 8008b00:	1e5a      	subs	r2, r3, #1
 8008b02:	bf45      	ittet	mi
 8008b04:	f1c3 0301 	rsbmi	r3, r3, #1
 8008b08:	9305      	strmi	r3, [sp, #20]
 8008b0a:	2300      	movpl	r3, #0
 8008b0c:	2300      	movmi	r3, #0
 8008b0e:	9206      	str	r2, [sp, #24]
 8008b10:	bf54      	ite	pl
 8008b12:	9305      	strpl	r3, [sp, #20]
 8008b14:	9306      	strmi	r3, [sp, #24]
 8008b16:	f1bb 0f00 	cmp.w	fp, #0
 8008b1a:	db3c      	blt.n	8008b96 <_dtoa_r+0x24e>
 8008b1c:	9b06      	ldr	r3, [sp, #24]
 8008b1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008b22:	445b      	add	r3, fp
 8008b24:	9306      	str	r3, [sp, #24]
 8008b26:	2300      	movs	r3, #0
 8008b28:	9308      	str	r3, [sp, #32]
 8008b2a:	9b07      	ldr	r3, [sp, #28]
 8008b2c:	2b09      	cmp	r3, #9
 8008b2e:	d868      	bhi.n	8008c02 <_dtoa_r+0x2ba>
 8008b30:	2b05      	cmp	r3, #5
 8008b32:	bfc4      	itt	gt
 8008b34:	3b04      	subgt	r3, #4
 8008b36:	9307      	strgt	r3, [sp, #28]
 8008b38:	9b07      	ldr	r3, [sp, #28]
 8008b3a:	f1a3 0302 	sub.w	r3, r3, #2
 8008b3e:	bfcc      	ite	gt
 8008b40:	2500      	movgt	r5, #0
 8008b42:	2501      	movle	r5, #1
 8008b44:	2b03      	cmp	r3, #3
 8008b46:	f200 8085 	bhi.w	8008c54 <_dtoa_r+0x30c>
 8008b4a:	e8df f003 	tbb	[pc, r3]
 8008b4e:	3b2e      	.short	0x3b2e
 8008b50:	5839      	.short	0x5839
 8008b52:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008b56:	441d      	add	r5, r3
 8008b58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008b5c:	2b20      	cmp	r3, #32
 8008b5e:	bfc1      	itttt	gt
 8008b60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b64:	fa08 f803 	lslgt.w	r8, r8, r3
 8008b68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008b6c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008b70:	bfd6      	itet	le
 8008b72:	f1c3 0320 	rsble	r3, r3, #32
 8008b76:	ea48 0003 	orrgt.w	r0, r8, r3
 8008b7a:	fa06 f003 	lslle.w	r0, r6, r3
 8008b7e:	f7f7 fcc9 	bl	8000514 <__aeabi_ui2d>
 8008b82:	2201      	movs	r2, #1
 8008b84:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008b88:	3d01      	subs	r5, #1
 8008b8a:	920e      	str	r2, [sp, #56]	; 0x38
 8008b8c:	e76f      	b.n	8008a6e <_dtoa_r+0x126>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e7b3      	b.n	8008afa <_dtoa_r+0x1b2>
 8008b92:	900c      	str	r0, [sp, #48]	; 0x30
 8008b94:	e7b2      	b.n	8008afc <_dtoa_r+0x1b4>
 8008b96:	9b05      	ldr	r3, [sp, #20]
 8008b98:	eba3 030b 	sub.w	r3, r3, fp
 8008b9c:	9305      	str	r3, [sp, #20]
 8008b9e:	f1cb 0300 	rsb	r3, fp, #0
 8008ba2:	9308      	str	r3, [sp, #32]
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ba8:	e7bf      	b.n	8008b2a <_dtoa_r+0x1e2>
 8008baa:	2300      	movs	r3, #0
 8008bac:	9309      	str	r3, [sp, #36]	; 0x24
 8008bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	dc52      	bgt.n	8008c5a <_dtoa_r+0x312>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	9301      	str	r3, [sp, #4]
 8008bb8:	9304      	str	r3, [sp, #16]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	920a      	str	r2, [sp, #40]	; 0x28
 8008bbe:	e00b      	b.n	8008bd8 <_dtoa_r+0x290>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e7f3      	b.n	8008bac <_dtoa_r+0x264>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8008bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bca:	445b      	add	r3, fp
 8008bcc:	9301      	str	r3, [sp, #4]
 8008bce:	3301      	adds	r3, #1
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	9304      	str	r3, [sp, #16]
 8008bd4:	bfb8      	it	lt
 8008bd6:	2301      	movlt	r3, #1
 8008bd8:	69e0      	ldr	r0, [r4, #28]
 8008bda:	2100      	movs	r1, #0
 8008bdc:	2204      	movs	r2, #4
 8008bde:	f102 0614 	add.w	r6, r2, #20
 8008be2:	429e      	cmp	r6, r3
 8008be4:	d93d      	bls.n	8008c62 <_dtoa_r+0x31a>
 8008be6:	6041      	str	r1, [r0, #4]
 8008be8:	4620      	mov	r0, r4
 8008bea:	f000 fd9f 	bl	800972c <_Balloc>
 8008bee:	9000      	str	r0, [sp, #0]
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	d139      	bne.n	8008c68 <_dtoa_r+0x320>
 8008bf4:	4b16      	ldr	r3, [pc, #88]	; (8008c50 <_dtoa_r+0x308>)
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	f240 11af 	movw	r1, #431	; 0x1af
 8008bfc:	e6bd      	b.n	800897a <_dtoa_r+0x32>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e7e1      	b.n	8008bc6 <_dtoa_r+0x27e>
 8008c02:	2501      	movs	r5, #1
 8008c04:	2300      	movs	r3, #0
 8008c06:	9307      	str	r3, [sp, #28]
 8008c08:	9509      	str	r5, [sp, #36]	; 0x24
 8008c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c0e:	9301      	str	r3, [sp, #4]
 8008c10:	9304      	str	r3, [sp, #16]
 8008c12:	2200      	movs	r2, #0
 8008c14:	2312      	movs	r3, #18
 8008c16:	e7d1      	b.n	8008bbc <_dtoa_r+0x274>
 8008c18:	636f4361 	.word	0x636f4361
 8008c1c:	3fd287a7 	.word	0x3fd287a7
 8008c20:	8b60c8b3 	.word	0x8b60c8b3
 8008c24:	3fc68a28 	.word	0x3fc68a28
 8008c28:	509f79fb 	.word	0x509f79fb
 8008c2c:	3fd34413 	.word	0x3fd34413
 8008c30:	0800c0f6 	.word	0x0800c0f6
 8008c34:	0800c10d 	.word	0x0800c10d
 8008c38:	7ff00000 	.word	0x7ff00000
 8008c3c:	0800c0f2 	.word	0x0800c0f2
 8008c40:	0800c0e9 	.word	0x0800c0e9
 8008c44:	0800c0c1 	.word	0x0800c0c1
 8008c48:	3ff80000 	.word	0x3ff80000
 8008c4c:	0800c1f8 	.word	0x0800c1f8
 8008c50:	0800c165 	.word	0x0800c165
 8008c54:	2301      	movs	r3, #1
 8008c56:	9309      	str	r3, [sp, #36]	; 0x24
 8008c58:	e7d7      	b.n	8008c0a <_dtoa_r+0x2c2>
 8008c5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c5c:	9301      	str	r3, [sp, #4]
 8008c5e:	9304      	str	r3, [sp, #16]
 8008c60:	e7ba      	b.n	8008bd8 <_dtoa_r+0x290>
 8008c62:	3101      	adds	r1, #1
 8008c64:	0052      	lsls	r2, r2, #1
 8008c66:	e7ba      	b.n	8008bde <_dtoa_r+0x296>
 8008c68:	69e3      	ldr	r3, [r4, #28]
 8008c6a:	9a00      	ldr	r2, [sp, #0]
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	9b04      	ldr	r3, [sp, #16]
 8008c70:	2b0e      	cmp	r3, #14
 8008c72:	f200 80a8 	bhi.w	8008dc6 <_dtoa_r+0x47e>
 8008c76:	2d00      	cmp	r5, #0
 8008c78:	f000 80a5 	beq.w	8008dc6 <_dtoa_r+0x47e>
 8008c7c:	f1bb 0f00 	cmp.w	fp, #0
 8008c80:	dd38      	ble.n	8008cf4 <_dtoa_r+0x3ac>
 8008c82:	4bc0      	ldr	r3, [pc, #768]	; (8008f84 <_dtoa_r+0x63c>)
 8008c84:	f00b 020f 	and.w	r2, fp, #15
 8008c88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008c90:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008c94:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008c98:	d019      	beq.n	8008cce <_dtoa_r+0x386>
 8008c9a:	4bbb      	ldr	r3, [pc, #748]	; (8008f88 <_dtoa_r+0x640>)
 8008c9c:	ec51 0b18 	vmov	r0, r1, d8
 8008ca0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ca4:	f7f7 fdda 	bl	800085c <__aeabi_ddiv>
 8008ca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008cac:	f008 080f 	and.w	r8, r8, #15
 8008cb0:	2503      	movs	r5, #3
 8008cb2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008f88 <_dtoa_r+0x640>
 8008cb6:	f1b8 0f00 	cmp.w	r8, #0
 8008cba:	d10a      	bne.n	8008cd2 <_dtoa_r+0x38a>
 8008cbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008cc0:	4632      	mov	r2, r6
 8008cc2:	463b      	mov	r3, r7
 8008cc4:	f7f7 fdca 	bl	800085c <__aeabi_ddiv>
 8008cc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ccc:	e02b      	b.n	8008d26 <_dtoa_r+0x3de>
 8008cce:	2502      	movs	r5, #2
 8008cd0:	e7ef      	b.n	8008cb2 <_dtoa_r+0x36a>
 8008cd2:	f018 0f01 	tst.w	r8, #1
 8008cd6:	d008      	beq.n	8008cea <_dtoa_r+0x3a2>
 8008cd8:	4630      	mov	r0, r6
 8008cda:	4639      	mov	r1, r7
 8008cdc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008ce0:	f7f7 fc92 	bl	8000608 <__aeabi_dmul>
 8008ce4:	3501      	adds	r5, #1
 8008ce6:	4606      	mov	r6, r0
 8008ce8:	460f      	mov	r7, r1
 8008cea:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008cee:	f109 0908 	add.w	r9, r9, #8
 8008cf2:	e7e0      	b.n	8008cb6 <_dtoa_r+0x36e>
 8008cf4:	f000 809f 	beq.w	8008e36 <_dtoa_r+0x4ee>
 8008cf8:	f1cb 0600 	rsb	r6, fp, #0
 8008cfc:	4ba1      	ldr	r3, [pc, #644]	; (8008f84 <_dtoa_r+0x63c>)
 8008cfe:	4fa2      	ldr	r7, [pc, #648]	; (8008f88 <_dtoa_r+0x640>)
 8008d00:	f006 020f 	and.w	r2, r6, #15
 8008d04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0c:	ec51 0b18 	vmov	r0, r1, d8
 8008d10:	f7f7 fc7a 	bl	8000608 <__aeabi_dmul>
 8008d14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d18:	1136      	asrs	r6, r6, #4
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	2502      	movs	r5, #2
 8008d1e:	2e00      	cmp	r6, #0
 8008d20:	d17e      	bne.n	8008e20 <_dtoa_r+0x4d8>
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d1d0      	bne.n	8008cc8 <_dtoa_r+0x380>
 8008d26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d28:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 8084 	beq.w	8008e3a <_dtoa_r+0x4f2>
 8008d32:	4b96      	ldr	r3, [pc, #600]	; (8008f8c <_dtoa_r+0x644>)
 8008d34:	2200      	movs	r2, #0
 8008d36:	4640      	mov	r0, r8
 8008d38:	4649      	mov	r1, r9
 8008d3a:	f7f7 fed7 	bl	8000aec <__aeabi_dcmplt>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d07b      	beq.n	8008e3a <_dtoa_r+0x4f2>
 8008d42:	9b04      	ldr	r3, [sp, #16]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d078      	beq.n	8008e3a <_dtoa_r+0x4f2>
 8008d48:	9b01      	ldr	r3, [sp, #4]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	dd39      	ble.n	8008dc2 <_dtoa_r+0x47a>
 8008d4e:	4b90      	ldr	r3, [pc, #576]	; (8008f90 <_dtoa_r+0x648>)
 8008d50:	2200      	movs	r2, #0
 8008d52:	4640      	mov	r0, r8
 8008d54:	4649      	mov	r1, r9
 8008d56:	f7f7 fc57 	bl	8000608 <__aeabi_dmul>
 8008d5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d5e:	9e01      	ldr	r6, [sp, #4]
 8008d60:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008d64:	3501      	adds	r5, #1
 8008d66:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	f7f7 fbe2 	bl	8000534 <__aeabi_i2d>
 8008d70:	4642      	mov	r2, r8
 8008d72:	464b      	mov	r3, r9
 8008d74:	f7f7 fc48 	bl	8000608 <__aeabi_dmul>
 8008d78:	4b86      	ldr	r3, [pc, #536]	; (8008f94 <_dtoa_r+0x64c>)
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f7f7 fa8e 	bl	800029c <__adddf3>
 8008d80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008d88:	9303      	str	r3, [sp, #12]
 8008d8a:	2e00      	cmp	r6, #0
 8008d8c:	d158      	bne.n	8008e40 <_dtoa_r+0x4f8>
 8008d8e:	4b82      	ldr	r3, [pc, #520]	; (8008f98 <_dtoa_r+0x650>)
 8008d90:	2200      	movs	r2, #0
 8008d92:	4640      	mov	r0, r8
 8008d94:	4649      	mov	r1, r9
 8008d96:	f7f7 fa7f 	bl	8000298 <__aeabi_dsub>
 8008d9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d9e:	4680      	mov	r8, r0
 8008da0:	4689      	mov	r9, r1
 8008da2:	f7f7 fec1 	bl	8000b28 <__aeabi_dcmpgt>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	f040 8296 	bne.w	80092d8 <_dtoa_r+0x990>
 8008dac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008db0:	4640      	mov	r0, r8
 8008db2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008db6:	4649      	mov	r1, r9
 8008db8:	f7f7 fe98 	bl	8000aec <__aeabi_dcmplt>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	f040 8289 	bne.w	80092d4 <_dtoa_r+0x98c>
 8008dc2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008dc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f2c0 814e 	blt.w	800906a <_dtoa_r+0x722>
 8008dce:	f1bb 0f0e 	cmp.w	fp, #14
 8008dd2:	f300 814a 	bgt.w	800906a <_dtoa_r+0x722>
 8008dd6:	4b6b      	ldr	r3, [pc, #428]	; (8008f84 <_dtoa_r+0x63c>)
 8008dd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008ddc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008de0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	f280 80dc 	bge.w	8008fa0 <_dtoa_r+0x658>
 8008de8:	9b04      	ldr	r3, [sp, #16]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	f300 80d8 	bgt.w	8008fa0 <_dtoa_r+0x658>
 8008df0:	f040 826f 	bne.w	80092d2 <_dtoa_r+0x98a>
 8008df4:	4b68      	ldr	r3, [pc, #416]	; (8008f98 <_dtoa_r+0x650>)
 8008df6:	2200      	movs	r2, #0
 8008df8:	4640      	mov	r0, r8
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	f7f7 fc04 	bl	8000608 <__aeabi_dmul>
 8008e00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e04:	f7f7 fe86 	bl	8000b14 <__aeabi_dcmpge>
 8008e08:	9e04      	ldr	r6, [sp, #16]
 8008e0a:	4637      	mov	r7, r6
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	f040 8245 	bne.w	800929c <_dtoa_r+0x954>
 8008e12:	9d00      	ldr	r5, [sp, #0]
 8008e14:	2331      	movs	r3, #49	; 0x31
 8008e16:	f805 3b01 	strb.w	r3, [r5], #1
 8008e1a:	f10b 0b01 	add.w	fp, fp, #1
 8008e1e:	e241      	b.n	80092a4 <_dtoa_r+0x95c>
 8008e20:	07f2      	lsls	r2, r6, #31
 8008e22:	d505      	bpl.n	8008e30 <_dtoa_r+0x4e8>
 8008e24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e28:	f7f7 fbee 	bl	8000608 <__aeabi_dmul>
 8008e2c:	3501      	adds	r5, #1
 8008e2e:	2301      	movs	r3, #1
 8008e30:	1076      	asrs	r6, r6, #1
 8008e32:	3708      	adds	r7, #8
 8008e34:	e773      	b.n	8008d1e <_dtoa_r+0x3d6>
 8008e36:	2502      	movs	r5, #2
 8008e38:	e775      	b.n	8008d26 <_dtoa_r+0x3de>
 8008e3a:	9e04      	ldr	r6, [sp, #16]
 8008e3c:	465f      	mov	r7, fp
 8008e3e:	e792      	b.n	8008d66 <_dtoa_r+0x41e>
 8008e40:	9900      	ldr	r1, [sp, #0]
 8008e42:	4b50      	ldr	r3, [pc, #320]	; (8008f84 <_dtoa_r+0x63c>)
 8008e44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e48:	4431      	add	r1, r6
 8008e4a:	9102      	str	r1, [sp, #8]
 8008e4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e4e:	eeb0 9a47 	vmov.f32	s18, s14
 8008e52:	eef0 9a67 	vmov.f32	s19, s15
 8008e56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008e5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e5e:	2900      	cmp	r1, #0
 8008e60:	d044      	beq.n	8008eec <_dtoa_r+0x5a4>
 8008e62:	494e      	ldr	r1, [pc, #312]	; (8008f9c <_dtoa_r+0x654>)
 8008e64:	2000      	movs	r0, #0
 8008e66:	f7f7 fcf9 	bl	800085c <__aeabi_ddiv>
 8008e6a:	ec53 2b19 	vmov	r2, r3, d9
 8008e6e:	f7f7 fa13 	bl	8000298 <__aeabi_dsub>
 8008e72:	9d00      	ldr	r5, [sp, #0]
 8008e74:	ec41 0b19 	vmov	d9, r0, r1
 8008e78:	4649      	mov	r1, r9
 8008e7a:	4640      	mov	r0, r8
 8008e7c:	f7f7 fe74 	bl	8000b68 <__aeabi_d2iz>
 8008e80:	4606      	mov	r6, r0
 8008e82:	f7f7 fb57 	bl	8000534 <__aeabi_i2d>
 8008e86:	4602      	mov	r2, r0
 8008e88:	460b      	mov	r3, r1
 8008e8a:	4640      	mov	r0, r8
 8008e8c:	4649      	mov	r1, r9
 8008e8e:	f7f7 fa03 	bl	8000298 <__aeabi_dsub>
 8008e92:	3630      	adds	r6, #48	; 0x30
 8008e94:	f805 6b01 	strb.w	r6, [r5], #1
 8008e98:	ec53 2b19 	vmov	r2, r3, d9
 8008e9c:	4680      	mov	r8, r0
 8008e9e:	4689      	mov	r9, r1
 8008ea0:	f7f7 fe24 	bl	8000aec <__aeabi_dcmplt>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	d164      	bne.n	8008f72 <_dtoa_r+0x62a>
 8008ea8:	4642      	mov	r2, r8
 8008eaa:	464b      	mov	r3, r9
 8008eac:	4937      	ldr	r1, [pc, #220]	; (8008f8c <_dtoa_r+0x644>)
 8008eae:	2000      	movs	r0, #0
 8008eb0:	f7f7 f9f2 	bl	8000298 <__aeabi_dsub>
 8008eb4:	ec53 2b19 	vmov	r2, r3, d9
 8008eb8:	f7f7 fe18 	bl	8000aec <__aeabi_dcmplt>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	f040 80b6 	bne.w	800902e <_dtoa_r+0x6e6>
 8008ec2:	9b02      	ldr	r3, [sp, #8]
 8008ec4:	429d      	cmp	r5, r3
 8008ec6:	f43f af7c 	beq.w	8008dc2 <_dtoa_r+0x47a>
 8008eca:	4b31      	ldr	r3, [pc, #196]	; (8008f90 <_dtoa_r+0x648>)
 8008ecc:	ec51 0b19 	vmov	r0, r1, d9
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f7f7 fb99 	bl	8000608 <__aeabi_dmul>
 8008ed6:	4b2e      	ldr	r3, [pc, #184]	; (8008f90 <_dtoa_r+0x648>)
 8008ed8:	ec41 0b19 	vmov	d9, r0, r1
 8008edc:	2200      	movs	r2, #0
 8008ede:	4640      	mov	r0, r8
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	f7f7 fb91 	bl	8000608 <__aeabi_dmul>
 8008ee6:	4680      	mov	r8, r0
 8008ee8:	4689      	mov	r9, r1
 8008eea:	e7c5      	b.n	8008e78 <_dtoa_r+0x530>
 8008eec:	ec51 0b17 	vmov	r0, r1, d7
 8008ef0:	f7f7 fb8a 	bl	8000608 <__aeabi_dmul>
 8008ef4:	9b02      	ldr	r3, [sp, #8]
 8008ef6:	9d00      	ldr	r5, [sp, #0]
 8008ef8:	930f      	str	r3, [sp, #60]	; 0x3c
 8008efa:	ec41 0b19 	vmov	d9, r0, r1
 8008efe:	4649      	mov	r1, r9
 8008f00:	4640      	mov	r0, r8
 8008f02:	f7f7 fe31 	bl	8000b68 <__aeabi_d2iz>
 8008f06:	4606      	mov	r6, r0
 8008f08:	f7f7 fb14 	bl	8000534 <__aeabi_i2d>
 8008f0c:	3630      	adds	r6, #48	; 0x30
 8008f0e:	4602      	mov	r2, r0
 8008f10:	460b      	mov	r3, r1
 8008f12:	4640      	mov	r0, r8
 8008f14:	4649      	mov	r1, r9
 8008f16:	f7f7 f9bf 	bl	8000298 <__aeabi_dsub>
 8008f1a:	f805 6b01 	strb.w	r6, [r5], #1
 8008f1e:	9b02      	ldr	r3, [sp, #8]
 8008f20:	429d      	cmp	r5, r3
 8008f22:	4680      	mov	r8, r0
 8008f24:	4689      	mov	r9, r1
 8008f26:	f04f 0200 	mov.w	r2, #0
 8008f2a:	d124      	bne.n	8008f76 <_dtoa_r+0x62e>
 8008f2c:	4b1b      	ldr	r3, [pc, #108]	; (8008f9c <_dtoa_r+0x654>)
 8008f2e:	ec51 0b19 	vmov	r0, r1, d9
 8008f32:	f7f7 f9b3 	bl	800029c <__adddf3>
 8008f36:	4602      	mov	r2, r0
 8008f38:	460b      	mov	r3, r1
 8008f3a:	4640      	mov	r0, r8
 8008f3c:	4649      	mov	r1, r9
 8008f3e:	f7f7 fdf3 	bl	8000b28 <__aeabi_dcmpgt>
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d173      	bne.n	800902e <_dtoa_r+0x6e6>
 8008f46:	ec53 2b19 	vmov	r2, r3, d9
 8008f4a:	4914      	ldr	r1, [pc, #80]	; (8008f9c <_dtoa_r+0x654>)
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	f7f7 f9a3 	bl	8000298 <__aeabi_dsub>
 8008f52:	4602      	mov	r2, r0
 8008f54:	460b      	mov	r3, r1
 8008f56:	4640      	mov	r0, r8
 8008f58:	4649      	mov	r1, r9
 8008f5a:	f7f7 fdc7 	bl	8000aec <__aeabi_dcmplt>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	f43f af2f 	beq.w	8008dc2 <_dtoa_r+0x47a>
 8008f64:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f66:	1e6b      	subs	r3, r5, #1
 8008f68:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f6e:	2b30      	cmp	r3, #48	; 0x30
 8008f70:	d0f8      	beq.n	8008f64 <_dtoa_r+0x61c>
 8008f72:	46bb      	mov	fp, r7
 8008f74:	e04a      	b.n	800900c <_dtoa_r+0x6c4>
 8008f76:	4b06      	ldr	r3, [pc, #24]	; (8008f90 <_dtoa_r+0x648>)
 8008f78:	f7f7 fb46 	bl	8000608 <__aeabi_dmul>
 8008f7c:	4680      	mov	r8, r0
 8008f7e:	4689      	mov	r9, r1
 8008f80:	e7bd      	b.n	8008efe <_dtoa_r+0x5b6>
 8008f82:	bf00      	nop
 8008f84:	0800c1f8 	.word	0x0800c1f8
 8008f88:	0800c1d0 	.word	0x0800c1d0
 8008f8c:	3ff00000 	.word	0x3ff00000
 8008f90:	40240000 	.word	0x40240000
 8008f94:	401c0000 	.word	0x401c0000
 8008f98:	40140000 	.word	0x40140000
 8008f9c:	3fe00000 	.word	0x3fe00000
 8008fa0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008fa4:	9d00      	ldr	r5, [sp, #0]
 8008fa6:	4642      	mov	r2, r8
 8008fa8:	464b      	mov	r3, r9
 8008faa:	4630      	mov	r0, r6
 8008fac:	4639      	mov	r1, r7
 8008fae:	f7f7 fc55 	bl	800085c <__aeabi_ddiv>
 8008fb2:	f7f7 fdd9 	bl	8000b68 <__aeabi_d2iz>
 8008fb6:	9001      	str	r0, [sp, #4]
 8008fb8:	f7f7 fabc 	bl	8000534 <__aeabi_i2d>
 8008fbc:	4642      	mov	r2, r8
 8008fbe:	464b      	mov	r3, r9
 8008fc0:	f7f7 fb22 	bl	8000608 <__aeabi_dmul>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	4630      	mov	r0, r6
 8008fca:	4639      	mov	r1, r7
 8008fcc:	f7f7 f964 	bl	8000298 <__aeabi_dsub>
 8008fd0:	9e01      	ldr	r6, [sp, #4]
 8008fd2:	9f04      	ldr	r7, [sp, #16]
 8008fd4:	3630      	adds	r6, #48	; 0x30
 8008fd6:	f805 6b01 	strb.w	r6, [r5], #1
 8008fda:	9e00      	ldr	r6, [sp, #0]
 8008fdc:	1bae      	subs	r6, r5, r6
 8008fde:	42b7      	cmp	r7, r6
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	d134      	bne.n	8009050 <_dtoa_r+0x708>
 8008fe6:	f7f7 f959 	bl	800029c <__adddf3>
 8008fea:	4642      	mov	r2, r8
 8008fec:	464b      	mov	r3, r9
 8008fee:	4606      	mov	r6, r0
 8008ff0:	460f      	mov	r7, r1
 8008ff2:	f7f7 fd99 	bl	8000b28 <__aeabi_dcmpgt>
 8008ff6:	b9c8      	cbnz	r0, 800902c <_dtoa_r+0x6e4>
 8008ff8:	4642      	mov	r2, r8
 8008ffa:	464b      	mov	r3, r9
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	4639      	mov	r1, r7
 8009000:	f7f7 fd6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009004:	b110      	cbz	r0, 800900c <_dtoa_r+0x6c4>
 8009006:	9b01      	ldr	r3, [sp, #4]
 8009008:	07db      	lsls	r3, r3, #31
 800900a:	d40f      	bmi.n	800902c <_dtoa_r+0x6e4>
 800900c:	4651      	mov	r1, sl
 800900e:	4620      	mov	r0, r4
 8009010:	f000 fbcc 	bl	80097ac <_Bfree>
 8009014:	2300      	movs	r3, #0
 8009016:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009018:	702b      	strb	r3, [r5, #0]
 800901a:	f10b 0301 	add.w	r3, fp, #1
 800901e:	6013      	str	r3, [r2, #0]
 8009020:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009022:	2b00      	cmp	r3, #0
 8009024:	f43f ace2 	beq.w	80089ec <_dtoa_r+0xa4>
 8009028:	601d      	str	r5, [r3, #0]
 800902a:	e4df      	b.n	80089ec <_dtoa_r+0xa4>
 800902c:	465f      	mov	r7, fp
 800902e:	462b      	mov	r3, r5
 8009030:	461d      	mov	r5, r3
 8009032:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009036:	2a39      	cmp	r2, #57	; 0x39
 8009038:	d106      	bne.n	8009048 <_dtoa_r+0x700>
 800903a:	9a00      	ldr	r2, [sp, #0]
 800903c:	429a      	cmp	r2, r3
 800903e:	d1f7      	bne.n	8009030 <_dtoa_r+0x6e8>
 8009040:	9900      	ldr	r1, [sp, #0]
 8009042:	2230      	movs	r2, #48	; 0x30
 8009044:	3701      	adds	r7, #1
 8009046:	700a      	strb	r2, [r1, #0]
 8009048:	781a      	ldrb	r2, [r3, #0]
 800904a:	3201      	adds	r2, #1
 800904c:	701a      	strb	r2, [r3, #0]
 800904e:	e790      	b.n	8008f72 <_dtoa_r+0x62a>
 8009050:	4ba3      	ldr	r3, [pc, #652]	; (80092e0 <_dtoa_r+0x998>)
 8009052:	2200      	movs	r2, #0
 8009054:	f7f7 fad8 	bl	8000608 <__aeabi_dmul>
 8009058:	2200      	movs	r2, #0
 800905a:	2300      	movs	r3, #0
 800905c:	4606      	mov	r6, r0
 800905e:	460f      	mov	r7, r1
 8009060:	f7f7 fd3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009064:	2800      	cmp	r0, #0
 8009066:	d09e      	beq.n	8008fa6 <_dtoa_r+0x65e>
 8009068:	e7d0      	b.n	800900c <_dtoa_r+0x6c4>
 800906a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800906c:	2a00      	cmp	r2, #0
 800906e:	f000 80ca 	beq.w	8009206 <_dtoa_r+0x8be>
 8009072:	9a07      	ldr	r2, [sp, #28]
 8009074:	2a01      	cmp	r2, #1
 8009076:	f300 80ad 	bgt.w	80091d4 <_dtoa_r+0x88c>
 800907a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800907c:	2a00      	cmp	r2, #0
 800907e:	f000 80a5 	beq.w	80091cc <_dtoa_r+0x884>
 8009082:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009086:	9e08      	ldr	r6, [sp, #32]
 8009088:	9d05      	ldr	r5, [sp, #20]
 800908a:	9a05      	ldr	r2, [sp, #20]
 800908c:	441a      	add	r2, r3
 800908e:	9205      	str	r2, [sp, #20]
 8009090:	9a06      	ldr	r2, [sp, #24]
 8009092:	2101      	movs	r1, #1
 8009094:	441a      	add	r2, r3
 8009096:	4620      	mov	r0, r4
 8009098:	9206      	str	r2, [sp, #24]
 800909a:	f000 fc87 	bl	80099ac <__i2b>
 800909e:	4607      	mov	r7, r0
 80090a0:	b165      	cbz	r5, 80090bc <_dtoa_r+0x774>
 80090a2:	9b06      	ldr	r3, [sp, #24]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	dd09      	ble.n	80090bc <_dtoa_r+0x774>
 80090a8:	42ab      	cmp	r3, r5
 80090aa:	9a05      	ldr	r2, [sp, #20]
 80090ac:	bfa8      	it	ge
 80090ae:	462b      	movge	r3, r5
 80090b0:	1ad2      	subs	r2, r2, r3
 80090b2:	9205      	str	r2, [sp, #20]
 80090b4:	9a06      	ldr	r2, [sp, #24]
 80090b6:	1aed      	subs	r5, r5, r3
 80090b8:	1ad3      	subs	r3, r2, r3
 80090ba:	9306      	str	r3, [sp, #24]
 80090bc:	9b08      	ldr	r3, [sp, #32]
 80090be:	b1f3      	cbz	r3, 80090fe <_dtoa_r+0x7b6>
 80090c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 80a3 	beq.w	800920e <_dtoa_r+0x8c6>
 80090c8:	2e00      	cmp	r6, #0
 80090ca:	dd10      	ble.n	80090ee <_dtoa_r+0x7a6>
 80090cc:	4639      	mov	r1, r7
 80090ce:	4632      	mov	r2, r6
 80090d0:	4620      	mov	r0, r4
 80090d2:	f000 fd2b 	bl	8009b2c <__pow5mult>
 80090d6:	4652      	mov	r2, sl
 80090d8:	4601      	mov	r1, r0
 80090da:	4607      	mov	r7, r0
 80090dc:	4620      	mov	r0, r4
 80090de:	f000 fc7b 	bl	80099d8 <__multiply>
 80090e2:	4651      	mov	r1, sl
 80090e4:	4680      	mov	r8, r0
 80090e6:	4620      	mov	r0, r4
 80090e8:	f000 fb60 	bl	80097ac <_Bfree>
 80090ec:	46c2      	mov	sl, r8
 80090ee:	9b08      	ldr	r3, [sp, #32]
 80090f0:	1b9a      	subs	r2, r3, r6
 80090f2:	d004      	beq.n	80090fe <_dtoa_r+0x7b6>
 80090f4:	4651      	mov	r1, sl
 80090f6:	4620      	mov	r0, r4
 80090f8:	f000 fd18 	bl	8009b2c <__pow5mult>
 80090fc:	4682      	mov	sl, r0
 80090fe:	2101      	movs	r1, #1
 8009100:	4620      	mov	r0, r4
 8009102:	f000 fc53 	bl	80099ac <__i2b>
 8009106:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009108:	2b00      	cmp	r3, #0
 800910a:	4606      	mov	r6, r0
 800910c:	f340 8081 	ble.w	8009212 <_dtoa_r+0x8ca>
 8009110:	461a      	mov	r2, r3
 8009112:	4601      	mov	r1, r0
 8009114:	4620      	mov	r0, r4
 8009116:	f000 fd09 	bl	8009b2c <__pow5mult>
 800911a:	9b07      	ldr	r3, [sp, #28]
 800911c:	2b01      	cmp	r3, #1
 800911e:	4606      	mov	r6, r0
 8009120:	dd7a      	ble.n	8009218 <_dtoa_r+0x8d0>
 8009122:	f04f 0800 	mov.w	r8, #0
 8009126:	6933      	ldr	r3, [r6, #16]
 8009128:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800912c:	6918      	ldr	r0, [r3, #16]
 800912e:	f000 fbef 	bl	8009910 <__hi0bits>
 8009132:	f1c0 0020 	rsb	r0, r0, #32
 8009136:	9b06      	ldr	r3, [sp, #24]
 8009138:	4418      	add	r0, r3
 800913a:	f010 001f 	ands.w	r0, r0, #31
 800913e:	f000 8094 	beq.w	800926a <_dtoa_r+0x922>
 8009142:	f1c0 0320 	rsb	r3, r0, #32
 8009146:	2b04      	cmp	r3, #4
 8009148:	f340 8085 	ble.w	8009256 <_dtoa_r+0x90e>
 800914c:	9b05      	ldr	r3, [sp, #20]
 800914e:	f1c0 001c 	rsb	r0, r0, #28
 8009152:	4403      	add	r3, r0
 8009154:	9305      	str	r3, [sp, #20]
 8009156:	9b06      	ldr	r3, [sp, #24]
 8009158:	4403      	add	r3, r0
 800915a:	4405      	add	r5, r0
 800915c:	9306      	str	r3, [sp, #24]
 800915e:	9b05      	ldr	r3, [sp, #20]
 8009160:	2b00      	cmp	r3, #0
 8009162:	dd05      	ble.n	8009170 <_dtoa_r+0x828>
 8009164:	4651      	mov	r1, sl
 8009166:	461a      	mov	r2, r3
 8009168:	4620      	mov	r0, r4
 800916a:	f000 fd39 	bl	8009be0 <__lshift>
 800916e:	4682      	mov	sl, r0
 8009170:	9b06      	ldr	r3, [sp, #24]
 8009172:	2b00      	cmp	r3, #0
 8009174:	dd05      	ble.n	8009182 <_dtoa_r+0x83a>
 8009176:	4631      	mov	r1, r6
 8009178:	461a      	mov	r2, r3
 800917a:	4620      	mov	r0, r4
 800917c:	f000 fd30 	bl	8009be0 <__lshift>
 8009180:	4606      	mov	r6, r0
 8009182:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009184:	2b00      	cmp	r3, #0
 8009186:	d072      	beq.n	800926e <_dtoa_r+0x926>
 8009188:	4631      	mov	r1, r6
 800918a:	4650      	mov	r0, sl
 800918c:	f000 fd94 	bl	8009cb8 <__mcmp>
 8009190:	2800      	cmp	r0, #0
 8009192:	da6c      	bge.n	800926e <_dtoa_r+0x926>
 8009194:	2300      	movs	r3, #0
 8009196:	4651      	mov	r1, sl
 8009198:	220a      	movs	r2, #10
 800919a:	4620      	mov	r0, r4
 800919c:	f000 fb28 	bl	80097f0 <__multadd>
 80091a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80091a6:	4682      	mov	sl, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f000 81b0 	beq.w	800950e <_dtoa_r+0xbc6>
 80091ae:	2300      	movs	r3, #0
 80091b0:	4639      	mov	r1, r7
 80091b2:	220a      	movs	r2, #10
 80091b4:	4620      	mov	r0, r4
 80091b6:	f000 fb1b 	bl	80097f0 <__multadd>
 80091ba:	9b01      	ldr	r3, [sp, #4]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	4607      	mov	r7, r0
 80091c0:	f300 8096 	bgt.w	80092f0 <_dtoa_r+0x9a8>
 80091c4:	9b07      	ldr	r3, [sp, #28]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	dc59      	bgt.n	800927e <_dtoa_r+0x936>
 80091ca:	e091      	b.n	80092f0 <_dtoa_r+0x9a8>
 80091cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80091d2:	e758      	b.n	8009086 <_dtoa_r+0x73e>
 80091d4:	9b04      	ldr	r3, [sp, #16]
 80091d6:	1e5e      	subs	r6, r3, #1
 80091d8:	9b08      	ldr	r3, [sp, #32]
 80091da:	42b3      	cmp	r3, r6
 80091dc:	bfbf      	itttt	lt
 80091de:	9b08      	ldrlt	r3, [sp, #32]
 80091e0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80091e2:	9608      	strlt	r6, [sp, #32]
 80091e4:	1af3      	sublt	r3, r6, r3
 80091e6:	bfb4      	ite	lt
 80091e8:	18d2      	addlt	r2, r2, r3
 80091ea:	1b9e      	subge	r6, r3, r6
 80091ec:	9b04      	ldr	r3, [sp, #16]
 80091ee:	bfbc      	itt	lt
 80091f0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80091f2:	2600      	movlt	r6, #0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	bfb7      	itett	lt
 80091f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80091fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009200:	1a9d      	sublt	r5, r3, r2
 8009202:	2300      	movlt	r3, #0
 8009204:	e741      	b.n	800908a <_dtoa_r+0x742>
 8009206:	9e08      	ldr	r6, [sp, #32]
 8009208:	9d05      	ldr	r5, [sp, #20]
 800920a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800920c:	e748      	b.n	80090a0 <_dtoa_r+0x758>
 800920e:	9a08      	ldr	r2, [sp, #32]
 8009210:	e770      	b.n	80090f4 <_dtoa_r+0x7ac>
 8009212:	9b07      	ldr	r3, [sp, #28]
 8009214:	2b01      	cmp	r3, #1
 8009216:	dc19      	bgt.n	800924c <_dtoa_r+0x904>
 8009218:	9b02      	ldr	r3, [sp, #8]
 800921a:	b9bb      	cbnz	r3, 800924c <_dtoa_r+0x904>
 800921c:	9b03      	ldr	r3, [sp, #12]
 800921e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009222:	b99b      	cbnz	r3, 800924c <_dtoa_r+0x904>
 8009224:	9b03      	ldr	r3, [sp, #12]
 8009226:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800922a:	0d1b      	lsrs	r3, r3, #20
 800922c:	051b      	lsls	r3, r3, #20
 800922e:	b183      	cbz	r3, 8009252 <_dtoa_r+0x90a>
 8009230:	9b05      	ldr	r3, [sp, #20]
 8009232:	3301      	adds	r3, #1
 8009234:	9305      	str	r3, [sp, #20]
 8009236:	9b06      	ldr	r3, [sp, #24]
 8009238:	3301      	adds	r3, #1
 800923a:	9306      	str	r3, [sp, #24]
 800923c:	f04f 0801 	mov.w	r8, #1
 8009240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009242:	2b00      	cmp	r3, #0
 8009244:	f47f af6f 	bne.w	8009126 <_dtoa_r+0x7de>
 8009248:	2001      	movs	r0, #1
 800924a:	e774      	b.n	8009136 <_dtoa_r+0x7ee>
 800924c:	f04f 0800 	mov.w	r8, #0
 8009250:	e7f6      	b.n	8009240 <_dtoa_r+0x8f8>
 8009252:	4698      	mov	r8, r3
 8009254:	e7f4      	b.n	8009240 <_dtoa_r+0x8f8>
 8009256:	d082      	beq.n	800915e <_dtoa_r+0x816>
 8009258:	9a05      	ldr	r2, [sp, #20]
 800925a:	331c      	adds	r3, #28
 800925c:	441a      	add	r2, r3
 800925e:	9205      	str	r2, [sp, #20]
 8009260:	9a06      	ldr	r2, [sp, #24]
 8009262:	441a      	add	r2, r3
 8009264:	441d      	add	r5, r3
 8009266:	9206      	str	r2, [sp, #24]
 8009268:	e779      	b.n	800915e <_dtoa_r+0x816>
 800926a:	4603      	mov	r3, r0
 800926c:	e7f4      	b.n	8009258 <_dtoa_r+0x910>
 800926e:	9b04      	ldr	r3, [sp, #16]
 8009270:	2b00      	cmp	r3, #0
 8009272:	dc37      	bgt.n	80092e4 <_dtoa_r+0x99c>
 8009274:	9b07      	ldr	r3, [sp, #28]
 8009276:	2b02      	cmp	r3, #2
 8009278:	dd34      	ble.n	80092e4 <_dtoa_r+0x99c>
 800927a:	9b04      	ldr	r3, [sp, #16]
 800927c:	9301      	str	r3, [sp, #4]
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	b963      	cbnz	r3, 800929c <_dtoa_r+0x954>
 8009282:	4631      	mov	r1, r6
 8009284:	2205      	movs	r2, #5
 8009286:	4620      	mov	r0, r4
 8009288:	f000 fab2 	bl	80097f0 <__multadd>
 800928c:	4601      	mov	r1, r0
 800928e:	4606      	mov	r6, r0
 8009290:	4650      	mov	r0, sl
 8009292:	f000 fd11 	bl	8009cb8 <__mcmp>
 8009296:	2800      	cmp	r0, #0
 8009298:	f73f adbb 	bgt.w	8008e12 <_dtoa_r+0x4ca>
 800929c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800929e:	9d00      	ldr	r5, [sp, #0]
 80092a0:	ea6f 0b03 	mvn.w	fp, r3
 80092a4:	f04f 0800 	mov.w	r8, #0
 80092a8:	4631      	mov	r1, r6
 80092aa:	4620      	mov	r0, r4
 80092ac:	f000 fa7e 	bl	80097ac <_Bfree>
 80092b0:	2f00      	cmp	r7, #0
 80092b2:	f43f aeab 	beq.w	800900c <_dtoa_r+0x6c4>
 80092b6:	f1b8 0f00 	cmp.w	r8, #0
 80092ba:	d005      	beq.n	80092c8 <_dtoa_r+0x980>
 80092bc:	45b8      	cmp	r8, r7
 80092be:	d003      	beq.n	80092c8 <_dtoa_r+0x980>
 80092c0:	4641      	mov	r1, r8
 80092c2:	4620      	mov	r0, r4
 80092c4:	f000 fa72 	bl	80097ac <_Bfree>
 80092c8:	4639      	mov	r1, r7
 80092ca:	4620      	mov	r0, r4
 80092cc:	f000 fa6e 	bl	80097ac <_Bfree>
 80092d0:	e69c      	b.n	800900c <_dtoa_r+0x6c4>
 80092d2:	2600      	movs	r6, #0
 80092d4:	4637      	mov	r7, r6
 80092d6:	e7e1      	b.n	800929c <_dtoa_r+0x954>
 80092d8:	46bb      	mov	fp, r7
 80092da:	4637      	mov	r7, r6
 80092dc:	e599      	b.n	8008e12 <_dtoa_r+0x4ca>
 80092de:	bf00      	nop
 80092e0:	40240000 	.word	0x40240000
 80092e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 80c8 	beq.w	800947c <_dtoa_r+0xb34>
 80092ec:	9b04      	ldr	r3, [sp, #16]
 80092ee:	9301      	str	r3, [sp, #4]
 80092f0:	2d00      	cmp	r5, #0
 80092f2:	dd05      	ble.n	8009300 <_dtoa_r+0x9b8>
 80092f4:	4639      	mov	r1, r7
 80092f6:	462a      	mov	r2, r5
 80092f8:	4620      	mov	r0, r4
 80092fa:	f000 fc71 	bl	8009be0 <__lshift>
 80092fe:	4607      	mov	r7, r0
 8009300:	f1b8 0f00 	cmp.w	r8, #0
 8009304:	d05b      	beq.n	80093be <_dtoa_r+0xa76>
 8009306:	6879      	ldr	r1, [r7, #4]
 8009308:	4620      	mov	r0, r4
 800930a:	f000 fa0f 	bl	800972c <_Balloc>
 800930e:	4605      	mov	r5, r0
 8009310:	b928      	cbnz	r0, 800931e <_dtoa_r+0x9d6>
 8009312:	4b83      	ldr	r3, [pc, #524]	; (8009520 <_dtoa_r+0xbd8>)
 8009314:	4602      	mov	r2, r0
 8009316:	f240 21ef 	movw	r1, #751	; 0x2ef
 800931a:	f7ff bb2e 	b.w	800897a <_dtoa_r+0x32>
 800931e:	693a      	ldr	r2, [r7, #16]
 8009320:	3202      	adds	r2, #2
 8009322:	0092      	lsls	r2, r2, #2
 8009324:	f107 010c 	add.w	r1, r7, #12
 8009328:	300c      	adds	r0, #12
 800932a:	f7ff fa6e 	bl	800880a <memcpy>
 800932e:	2201      	movs	r2, #1
 8009330:	4629      	mov	r1, r5
 8009332:	4620      	mov	r0, r4
 8009334:	f000 fc54 	bl	8009be0 <__lshift>
 8009338:	9b00      	ldr	r3, [sp, #0]
 800933a:	3301      	adds	r3, #1
 800933c:	9304      	str	r3, [sp, #16]
 800933e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009342:	4413      	add	r3, r2
 8009344:	9308      	str	r3, [sp, #32]
 8009346:	9b02      	ldr	r3, [sp, #8]
 8009348:	f003 0301 	and.w	r3, r3, #1
 800934c:	46b8      	mov	r8, r7
 800934e:	9306      	str	r3, [sp, #24]
 8009350:	4607      	mov	r7, r0
 8009352:	9b04      	ldr	r3, [sp, #16]
 8009354:	4631      	mov	r1, r6
 8009356:	3b01      	subs	r3, #1
 8009358:	4650      	mov	r0, sl
 800935a:	9301      	str	r3, [sp, #4]
 800935c:	f7ff fa6a 	bl	8008834 <quorem>
 8009360:	4641      	mov	r1, r8
 8009362:	9002      	str	r0, [sp, #8]
 8009364:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009368:	4650      	mov	r0, sl
 800936a:	f000 fca5 	bl	8009cb8 <__mcmp>
 800936e:	463a      	mov	r2, r7
 8009370:	9005      	str	r0, [sp, #20]
 8009372:	4631      	mov	r1, r6
 8009374:	4620      	mov	r0, r4
 8009376:	f000 fcbb 	bl	8009cf0 <__mdiff>
 800937a:	68c2      	ldr	r2, [r0, #12]
 800937c:	4605      	mov	r5, r0
 800937e:	bb02      	cbnz	r2, 80093c2 <_dtoa_r+0xa7a>
 8009380:	4601      	mov	r1, r0
 8009382:	4650      	mov	r0, sl
 8009384:	f000 fc98 	bl	8009cb8 <__mcmp>
 8009388:	4602      	mov	r2, r0
 800938a:	4629      	mov	r1, r5
 800938c:	4620      	mov	r0, r4
 800938e:	9209      	str	r2, [sp, #36]	; 0x24
 8009390:	f000 fa0c 	bl	80097ac <_Bfree>
 8009394:	9b07      	ldr	r3, [sp, #28]
 8009396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009398:	9d04      	ldr	r5, [sp, #16]
 800939a:	ea43 0102 	orr.w	r1, r3, r2
 800939e:	9b06      	ldr	r3, [sp, #24]
 80093a0:	4319      	orrs	r1, r3
 80093a2:	d110      	bne.n	80093c6 <_dtoa_r+0xa7e>
 80093a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80093a8:	d029      	beq.n	80093fe <_dtoa_r+0xab6>
 80093aa:	9b05      	ldr	r3, [sp, #20]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	dd02      	ble.n	80093b6 <_dtoa_r+0xa6e>
 80093b0:	9b02      	ldr	r3, [sp, #8]
 80093b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80093b6:	9b01      	ldr	r3, [sp, #4]
 80093b8:	f883 9000 	strb.w	r9, [r3]
 80093bc:	e774      	b.n	80092a8 <_dtoa_r+0x960>
 80093be:	4638      	mov	r0, r7
 80093c0:	e7ba      	b.n	8009338 <_dtoa_r+0x9f0>
 80093c2:	2201      	movs	r2, #1
 80093c4:	e7e1      	b.n	800938a <_dtoa_r+0xa42>
 80093c6:	9b05      	ldr	r3, [sp, #20]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	db04      	blt.n	80093d6 <_dtoa_r+0xa8e>
 80093cc:	9907      	ldr	r1, [sp, #28]
 80093ce:	430b      	orrs	r3, r1
 80093d0:	9906      	ldr	r1, [sp, #24]
 80093d2:	430b      	orrs	r3, r1
 80093d4:	d120      	bne.n	8009418 <_dtoa_r+0xad0>
 80093d6:	2a00      	cmp	r2, #0
 80093d8:	dded      	ble.n	80093b6 <_dtoa_r+0xa6e>
 80093da:	4651      	mov	r1, sl
 80093dc:	2201      	movs	r2, #1
 80093de:	4620      	mov	r0, r4
 80093e0:	f000 fbfe 	bl	8009be0 <__lshift>
 80093e4:	4631      	mov	r1, r6
 80093e6:	4682      	mov	sl, r0
 80093e8:	f000 fc66 	bl	8009cb8 <__mcmp>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	dc03      	bgt.n	80093f8 <_dtoa_r+0xab0>
 80093f0:	d1e1      	bne.n	80093b6 <_dtoa_r+0xa6e>
 80093f2:	f019 0f01 	tst.w	r9, #1
 80093f6:	d0de      	beq.n	80093b6 <_dtoa_r+0xa6e>
 80093f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80093fc:	d1d8      	bne.n	80093b0 <_dtoa_r+0xa68>
 80093fe:	9a01      	ldr	r2, [sp, #4]
 8009400:	2339      	movs	r3, #57	; 0x39
 8009402:	7013      	strb	r3, [r2, #0]
 8009404:	462b      	mov	r3, r5
 8009406:	461d      	mov	r5, r3
 8009408:	3b01      	subs	r3, #1
 800940a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800940e:	2a39      	cmp	r2, #57	; 0x39
 8009410:	d06c      	beq.n	80094ec <_dtoa_r+0xba4>
 8009412:	3201      	adds	r2, #1
 8009414:	701a      	strb	r2, [r3, #0]
 8009416:	e747      	b.n	80092a8 <_dtoa_r+0x960>
 8009418:	2a00      	cmp	r2, #0
 800941a:	dd07      	ble.n	800942c <_dtoa_r+0xae4>
 800941c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009420:	d0ed      	beq.n	80093fe <_dtoa_r+0xab6>
 8009422:	9a01      	ldr	r2, [sp, #4]
 8009424:	f109 0301 	add.w	r3, r9, #1
 8009428:	7013      	strb	r3, [r2, #0]
 800942a:	e73d      	b.n	80092a8 <_dtoa_r+0x960>
 800942c:	9b04      	ldr	r3, [sp, #16]
 800942e:	9a08      	ldr	r2, [sp, #32]
 8009430:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009434:	4293      	cmp	r3, r2
 8009436:	d043      	beq.n	80094c0 <_dtoa_r+0xb78>
 8009438:	4651      	mov	r1, sl
 800943a:	2300      	movs	r3, #0
 800943c:	220a      	movs	r2, #10
 800943e:	4620      	mov	r0, r4
 8009440:	f000 f9d6 	bl	80097f0 <__multadd>
 8009444:	45b8      	cmp	r8, r7
 8009446:	4682      	mov	sl, r0
 8009448:	f04f 0300 	mov.w	r3, #0
 800944c:	f04f 020a 	mov.w	r2, #10
 8009450:	4641      	mov	r1, r8
 8009452:	4620      	mov	r0, r4
 8009454:	d107      	bne.n	8009466 <_dtoa_r+0xb1e>
 8009456:	f000 f9cb 	bl	80097f0 <__multadd>
 800945a:	4680      	mov	r8, r0
 800945c:	4607      	mov	r7, r0
 800945e:	9b04      	ldr	r3, [sp, #16]
 8009460:	3301      	adds	r3, #1
 8009462:	9304      	str	r3, [sp, #16]
 8009464:	e775      	b.n	8009352 <_dtoa_r+0xa0a>
 8009466:	f000 f9c3 	bl	80097f0 <__multadd>
 800946a:	4639      	mov	r1, r7
 800946c:	4680      	mov	r8, r0
 800946e:	2300      	movs	r3, #0
 8009470:	220a      	movs	r2, #10
 8009472:	4620      	mov	r0, r4
 8009474:	f000 f9bc 	bl	80097f0 <__multadd>
 8009478:	4607      	mov	r7, r0
 800947a:	e7f0      	b.n	800945e <_dtoa_r+0xb16>
 800947c:	9b04      	ldr	r3, [sp, #16]
 800947e:	9301      	str	r3, [sp, #4]
 8009480:	9d00      	ldr	r5, [sp, #0]
 8009482:	4631      	mov	r1, r6
 8009484:	4650      	mov	r0, sl
 8009486:	f7ff f9d5 	bl	8008834 <quorem>
 800948a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800948e:	9b00      	ldr	r3, [sp, #0]
 8009490:	f805 9b01 	strb.w	r9, [r5], #1
 8009494:	1aea      	subs	r2, r5, r3
 8009496:	9b01      	ldr	r3, [sp, #4]
 8009498:	4293      	cmp	r3, r2
 800949a:	dd07      	ble.n	80094ac <_dtoa_r+0xb64>
 800949c:	4651      	mov	r1, sl
 800949e:	2300      	movs	r3, #0
 80094a0:	220a      	movs	r2, #10
 80094a2:	4620      	mov	r0, r4
 80094a4:	f000 f9a4 	bl	80097f0 <__multadd>
 80094a8:	4682      	mov	sl, r0
 80094aa:	e7ea      	b.n	8009482 <_dtoa_r+0xb3a>
 80094ac:	9b01      	ldr	r3, [sp, #4]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	bfc8      	it	gt
 80094b2:	461d      	movgt	r5, r3
 80094b4:	9b00      	ldr	r3, [sp, #0]
 80094b6:	bfd8      	it	le
 80094b8:	2501      	movle	r5, #1
 80094ba:	441d      	add	r5, r3
 80094bc:	f04f 0800 	mov.w	r8, #0
 80094c0:	4651      	mov	r1, sl
 80094c2:	2201      	movs	r2, #1
 80094c4:	4620      	mov	r0, r4
 80094c6:	f000 fb8b 	bl	8009be0 <__lshift>
 80094ca:	4631      	mov	r1, r6
 80094cc:	4682      	mov	sl, r0
 80094ce:	f000 fbf3 	bl	8009cb8 <__mcmp>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	dc96      	bgt.n	8009404 <_dtoa_r+0xabc>
 80094d6:	d102      	bne.n	80094de <_dtoa_r+0xb96>
 80094d8:	f019 0f01 	tst.w	r9, #1
 80094dc:	d192      	bne.n	8009404 <_dtoa_r+0xabc>
 80094de:	462b      	mov	r3, r5
 80094e0:	461d      	mov	r5, r3
 80094e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094e6:	2a30      	cmp	r2, #48	; 0x30
 80094e8:	d0fa      	beq.n	80094e0 <_dtoa_r+0xb98>
 80094ea:	e6dd      	b.n	80092a8 <_dtoa_r+0x960>
 80094ec:	9a00      	ldr	r2, [sp, #0]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d189      	bne.n	8009406 <_dtoa_r+0xabe>
 80094f2:	f10b 0b01 	add.w	fp, fp, #1
 80094f6:	2331      	movs	r3, #49	; 0x31
 80094f8:	e796      	b.n	8009428 <_dtoa_r+0xae0>
 80094fa:	4b0a      	ldr	r3, [pc, #40]	; (8009524 <_dtoa_r+0xbdc>)
 80094fc:	f7ff ba99 	b.w	8008a32 <_dtoa_r+0xea>
 8009500:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009502:	2b00      	cmp	r3, #0
 8009504:	f47f aa6d 	bne.w	80089e2 <_dtoa_r+0x9a>
 8009508:	4b07      	ldr	r3, [pc, #28]	; (8009528 <_dtoa_r+0xbe0>)
 800950a:	f7ff ba92 	b.w	8008a32 <_dtoa_r+0xea>
 800950e:	9b01      	ldr	r3, [sp, #4]
 8009510:	2b00      	cmp	r3, #0
 8009512:	dcb5      	bgt.n	8009480 <_dtoa_r+0xb38>
 8009514:	9b07      	ldr	r3, [sp, #28]
 8009516:	2b02      	cmp	r3, #2
 8009518:	f73f aeb1 	bgt.w	800927e <_dtoa_r+0x936>
 800951c:	e7b0      	b.n	8009480 <_dtoa_r+0xb38>
 800951e:	bf00      	nop
 8009520:	0800c165 	.word	0x0800c165
 8009524:	0800c0c0 	.word	0x0800c0c0
 8009528:	0800c0e9 	.word	0x0800c0e9

0800952c <_free_r>:
 800952c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800952e:	2900      	cmp	r1, #0
 8009530:	d044      	beq.n	80095bc <_free_r+0x90>
 8009532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009536:	9001      	str	r0, [sp, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	f1a1 0404 	sub.w	r4, r1, #4
 800953e:	bfb8      	it	lt
 8009540:	18e4      	addlt	r4, r4, r3
 8009542:	f000 f8e7 	bl	8009714 <__malloc_lock>
 8009546:	4a1e      	ldr	r2, [pc, #120]	; (80095c0 <_free_r+0x94>)
 8009548:	9801      	ldr	r0, [sp, #4]
 800954a:	6813      	ldr	r3, [r2, #0]
 800954c:	b933      	cbnz	r3, 800955c <_free_r+0x30>
 800954e:	6063      	str	r3, [r4, #4]
 8009550:	6014      	str	r4, [r2, #0]
 8009552:	b003      	add	sp, #12
 8009554:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009558:	f000 b8e2 	b.w	8009720 <__malloc_unlock>
 800955c:	42a3      	cmp	r3, r4
 800955e:	d908      	bls.n	8009572 <_free_r+0x46>
 8009560:	6825      	ldr	r5, [r4, #0]
 8009562:	1961      	adds	r1, r4, r5
 8009564:	428b      	cmp	r3, r1
 8009566:	bf01      	itttt	eq
 8009568:	6819      	ldreq	r1, [r3, #0]
 800956a:	685b      	ldreq	r3, [r3, #4]
 800956c:	1949      	addeq	r1, r1, r5
 800956e:	6021      	streq	r1, [r4, #0]
 8009570:	e7ed      	b.n	800954e <_free_r+0x22>
 8009572:	461a      	mov	r2, r3
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	b10b      	cbz	r3, 800957c <_free_r+0x50>
 8009578:	42a3      	cmp	r3, r4
 800957a:	d9fa      	bls.n	8009572 <_free_r+0x46>
 800957c:	6811      	ldr	r1, [r2, #0]
 800957e:	1855      	adds	r5, r2, r1
 8009580:	42a5      	cmp	r5, r4
 8009582:	d10b      	bne.n	800959c <_free_r+0x70>
 8009584:	6824      	ldr	r4, [r4, #0]
 8009586:	4421      	add	r1, r4
 8009588:	1854      	adds	r4, r2, r1
 800958a:	42a3      	cmp	r3, r4
 800958c:	6011      	str	r1, [r2, #0]
 800958e:	d1e0      	bne.n	8009552 <_free_r+0x26>
 8009590:	681c      	ldr	r4, [r3, #0]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	6053      	str	r3, [r2, #4]
 8009596:	440c      	add	r4, r1
 8009598:	6014      	str	r4, [r2, #0]
 800959a:	e7da      	b.n	8009552 <_free_r+0x26>
 800959c:	d902      	bls.n	80095a4 <_free_r+0x78>
 800959e:	230c      	movs	r3, #12
 80095a0:	6003      	str	r3, [r0, #0]
 80095a2:	e7d6      	b.n	8009552 <_free_r+0x26>
 80095a4:	6825      	ldr	r5, [r4, #0]
 80095a6:	1961      	adds	r1, r4, r5
 80095a8:	428b      	cmp	r3, r1
 80095aa:	bf04      	itt	eq
 80095ac:	6819      	ldreq	r1, [r3, #0]
 80095ae:	685b      	ldreq	r3, [r3, #4]
 80095b0:	6063      	str	r3, [r4, #4]
 80095b2:	bf04      	itt	eq
 80095b4:	1949      	addeq	r1, r1, r5
 80095b6:	6021      	streq	r1, [r4, #0]
 80095b8:	6054      	str	r4, [r2, #4]
 80095ba:	e7ca      	b.n	8009552 <_free_r+0x26>
 80095bc:	b003      	add	sp, #12
 80095be:	bd30      	pop	{r4, r5, pc}
 80095c0:	20004e54 	.word	0x20004e54

080095c4 <malloc>:
 80095c4:	4b02      	ldr	r3, [pc, #8]	; (80095d0 <malloc+0xc>)
 80095c6:	4601      	mov	r1, r0
 80095c8:	6818      	ldr	r0, [r3, #0]
 80095ca:	f000 b823 	b.w	8009614 <_malloc_r>
 80095ce:	bf00      	nop
 80095d0:	20000078 	.word	0x20000078

080095d4 <sbrk_aligned>:
 80095d4:	b570      	push	{r4, r5, r6, lr}
 80095d6:	4e0e      	ldr	r6, [pc, #56]	; (8009610 <sbrk_aligned+0x3c>)
 80095d8:	460c      	mov	r4, r1
 80095da:	6831      	ldr	r1, [r6, #0]
 80095dc:	4605      	mov	r5, r0
 80095de:	b911      	cbnz	r1, 80095e6 <sbrk_aligned+0x12>
 80095e0:	f001 fe1a 	bl	800b218 <_sbrk_r>
 80095e4:	6030      	str	r0, [r6, #0]
 80095e6:	4621      	mov	r1, r4
 80095e8:	4628      	mov	r0, r5
 80095ea:	f001 fe15 	bl	800b218 <_sbrk_r>
 80095ee:	1c43      	adds	r3, r0, #1
 80095f0:	d00a      	beq.n	8009608 <sbrk_aligned+0x34>
 80095f2:	1cc4      	adds	r4, r0, #3
 80095f4:	f024 0403 	bic.w	r4, r4, #3
 80095f8:	42a0      	cmp	r0, r4
 80095fa:	d007      	beq.n	800960c <sbrk_aligned+0x38>
 80095fc:	1a21      	subs	r1, r4, r0
 80095fe:	4628      	mov	r0, r5
 8009600:	f001 fe0a 	bl	800b218 <_sbrk_r>
 8009604:	3001      	adds	r0, #1
 8009606:	d101      	bne.n	800960c <sbrk_aligned+0x38>
 8009608:	f04f 34ff 	mov.w	r4, #4294967295
 800960c:	4620      	mov	r0, r4
 800960e:	bd70      	pop	{r4, r5, r6, pc}
 8009610:	20004e58 	.word	0x20004e58

08009614 <_malloc_r>:
 8009614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009618:	1ccd      	adds	r5, r1, #3
 800961a:	f025 0503 	bic.w	r5, r5, #3
 800961e:	3508      	adds	r5, #8
 8009620:	2d0c      	cmp	r5, #12
 8009622:	bf38      	it	cc
 8009624:	250c      	movcc	r5, #12
 8009626:	2d00      	cmp	r5, #0
 8009628:	4607      	mov	r7, r0
 800962a:	db01      	blt.n	8009630 <_malloc_r+0x1c>
 800962c:	42a9      	cmp	r1, r5
 800962e:	d905      	bls.n	800963c <_malloc_r+0x28>
 8009630:	230c      	movs	r3, #12
 8009632:	603b      	str	r3, [r7, #0]
 8009634:	2600      	movs	r6, #0
 8009636:	4630      	mov	r0, r6
 8009638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800963c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009710 <_malloc_r+0xfc>
 8009640:	f000 f868 	bl	8009714 <__malloc_lock>
 8009644:	f8d8 3000 	ldr.w	r3, [r8]
 8009648:	461c      	mov	r4, r3
 800964a:	bb5c      	cbnz	r4, 80096a4 <_malloc_r+0x90>
 800964c:	4629      	mov	r1, r5
 800964e:	4638      	mov	r0, r7
 8009650:	f7ff ffc0 	bl	80095d4 <sbrk_aligned>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	4604      	mov	r4, r0
 8009658:	d155      	bne.n	8009706 <_malloc_r+0xf2>
 800965a:	f8d8 4000 	ldr.w	r4, [r8]
 800965e:	4626      	mov	r6, r4
 8009660:	2e00      	cmp	r6, #0
 8009662:	d145      	bne.n	80096f0 <_malloc_r+0xdc>
 8009664:	2c00      	cmp	r4, #0
 8009666:	d048      	beq.n	80096fa <_malloc_r+0xe6>
 8009668:	6823      	ldr	r3, [r4, #0]
 800966a:	4631      	mov	r1, r6
 800966c:	4638      	mov	r0, r7
 800966e:	eb04 0903 	add.w	r9, r4, r3
 8009672:	f001 fdd1 	bl	800b218 <_sbrk_r>
 8009676:	4581      	cmp	r9, r0
 8009678:	d13f      	bne.n	80096fa <_malloc_r+0xe6>
 800967a:	6821      	ldr	r1, [r4, #0]
 800967c:	1a6d      	subs	r5, r5, r1
 800967e:	4629      	mov	r1, r5
 8009680:	4638      	mov	r0, r7
 8009682:	f7ff ffa7 	bl	80095d4 <sbrk_aligned>
 8009686:	3001      	adds	r0, #1
 8009688:	d037      	beq.n	80096fa <_malloc_r+0xe6>
 800968a:	6823      	ldr	r3, [r4, #0]
 800968c:	442b      	add	r3, r5
 800968e:	6023      	str	r3, [r4, #0]
 8009690:	f8d8 3000 	ldr.w	r3, [r8]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d038      	beq.n	800970a <_malloc_r+0xf6>
 8009698:	685a      	ldr	r2, [r3, #4]
 800969a:	42a2      	cmp	r2, r4
 800969c:	d12b      	bne.n	80096f6 <_malloc_r+0xe2>
 800969e:	2200      	movs	r2, #0
 80096a0:	605a      	str	r2, [r3, #4]
 80096a2:	e00f      	b.n	80096c4 <_malloc_r+0xb0>
 80096a4:	6822      	ldr	r2, [r4, #0]
 80096a6:	1b52      	subs	r2, r2, r5
 80096a8:	d41f      	bmi.n	80096ea <_malloc_r+0xd6>
 80096aa:	2a0b      	cmp	r2, #11
 80096ac:	d917      	bls.n	80096de <_malloc_r+0xca>
 80096ae:	1961      	adds	r1, r4, r5
 80096b0:	42a3      	cmp	r3, r4
 80096b2:	6025      	str	r5, [r4, #0]
 80096b4:	bf18      	it	ne
 80096b6:	6059      	strne	r1, [r3, #4]
 80096b8:	6863      	ldr	r3, [r4, #4]
 80096ba:	bf08      	it	eq
 80096bc:	f8c8 1000 	streq.w	r1, [r8]
 80096c0:	5162      	str	r2, [r4, r5]
 80096c2:	604b      	str	r3, [r1, #4]
 80096c4:	4638      	mov	r0, r7
 80096c6:	f104 060b 	add.w	r6, r4, #11
 80096ca:	f000 f829 	bl	8009720 <__malloc_unlock>
 80096ce:	f026 0607 	bic.w	r6, r6, #7
 80096d2:	1d23      	adds	r3, r4, #4
 80096d4:	1af2      	subs	r2, r6, r3
 80096d6:	d0ae      	beq.n	8009636 <_malloc_r+0x22>
 80096d8:	1b9b      	subs	r3, r3, r6
 80096da:	50a3      	str	r3, [r4, r2]
 80096dc:	e7ab      	b.n	8009636 <_malloc_r+0x22>
 80096de:	42a3      	cmp	r3, r4
 80096e0:	6862      	ldr	r2, [r4, #4]
 80096e2:	d1dd      	bne.n	80096a0 <_malloc_r+0x8c>
 80096e4:	f8c8 2000 	str.w	r2, [r8]
 80096e8:	e7ec      	b.n	80096c4 <_malloc_r+0xb0>
 80096ea:	4623      	mov	r3, r4
 80096ec:	6864      	ldr	r4, [r4, #4]
 80096ee:	e7ac      	b.n	800964a <_malloc_r+0x36>
 80096f0:	4634      	mov	r4, r6
 80096f2:	6876      	ldr	r6, [r6, #4]
 80096f4:	e7b4      	b.n	8009660 <_malloc_r+0x4c>
 80096f6:	4613      	mov	r3, r2
 80096f8:	e7cc      	b.n	8009694 <_malloc_r+0x80>
 80096fa:	230c      	movs	r3, #12
 80096fc:	603b      	str	r3, [r7, #0]
 80096fe:	4638      	mov	r0, r7
 8009700:	f000 f80e 	bl	8009720 <__malloc_unlock>
 8009704:	e797      	b.n	8009636 <_malloc_r+0x22>
 8009706:	6025      	str	r5, [r4, #0]
 8009708:	e7dc      	b.n	80096c4 <_malloc_r+0xb0>
 800970a:	605b      	str	r3, [r3, #4]
 800970c:	deff      	udf	#255	; 0xff
 800970e:	bf00      	nop
 8009710:	20004e54 	.word	0x20004e54

08009714 <__malloc_lock>:
 8009714:	4801      	ldr	r0, [pc, #4]	; (800971c <__malloc_lock+0x8>)
 8009716:	f7ff b876 	b.w	8008806 <__retarget_lock_acquire_recursive>
 800971a:	bf00      	nop
 800971c:	20004e50 	.word	0x20004e50

08009720 <__malloc_unlock>:
 8009720:	4801      	ldr	r0, [pc, #4]	; (8009728 <__malloc_unlock+0x8>)
 8009722:	f7ff b871 	b.w	8008808 <__retarget_lock_release_recursive>
 8009726:	bf00      	nop
 8009728:	20004e50 	.word	0x20004e50

0800972c <_Balloc>:
 800972c:	b570      	push	{r4, r5, r6, lr}
 800972e:	69c6      	ldr	r6, [r0, #28]
 8009730:	4604      	mov	r4, r0
 8009732:	460d      	mov	r5, r1
 8009734:	b976      	cbnz	r6, 8009754 <_Balloc+0x28>
 8009736:	2010      	movs	r0, #16
 8009738:	f7ff ff44 	bl	80095c4 <malloc>
 800973c:	4602      	mov	r2, r0
 800973e:	61e0      	str	r0, [r4, #28]
 8009740:	b920      	cbnz	r0, 800974c <_Balloc+0x20>
 8009742:	4b18      	ldr	r3, [pc, #96]	; (80097a4 <_Balloc+0x78>)
 8009744:	4818      	ldr	r0, [pc, #96]	; (80097a8 <_Balloc+0x7c>)
 8009746:	216b      	movs	r1, #107	; 0x6b
 8009748:	f001 fd7e 	bl	800b248 <__assert_func>
 800974c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009750:	6006      	str	r6, [r0, #0]
 8009752:	60c6      	str	r6, [r0, #12]
 8009754:	69e6      	ldr	r6, [r4, #28]
 8009756:	68f3      	ldr	r3, [r6, #12]
 8009758:	b183      	cbz	r3, 800977c <_Balloc+0x50>
 800975a:	69e3      	ldr	r3, [r4, #28]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009762:	b9b8      	cbnz	r0, 8009794 <_Balloc+0x68>
 8009764:	2101      	movs	r1, #1
 8009766:	fa01 f605 	lsl.w	r6, r1, r5
 800976a:	1d72      	adds	r2, r6, #5
 800976c:	0092      	lsls	r2, r2, #2
 800976e:	4620      	mov	r0, r4
 8009770:	f001 fd88 	bl	800b284 <_calloc_r>
 8009774:	b160      	cbz	r0, 8009790 <_Balloc+0x64>
 8009776:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800977a:	e00e      	b.n	800979a <_Balloc+0x6e>
 800977c:	2221      	movs	r2, #33	; 0x21
 800977e:	2104      	movs	r1, #4
 8009780:	4620      	mov	r0, r4
 8009782:	f001 fd7f 	bl	800b284 <_calloc_r>
 8009786:	69e3      	ldr	r3, [r4, #28]
 8009788:	60f0      	str	r0, [r6, #12]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d1e4      	bne.n	800975a <_Balloc+0x2e>
 8009790:	2000      	movs	r0, #0
 8009792:	bd70      	pop	{r4, r5, r6, pc}
 8009794:	6802      	ldr	r2, [r0, #0]
 8009796:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800979a:	2300      	movs	r3, #0
 800979c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097a0:	e7f7      	b.n	8009792 <_Balloc+0x66>
 80097a2:	bf00      	nop
 80097a4:	0800c0f6 	.word	0x0800c0f6
 80097a8:	0800c176 	.word	0x0800c176

080097ac <_Bfree>:
 80097ac:	b570      	push	{r4, r5, r6, lr}
 80097ae:	69c6      	ldr	r6, [r0, #28]
 80097b0:	4605      	mov	r5, r0
 80097b2:	460c      	mov	r4, r1
 80097b4:	b976      	cbnz	r6, 80097d4 <_Bfree+0x28>
 80097b6:	2010      	movs	r0, #16
 80097b8:	f7ff ff04 	bl	80095c4 <malloc>
 80097bc:	4602      	mov	r2, r0
 80097be:	61e8      	str	r0, [r5, #28]
 80097c0:	b920      	cbnz	r0, 80097cc <_Bfree+0x20>
 80097c2:	4b09      	ldr	r3, [pc, #36]	; (80097e8 <_Bfree+0x3c>)
 80097c4:	4809      	ldr	r0, [pc, #36]	; (80097ec <_Bfree+0x40>)
 80097c6:	218f      	movs	r1, #143	; 0x8f
 80097c8:	f001 fd3e 	bl	800b248 <__assert_func>
 80097cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097d0:	6006      	str	r6, [r0, #0]
 80097d2:	60c6      	str	r6, [r0, #12]
 80097d4:	b13c      	cbz	r4, 80097e6 <_Bfree+0x3a>
 80097d6:	69eb      	ldr	r3, [r5, #28]
 80097d8:	6862      	ldr	r2, [r4, #4]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80097e0:	6021      	str	r1, [r4, #0]
 80097e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80097e6:	bd70      	pop	{r4, r5, r6, pc}
 80097e8:	0800c0f6 	.word	0x0800c0f6
 80097ec:	0800c176 	.word	0x0800c176

080097f0 <__multadd>:
 80097f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097f4:	690d      	ldr	r5, [r1, #16]
 80097f6:	4607      	mov	r7, r0
 80097f8:	460c      	mov	r4, r1
 80097fa:	461e      	mov	r6, r3
 80097fc:	f101 0c14 	add.w	ip, r1, #20
 8009800:	2000      	movs	r0, #0
 8009802:	f8dc 3000 	ldr.w	r3, [ip]
 8009806:	b299      	uxth	r1, r3
 8009808:	fb02 6101 	mla	r1, r2, r1, r6
 800980c:	0c1e      	lsrs	r6, r3, #16
 800980e:	0c0b      	lsrs	r3, r1, #16
 8009810:	fb02 3306 	mla	r3, r2, r6, r3
 8009814:	b289      	uxth	r1, r1
 8009816:	3001      	adds	r0, #1
 8009818:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800981c:	4285      	cmp	r5, r0
 800981e:	f84c 1b04 	str.w	r1, [ip], #4
 8009822:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009826:	dcec      	bgt.n	8009802 <__multadd+0x12>
 8009828:	b30e      	cbz	r6, 800986e <__multadd+0x7e>
 800982a:	68a3      	ldr	r3, [r4, #8]
 800982c:	42ab      	cmp	r3, r5
 800982e:	dc19      	bgt.n	8009864 <__multadd+0x74>
 8009830:	6861      	ldr	r1, [r4, #4]
 8009832:	4638      	mov	r0, r7
 8009834:	3101      	adds	r1, #1
 8009836:	f7ff ff79 	bl	800972c <_Balloc>
 800983a:	4680      	mov	r8, r0
 800983c:	b928      	cbnz	r0, 800984a <__multadd+0x5a>
 800983e:	4602      	mov	r2, r0
 8009840:	4b0c      	ldr	r3, [pc, #48]	; (8009874 <__multadd+0x84>)
 8009842:	480d      	ldr	r0, [pc, #52]	; (8009878 <__multadd+0x88>)
 8009844:	21ba      	movs	r1, #186	; 0xba
 8009846:	f001 fcff 	bl	800b248 <__assert_func>
 800984a:	6922      	ldr	r2, [r4, #16]
 800984c:	3202      	adds	r2, #2
 800984e:	f104 010c 	add.w	r1, r4, #12
 8009852:	0092      	lsls	r2, r2, #2
 8009854:	300c      	adds	r0, #12
 8009856:	f7fe ffd8 	bl	800880a <memcpy>
 800985a:	4621      	mov	r1, r4
 800985c:	4638      	mov	r0, r7
 800985e:	f7ff ffa5 	bl	80097ac <_Bfree>
 8009862:	4644      	mov	r4, r8
 8009864:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009868:	3501      	adds	r5, #1
 800986a:	615e      	str	r6, [r3, #20]
 800986c:	6125      	str	r5, [r4, #16]
 800986e:	4620      	mov	r0, r4
 8009870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009874:	0800c165 	.word	0x0800c165
 8009878:	0800c176 	.word	0x0800c176

0800987c <__s2b>:
 800987c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009880:	460c      	mov	r4, r1
 8009882:	4615      	mov	r5, r2
 8009884:	461f      	mov	r7, r3
 8009886:	2209      	movs	r2, #9
 8009888:	3308      	adds	r3, #8
 800988a:	4606      	mov	r6, r0
 800988c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009890:	2100      	movs	r1, #0
 8009892:	2201      	movs	r2, #1
 8009894:	429a      	cmp	r2, r3
 8009896:	db09      	blt.n	80098ac <__s2b+0x30>
 8009898:	4630      	mov	r0, r6
 800989a:	f7ff ff47 	bl	800972c <_Balloc>
 800989e:	b940      	cbnz	r0, 80098b2 <__s2b+0x36>
 80098a0:	4602      	mov	r2, r0
 80098a2:	4b19      	ldr	r3, [pc, #100]	; (8009908 <__s2b+0x8c>)
 80098a4:	4819      	ldr	r0, [pc, #100]	; (800990c <__s2b+0x90>)
 80098a6:	21d3      	movs	r1, #211	; 0xd3
 80098a8:	f001 fcce 	bl	800b248 <__assert_func>
 80098ac:	0052      	lsls	r2, r2, #1
 80098ae:	3101      	adds	r1, #1
 80098b0:	e7f0      	b.n	8009894 <__s2b+0x18>
 80098b2:	9b08      	ldr	r3, [sp, #32]
 80098b4:	6143      	str	r3, [r0, #20]
 80098b6:	2d09      	cmp	r5, #9
 80098b8:	f04f 0301 	mov.w	r3, #1
 80098bc:	6103      	str	r3, [r0, #16]
 80098be:	dd16      	ble.n	80098ee <__s2b+0x72>
 80098c0:	f104 0909 	add.w	r9, r4, #9
 80098c4:	46c8      	mov	r8, r9
 80098c6:	442c      	add	r4, r5
 80098c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80098cc:	4601      	mov	r1, r0
 80098ce:	3b30      	subs	r3, #48	; 0x30
 80098d0:	220a      	movs	r2, #10
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7ff ff8c 	bl	80097f0 <__multadd>
 80098d8:	45a0      	cmp	r8, r4
 80098da:	d1f5      	bne.n	80098c8 <__s2b+0x4c>
 80098dc:	f1a5 0408 	sub.w	r4, r5, #8
 80098e0:	444c      	add	r4, r9
 80098e2:	1b2d      	subs	r5, r5, r4
 80098e4:	1963      	adds	r3, r4, r5
 80098e6:	42bb      	cmp	r3, r7
 80098e8:	db04      	blt.n	80098f4 <__s2b+0x78>
 80098ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ee:	340a      	adds	r4, #10
 80098f0:	2509      	movs	r5, #9
 80098f2:	e7f6      	b.n	80098e2 <__s2b+0x66>
 80098f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098f8:	4601      	mov	r1, r0
 80098fa:	3b30      	subs	r3, #48	; 0x30
 80098fc:	220a      	movs	r2, #10
 80098fe:	4630      	mov	r0, r6
 8009900:	f7ff ff76 	bl	80097f0 <__multadd>
 8009904:	e7ee      	b.n	80098e4 <__s2b+0x68>
 8009906:	bf00      	nop
 8009908:	0800c165 	.word	0x0800c165
 800990c:	0800c176 	.word	0x0800c176

08009910 <__hi0bits>:
 8009910:	0c03      	lsrs	r3, r0, #16
 8009912:	041b      	lsls	r3, r3, #16
 8009914:	b9d3      	cbnz	r3, 800994c <__hi0bits+0x3c>
 8009916:	0400      	lsls	r0, r0, #16
 8009918:	2310      	movs	r3, #16
 800991a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800991e:	bf04      	itt	eq
 8009920:	0200      	lsleq	r0, r0, #8
 8009922:	3308      	addeq	r3, #8
 8009924:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009928:	bf04      	itt	eq
 800992a:	0100      	lsleq	r0, r0, #4
 800992c:	3304      	addeq	r3, #4
 800992e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009932:	bf04      	itt	eq
 8009934:	0080      	lsleq	r0, r0, #2
 8009936:	3302      	addeq	r3, #2
 8009938:	2800      	cmp	r0, #0
 800993a:	db05      	blt.n	8009948 <__hi0bits+0x38>
 800993c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009940:	f103 0301 	add.w	r3, r3, #1
 8009944:	bf08      	it	eq
 8009946:	2320      	moveq	r3, #32
 8009948:	4618      	mov	r0, r3
 800994a:	4770      	bx	lr
 800994c:	2300      	movs	r3, #0
 800994e:	e7e4      	b.n	800991a <__hi0bits+0xa>

08009950 <__lo0bits>:
 8009950:	6803      	ldr	r3, [r0, #0]
 8009952:	f013 0207 	ands.w	r2, r3, #7
 8009956:	d00c      	beq.n	8009972 <__lo0bits+0x22>
 8009958:	07d9      	lsls	r1, r3, #31
 800995a:	d422      	bmi.n	80099a2 <__lo0bits+0x52>
 800995c:	079a      	lsls	r2, r3, #30
 800995e:	bf49      	itett	mi
 8009960:	085b      	lsrmi	r3, r3, #1
 8009962:	089b      	lsrpl	r3, r3, #2
 8009964:	6003      	strmi	r3, [r0, #0]
 8009966:	2201      	movmi	r2, #1
 8009968:	bf5c      	itt	pl
 800996a:	6003      	strpl	r3, [r0, #0]
 800996c:	2202      	movpl	r2, #2
 800996e:	4610      	mov	r0, r2
 8009970:	4770      	bx	lr
 8009972:	b299      	uxth	r1, r3
 8009974:	b909      	cbnz	r1, 800997a <__lo0bits+0x2a>
 8009976:	0c1b      	lsrs	r3, r3, #16
 8009978:	2210      	movs	r2, #16
 800997a:	b2d9      	uxtb	r1, r3
 800997c:	b909      	cbnz	r1, 8009982 <__lo0bits+0x32>
 800997e:	3208      	adds	r2, #8
 8009980:	0a1b      	lsrs	r3, r3, #8
 8009982:	0719      	lsls	r1, r3, #28
 8009984:	bf04      	itt	eq
 8009986:	091b      	lsreq	r3, r3, #4
 8009988:	3204      	addeq	r2, #4
 800998a:	0799      	lsls	r1, r3, #30
 800998c:	bf04      	itt	eq
 800998e:	089b      	lsreq	r3, r3, #2
 8009990:	3202      	addeq	r2, #2
 8009992:	07d9      	lsls	r1, r3, #31
 8009994:	d403      	bmi.n	800999e <__lo0bits+0x4e>
 8009996:	085b      	lsrs	r3, r3, #1
 8009998:	f102 0201 	add.w	r2, r2, #1
 800999c:	d003      	beq.n	80099a6 <__lo0bits+0x56>
 800999e:	6003      	str	r3, [r0, #0]
 80099a0:	e7e5      	b.n	800996e <__lo0bits+0x1e>
 80099a2:	2200      	movs	r2, #0
 80099a4:	e7e3      	b.n	800996e <__lo0bits+0x1e>
 80099a6:	2220      	movs	r2, #32
 80099a8:	e7e1      	b.n	800996e <__lo0bits+0x1e>
	...

080099ac <__i2b>:
 80099ac:	b510      	push	{r4, lr}
 80099ae:	460c      	mov	r4, r1
 80099b0:	2101      	movs	r1, #1
 80099b2:	f7ff febb 	bl	800972c <_Balloc>
 80099b6:	4602      	mov	r2, r0
 80099b8:	b928      	cbnz	r0, 80099c6 <__i2b+0x1a>
 80099ba:	4b05      	ldr	r3, [pc, #20]	; (80099d0 <__i2b+0x24>)
 80099bc:	4805      	ldr	r0, [pc, #20]	; (80099d4 <__i2b+0x28>)
 80099be:	f240 1145 	movw	r1, #325	; 0x145
 80099c2:	f001 fc41 	bl	800b248 <__assert_func>
 80099c6:	2301      	movs	r3, #1
 80099c8:	6144      	str	r4, [r0, #20]
 80099ca:	6103      	str	r3, [r0, #16]
 80099cc:	bd10      	pop	{r4, pc}
 80099ce:	bf00      	nop
 80099d0:	0800c165 	.word	0x0800c165
 80099d4:	0800c176 	.word	0x0800c176

080099d8 <__multiply>:
 80099d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099dc:	4691      	mov	r9, r2
 80099de:	690a      	ldr	r2, [r1, #16]
 80099e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099e4:	429a      	cmp	r2, r3
 80099e6:	bfb8      	it	lt
 80099e8:	460b      	movlt	r3, r1
 80099ea:	460c      	mov	r4, r1
 80099ec:	bfbc      	itt	lt
 80099ee:	464c      	movlt	r4, r9
 80099f0:	4699      	movlt	r9, r3
 80099f2:	6927      	ldr	r7, [r4, #16]
 80099f4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80099f8:	68a3      	ldr	r3, [r4, #8]
 80099fa:	6861      	ldr	r1, [r4, #4]
 80099fc:	eb07 060a 	add.w	r6, r7, sl
 8009a00:	42b3      	cmp	r3, r6
 8009a02:	b085      	sub	sp, #20
 8009a04:	bfb8      	it	lt
 8009a06:	3101      	addlt	r1, #1
 8009a08:	f7ff fe90 	bl	800972c <_Balloc>
 8009a0c:	b930      	cbnz	r0, 8009a1c <__multiply+0x44>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	4b44      	ldr	r3, [pc, #272]	; (8009b24 <__multiply+0x14c>)
 8009a12:	4845      	ldr	r0, [pc, #276]	; (8009b28 <__multiply+0x150>)
 8009a14:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009a18:	f001 fc16 	bl	800b248 <__assert_func>
 8009a1c:	f100 0514 	add.w	r5, r0, #20
 8009a20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009a24:	462b      	mov	r3, r5
 8009a26:	2200      	movs	r2, #0
 8009a28:	4543      	cmp	r3, r8
 8009a2a:	d321      	bcc.n	8009a70 <__multiply+0x98>
 8009a2c:	f104 0314 	add.w	r3, r4, #20
 8009a30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009a34:	f109 0314 	add.w	r3, r9, #20
 8009a38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009a3c:	9202      	str	r2, [sp, #8]
 8009a3e:	1b3a      	subs	r2, r7, r4
 8009a40:	3a15      	subs	r2, #21
 8009a42:	f022 0203 	bic.w	r2, r2, #3
 8009a46:	3204      	adds	r2, #4
 8009a48:	f104 0115 	add.w	r1, r4, #21
 8009a4c:	428f      	cmp	r7, r1
 8009a4e:	bf38      	it	cc
 8009a50:	2204      	movcc	r2, #4
 8009a52:	9201      	str	r2, [sp, #4]
 8009a54:	9a02      	ldr	r2, [sp, #8]
 8009a56:	9303      	str	r3, [sp, #12]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d80c      	bhi.n	8009a76 <__multiply+0x9e>
 8009a5c:	2e00      	cmp	r6, #0
 8009a5e:	dd03      	ble.n	8009a68 <__multiply+0x90>
 8009a60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d05b      	beq.n	8009b20 <__multiply+0x148>
 8009a68:	6106      	str	r6, [r0, #16]
 8009a6a:	b005      	add	sp, #20
 8009a6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a70:	f843 2b04 	str.w	r2, [r3], #4
 8009a74:	e7d8      	b.n	8009a28 <__multiply+0x50>
 8009a76:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a7a:	f1ba 0f00 	cmp.w	sl, #0
 8009a7e:	d024      	beq.n	8009aca <__multiply+0xf2>
 8009a80:	f104 0e14 	add.w	lr, r4, #20
 8009a84:	46a9      	mov	r9, r5
 8009a86:	f04f 0c00 	mov.w	ip, #0
 8009a8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a8e:	f8d9 1000 	ldr.w	r1, [r9]
 8009a92:	fa1f fb82 	uxth.w	fp, r2
 8009a96:	b289      	uxth	r1, r1
 8009a98:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009aa0:	f8d9 2000 	ldr.w	r2, [r9]
 8009aa4:	4461      	add	r1, ip
 8009aa6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009aaa:	fb0a c20b 	mla	r2, sl, fp, ip
 8009aae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009ab2:	b289      	uxth	r1, r1
 8009ab4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009ab8:	4577      	cmp	r7, lr
 8009aba:	f849 1b04 	str.w	r1, [r9], #4
 8009abe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009ac2:	d8e2      	bhi.n	8009a8a <__multiply+0xb2>
 8009ac4:	9a01      	ldr	r2, [sp, #4]
 8009ac6:	f845 c002 	str.w	ip, [r5, r2]
 8009aca:	9a03      	ldr	r2, [sp, #12]
 8009acc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	f1b9 0f00 	cmp.w	r9, #0
 8009ad6:	d021      	beq.n	8009b1c <__multiply+0x144>
 8009ad8:	6829      	ldr	r1, [r5, #0]
 8009ada:	f104 0c14 	add.w	ip, r4, #20
 8009ade:	46ae      	mov	lr, r5
 8009ae0:	f04f 0a00 	mov.w	sl, #0
 8009ae4:	f8bc b000 	ldrh.w	fp, [ip]
 8009ae8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009aec:	fb09 220b 	mla	r2, r9, fp, r2
 8009af0:	4452      	add	r2, sl
 8009af2:	b289      	uxth	r1, r1
 8009af4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009af8:	f84e 1b04 	str.w	r1, [lr], #4
 8009afc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009b00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009b04:	f8be 1000 	ldrh.w	r1, [lr]
 8009b08:	fb09 110a 	mla	r1, r9, sl, r1
 8009b0c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009b10:	4567      	cmp	r7, ip
 8009b12:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009b16:	d8e5      	bhi.n	8009ae4 <__multiply+0x10c>
 8009b18:	9a01      	ldr	r2, [sp, #4]
 8009b1a:	50a9      	str	r1, [r5, r2]
 8009b1c:	3504      	adds	r5, #4
 8009b1e:	e799      	b.n	8009a54 <__multiply+0x7c>
 8009b20:	3e01      	subs	r6, #1
 8009b22:	e79b      	b.n	8009a5c <__multiply+0x84>
 8009b24:	0800c165 	.word	0x0800c165
 8009b28:	0800c176 	.word	0x0800c176

08009b2c <__pow5mult>:
 8009b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b30:	4615      	mov	r5, r2
 8009b32:	f012 0203 	ands.w	r2, r2, #3
 8009b36:	4606      	mov	r6, r0
 8009b38:	460f      	mov	r7, r1
 8009b3a:	d007      	beq.n	8009b4c <__pow5mult+0x20>
 8009b3c:	4c25      	ldr	r4, [pc, #148]	; (8009bd4 <__pow5mult+0xa8>)
 8009b3e:	3a01      	subs	r2, #1
 8009b40:	2300      	movs	r3, #0
 8009b42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b46:	f7ff fe53 	bl	80097f0 <__multadd>
 8009b4a:	4607      	mov	r7, r0
 8009b4c:	10ad      	asrs	r5, r5, #2
 8009b4e:	d03d      	beq.n	8009bcc <__pow5mult+0xa0>
 8009b50:	69f4      	ldr	r4, [r6, #28]
 8009b52:	b97c      	cbnz	r4, 8009b74 <__pow5mult+0x48>
 8009b54:	2010      	movs	r0, #16
 8009b56:	f7ff fd35 	bl	80095c4 <malloc>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	61f0      	str	r0, [r6, #28]
 8009b5e:	b928      	cbnz	r0, 8009b6c <__pow5mult+0x40>
 8009b60:	4b1d      	ldr	r3, [pc, #116]	; (8009bd8 <__pow5mult+0xac>)
 8009b62:	481e      	ldr	r0, [pc, #120]	; (8009bdc <__pow5mult+0xb0>)
 8009b64:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009b68:	f001 fb6e 	bl	800b248 <__assert_func>
 8009b6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b70:	6004      	str	r4, [r0, #0]
 8009b72:	60c4      	str	r4, [r0, #12]
 8009b74:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009b78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b7c:	b94c      	cbnz	r4, 8009b92 <__pow5mult+0x66>
 8009b7e:	f240 2171 	movw	r1, #625	; 0x271
 8009b82:	4630      	mov	r0, r6
 8009b84:	f7ff ff12 	bl	80099ac <__i2b>
 8009b88:	2300      	movs	r3, #0
 8009b8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b8e:	4604      	mov	r4, r0
 8009b90:	6003      	str	r3, [r0, #0]
 8009b92:	f04f 0900 	mov.w	r9, #0
 8009b96:	07eb      	lsls	r3, r5, #31
 8009b98:	d50a      	bpl.n	8009bb0 <__pow5mult+0x84>
 8009b9a:	4639      	mov	r1, r7
 8009b9c:	4622      	mov	r2, r4
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	f7ff ff1a 	bl	80099d8 <__multiply>
 8009ba4:	4639      	mov	r1, r7
 8009ba6:	4680      	mov	r8, r0
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f7ff fdff 	bl	80097ac <_Bfree>
 8009bae:	4647      	mov	r7, r8
 8009bb0:	106d      	asrs	r5, r5, #1
 8009bb2:	d00b      	beq.n	8009bcc <__pow5mult+0xa0>
 8009bb4:	6820      	ldr	r0, [r4, #0]
 8009bb6:	b938      	cbnz	r0, 8009bc8 <__pow5mult+0x9c>
 8009bb8:	4622      	mov	r2, r4
 8009bba:	4621      	mov	r1, r4
 8009bbc:	4630      	mov	r0, r6
 8009bbe:	f7ff ff0b 	bl	80099d8 <__multiply>
 8009bc2:	6020      	str	r0, [r4, #0]
 8009bc4:	f8c0 9000 	str.w	r9, [r0]
 8009bc8:	4604      	mov	r4, r0
 8009bca:	e7e4      	b.n	8009b96 <__pow5mult+0x6a>
 8009bcc:	4638      	mov	r0, r7
 8009bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bd2:	bf00      	nop
 8009bd4:	0800c2c0 	.word	0x0800c2c0
 8009bd8:	0800c0f6 	.word	0x0800c0f6
 8009bdc:	0800c176 	.word	0x0800c176

08009be0 <__lshift>:
 8009be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be4:	460c      	mov	r4, r1
 8009be6:	6849      	ldr	r1, [r1, #4]
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bee:	68a3      	ldr	r3, [r4, #8]
 8009bf0:	4607      	mov	r7, r0
 8009bf2:	4691      	mov	r9, r2
 8009bf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bf8:	f108 0601 	add.w	r6, r8, #1
 8009bfc:	42b3      	cmp	r3, r6
 8009bfe:	db0b      	blt.n	8009c18 <__lshift+0x38>
 8009c00:	4638      	mov	r0, r7
 8009c02:	f7ff fd93 	bl	800972c <_Balloc>
 8009c06:	4605      	mov	r5, r0
 8009c08:	b948      	cbnz	r0, 8009c1e <__lshift+0x3e>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	4b28      	ldr	r3, [pc, #160]	; (8009cb0 <__lshift+0xd0>)
 8009c0e:	4829      	ldr	r0, [pc, #164]	; (8009cb4 <__lshift+0xd4>)
 8009c10:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009c14:	f001 fb18 	bl	800b248 <__assert_func>
 8009c18:	3101      	adds	r1, #1
 8009c1a:	005b      	lsls	r3, r3, #1
 8009c1c:	e7ee      	b.n	8009bfc <__lshift+0x1c>
 8009c1e:	2300      	movs	r3, #0
 8009c20:	f100 0114 	add.w	r1, r0, #20
 8009c24:	f100 0210 	add.w	r2, r0, #16
 8009c28:	4618      	mov	r0, r3
 8009c2a:	4553      	cmp	r3, sl
 8009c2c:	db33      	blt.n	8009c96 <__lshift+0xb6>
 8009c2e:	6920      	ldr	r0, [r4, #16]
 8009c30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c34:	f104 0314 	add.w	r3, r4, #20
 8009c38:	f019 091f 	ands.w	r9, r9, #31
 8009c3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c44:	d02b      	beq.n	8009c9e <__lshift+0xbe>
 8009c46:	f1c9 0e20 	rsb	lr, r9, #32
 8009c4a:	468a      	mov	sl, r1
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	6818      	ldr	r0, [r3, #0]
 8009c50:	fa00 f009 	lsl.w	r0, r0, r9
 8009c54:	4310      	orrs	r0, r2
 8009c56:	f84a 0b04 	str.w	r0, [sl], #4
 8009c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c5e:	459c      	cmp	ip, r3
 8009c60:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c64:	d8f3      	bhi.n	8009c4e <__lshift+0x6e>
 8009c66:	ebac 0304 	sub.w	r3, ip, r4
 8009c6a:	3b15      	subs	r3, #21
 8009c6c:	f023 0303 	bic.w	r3, r3, #3
 8009c70:	3304      	adds	r3, #4
 8009c72:	f104 0015 	add.w	r0, r4, #21
 8009c76:	4584      	cmp	ip, r0
 8009c78:	bf38      	it	cc
 8009c7a:	2304      	movcc	r3, #4
 8009c7c:	50ca      	str	r2, [r1, r3]
 8009c7e:	b10a      	cbz	r2, 8009c84 <__lshift+0xa4>
 8009c80:	f108 0602 	add.w	r6, r8, #2
 8009c84:	3e01      	subs	r6, #1
 8009c86:	4638      	mov	r0, r7
 8009c88:	612e      	str	r6, [r5, #16]
 8009c8a:	4621      	mov	r1, r4
 8009c8c:	f7ff fd8e 	bl	80097ac <_Bfree>
 8009c90:	4628      	mov	r0, r5
 8009c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c96:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	e7c5      	b.n	8009c2a <__lshift+0x4a>
 8009c9e:	3904      	subs	r1, #4
 8009ca0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ca4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ca8:	459c      	cmp	ip, r3
 8009caa:	d8f9      	bhi.n	8009ca0 <__lshift+0xc0>
 8009cac:	e7ea      	b.n	8009c84 <__lshift+0xa4>
 8009cae:	bf00      	nop
 8009cb0:	0800c165 	.word	0x0800c165
 8009cb4:	0800c176 	.word	0x0800c176

08009cb8 <__mcmp>:
 8009cb8:	b530      	push	{r4, r5, lr}
 8009cba:	6902      	ldr	r2, [r0, #16]
 8009cbc:	690c      	ldr	r4, [r1, #16]
 8009cbe:	1b12      	subs	r2, r2, r4
 8009cc0:	d10e      	bne.n	8009ce0 <__mcmp+0x28>
 8009cc2:	f100 0314 	add.w	r3, r0, #20
 8009cc6:	3114      	adds	r1, #20
 8009cc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009ccc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009cd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009cd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009cd8:	42a5      	cmp	r5, r4
 8009cda:	d003      	beq.n	8009ce4 <__mcmp+0x2c>
 8009cdc:	d305      	bcc.n	8009cea <__mcmp+0x32>
 8009cde:	2201      	movs	r2, #1
 8009ce0:	4610      	mov	r0, r2
 8009ce2:	bd30      	pop	{r4, r5, pc}
 8009ce4:	4283      	cmp	r3, r0
 8009ce6:	d3f3      	bcc.n	8009cd0 <__mcmp+0x18>
 8009ce8:	e7fa      	b.n	8009ce0 <__mcmp+0x28>
 8009cea:	f04f 32ff 	mov.w	r2, #4294967295
 8009cee:	e7f7      	b.n	8009ce0 <__mcmp+0x28>

08009cf0 <__mdiff>:
 8009cf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	4606      	mov	r6, r0
 8009cf8:	4611      	mov	r1, r2
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	4690      	mov	r8, r2
 8009cfe:	f7ff ffdb 	bl	8009cb8 <__mcmp>
 8009d02:	1e05      	subs	r5, r0, #0
 8009d04:	d110      	bne.n	8009d28 <__mdiff+0x38>
 8009d06:	4629      	mov	r1, r5
 8009d08:	4630      	mov	r0, r6
 8009d0a:	f7ff fd0f 	bl	800972c <_Balloc>
 8009d0e:	b930      	cbnz	r0, 8009d1e <__mdiff+0x2e>
 8009d10:	4b3a      	ldr	r3, [pc, #232]	; (8009dfc <__mdiff+0x10c>)
 8009d12:	4602      	mov	r2, r0
 8009d14:	f240 2137 	movw	r1, #567	; 0x237
 8009d18:	4839      	ldr	r0, [pc, #228]	; (8009e00 <__mdiff+0x110>)
 8009d1a:	f001 fa95 	bl	800b248 <__assert_func>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d28:	bfa4      	itt	ge
 8009d2a:	4643      	movge	r3, r8
 8009d2c:	46a0      	movge	r8, r4
 8009d2e:	4630      	mov	r0, r6
 8009d30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009d34:	bfa6      	itte	ge
 8009d36:	461c      	movge	r4, r3
 8009d38:	2500      	movge	r5, #0
 8009d3a:	2501      	movlt	r5, #1
 8009d3c:	f7ff fcf6 	bl	800972c <_Balloc>
 8009d40:	b920      	cbnz	r0, 8009d4c <__mdiff+0x5c>
 8009d42:	4b2e      	ldr	r3, [pc, #184]	; (8009dfc <__mdiff+0x10c>)
 8009d44:	4602      	mov	r2, r0
 8009d46:	f240 2145 	movw	r1, #581	; 0x245
 8009d4a:	e7e5      	b.n	8009d18 <__mdiff+0x28>
 8009d4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d50:	6926      	ldr	r6, [r4, #16]
 8009d52:	60c5      	str	r5, [r0, #12]
 8009d54:	f104 0914 	add.w	r9, r4, #20
 8009d58:	f108 0514 	add.w	r5, r8, #20
 8009d5c:	f100 0e14 	add.w	lr, r0, #20
 8009d60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009d64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d68:	f108 0210 	add.w	r2, r8, #16
 8009d6c:	46f2      	mov	sl, lr
 8009d6e:	2100      	movs	r1, #0
 8009d70:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d78:	fa11 f88b 	uxtah	r8, r1, fp
 8009d7c:	b299      	uxth	r1, r3
 8009d7e:	0c1b      	lsrs	r3, r3, #16
 8009d80:	eba8 0801 	sub.w	r8, r8, r1
 8009d84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d88:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d8c:	fa1f f888 	uxth.w	r8, r8
 8009d90:	1419      	asrs	r1, r3, #16
 8009d92:	454e      	cmp	r6, r9
 8009d94:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d98:	f84a 3b04 	str.w	r3, [sl], #4
 8009d9c:	d8e8      	bhi.n	8009d70 <__mdiff+0x80>
 8009d9e:	1b33      	subs	r3, r6, r4
 8009da0:	3b15      	subs	r3, #21
 8009da2:	f023 0303 	bic.w	r3, r3, #3
 8009da6:	3304      	adds	r3, #4
 8009da8:	3415      	adds	r4, #21
 8009daa:	42a6      	cmp	r6, r4
 8009dac:	bf38      	it	cc
 8009dae:	2304      	movcc	r3, #4
 8009db0:	441d      	add	r5, r3
 8009db2:	4473      	add	r3, lr
 8009db4:	469e      	mov	lr, r3
 8009db6:	462e      	mov	r6, r5
 8009db8:	4566      	cmp	r6, ip
 8009dba:	d30e      	bcc.n	8009dda <__mdiff+0xea>
 8009dbc:	f10c 0203 	add.w	r2, ip, #3
 8009dc0:	1b52      	subs	r2, r2, r5
 8009dc2:	f022 0203 	bic.w	r2, r2, #3
 8009dc6:	3d03      	subs	r5, #3
 8009dc8:	45ac      	cmp	ip, r5
 8009dca:	bf38      	it	cc
 8009dcc:	2200      	movcc	r2, #0
 8009dce:	4413      	add	r3, r2
 8009dd0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009dd4:	b17a      	cbz	r2, 8009df6 <__mdiff+0x106>
 8009dd6:	6107      	str	r7, [r0, #16]
 8009dd8:	e7a4      	b.n	8009d24 <__mdiff+0x34>
 8009dda:	f856 8b04 	ldr.w	r8, [r6], #4
 8009dde:	fa11 f288 	uxtah	r2, r1, r8
 8009de2:	1414      	asrs	r4, r2, #16
 8009de4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009de8:	b292      	uxth	r2, r2
 8009dea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009dee:	f84e 2b04 	str.w	r2, [lr], #4
 8009df2:	1421      	asrs	r1, r4, #16
 8009df4:	e7e0      	b.n	8009db8 <__mdiff+0xc8>
 8009df6:	3f01      	subs	r7, #1
 8009df8:	e7ea      	b.n	8009dd0 <__mdiff+0xe0>
 8009dfa:	bf00      	nop
 8009dfc:	0800c165 	.word	0x0800c165
 8009e00:	0800c176 	.word	0x0800c176

08009e04 <__ulp>:
 8009e04:	b082      	sub	sp, #8
 8009e06:	ed8d 0b00 	vstr	d0, [sp]
 8009e0a:	9a01      	ldr	r2, [sp, #4]
 8009e0c:	4b0f      	ldr	r3, [pc, #60]	; (8009e4c <__ulp+0x48>)
 8009e0e:	4013      	ands	r3, r2
 8009e10:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	dc08      	bgt.n	8009e2a <__ulp+0x26>
 8009e18:	425b      	negs	r3, r3
 8009e1a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009e1e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009e22:	da04      	bge.n	8009e2e <__ulp+0x2a>
 8009e24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009e28:	4113      	asrs	r3, r2
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	e008      	b.n	8009e40 <__ulp+0x3c>
 8009e2e:	f1a2 0314 	sub.w	r3, r2, #20
 8009e32:	2b1e      	cmp	r3, #30
 8009e34:	bfda      	itte	le
 8009e36:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009e3a:	40da      	lsrle	r2, r3
 8009e3c:	2201      	movgt	r2, #1
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4619      	mov	r1, r3
 8009e42:	4610      	mov	r0, r2
 8009e44:	ec41 0b10 	vmov	d0, r0, r1
 8009e48:	b002      	add	sp, #8
 8009e4a:	4770      	bx	lr
 8009e4c:	7ff00000 	.word	0x7ff00000

08009e50 <__b2d>:
 8009e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e54:	6906      	ldr	r6, [r0, #16]
 8009e56:	f100 0814 	add.w	r8, r0, #20
 8009e5a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009e5e:	1f37      	subs	r7, r6, #4
 8009e60:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009e64:	4610      	mov	r0, r2
 8009e66:	f7ff fd53 	bl	8009910 <__hi0bits>
 8009e6a:	f1c0 0320 	rsb	r3, r0, #32
 8009e6e:	280a      	cmp	r0, #10
 8009e70:	600b      	str	r3, [r1, #0]
 8009e72:	491b      	ldr	r1, [pc, #108]	; (8009ee0 <__b2d+0x90>)
 8009e74:	dc15      	bgt.n	8009ea2 <__b2d+0x52>
 8009e76:	f1c0 0c0b 	rsb	ip, r0, #11
 8009e7a:	fa22 f30c 	lsr.w	r3, r2, ip
 8009e7e:	45b8      	cmp	r8, r7
 8009e80:	ea43 0501 	orr.w	r5, r3, r1
 8009e84:	bf34      	ite	cc
 8009e86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009e8a:	2300      	movcs	r3, #0
 8009e8c:	3015      	adds	r0, #21
 8009e8e:	fa02 f000 	lsl.w	r0, r2, r0
 8009e92:	fa23 f30c 	lsr.w	r3, r3, ip
 8009e96:	4303      	orrs	r3, r0
 8009e98:	461c      	mov	r4, r3
 8009e9a:	ec45 4b10 	vmov	d0, r4, r5
 8009e9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ea2:	45b8      	cmp	r8, r7
 8009ea4:	bf3a      	itte	cc
 8009ea6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009eaa:	f1a6 0708 	subcc.w	r7, r6, #8
 8009eae:	2300      	movcs	r3, #0
 8009eb0:	380b      	subs	r0, #11
 8009eb2:	d012      	beq.n	8009eda <__b2d+0x8a>
 8009eb4:	f1c0 0120 	rsb	r1, r0, #32
 8009eb8:	fa23 f401 	lsr.w	r4, r3, r1
 8009ebc:	4082      	lsls	r2, r0
 8009ebe:	4322      	orrs	r2, r4
 8009ec0:	4547      	cmp	r7, r8
 8009ec2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8009ec6:	bf8c      	ite	hi
 8009ec8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009ecc:	2200      	movls	r2, #0
 8009ece:	4083      	lsls	r3, r0
 8009ed0:	40ca      	lsrs	r2, r1
 8009ed2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	e7de      	b.n	8009e98 <__b2d+0x48>
 8009eda:	ea42 0501 	orr.w	r5, r2, r1
 8009ede:	e7db      	b.n	8009e98 <__b2d+0x48>
 8009ee0:	3ff00000 	.word	0x3ff00000

08009ee4 <__d2b>:
 8009ee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ee8:	460f      	mov	r7, r1
 8009eea:	2101      	movs	r1, #1
 8009eec:	ec59 8b10 	vmov	r8, r9, d0
 8009ef0:	4616      	mov	r6, r2
 8009ef2:	f7ff fc1b 	bl	800972c <_Balloc>
 8009ef6:	4604      	mov	r4, r0
 8009ef8:	b930      	cbnz	r0, 8009f08 <__d2b+0x24>
 8009efa:	4602      	mov	r2, r0
 8009efc:	4b24      	ldr	r3, [pc, #144]	; (8009f90 <__d2b+0xac>)
 8009efe:	4825      	ldr	r0, [pc, #148]	; (8009f94 <__d2b+0xb0>)
 8009f00:	f240 310f 	movw	r1, #783	; 0x30f
 8009f04:	f001 f9a0 	bl	800b248 <__assert_func>
 8009f08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009f0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f10:	bb2d      	cbnz	r5, 8009f5e <__d2b+0x7a>
 8009f12:	9301      	str	r3, [sp, #4]
 8009f14:	f1b8 0300 	subs.w	r3, r8, #0
 8009f18:	d026      	beq.n	8009f68 <__d2b+0x84>
 8009f1a:	4668      	mov	r0, sp
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	f7ff fd17 	bl	8009950 <__lo0bits>
 8009f22:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009f26:	b1e8      	cbz	r0, 8009f64 <__d2b+0x80>
 8009f28:	f1c0 0320 	rsb	r3, r0, #32
 8009f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8009f30:	430b      	orrs	r3, r1
 8009f32:	40c2      	lsrs	r2, r0
 8009f34:	6163      	str	r3, [r4, #20]
 8009f36:	9201      	str	r2, [sp, #4]
 8009f38:	9b01      	ldr	r3, [sp, #4]
 8009f3a:	61a3      	str	r3, [r4, #24]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	bf14      	ite	ne
 8009f40:	2202      	movne	r2, #2
 8009f42:	2201      	moveq	r2, #1
 8009f44:	6122      	str	r2, [r4, #16]
 8009f46:	b1bd      	cbz	r5, 8009f78 <__d2b+0x94>
 8009f48:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f4c:	4405      	add	r5, r0
 8009f4e:	603d      	str	r5, [r7, #0]
 8009f50:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f54:	6030      	str	r0, [r6, #0]
 8009f56:	4620      	mov	r0, r4
 8009f58:	b003      	add	sp, #12
 8009f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f62:	e7d6      	b.n	8009f12 <__d2b+0x2e>
 8009f64:	6161      	str	r1, [r4, #20]
 8009f66:	e7e7      	b.n	8009f38 <__d2b+0x54>
 8009f68:	a801      	add	r0, sp, #4
 8009f6a:	f7ff fcf1 	bl	8009950 <__lo0bits>
 8009f6e:	9b01      	ldr	r3, [sp, #4]
 8009f70:	6163      	str	r3, [r4, #20]
 8009f72:	3020      	adds	r0, #32
 8009f74:	2201      	movs	r2, #1
 8009f76:	e7e5      	b.n	8009f44 <__d2b+0x60>
 8009f78:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f80:	6038      	str	r0, [r7, #0]
 8009f82:	6918      	ldr	r0, [r3, #16]
 8009f84:	f7ff fcc4 	bl	8009910 <__hi0bits>
 8009f88:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f8c:	e7e2      	b.n	8009f54 <__d2b+0x70>
 8009f8e:	bf00      	nop
 8009f90:	0800c165 	.word	0x0800c165
 8009f94:	0800c176 	.word	0x0800c176

08009f98 <__ratio>:
 8009f98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f9c:	4688      	mov	r8, r1
 8009f9e:	4669      	mov	r1, sp
 8009fa0:	4681      	mov	r9, r0
 8009fa2:	f7ff ff55 	bl	8009e50 <__b2d>
 8009fa6:	a901      	add	r1, sp, #4
 8009fa8:	4640      	mov	r0, r8
 8009faa:	ec55 4b10 	vmov	r4, r5, d0
 8009fae:	f7ff ff4f 	bl	8009e50 <__b2d>
 8009fb2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009fb6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009fba:	eba3 0c02 	sub.w	ip, r3, r2
 8009fbe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009fc2:	1a9b      	subs	r3, r3, r2
 8009fc4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009fc8:	ec51 0b10 	vmov	r0, r1, d0
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	bfd6      	itet	le
 8009fd0:	460a      	movle	r2, r1
 8009fd2:	462a      	movgt	r2, r5
 8009fd4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009fd8:	468b      	mov	fp, r1
 8009fda:	462f      	mov	r7, r5
 8009fdc:	bfd4      	ite	le
 8009fde:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009fe2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	ee10 2a10 	vmov	r2, s0
 8009fec:	465b      	mov	r3, fp
 8009fee:	4639      	mov	r1, r7
 8009ff0:	f7f6 fc34 	bl	800085c <__aeabi_ddiv>
 8009ff4:	ec41 0b10 	vmov	d0, r0, r1
 8009ff8:	b003      	add	sp, #12
 8009ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ffe <__copybits>:
 8009ffe:	3901      	subs	r1, #1
 800a000:	b570      	push	{r4, r5, r6, lr}
 800a002:	1149      	asrs	r1, r1, #5
 800a004:	6914      	ldr	r4, [r2, #16]
 800a006:	3101      	adds	r1, #1
 800a008:	f102 0314 	add.w	r3, r2, #20
 800a00c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a010:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a014:	1f05      	subs	r5, r0, #4
 800a016:	42a3      	cmp	r3, r4
 800a018:	d30c      	bcc.n	800a034 <__copybits+0x36>
 800a01a:	1aa3      	subs	r3, r4, r2
 800a01c:	3b11      	subs	r3, #17
 800a01e:	f023 0303 	bic.w	r3, r3, #3
 800a022:	3211      	adds	r2, #17
 800a024:	42a2      	cmp	r2, r4
 800a026:	bf88      	it	hi
 800a028:	2300      	movhi	r3, #0
 800a02a:	4418      	add	r0, r3
 800a02c:	2300      	movs	r3, #0
 800a02e:	4288      	cmp	r0, r1
 800a030:	d305      	bcc.n	800a03e <__copybits+0x40>
 800a032:	bd70      	pop	{r4, r5, r6, pc}
 800a034:	f853 6b04 	ldr.w	r6, [r3], #4
 800a038:	f845 6f04 	str.w	r6, [r5, #4]!
 800a03c:	e7eb      	b.n	800a016 <__copybits+0x18>
 800a03e:	f840 3b04 	str.w	r3, [r0], #4
 800a042:	e7f4      	b.n	800a02e <__copybits+0x30>

0800a044 <__any_on>:
 800a044:	f100 0214 	add.w	r2, r0, #20
 800a048:	6900      	ldr	r0, [r0, #16]
 800a04a:	114b      	asrs	r3, r1, #5
 800a04c:	4298      	cmp	r0, r3
 800a04e:	b510      	push	{r4, lr}
 800a050:	db11      	blt.n	800a076 <__any_on+0x32>
 800a052:	dd0a      	ble.n	800a06a <__any_on+0x26>
 800a054:	f011 011f 	ands.w	r1, r1, #31
 800a058:	d007      	beq.n	800a06a <__any_on+0x26>
 800a05a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a05e:	fa24 f001 	lsr.w	r0, r4, r1
 800a062:	fa00 f101 	lsl.w	r1, r0, r1
 800a066:	428c      	cmp	r4, r1
 800a068:	d10b      	bne.n	800a082 <__any_on+0x3e>
 800a06a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a06e:	4293      	cmp	r3, r2
 800a070:	d803      	bhi.n	800a07a <__any_on+0x36>
 800a072:	2000      	movs	r0, #0
 800a074:	bd10      	pop	{r4, pc}
 800a076:	4603      	mov	r3, r0
 800a078:	e7f7      	b.n	800a06a <__any_on+0x26>
 800a07a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a07e:	2900      	cmp	r1, #0
 800a080:	d0f5      	beq.n	800a06e <__any_on+0x2a>
 800a082:	2001      	movs	r0, #1
 800a084:	e7f6      	b.n	800a074 <__any_on+0x30>

0800a086 <sulp>:
 800a086:	b570      	push	{r4, r5, r6, lr}
 800a088:	4604      	mov	r4, r0
 800a08a:	460d      	mov	r5, r1
 800a08c:	ec45 4b10 	vmov	d0, r4, r5
 800a090:	4616      	mov	r6, r2
 800a092:	f7ff feb7 	bl	8009e04 <__ulp>
 800a096:	ec51 0b10 	vmov	r0, r1, d0
 800a09a:	b17e      	cbz	r6, 800a0bc <sulp+0x36>
 800a09c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a0a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	dd09      	ble.n	800a0bc <sulp+0x36>
 800a0a8:	051b      	lsls	r3, r3, #20
 800a0aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a0ae:	2400      	movs	r4, #0
 800a0b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a0b4:	4622      	mov	r2, r4
 800a0b6:	462b      	mov	r3, r5
 800a0b8:	f7f6 faa6 	bl	8000608 <__aeabi_dmul>
 800a0bc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0c0 <_strtod_l>:
 800a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c4:	ed2d 8b02 	vpush	{d8}
 800a0c8:	b09b      	sub	sp, #108	; 0x6c
 800a0ca:	4604      	mov	r4, r0
 800a0cc:	9213      	str	r2, [sp, #76]	; 0x4c
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	9216      	str	r2, [sp, #88]	; 0x58
 800a0d2:	460d      	mov	r5, r1
 800a0d4:	f04f 0800 	mov.w	r8, #0
 800a0d8:	f04f 0900 	mov.w	r9, #0
 800a0dc:	460a      	mov	r2, r1
 800a0de:	9215      	str	r2, [sp, #84]	; 0x54
 800a0e0:	7811      	ldrb	r1, [r2, #0]
 800a0e2:	292b      	cmp	r1, #43	; 0x2b
 800a0e4:	d04c      	beq.n	800a180 <_strtod_l+0xc0>
 800a0e6:	d83a      	bhi.n	800a15e <_strtod_l+0x9e>
 800a0e8:	290d      	cmp	r1, #13
 800a0ea:	d834      	bhi.n	800a156 <_strtod_l+0x96>
 800a0ec:	2908      	cmp	r1, #8
 800a0ee:	d834      	bhi.n	800a15a <_strtod_l+0x9a>
 800a0f0:	2900      	cmp	r1, #0
 800a0f2:	d03d      	beq.n	800a170 <_strtod_l+0xb0>
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	920a      	str	r2, [sp, #40]	; 0x28
 800a0f8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a0fa:	7832      	ldrb	r2, [r6, #0]
 800a0fc:	2a30      	cmp	r2, #48	; 0x30
 800a0fe:	f040 80b4 	bne.w	800a26a <_strtod_l+0x1aa>
 800a102:	7872      	ldrb	r2, [r6, #1]
 800a104:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a108:	2a58      	cmp	r2, #88	; 0x58
 800a10a:	d170      	bne.n	800a1ee <_strtod_l+0x12e>
 800a10c:	9302      	str	r3, [sp, #8]
 800a10e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a110:	9301      	str	r3, [sp, #4]
 800a112:	ab16      	add	r3, sp, #88	; 0x58
 800a114:	9300      	str	r3, [sp, #0]
 800a116:	4a8e      	ldr	r2, [pc, #568]	; (800a350 <_strtod_l+0x290>)
 800a118:	ab17      	add	r3, sp, #92	; 0x5c
 800a11a:	a915      	add	r1, sp, #84	; 0x54
 800a11c:	4620      	mov	r0, r4
 800a11e:	f001 f92f 	bl	800b380 <__gethex>
 800a122:	f010 070f 	ands.w	r7, r0, #15
 800a126:	4605      	mov	r5, r0
 800a128:	d005      	beq.n	800a136 <_strtod_l+0x76>
 800a12a:	2f06      	cmp	r7, #6
 800a12c:	d12a      	bne.n	800a184 <_strtod_l+0xc4>
 800a12e:	3601      	adds	r6, #1
 800a130:	2300      	movs	r3, #0
 800a132:	9615      	str	r6, [sp, #84]	; 0x54
 800a134:	930a      	str	r3, [sp, #40]	; 0x28
 800a136:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a138:	2b00      	cmp	r3, #0
 800a13a:	f040 857f 	bne.w	800ac3c <_strtod_l+0xb7c>
 800a13e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a140:	b1db      	cbz	r3, 800a17a <_strtod_l+0xba>
 800a142:	4642      	mov	r2, r8
 800a144:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a148:	ec43 2b10 	vmov	d0, r2, r3
 800a14c:	b01b      	add	sp, #108	; 0x6c
 800a14e:	ecbd 8b02 	vpop	{d8}
 800a152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a156:	2920      	cmp	r1, #32
 800a158:	d1cc      	bne.n	800a0f4 <_strtod_l+0x34>
 800a15a:	3201      	adds	r2, #1
 800a15c:	e7bf      	b.n	800a0de <_strtod_l+0x1e>
 800a15e:	292d      	cmp	r1, #45	; 0x2d
 800a160:	d1c8      	bne.n	800a0f4 <_strtod_l+0x34>
 800a162:	2101      	movs	r1, #1
 800a164:	910a      	str	r1, [sp, #40]	; 0x28
 800a166:	1c51      	adds	r1, r2, #1
 800a168:	9115      	str	r1, [sp, #84]	; 0x54
 800a16a:	7852      	ldrb	r2, [r2, #1]
 800a16c:	2a00      	cmp	r2, #0
 800a16e:	d1c3      	bne.n	800a0f8 <_strtod_l+0x38>
 800a170:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a172:	9515      	str	r5, [sp, #84]	; 0x54
 800a174:	2b00      	cmp	r3, #0
 800a176:	f040 855f 	bne.w	800ac38 <_strtod_l+0xb78>
 800a17a:	4642      	mov	r2, r8
 800a17c:	464b      	mov	r3, r9
 800a17e:	e7e3      	b.n	800a148 <_strtod_l+0x88>
 800a180:	2100      	movs	r1, #0
 800a182:	e7ef      	b.n	800a164 <_strtod_l+0xa4>
 800a184:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a186:	b13a      	cbz	r2, 800a198 <_strtod_l+0xd8>
 800a188:	2135      	movs	r1, #53	; 0x35
 800a18a:	a818      	add	r0, sp, #96	; 0x60
 800a18c:	f7ff ff37 	bl	8009ffe <__copybits>
 800a190:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a192:	4620      	mov	r0, r4
 800a194:	f7ff fb0a 	bl	80097ac <_Bfree>
 800a198:	3f01      	subs	r7, #1
 800a19a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a19c:	2f04      	cmp	r7, #4
 800a19e:	d806      	bhi.n	800a1ae <_strtod_l+0xee>
 800a1a0:	e8df f007 	tbb	[pc, r7]
 800a1a4:	201d0314 	.word	0x201d0314
 800a1a8:	14          	.byte	0x14
 800a1a9:	00          	.byte	0x00
 800a1aa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a1ae:	05e9      	lsls	r1, r5, #23
 800a1b0:	bf48      	it	mi
 800a1b2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a1b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a1ba:	0d1b      	lsrs	r3, r3, #20
 800a1bc:	051b      	lsls	r3, r3, #20
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d1b9      	bne.n	800a136 <_strtod_l+0x76>
 800a1c2:	f7fe faf5 	bl	80087b0 <__errno>
 800a1c6:	2322      	movs	r3, #34	; 0x22
 800a1c8:	6003      	str	r3, [r0, #0]
 800a1ca:	e7b4      	b.n	800a136 <_strtod_l+0x76>
 800a1cc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a1d0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a1d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a1d8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a1dc:	e7e7      	b.n	800a1ae <_strtod_l+0xee>
 800a1de:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a358 <_strtod_l+0x298>
 800a1e2:	e7e4      	b.n	800a1ae <_strtod_l+0xee>
 800a1e4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a1e8:	f04f 38ff 	mov.w	r8, #4294967295
 800a1ec:	e7df      	b.n	800a1ae <_strtod_l+0xee>
 800a1ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	9215      	str	r2, [sp, #84]	; 0x54
 800a1f4:	785b      	ldrb	r3, [r3, #1]
 800a1f6:	2b30      	cmp	r3, #48	; 0x30
 800a1f8:	d0f9      	beq.n	800a1ee <_strtod_l+0x12e>
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d09b      	beq.n	800a136 <_strtod_l+0x76>
 800a1fe:	2301      	movs	r3, #1
 800a200:	f04f 0a00 	mov.w	sl, #0
 800a204:	9304      	str	r3, [sp, #16]
 800a206:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a208:	930b      	str	r3, [sp, #44]	; 0x2c
 800a20a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a20e:	46d3      	mov	fp, sl
 800a210:	220a      	movs	r2, #10
 800a212:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a214:	7806      	ldrb	r6, [r0, #0]
 800a216:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a21a:	b2d9      	uxtb	r1, r3
 800a21c:	2909      	cmp	r1, #9
 800a21e:	d926      	bls.n	800a26e <_strtod_l+0x1ae>
 800a220:	494c      	ldr	r1, [pc, #304]	; (800a354 <_strtod_l+0x294>)
 800a222:	2201      	movs	r2, #1
 800a224:	f000 ffe6 	bl	800b1f4 <strncmp>
 800a228:	2800      	cmp	r0, #0
 800a22a:	d030      	beq.n	800a28e <_strtod_l+0x1ce>
 800a22c:	2000      	movs	r0, #0
 800a22e:	4632      	mov	r2, r6
 800a230:	9005      	str	r0, [sp, #20]
 800a232:	465e      	mov	r6, fp
 800a234:	4603      	mov	r3, r0
 800a236:	2a65      	cmp	r2, #101	; 0x65
 800a238:	d001      	beq.n	800a23e <_strtod_l+0x17e>
 800a23a:	2a45      	cmp	r2, #69	; 0x45
 800a23c:	d113      	bne.n	800a266 <_strtod_l+0x1a6>
 800a23e:	b91e      	cbnz	r6, 800a248 <_strtod_l+0x188>
 800a240:	9a04      	ldr	r2, [sp, #16]
 800a242:	4302      	orrs	r2, r0
 800a244:	d094      	beq.n	800a170 <_strtod_l+0xb0>
 800a246:	2600      	movs	r6, #0
 800a248:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a24a:	1c6a      	adds	r2, r5, #1
 800a24c:	9215      	str	r2, [sp, #84]	; 0x54
 800a24e:	786a      	ldrb	r2, [r5, #1]
 800a250:	2a2b      	cmp	r2, #43	; 0x2b
 800a252:	d074      	beq.n	800a33e <_strtod_l+0x27e>
 800a254:	2a2d      	cmp	r2, #45	; 0x2d
 800a256:	d078      	beq.n	800a34a <_strtod_l+0x28a>
 800a258:	f04f 0c00 	mov.w	ip, #0
 800a25c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a260:	2909      	cmp	r1, #9
 800a262:	d97f      	bls.n	800a364 <_strtod_l+0x2a4>
 800a264:	9515      	str	r5, [sp, #84]	; 0x54
 800a266:	2700      	movs	r7, #0
 800a268:	e09e      	b.n	800a3a8 <_strtod_l+0x2e8>
 800a26a:	2300      	movs	r3, #0
 800a26c:	e7c8      	b.n	800a200 <_strtod_l+0x140>
 800a26e:	f1bb 0f08 	cmp.w	fp, #8
 800a272:	bfd8      	it	le
 800a274:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a276:	f100 0001 	add.w	r0, r0, #1
 800a27a:	bfda      	itte	le
 800a27c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a280:	9309      	strle	r3, [sp, #36]	; 0x24
 800a282:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a286:	f10b 0b01 	add.w	fp, fp, #1
 800a28a:	9015      	str	r0, [sp, #84]	; 0x54
 800a28c:	e7c1      	b.n	800a212 <_strtod_l+0x152>
 800a28e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a290:	1c5a      	adds	r2, r3, #1
 800a292:	9215      	str	r2, [sp, #84]	; 0x54
 800a294:	785a      	ldrb	r2, [r3, #1]
 800a296:	f1bb 0f00 	cmp.w	fp, #0
 800a29a:	d037      	beq.n	800a30c <_strtod_l+0x24c>
 800a29c:	9005      	str	r0, [sp, #20]
 800a29e:	465e      	mov	r6, fp
 800a2a0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a2a4:	2b09      	cmp	r3, #9
 800a2a6:	d912      	bls.n	800a2ce <_strtod_l+0x20e>
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e7c4      	b.n	800a236 <_strtod_l+0x176>
 800a2ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2ae:	1c5a      	adds	r2, r3, #1
 800a2b0:	9215      	str	r2, [sp, #84]	; 0x54
 800a2b2:	785a      	ldrb	r2, [r3, #1]
 800a2b4:	3001      	adds	r0, #1
 800a2b6:	2a30      	cmp	r2, #48	; 0x30
 800a2b8:	d0f8      	beq.n	800a2ac <_strtod_l+0x1ec>
 800a2ba:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a2be:	2b08      	cmp	r3, #8
 800a2c0:	f200 84c1 	bhi.w	800ac46 <_strtod_l+0xb86>
 800a2c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2c6:	9005      	str	r0, [sp, #20]
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2cc:	4606      	mov	r6, r0
 800a2ce:	3a30      	subs	r2, #48	; 0x30
 800a2d0:	f100 0301 	add.w	r3, r0, #1
 800a2d4:	d014      	beq.n	800a300 <_strtod_l+0x240>
 800a2d6:	9905      	ldr	r1, [sp, #20]
 800a2d8:	4419      	add	r1, r3
 800a2da:	9105      	str	r1, [sp, #20]
 800a2dc:	4633      	mov	r3, r6
 800a2de:	eb00 0c06 	add.w	ip, r0, r6
 800a2e2:	210a      	movs	r1, #10
 800a2e4:	4563      	cmp	r3, ip
 800a2e6:	d113      	bne.n	800a310 <_strtod_l+0x250>
 800a2e8:	1833      	adds	r3, r6, r0
 800a2ea:	2b08      	cmp	r3, #8
 800a2ec:	f106 0601 	add.w	r6, r6, #1
 800a2f0:	4406      	add	r6, r0
 800a2f2:	dc1a      	bgt.n	800a32a <_strtod_l+0x26a>
 800a2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2f6:	230a      	movs	r3, #10
 800a2f8:	fb03 2301 	mla	r3, r3, r1, r2
 800a2fc:	9309      	str	r3, [sp, #36]	; 0x24
 800a2fe:	2300      	movs	r3, #0
 800a300:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a302:	1c51      	adds	r1, r2, #1
 800a304:	9115      	str	r1, [sp, #84]	; 0x54
 800a306:	7852      	ldrb	r2, [r2, #1]
 800a308:	4618      	mov	r0, r3
 800a30a:	e7c9      	b.n	800a2a0 <_strtod_l+0x1e0>
 800a30c:	4658      	mov	r0, fp
 800a30e:	e7d2      	b.n	800a2b6 <_strtod_l+0x1f6>
 800a310:	2b08      	cmp	r3, #8
 800a312:	f103 0301 	add.w	r3, r3, #1
 800a316:	dc03      	bgt.n	800a320 <_strtod_l+0x260>
 800a318:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a31a:	434f      	muls	r7, r1
 800a31c:	9709      	str	r7, [sp, #36]	; 0x24
 800a31e:	e7e1      	b.n	800a2e4 <_strtod_l+0x224>
 800a320:	2b10      	cmp	r3, #16
 800a322:	bfd8      	it	le
 800a324:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a328:	e7dc      	b.n	800a2e4 <_strtod_l+0x224>
 800a32a:	2e10      	cmp	r6, #16
 800a32c:	bfdc      	itt	le
 800a32e:	230a      	movle	r3, #10
 800a330:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a334:	e7e3      	b.n	800a2fe <_strtod_l+0x23e>
 800a336:	2300      	movs	r3, #0
 800a338:	9305      	str	r3, [sp, #20]
 800a33a:	2301      	movs	r3, #1
 800a33c:	e780      	b.n	800a240 <_strtod_l+0x180>
 800a33e:	f04f 0c00 	mov.w	ip, #0
 800a342:	1caa      	adds	r2, r5, #2
 800a344:	9215      	str	r2, [sp, #84]	; 0x54
 800a346:	78aa      	ldrb	r2, [r5, #2]
 800a348:	e788      	b.n	800a25c <_strtod_l+0x19c>
 800a34a:	f04f 0c01 	mov.w	ip, #1
 800a34e:	e7f8      	b.n	800a342 <_strtod_l+0x282>
 800a350:	0800c2d0 	.word	0x0800c2d0
 800a354:	0800c2cc 	.word	0x0800c2cc
 800a358:	7ff00000 	.word	0x7ff00000
 800a35c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a35e:	1c51      	adds	r1, r2, #1
 800a360:	9115      	str	r1, [sp, #84]	; 0x54
 800a362:	7852      	ldrb	r2, [r2, #1]
 800a364:	2a30      	cmp	r2, #48	; 0x30
 800a366:	d0f9      	beq.n	800a35c <_strtod_l+0x29c>
 800a368:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a36c:	2908      	cmp	r1, #8
 800a36e:	f63f af7a 	bhi.w	800a266 <_strtod_l+0x1a6>
 800a372:	3a30      	subs	r2, #48	; 0x30
 800a374:	9208      	str	r2, [sp, #32]
 800a376:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a378:	920c      	str	r2, [sp, #48]	; 0x30
 800a37a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a37c:	1c57      	adds	r7, r2, #1
 800a37e:	9715      	str	r7, [sp, #84]	; 0x54
 800a380:	7852      	ldrb	r2, [r2, #1]
 800a382:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a386:	f1be 0f09 	cmp.w	lr, #9
 800a38a:	d938      	bls.n	800a3fe <_strtod_l+0x33e>
 800a38c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a38e:	1a7f      	subs	r7, r7, r1
 800a390:	2f08      	cmp	r7, #8
 800a392:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a396:	dc03      	bgt.n	800a3a0 <_strtod_l+0x2e0>
 800a398:	9908      	ldr	r1, [sp, #32]
 800a39a:	428f      	cmp	r7, r1
 800a39c:	bfa8      	it	ge
 800a39e:	460f      	movge	r7, r1
 800a3a0:	f1bc 0f00 	cmp.w	ip, #0
 800a3a4:	d000      	beq.n	800a3a8 <_strtod_l+0x2e8>
 800a3a6:	427f      	negs	r7, r7
 800a3a8:	2e00      	cmp	r6, #0
 800a3aa:	d14f      	bne.n	800a44c <_strtod_l+0x38c>
 800a3ac:	9904      	ldr	r1, [sp, #16]
 800a3ae:	4301      	orrs	r1, r0
 800a3b0:	f47f aec1 	bne.w	800a136 <_strtod_l+0x76>
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f47f aedb 	bne.w	800a170 <_strtod_l+0xb0>
 800a3ba:	2a69      	cmp	r2, #105	; 0x69
 800a3bc:	d029      	beq.n	800a412 <_strtod_l+0x352>
 800a3be:	dc26      	bgt.n	800a40e <_strtod_l+0x34e>
 800a3c0:	2a49      	cmp	r2, #73	; 0x49
 800a3c2:	d026      	beq.n	800a412 <_strtod_l+0x352>
 800a3c4:	2a4e      	cmp	r2, #78	; 0x4e
 800a3c6:	f47f aed3 	bne.w	800a170 <_strtod_l+0xb0>
 800a3ca:	499b      	ldr	r1, [pc, #620]	; (800a638 <_strtod_l+0x578>)
 800a3cc:	a815      	add	r0, sp, #84	; 0x54
 800a3ce:	f001 fa17 	bl	800b800 <__match>
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	f43f aecc 	beq.w	800a170 <_strtod_l+0xb0>
 800a3d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	2b28      	cmp	r3, #40	; 0x28
 800a3de:	d12f      	bne.n	800a440 <_strtod_l+0x380>
 800a3e0:	4996      	ldr	r1, [pc, #600]	; (800a63c <_strtod_l+0x57c>)
 800a3e2:	aa18      	add	r2, sp, #96	; 0x60
 800a3e4:	a815      	add	r0, sp, #84	; 0x54
 800a3e6:	f001 fa1f 	bl	800b828 <__hexnan>
 800a3ea:	2805      	cmp	r0, #5
 800a3ec:	d128      	bne.n	800a440 <_strtod_l+0x380>
 800a3ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a3f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a3f4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a3f8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a3fc:	e69b      	b.n	800a136 <_strtod_l+0x76>
 800a3fe:	9f08      	ldr	r7, [sp, #32]
 800a400:	210a      	movs	r1, #10
 800a402:	fb01 2107 	mla	r1, r1, r7, r2
 800a406:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a40a:	9208      	str	r2, [sp, #32]
 800a40c:	e7b5      	b.n	800a37a <_strtod_l+0x2ba>
 800a40e:	2a6e      	cmp	r2, #110	; 0x6e
 800a410:	e7d9      	b.n	800a3c6 <_strtod_l+0x306>
 800a412:	498b      	ldr	r1, [pc, #556]	; (800a640 <_strtod_l+0x580>)
 800a414:	a815      	add	r0, sp, #84	; 0x54
 800a416:	f001 f9f3 	bl	800b800 <__match>
 800a41a:	2800      	cmp	r0, #0
 800a41c:	f43f aea8 	beq.w	800a170 <_strtod_l+0xb0>
 800a420:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a422:	4988      	ldr	r1, [pc, #544]	; (800a644 <_strtod_l+0x584>)
 800a424:	3b01      	subs	r3, #1
 800a426:	a815      	add	r0, sp, #84	; 0x54
 800a428:	9315      	str	r3, [sp, #84]	; 0x54
 800a42a:	f001 f9e9 	bl	800b800 <__match>
 800a42e:	b910      	cbnz	r0, 800a436 <_strtod_l+0x376>
 800a430:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a432:	3301      	adds	r3, #1
 800a434:	9315      	str	r3, [sp, #84]	; 0x54
 800a436:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800a654 <_strtod_l+0x594>
 800a43a:	f04f 0800 	mov.w	r8, #0
 800a43e:	e67a      	b.n	800a136 <_strtod_l+0x76>
 800a440:	4881      	ldr	r0, [pc, #516]	; (800a648 <_strtod_l+0x588>)
 800a442:	f000 fef9 	bl	800b238 <nan>
 800a446:	ec59 8b10 	vmov	r8, r9, d0
 800a44a:	e674      	b.n	800a136 <_strtod_l+0x76>
 800a44c:	9b05      	ldr	r3, [sp, #20]
 800a44e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a450:	1afb      	subs	r3, r7, r3
 800a452:	f1bb 0f00 	cmp.w	fp, #0
 800a456:	bf08      	it	eq
 800a458:	46b3      	moveq	fp, r6
 800a45a:	2e10      	cmp	r6, #16
 800a45c:	9308      	str	r3, [sp, #32]
 800a45e:	4635      	mov	r5, r6
 800a460:	bfa8      	it	ge
 800a462:	2510      	movge	r5, #16
 800a464:	f7f6 f856 	bl	8000514 <__aeabi_ui2d>
 800a468:	2e09      	cmp	r6, #9
 800a46a:	4680      	mov	r8, r0
 800a46c:	4689      	mov	r9, r1
 800a46e:	dd13      	ble.n	800a498 <_strtod_l+0x3d8>
 800a470:	4b76      	ldr	r3, [pc, #472]	; (800a64c <_strtod_l+0x58c>)
 800a472:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a476:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a47a:	f7f6 f8c5 	bl	8000608 <__aeabi_dmul>
 800a47e:	4680      	mov	r8, r0
 800a480:	4650      	mov	r0, sl
 800a482:	4689      	mov	r9, r1
 800a484:	f7f6 f846 	bl	8000514 <__aeabi_ui2d>
 800a488:	4602      	mov	r2, r0
 800a48a:	460b      	mov	r3, r1
 800a48c:	4640      	mov	r0, r8
 800a48e:	4649      	mov	r1, r9
 800a490:	f7f5 ff04 	bl	800029c <__adddf3>
 800a494:	4680      	mov	r8, r0
 800a496:	4689      	mov	r9, r1
 800a498:	2e0f      	cmp	r6, #15
 800a49a:	dc38      	bgt.n	800a50e <_strtod_l+0x44e>
 800a49c:	9b08      	ldr	r3, [sp, #32]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	f43f ae49 	beq.w	800a136 <_strtod_l+0x76>
 800a4a4:	dd24      	ble.n	800a4f0 <_strtod_l+0x430>
 800a4a6:	2b16      	cmp	r3, #22
 800a4a8:	dc0b      	bgt.n	800a4c2 <_strtod_l+0x402>
 800a4aa:	4968      	ldr	r1, [pc, #416]	; (800a64c <_strtod_l+0x58c>)
 800a4ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a4b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4b4:	4642      	mov	r2, r8
 800a4b6:	464b      	mov	r3, r9
 800a4b8:	f7f6 f8a6 	bl	8000608 <__aeabi_dmul>
 800a4bc:	4680      	mov	r8, r0
 800a4be:	4689      	mov	r9, r1
 800a4c0:	e639      	b.n	800a136 <_strtod_l+0x76>
 800a4c2:	9a08      	ldr	r2, [sp, #32]
 800a4c4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	db20      	blt.n	800a50e <_strtod_l+0x44e>
 800a4cc:	4c5f      	ldr	r4, [pc, #380]	; (800a64c <_strtod_l+0x58c>)
 800a4ce:	f1c6 060f 	rsb	r6, r6, #15
 800a4d2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a4d6:	4642      	mov	r2, r8
 800a4d8:	464b      	mov	r3, r9
 800a4da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4de:	f7f6 f893 	bl	8000608 <__aeabi_dmul>
 800a4e2:	9b08      	ldr	r3, [sp, #32]
 800a4e4:	1b9e      	subs	r6, r3, r6
 800a4e6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a4ea:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a4ee:	e7e3      	b.n	800a4b8 <_strtod_l+0x3f8>
 800a4f0:	9b08      	ldr	r3, [sp, #32]
 800a4f2:	3316      	adds	r3, #22
 800a4f4:	db0b      	blt.n	800a50e <_strtod_l+0x44e>
 800a4f6:	9b05      	ldr	r3, [sp, #20]
 800a4f8:	1bdf      	subs	r7, r3, r7
 800a4fa:	4b54      	ldr	r3, [pc, #336]	; (800a64c <_strtod_l+0x58c>)
 800a4fc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a500:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a504:	4640      	mov	r0, r8
 800a506:	4649      	mov	r1, r9
 800a508:	f7f6 f9a8 	bl	800085c <__aeabi_ddiv>
 800a50c:	e7d6      	b.n	800a4bc <_strtod_l+0x3fc>
 800a50e:	9b08      	ldr	r3, [sp, #32]
 800a510:	1b75      	subs	r5, r6, r5
 800a512:	441d      	add	r5, r3
 800a514:	2d00      	cmp	r5, #0
 800a516:	dd70      	ble.n	800a5fa <_strtod_l+0x53a>
 800a518:	f015 030f 	ands.w	r3, r5, #15
 800a51c:	d00a      	beq.n	800a534 <_strtod_l+0x474>
 800a51e:	494b      	ldr	r1, [pc, #300]	; (800a64c <_strtod_l+0x58c>)
 800a520:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a524:	4642      	mov	r2, r8
 800a526:	464b      	mov	r3, r9
 800a528:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a52c:	f7f6 f86c 	bl	8000608 <__aeabi_dmul>
 800a530:	4680      	mov	r8, r0
 800a532:	4689      	mov	r9, r1
 800a534:	f035 050f 	bics.w	r5, r5, #15
 800a538:	d04d      	beq.n	800a5d6 <_strtod_l+0x516>
 800a53a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a53e:	dd22      	ble.n	800a586 <_strtod_l+0x4c6>
 800a540:	2500      	movs	r5, #0
 800a542:	46ab      	mov	fp, r5
 800a544:	9509      	str	r5, [sp, #36]	; 0x24
 800a546:	9505      	str	r5, [sp, #20]
 800a548:	2322      	movs	r3, #34	; 0x22
 800a54a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a654 <_strtod_l+0x594>
 800a54e:	6023      	str	r3, [r4, #0]
 800a550:	f04f 0800 	mov.w	r8, #0
 800a554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a556:	2b00      	cmp	r3, #0
 800a558:	f43f aded 	beq.w	800a136 <_strtod_l+0x76>
 800a55c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a55e:	4620      	mov	r0, r4
 800a560:	f7ff f924 	bl	80097ac <_Bfree>
 800a564:	9905      	ldr	r1, [sp, #20]
 800a566:	4620      	mov	r0, r4
 800a568:	f7ff f920 	bl	80097ac <_Bfree>
 800a56c:	4659      	mov	r1, fp
 800a56e:	4620      	mov	r0, r4
 800a570:	f7ff f91c 	bl	80097ac <_Bfree>
 800a574:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a576:	4620      	mov	r0, r4
 800a578:	f7ff f918 	bl	80097ac <_Bfree>
 800a57c:	4629      	mov	r1, r5
 800a57e:	4620      	mov	r0, r4
 800a580:	f7ff f914 	bl	80097ac <_Bfree>
 800a584:	e5d7      	b.n	800a136 <_strtod_l+0x76>
 800a586:	4b32      	ldr	r3, [pc, #200]	; (800a650 <_strtod_l+0x590>)
 800a588:	9304      	str	r3, [sp, #16]
 800a58a:	2300      	movs	r3, #0
 800a58c:	112d      	asrs	r5, r5, #4
 800a58e:	4640      	mov	r0, r8
 800a590:	4649      	mov	r1, r9
 800a592:	469a      	mov	sl, r3
 800a594:	2d01      	cmp	r5, #1
 800a596:	dc21      	bgt.n	800a5dc <_strtod_l+0x51c>
 800a598:	b10b      	cbz	r3, 800a59e <_strtod_l+0x4de>
 800a59a:	4680      	mov	r8, r0
 800a59c:	4689      	mov	r9, r1
 800a59e:	492c      	ldr	r1, [pc, #176]	; (800a650 <_strtod_l+0x590>)
 800a5a0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a5a4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a5a8:	4642      	mov	r2, r8
 800a5aa:	464b      	mov	r3, r9
 800a5ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5b0:	f7f6 f82a 	bl	8000608 <__aeabi_dmul>
 800a5b4:	4b27      	ldr	r3, [pc, #156]	; (800a654 <_strtod_l+0x594>)
 800a5b6:	460a      	mov	r2, r1
 800a5b8:	400b      	ands	r3, r1
 800a5ba:	4927      	ldr	r1, [pc, #156]	; (800a658 <_strtod_l+0x598>)
 800a5bc:	428b      	cmp	r3, r1
 800a5be:	4680      	mov	r8, r0
 800a5c0:	d8be      	bhi.n	800a540 <_strtod_l+0x480>
 800a5c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a5c6:	428b      	cmp	r3, r1
 800a5c8:	bf86      	itte	hi
 800a5ca:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800a65c <_strtod_l+0x59c>
 800a5ce:	f04f 38ff 	movhi.w	r8, #4294967295
 800a5d2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	9304      	str	r3, [sp, #16]
 800a5da:	e07b      	b.n	800a6d4 <_strtod_l+0x614>
 800a5dc:	07ea      	lsls	r2, r5, #31
 800a5de:	d505      	bpl.n	800a5ec <_strtod_l+0x52c>
 800a5e0:	9b04      	ldr	r3, [sp, #16]
 800a5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e6:	f7f6 f80f 	bl	8000608 <__aeabi_dmul>
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	9a04      	ldr	r2, [sp, #16]
 800a5ee:	3208      	adds	r2, #8
 800a5f0:	f10a 0a01 	add.w	sl, sl, #1
 800a5f4:	106d      	asrs	r5, r5, #1
 800a5f6:	9204      	str	r2, [sp, #16]
 800a5f8:	e7cc      	b.n	800a594 <_strtod_l+0x4d4>
 800a5fa:	d0ec      	beq.n	800a5d6 <_strtod_l+0x516>
 800a5fc:	426d      	negs	r5, r5
 800a5fe:	f015 020f 	ands.w	r2, r5, #15
 800a602:	d00a      	beq.n	800a61a <_strtod_l+0x55a>
 800a604:	4b11      	ldr	r3, [pc, #68]	; (800a64c <_strtod_l+0x58c>)
 800a606:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a60a:	4640      	mov	r0, r8
 800a60c:	4649      	mov	r1, r9
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	f7f6 f923 	bl	800085c <__aeabi_ddiv>
 800a616:	4680      	mov	r8, r0
 800a618:	4689      	mov	r9, r1
 800a61a:	112d      	asrs	r5, r5, #4
 800a61c:	d0db      	beq.n	800a5d6 <_strtod_l+0x516>
 800a61e:	2d1f      	cmp	r5, #31
 800a620:	dd1e      	ble.n	800a660 <_strtod_l+0x5a0>
 800a622:	2500      	movs	r5, #0
 800a624:	46ab      	mov	fp, r5
 800a626:	9509      	str	r5, [sp, #36]	; 0x24
 800a628:	9505      	str	r5, [sp, #20]
 800a62a:	2322      	movs	r3, #34	; 0x22
 800a62c:	f04f 0800 	mov.w	r8, #0
 800a630:	f04f 0900 	mov.w	r9, #0
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	e78d      	b.n	800a554 <_strtod_l+0x494>
 800a638:	0800c0bd 	.word	0x0800c0bd
 800a63c:	0800c2e4 	.word	0x0800c2e4
 800a640:	0800c0b5 	.word	0x0800c0b5
 800a644:	0800c0ec 	.word	0x0800c0ec
 800a648:	0800c475 	.word	0x0800c475
 800a64c:	0800c1f8 	.word	0x0800c1f8
 800a650:	0800c1d0 	.word	0x0800c1d0
 800a654:	7ff00000 	.word	0x7ff00000
 800a658:	7ca00000 	.word	0x7ca00000
 800a65c:	7fefffff 	.word	0x7fefffff
 800a660:	f015 0310 	ands.w	r3, r5, #16
 800a664:	bf18      	it	ne
 800a666:	236a      	movne	r3, #106	; 0x6a
 800a668:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800aa0c <_strtod_l+0x94c>
 800a66c:	9304      	str	r3, [sp, #16]
 800a66e:	4640      	mov	r0, r8
 800a670:	4649      	mov	r1, r9
 800a672:	2300      	movs	r3, #0
 800a674:	07ea      	lsls	r2, r5, #31
 800a676:	d504      	bpl.n	800a682 <_strtod_l+0x5c2>
 800a678:	e9da 2300 	ldrd	r2, r3, [sl]
 800a67c:	f7f5 ffc4 	bl	8000608 <__aeabi_dmul>
 800a680:	2301      	movs	r3, #1
 800a682:	106d      	asrs	r5, r5, #1
 800a684:	f10a 0a08 	add.w	sl, sl, #8
 800a688:	d1f4      	bne.n	800a674 <_strtod_l+0x5b4>
 800a68a:	b10b      	cbz	r3, 800a690 <_strtod_l+0x5d0>
 800a68c:	4680      	mov	r8, r0
 800a68e:	4689      	mov	r9, r1
 800a690:	9b04      	ldr	r3, [sp, #16]
 800a692:	b1bb      	cbz	r3, 800a6c4 <_strtod_l+0x604>
 800a694:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a698:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	4649      	mov	r1, r9
 800a6a0:	dd10      	ble.n	800a6c4 <_strtod_l+0x604>
 800a6a2:	2b1f      	cmp	r3, #31
 800a6a4:	f340 811e 	ble.w	800a8e4 <_strtod_l+0x824>
 800a6a8:	2b34      	cmp	r3, #52	; 0x34
 800a6aa:	bfde      	ittt	le
 800a6ac:	f04f 33ff 	movle.w	r3, #4294967295
 800a6b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a6b4:	4093      	lslle	r3, r2
 800a6b6:	f04f 0800 	mov.w	r8, #0
 800a6ba:	bfcc      	ite	gt
 800a6bc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a6c0:	ea03 0901 	andle.w	r9, r3, r1
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	4640      	mov	r0, r8
 800a6ca:	4649      	mov	r1, r9
 800a6cc:	f7f6 fa04 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	d1a6      	bne.n	800a622 <_strtod_l+0x562>
 800a6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d6:	9300      	str	r3, [sp, #0]
 800a6d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a6da:	4633      	mov	r3, r6
 800a6dc:	465a      	mov	r2, fp
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f7ff f8cc 	bl	800987c <__s2b>
 800a6e4:	9009      	str	r0, [sp, #36]	; 0x24
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	f43f af2a 	beq.w	800a540 <_strtod_l+0x480>
 800a6ec:	9a08      	ldr	r2, [sp, #32]
 800a6ee:	9b05      	ldr	r3, [sp, #20]
 800a6f0:	2a00      	cmp	r2, #0
 800a6f2:	eba3 0307 	sub.w	r3, r3, r7
 800a6f6:	bfa8      	it	ge
 800a6f8:	2300      	movge	r3, #0
 800a6fa:	930c      	str	r3, [sp, #48]	; 0x30
 800a6fc:	2500      	movs	r5, #0
 800a6fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a702:	9312      	str	r3, [sp, #72]	; 0x48
 800a704:	46ab      	mov	fp, r5
 800a706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a708:	4620      	mov	r0, r4
 800a70a:	6859      	ldr	r1, [r3, #4]
 800a70c:	f7ff f80e 	bl	800972c <_Balloc>
 800a710:	9005      	str	r0, [sp, #20]
 800a712:	2800      	cmp	r0, #0
 800a714:	f43f af18 	beq.w	800a548 <_strtod_l+0x488>
 800a718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a71a:	691a      	ldr	r2, [r3, #16]
 800a71c:	3202      	adds	r2, #2
 800a71e:	f103 010c 	add.w	r1, r3, #12
 800a722:	0092      	lsls	r2, r2, #2
 800a724:	300c      	adds	r0, #12
 800a726:	f7fe f870 	bl	800880a <memcpy>
 800a72a:	ec49 8b10 	vmov	d0, r8, r9
 800a72e:	aa18      	add	r2, sp, #96	; 0x60
 800a730:	a917      	add	r1, sp, #92	; 0x5c
 800a732:	4620      	mov	r0, r4
 800a734:	f7ff fbd6 	bl	8009ee4 <__d2b>
 800a738:	ec49 8b18 	vmov	d8, r8, r9
 800a73c:	9016      	str	r0, [sp, #88]	; 0x58
 800a73e:	2800      	cmp	r0, #0
 800a740:	f43f af02 	beq.w	800a548 <_strtod_l+0x488>
 800a744:	2101      	movs	r1, #1
 800a746:	4620      	mov	r0, r4
 800a748:	f7ff f930 	bl	80099ac <__i2b>
 800a74c:	4683      	mov	fp, r0
 800a74e:	2800      	cmp	r0, #0
 800a750:	f43f aefa 	beq.w	800a548 <_strtod_l+0x488>
 800a754:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800a756:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a758:	2e00      	cmp	r6, #0
 800a75a:	bfab      	itete	ge
 800a75c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800a75e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800a760:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a762:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800a766:	bfac      	ite	ge
 800a768:	eb06 0a03 	addge.w	sl, r6, r3
 800a76c:	1b9f      	sublt	r7, r3, r6
 800a76e:	9b04      	ldr	r3, [sp, #16]
 800a770:	1af6      	subs	r6, r6, r3
 800a772:	4416      	add	r6, r2
 800a774:	4ba0      	ldr	r3, [pc, #640]	; (800a9f8 <_strtod_l+0x938>)
 800a776:	3e01      	subs	r6, #1
 800a778:	429e      	cmp	r6, r3
 800a77a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a77e:	f280 80c4 	bge.w	800a90a <_strtod_l+0x84a>
 800a782:	1b9b      	subs	r3, r3, r6
 800a784:	2b1f      	cmp	r3, #31
 800a786:	eba2 0203 	sub.w	r2, r2, r3
 800a78a:	f04f 0101 	mov.w	r1, #1
 800a78e:	f300 80b0 	bgt.w	800a8f2 <_strtod_l+0x832>
 800a792:	fa01 f303 	lsl.w	r3, r1, r3
 800a796:	930e      	str	r3, [sp, #56]	; 0x38
 800a798:	2300      	movs	r3, #0
 800a79a:	930d      	str	r3, [sp, #52]	; 0x34
 800a79c:	eb0a 0602 	add.w	r6, sl, r2
 800a7a0:	9b04      	ldr	r3, [sp, #16]
 800a7a2:	45b2      	cmp	sl, r6
 800a7a4:	4417      	add	r7, r2
 800a7a6:	441f      	add	r7, r3
 800a7a8:	4653      	mov	r3, sl
 800a7aa:	bfa8      	it	ge
 800a7ac:	4633      	movge	r3, r6
 800a7ae:	42bb      	cmp	r3, r7
 800a7b0:	bfa8      	it	ge
 800a7b2:	463b      	movge	r3, r7
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	bfc2      	ittt	gt
 800a7b8:	1af6      	subgt	r6, r6, r3
 800a7ba:	1aff      	subgt	r7, r7, r3
 800a7bc:	ebaa 0a03 	subgt.w	sl, sl, r3
 800a7c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	dd17      	ble.n	800a7f6 <_strtod_l+0x736>
 800a7c6:	4659      	mov	r1, fp
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f7ff f9ae 	bl	8009b2c <__pow5mult>
 800a7d0:	4683      	mov	fp, r0
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	f43f aeb8 	beq.w	800a548 <_strtod_l+0x488>
 800a7d8:	4601      	mov	r1, r0
 800a7da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a7dc:	4620      	mov	r0, r4
 800a7de:	f7ff f8fb 	bl	80099d8 <__multiply>
 800a7e2:	900b      	str	r0, [sp, #44]	; 0x2c
 800a7e4:	2800      	cmp	r0, #0
 800a7e6:	f43f aeaf 	beq.w	800a548 <_strtod_l+0x488>
 800a7ea:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f7fe ffdd 	bl	80097ac <_Bfree>
 800a7f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7f4:	9316      	str	r3, [sp, #88]	; 0x58
 800a7f6:	2e00      	cmp	r6, #0
 800a7f8:	f300 808c 	bgt.w	800a914 <_strtod_l+0x854>
 800a7fc:	9b08      	ldr	r3, [sp, #32]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	dd08      	ble.n	800a814 <_strtod_l+0x754>
 800a802:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a804:	9905      	ldr	r1, [sp, #20]
 800a806:	4620      	mov	r0, r4
 800a808:	f7ff f990 	bl	8009b2c <__pow5mult>
 800a80c:	9005      	str	r0, [sp, #20]
 800a80e:	2800      	cmp	r0, #0
 800a810:	f43f ae9a 	beq.w	800a548 <_strtod_l+0x488>
 800a814:	2f00      	cmp	r7, #0
 800a816:	dd08      	ble.n	800a82a <_strtod_l+0x76a>
 800a818:	9905      	ldr	r1, [sp, #20]
 800a81a:	463a      	mov	r2, r7
 800a81c:	4620      	mov	r0, r4
 800a81e:	f7ff f9df 	bl	8009be0 <__lshift>
 800a822:	9005      	str	r0, [sp, #20]
 800a824:	2800      	cmp	r0, #0
 800a826:	f43f ae8f 	beq.w	800a548 <_strtod_l+0x488>
 800a82a:	f1ba 0f00 	cmp.w	sl, #0
 800a82e:	dd08      	ble.n	800a842 <_strtod_l+0x782>
 800a830:	4659      	mov	r1, fp
 800a832:	4652      	mov	r2, sl
 800a834:	4620      	mov	r0, r4
 800a836:	f7ff f9d3 	bl	8009be0 <__lshift>
 800a83a:	4683      	mov	fp, r0
 800a83c:	2800      	cmp	r0, #0
 800a83e:	f43f ae83 	beq.w	800a548 <_strtod_l+0x488>
 800a842:	9a05      	ldr	r2, [sp, #20]
 800a844:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a846:	4620      	mov	r0, r4
 800a848:	f7ff fa52 	bl	8009cf0 <__mdiff>
 800a84c:	4605      	mov	r5, r0
 800a84e:	2800      	cmp	r0, #0
 800a850:	f43f ae7a 	beq.w	800a548 <_strtod_l+0x488>
 800a854:	68c3      	ldr	r3, [r0, #12]
 800a856:	930b      	str	r3, [sp, #44]	; 0x2c
 800a858:	2300      	movs	r3, #0
 800a85a:	60c3      	str	r3, [r0, #12]
 800a85c:	4659      	mov	r1, fp
 800a85e:	f7ff fa2b 	bl	8009cb8 <__mcmp>
 800a862:	2800      	cmp	r0, #0
 800a864:	da60      	bge.n	800a928 <_strtod_l+0x868>
 800a866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a868:	ea53 0308 	orrs.w	r3, r3, r8
 800a86c:	f040 8084 	bne.w	800a978 <_strtod_l+0x8b8>
 800a870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a874:	2b00      	cmp	r3, #0
 800a876:	d17f      	bne.n	800a978 <_strtod_l+0x8b8>
 800a878:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a87c:	0d1b      	lsrs	r3, r3, #20
 800a87e:	051b      	lsls	r3, r3, #20
 800a880:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a884:	d978      	bls.n	800a978 <_strtod_l+0x8b8>
 800a886:	696b      	ldr	r3, [r5, #20]
 800a888:	b913      	cbnz	r3, 800a890 <_strtod_l+0x7d0>
 800a88a:	692b      	ldr	r3, [r5, #16]
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	dd73      	ble.n	800a978 <_strtod_l+0x8b8>
 800a890:	4629      	mov	r1, r5
 800a892:	2201      	movs	r2, #1
 800a894:	4620      	mov	r0, r4
 800a896:	f7ff f9a3 	bl	8009be0 <__lshift>
 800a89a:	4659      	mov	r1, fp
 800a89c:	4605      	mov	r5, r0
 800a89e:	f7ff fa0b 	bl	8009cb8 <__mcmp>
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	dd68      	ble.n	800a978 <_strtod_l+0x8b8>
 800a8a6:	9904      	ldr	r1, [sp, #16]
 800a8a8:	4a54      	ldr	r2, [pc, #336]	; (800a9fc <_strtod_l+0x93c>)
 800a8aa:	464b      	mov	r3, r9
 800a8ac:	2900      	cmp	r1, #0
 800a8ae:	f000 8084 	beq.w	800a9ba <_strtod_l+0x8fa>
 800a8b2:	ea02 0109 	and.w	r1, r2, r9
 800a8b6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a8ba:	dc7e      	bgt.n	800a9ba <_strtod_l+0x8fa>
 800a8bc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a8c0:	f77f aeb3 	ble.w	800a62a <_strtod_l+0x56a>
 800a8c4:	4b4e      	ldr	r3, [pc, #312]	; (800aa00 <_strtod_l+0x940>)
 800a8c6:	4640      	mov	r0, r8
 800a8c8:	4649      	mov	r1, r9
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f7f5 fe9c 	bl	8000608 <__aeabi_dmul>
 800a8d0:	4b4a      	ldr	r3, [pc, #296]	; (800a9fc <_strtod_l+0x93c>)
 800a8d2:	400b      	ands	r3, r1
 800a8d4:	4680      	mov	r8, r0
 800a8d6:	4689      	mov	r9, r1
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f47f ae3f 	bne.w	800a55c <_strtod_l+0x49c>
 800a8de:	2322      	movs	r3, #34	; 0x22
 800a8e0:	6023      	str	r3, [r4, #0]
 800a8e2:	e63b      	b.n	800a55c <_strtod_l+0x49c>
 800a8e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a8e8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ec:	ea03 0808 	and.w	r8, r3, r8
 800a8f0:	e6e8      	b.n	800a6c4 <_strtod_l+0x604>
 800a8f2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a8f6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a8fa:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a8fe:	36e2      	adds	r6, #226	; 0xe2
 800a900:	fa01 f306 	lsl.w	r3, r1, r6
 800a904:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800a908:	e748      	b.n	800a79c <_strtod_l+0x6dc>
 800a90a:	2100      	movs	r1, #0
 800a90c:	2301      	movs	r3, #1
 800a90e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800a912:	e743      	b.n	800a79c <_strtod_l+0x6dc>
 800a914:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a916:	4632      	mov	r2, r6
 800a918:	4620      	mov	r0, r4
 800a91a:	f7ff f961 	bl	8009be0 <__lshift>
 800a91e:	9016      	str	r0, [sp, #88]	; 0x58
 800a920:	2800      	cmp	r0, #0
 800a922:	f47f af6b 	bne.w	800a7fc <_strtod_l+0x73c>
 800a926:	e60f      	b.n	800a548 <_strtod_l+0x488>
 800a928:	46ca      	mov	sl, r9
 800a92a:	d171      	bne.n	800aa10 <_strtod_l+0x950>
 800a92c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a92e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a932:	b352      	cbz	r2, 800a98a <_strtod_l+0x8ca>
 800a934:	4a33      	ldr	r2, [pc, #204]	; (800aa04 <_strtod_l+0x944>)
 800a936:	4293      	cmp	r3, r2
 800a938:	d12a      	bne.n	800a990 <_strtod_l+0x8d0>
 800a93a:	9b04      	ldr	r3, [sp, #16]
 800a93c:	4641      	mov	r1, r8
 800a93e:	b1fb      	cbz	r3, 800a980 <_strtod_l+0x8c0>
 800a940:	4b2e      	ldr	r3, [pc, #184]	; (800a9fc <_strtod_l+0x93c>)
 800a942:	ea09 0303 	and.w	r3, r9, r3
 800a946:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a94a:	f04f 32ff 	mov.w	r2, #4294967295
 800a94e:	d81a      	bhi.n	800a986 <_strtod_l+0x8c6>
 800a950:	0d1b      	lsrs	r3, r3, #20
 800a952:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a956:	fa02 f303 	lsl.w	r3, r2, r3
 800a95a:	4299      	cmp	r1, r3
 800a95c:	d118      	bne.n	800a990 <_strtod_l+0x8d0>
 800a95e:	4b2a      	ldr	r3, [pc, #168]	; (800aa08 <_strtod_l+0x948>)
 800a960:	459a      	cmp	sl, r3
 800a962:	d102      	bne.n	800a96a <_strtod_l+0x8aa>
 800a964:	3101      	adds	r1, #1
 800a966:	f43f adef 	beq.w	800a548 <_strtod_l+0x488>
 800a96a:	4b24      	ldr	r3, [pc, #144]	; (800a9fc <_strtod_l+0x93c>)
 800a96c:	ea0a 0303 	and.w	r3, sl, r3
 800a970:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a974:	f04f 0800 	mov.w	r8, #0
 800a978:	9b04      	ldr	r3, [sp, #16]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d1a2      	bne.n	800a8c4 <_strtod_l+0x804>
 800a97e:	e5ed      	b.n	800a55c <_strtod_l+0x49c>
 800a980:	f04f 33ff 	mov.w	r3, #4294967295
 800a984:	e7e9      	b.n	800a95a <_strtod_l+0x89a>
 800a986:	4613      	mov	r3, r2
 800a988:	e7e7      	b.n	800a95a <_strtod_l+0x89a>
 800a98a:	ea53 0308 	orrs.w	r3, r3, r8
 800a98e:	d08a      	beq.n	800a8a6 <_strtod_l+0x7e6>
 800a990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a992:	b1e3      	cbz	r3, 800a9ce <_strtod_l+0x90e>
 800a994:	ea13 0f0a 	tst.w	r3, sl
 800a998:	d0ee      	beq.n	800a978 <_strtod_l+0x8b8>
 800a99a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a99c:	9a04      	ldr	r2, [sp, #16]
 800a99e:	4640      	mov	r0, r8
 800a9a0:	4649      	mov	r1, r9
 800a9a2:	b1c3      	cbz	r3, 800a9d6 <_strtod_l+0x916>
 800a9a4:	f7ff fb6f 	bl	800a086 <sulp>
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	ec51 0b18 	vmov	r0, r1, d8
 800a9b0:	f7f5 fc74 	bl	800029c <__adddf3>
 800a9b4:	4680      	mov	r8, r0
 800a9b6:	4689      	mov	r9, r1
 800a9b8:	e7de      	b.n	800a978 <_strtod_l+0x8b8>
 800a9ba:	4013      	ands	r3, r2
 800a9bc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a9c0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a9c4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a9c8:	f04f 38ff 	mov.w	r8, #4294967295
 800a9cc:	e7d4      	b.n	800a978 <_strtod_l+0x8b8>
 800a9ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9d0:	ea13 0f08 	tst.w	r3, r8
 800a9d4:	e7e0      	b.n	800a998 <_strtod_l+0x8d8>
 800a9d6:	f7ff fb56 	bl	800a086 <sulp>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	ec51 0b18 	vmov	r0, r1, d8
 800a9e2:	f7f5 fc59 	bl	8000298 <__aeabi_dsub>
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	4680      	mov	r8, r0
 800a9ec:	4689      	mov	r9, r1
 800a9ee:	f7f6 f873 	bl	8000ad8 <__aeabi_dcmpeq>
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	d0c0      	beq.n	800a978 <_strtod_l+0x8b8>
 800a9f6:	e618      	b.n	800a62a <_strtod_l+0x56a>
 800a9f8:	fffffc02 	.word	0xfffffc02
 800a9fc:	7ff00000 	.word	0x7ff00000
 800aa00:	39500000 	.word	0x39500000
 800aa04:	000fffff 	.word	0x000fffff
 800aa08:	7fefffff 	.word	0x7fefffff
 800aa0c:	0800c2f8 	.word	0x0800c2f8
 800aa10:	4659      	mov	r1, fp
 800aa12:	4628      	mov	r0, r5
 800aa14:	f7ff fac0 	bl	8009f98 <__ratio>
 800aa18:	ec57 6b10 	vmov	r6, r7, d0
 800aa1c:	ee10 0a10 	vmov	r0, s0
 800aa20:	2200      	movs	r2, #0
 800aa22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aa26:	4639      	mov	r1, r7
 800aa28:	f7f6 f86a 	bl	8000b00 <__aeabi_dcmple>
 800aa2c:	2800      	cmp	r0, #0
 800aa2e:	d071      	beq.n	800ab14 <_strtod_l+0xa54>
 800aa30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d17c      	bne.n	800ab30 <_strtod_l+0xa70>
 800aa36:	f1b8 0f00 	cmp.w	r8, #0
 800aa3a:	d15a      	bne.n	800aaf2 <_strtod_l+0xa32>
 800aa3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d15d      	bne.n	800ab00 <_strtod_l+0xa40>
 800aa44:	4b90      	ldr	r3, [pc, #576]	; (800ac88 <_strtod_l+0xbc8>)
 800aa46:	2200      	movs	r2, #0
 800aa48:	4630      	mov	r0, r6
 800aa4a:	4639      	mov	r1, r7
 800aa4c:	f7f6 f84e 	bl	8000aec <__aeabi_dcmplt>
 800aa50:	2800      	cmp	r0, #0
 800aa52:	d15c      	bne.n	800ab0e <_strtod_l+0xa4e>
 800aa54:	4630      	mov	r0, r6
 800aa56:	4639      	mov	r1, r7
 800aa58:	4b8c      	ldr	r3, [pc, #560]	; (800ac8c <_strtod_l+0xbcc>)
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	f7f5 fdd4 	bl	8000608 <__aeabi_dmul>
 800aa60:	4606      	mov	r6, r0
 800aa62:	460f      	mov	r7, r1
 800aa64:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800aa68:	9606      	str	r6, [sp, #24]
 800aa6a:	9307      	str	r3, [sp, #28]
 800aa6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa70:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800aa74:	4b86      	ldr	r3, [pc, #536]	; (800ac90 <_strtod_l+0xbd0>)
 800aa76:	ea0a 0303 	and.w	r3, sl, r3
 800aa7a:	930d      	str	r3, [sp, #52]	; 0x34
 800aa7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa7e:	4b85      	ldr	r3, [pc, #532]	; (800ac94 <_strtod_l+0xbd4>)
 800aa80:	429a      	cmp	r2, r3
 800aa82:	f040 8090 	bne.w	800aba6 <_strtod_l+0xae6>
 800aa86:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800aa8a:	ec49 8b10 	vmov	d0, r8, r9
 800aa8e:	f7ff f9b9 	bl	8009e04 <__ulp>
 800aa92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aa96:	ec51 0b10 	vmov	r0, r1, d0
 800aa9a:	f7f5 fdb5 	bl	8000608 <__aeabi_dmul>
 800aa9e:	4642      	mov	r2, r8
 800aaa0:	464b      	mov	r3, r9
 800aaa2:	f7f5 fbfb 	bl	800029c <__adddf3>
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	4979      	ldr	r1, [pc, #484]	; (800ac90 <_strtod_l+0xbd0>)
 800aaaa:	4a7b      	ldr	r2, [pc, #492]	; (800ac98 <_strtod_l+0xbd8>)
 800aaac:	4019      	ands	r1, r3
 800aaae:	4291      	cmp	r1, r2
 800aab0:	4680      	mov	r8, r0
 800aab2:	d944      	bls.n	800ab3e <_strtod_l+0xa7e>
 800aab4:	ee18 2a90 	vmov	r2, s17
 800aab8:	4b78      	ldr	r3, [pc, #480]	; (800ac9c <_strtod_l+0xbdc>)
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d104      	bne.n	800aac8 <_strtod_l+0xa08>
 800aabe:	ee18 3a10 	vmov	r3, s16
 800aac2:	3301      	adds	r3, #1
 800aac4:	f43f ad40 	beq.w	800a548 <_strtod_l+0x488>
 800aac8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800ac9c <_strtod_l+0xbdc>
 800aacc:	f04f 38ff 	mov.w	r8, #4294967295
 800aad0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aad2:	4620      	mov	r0, r4
 800aad4:	f7fe fe6a 	bl	80097ac <_Bfree>
 800aad8:	9905      	ldr	r1, [sp, #20]
 800aada:	4620      	mov	r0, r4
 800aadc:	f7fe fe66 	bl	80097ac <_Bfree>
 800aae0:	4659      	mov	r1, fp
 800aae2:	4620      	mov	r0, r4
 800aae4:	f7fe fe62 	bl	80097ac <_Bfree>
 800aae8:	4629      	mov	r1, r5
 800aaea:	4620      	mov	r0, r4
 800aaec:	f7fe fe5e 	bl	80097ac <_Bfree>
 800aaf0:	e609      	b.n	800a706 <_strtod_l+0x646>
 800aaf2:	f1b8 0f01 	cmp.w	r8, #1
 800aaf6:	d103      	bne.n	800ab00 <_strtod_l+0xa40>
 800aaf8:	f1b9 0f00 	cmp.w	r9, #0
 800aafc:	f43f ad95 	beq.w	800a62a <_strtod_l+0x56a>
 800ab00:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800ac58 <_strtod_l+0xb98>
 800ab04:	4f60      	ldr	r7, [pc, #384]	; (800ac88 <_strtod_l+0xbc8>)
 800ab06:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab0a:	2600      	movs	r6, #0
 800ab0c:	e7ae      	b.n	800aa6c <_strtod_l+0x9ac>
 800ab0e:	4f5f      	ldr	r7, [pc, #380]	; (800ac8c <_strtod_l+0xbcc>)
 800ab10:	2600      	movs	r6, #0
 800ab12:	e7a7      	b.n	800aa64 <_strtod_l+0x9a4>
 800ab14:	4b5d      	ldr	r3, [pc, #372]	; (800ac8c <_strtod_l+0xbcc>)
 800ab16:	4630      	mov	r0, r6
 800ab18:	4639      	mov	r1, r7
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f7f5 fd74 	bl	8000608 <__aeabi_dmul>
 800ab20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab22:	4606      	mov	r6, r0
 800ab24:	460f      	mov	r7, r1
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d09c      	beq.n	800aa64 <_strtod_l+0x9a4>
 800ab2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ab2e:	e79d      	b.n	800aa6c <_strtod_l+0x9ac>
 800ab30:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800ac60 <_strtod_l+0xba0>
 800ab34:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab38:	ec57 6b17 	vmov	r6, r7, d7
 800ab3c:	e796      	b.n	800aa6c <_strtod_l+0x9ac>
 800ab3e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800ab42:	9b04      	ldr	r3, [sp, #16]
 800ab44:	46ca      	mov	sl, r9
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1c2      	bne.n	800aad0 <_strtod_l+0xa10>
 800ab4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab50:	0d1b      	lsrs	r3, r3, #20
 800ab52:	051b      	lsls	r3, r3, #20
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d1bb      	bne.n	800aad0 <_strtod_l+0xa10>
 800ab58:	4630      	mov	r0, r6
 800ab5a:	4639      	mov	r1, r7
 800ab5c:	f7f6 f8b4 	bl	8000cc8 <__aeabi_d2lz>
 800ab60:	f7f5 fd24 	bl	80005ac <__aeabi_l2d>
 800ab64:	4602      	mov	r2, r0
 800ab66:	460b      	mov	r3, r1
 800ab68:	4630      	mov	r0, r6
 800ab6a:	4639      	mov	r1, r7
 800ab6c:	f7f5 fb94 	bl	8000298 <__aeabi_dsub>
 800ab70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab76:	ea43 0308 	orr.w	r3, r3, r8
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	4606      	mov	r6, r0
 800ab7e:	460f      	mov	r7, r1
 800ab80:	d054      	beq.n	800ac2c <_strtod_l+0xb6c>
 800ab82:	a339      	add	r3, pc, #228	; (adr r3, 800ac68 <_strtod_l+0xba8>)
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	f7f5 ffb0 	bl	8000aec <__aeabi_dcmplt>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	f47f ace5 	bne.w	800a55c <_strtod_l+0x49c>
 800ab92:	a337      	add	r3, pc, #220	; (adr r3, 800ac70 <_strtod_l+0xbb0>)
 800ab94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab98:	4630      	mov	r0, r6
 800ab9a:	4639      	mov	r1, r7
 800ab9c:	f7f5 ffc4 	bl	8000b28 <__aeabi_dcmpgt>
 800aba0:	2800      	cmp	r0, #0
 800aba2:	d095      	beq.n	800aad0 <_strtod_l+0xa10>
 800aba4:	e4da      	b.n	800a55c <_strtod_l+0x49c>
 800aba6:	9b04      	ldr	r3, [sp, #16]
 800aba8:	b333      	cbz	r3, 800abf8 <_strtod_l+0xb38>
 800abaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abac:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800abb0:	d822      	bhi.n	800abf8 <_strtod_l+0xb38>
 800abb2:	a331      	add	r3, pc, #196	; (adr r3, 800ac78 <_strtod_l+0xbb8>)
 800abb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb8:	4630      	mov	r0, r6
 800abba:	4639      	mov	r1, r7
 800abbc:	f7f5 ffa0 	bl	8000b00 <__aeabi_dcmple>
 800abc0:	b1a0      	cbz	r0, 800abec <_strtod_l+0xb2c>
 800abc2:	4639      	mov	r1, r7
 800abc4:	4630      	mov	r0, r6
 800abc6:	f7f5 fff7 	bl	8000bb8 <__aeabi_d2uiz>
 800abca:	2801      	cmp	r0, #1
 800abcc:	bf38      	it	cc
 800abce:	2001      	movcc	r0, #1
 800abd0:	f7f5 fca0 	bl	8000514 <__aeabi_ui2d>
 800abd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abd6:	4606      	mov	r6, r0
 800abd8:	460f      	mov	r7, r1
 800abda:	bb23      	cbnz	r3, 800ac26 <_strtod_l+0xb66>
 800abdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abe0:	9010      	str	r0, [sp, #64]	; 0x40
 800abe2:	9311      	str	r3, [sp, #68]	; 0x44
 800abe4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800abe8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800abec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800abf0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800abf4:	1a9b      	subs	r3, r3, r2
 800abf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800abf8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800abfc:	eeb0 0a48 	vmov.f32	s0, s16
 800ac00:	eef0 0a68 	vmov.f32	s1, s17
 800ac04:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ac08:	f7ff f8fc 	bl	8009e04 <__ulp>
 800ac0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ac10:	ec53 2b10 	vmov	r2, r3, d0
 800ac14:	f7f5 fcf8 	bl	8000608 <__aeabi_dmul>
 800ac18:	ec53 2b18 	vmov	r2, r3, d8
 800ac1c:	f7f5 fb3e 	bl	800029c <__adddf3>
 800ac20:	4680      	mov	r8, r0
 800ac22:	4689      	mov	r9, r1
 800ac24:	e78d      	b.n	800ab42 <_strtod_l+0xa82>
 800ac26:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800ac2a:	e7db      	b.n	800abe4 <_strtod_l+0xb24>
 800ac2c:	a314      	add	r3, pc, #80	; (adr r3, 800ac80 <_strtod_l+0xbc0>)
 800ac2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac32:	f7f5 ff5b 	bl	8000aec <__aeabi_dcmplt>
 800ac36:	e7b3      	b.n	800aba0 <_strtod_l+0xae0>
 800ac38:	2300      	movs	r3, #0
 800ac3a:	930a      	str	r3, [sp, #40]	; 0x28
 800ac3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac40:	6013      	str	r3, [r2, #0]
 800ac42:	f7ff ba7c 	b.w	800a13e <_strtod_l+0x7e>
 800ac46:	2a65      	cmp	r2, #101	; 0x65
 800ac48:	f43f ab75 	beq.w	800a336 <_strtod_l+0x276>
 800ac4c:	2a45      	cmp	r2, #69	; 0x45
 800ac4e:	f43f ab72 	beq.w	800a336 <_strtod_l+0x276>
 800ac52:	2301      	movs	r3, #1
 800ac54:	f7ff bbaa 	b.w	800a3ac <_strtod_l+0x2ec>
 800ac58:	00000000 	.word	0x00000000
 800ac5c:	bff00000 	.word	0xbff00000
 800ac60:	00000000 	.word	0x00000000
 800ac64:	3ff00000 	.word	0x3ff00000
 800ac68:	94a03595 	.word	0x94a03595
 800ac6c:	3fdfffff 	.word	0x3fdfffff
 800ac70:	35afe535 	.word	0x35afe535
 800ac74:	3fe00000 	.word	0x3fe00000
 800ac78:	ffc00000 	.word	0xffc00000
 800ac7c:	41dfffff 	.word	0x41dfffff
 800ac80:	94a03595 	.word	0x94a03595
 800ac84:	3fcfffff 	.word	0x3fcfffff
 800ac88:	3ff00000 	.word	0x3ff00000
 800ac8c:	3fe00000 	.word	0x3fe00000
 800ac90:	7ff00000 	.word	0x7ff00000
 800ac94:	7fe00000 	.word	0x7fe00000
 800ac98:	7c9fffff 	.word	0x7c9fffff
 800ac9c:	7fefffff 	.word	0x7fefffff

0800aca0 <_strtod_r>:
 800aca0:	4b01      	ldr	r3, [pc, #4]	; (800aca8 <_strtod_r+0x8>)
 800aca2:	f7ff ba0d 	b.w	800a0c0 <_strtod_l>
 800aca6:	bf00      	nop
 800aca8:	2000007c 	.word	0x2000007c

0800acac <_strtol_l.constprop.0>:
 800acac:	2b01      	cmp	r3, #1
 800acae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acb2:	d001      	beq.n	800acb8 <_strtol_l.constprop.0+0xc>
 800acb4:	2b24      	cmp	r3, #36	; 0x24
 800acb6:	d906      	bls.n	800acc6 <_strtol_l.constprop.0+0x1a>
 800acb8:	f7fd fd7a 	bl	80087b0 <__errno>
 800acbc:	2316      	movs	r3, #22
 800acbe:	6003      	str	r3, [r0, #0]
 800acc0:	2000      	movs	r0, #0
 800acc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acc6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800adac <_strtol_l.constprop.0+0x100>
 800acca:	460d      	mov	r5, r1
 800accc:	462e      	mov	r6, r5
 800acce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acd2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800acd6:	f017 0708 	ands.w	r7, r7, #8
 800acda:	d1f7      	bne.n	800accc <_strtol_l.constprop.0+0x20>
 800acdc:	2c2d      	cmp	r4, #45	; 0x2d
 800acde:	d132      	bne.n	800ad46 <_strtol_l.constprop.0+0x9a>
 800ace0:	782c      	ldrb	r4, [r5, #0]
 800ace2:	2701      	movs	r7, #1
 800ace4:	1cb5      	adds	r5, r6, #2
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d05b      	beq.n	800ada2 <_strtol_l.constprop.0+0xf6>
 800acea:	2b10      	cmp	r3, #16
 800acec:	d109      	bne.n	800ad02 <_strtol_l.constprop.0+0x56>
 800acee:	2c30      	cmp	r4, #48	; 0x30
 800acf0:	d107      	bne.n	800ad02 <_strtol_l.constprop.0+0x56>
 800acf2:	782c      	ldrb	r4, [r5, #0]
 800acf4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800acf8:	2c58      	cmp	r4, #88	; 0x58
 800acfa:	d14d      	bne.n	800ad98 <_strtol_l.constprop.0+0xec>
 800acfc:	786c      	ldrb	r4, [r5, #1]
 800acfe:	2310      	movs	r3, #16
 800ad00:	3502      	adds	r5, #2
 800ad02:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ad06:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad0a:	f04f 0e00 	mov.w	lr, #0
 800ad0e:	fbb8 f9f3 	udiv	r9, r8, r3
 800ad12:	4676      	mov	r6, lr
 800ad14:	fb03 8a19 	mls	sl, r3, r9, r8
 800ad18:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ad1c:	f1bc 0f09 	cmp.w	ip, #9
 800ad20:	d816      	bhi.n	800ad50 <_strtol_l.constprop.0+0xa4>
 800ad22:	4664      	mov	r4, ip
 800ad24:	42a3      	cmp	r3, r4
 800ad26:	dd24      	ble.n	800ad72 <_strtol_l.constprop.0+0xc6>
 800ad28:	f1be 3fff 	cmp.w	lr, #4294967295
 800ad2c:	d008      	beq.n	800ad40 <_strtol_l.constprop.0+0x94>
 800ad2e:	45b1      	cmp	r9, r6
 800ad30:	d31c      	bcc.n	800ad6c <_strtol_l.constprop.0+0xc0>
 800ad32:	d101      	bne.n	800ad38 <_strtol_l.constprop.0+0x8c>
 800ad34:	45a2      	cmp	sl, r4
 800ad36:	db19      	blt.n	800ad6c <_strtol_l.constprop.0+0xc0>
 800ad38:	fb06 4603 	mla	r6, r6, r3, r4
 800ad3c:	f04f 0e01 	mov.w	lr, #1
 800ad40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad44:	e7e8      	b.n	800ad18 <_strtol_l.constprop.0+0x6c>
 800ad46:	2c2b      	cmp	r4, #43	; 0x2b
 800ad48:	bf04      	itt	eq
 800ad4a:	782c      	ldrbeq	r4, [r5, #0]
 800ad4c:	1cb5      	addeq	r5, r6, #2
 800ad4e:	e7ca      	b.n	800ace6 <_strtol_l.constprop.0+0x3a>
 800ad50:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800ad54:	f1bc 0f19 	cmp.w	ip, #25
 800ad58:	d801      	bhi.n	800ad5e <_strtol_l.constprop.0+0xb2>
 800ad5a:	3c37      	subs	r4, #55	; 0x37
 800ad5c:	e7e2      	b.n	800ad24 <_strtol_l.constprop.0+0x78>
 800ad5e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ad62:	f1bc 0f19 	cmp.w	ip, #25
 800ad66:	d804      	bhi.n	800ad72 <_strtol_l.constprop.0+0xc6>
 800ad68:	3c57      	subs	r4, #87	; 0x57
 800ad6a:	e7db      	b.n	800ad24 <_strtol_l.constprop.0+0x78>
 800ad6c:	f04f 3eff 	mov.w	lr, #4294967295
 800ad70:	e7e6      	b.n	800ad40 <_strtol_l.constprop.0+0x94>
 800ad72:	f1be 3fff 	cmp.w	lr, #4294967295
 800ad76:	d105      	bne.n	800ad84 <_strtol_l.constprop.0+0xd8>
 800ad78:	2322      	movs	r3, #34	; 0x22
 800ad7a:	6003      	str	r3, [r0, #0]
 800ad7c:	4646      	mov	r6, r8
 800ad7e:	b942      	cbnz	r2, 800ad92 <_strtol_l.constprop.0+0xe6>
 800ad80:	4630      	mov	r0, r6
 800ad82:	e79e      	b.n	800acc2 <_strtol_l.constprop.0+0x16>
 800ad84:	b107      	cbz	r7, 800ad88 <_strtol_l.constprop.0+0xdc>
 800ad86:	4276      	negs	r6, r6
 800ad88:	2a00      	cmp	r2, #0
 800ad8a:	d0f9      	beq.n	800ad80 <_strtol_l.constprop.0+0xd4>
 800ad8c:	f1be 0f00 	cmp.w	lr, #0
 800ad90:	d000      	beq.n	800ad94 <_strtol_l.constprop.0+0xe8>
 800ad92:	1e69      	subs	r1, r5, #1
 800ad94:	6011      	str	r1, [r2, #0]
 800ad96:	e7f3      	b.n	800ad80 <_strtol_l.constprop.0+0xd4>
 800ad98:	2430      	movs	r4, #48	; 0x30
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1b1      	bne.n	800ad02 <_strtol_l.constprop.0+0x56>
 800ad9e:	2308      	movs	r3, #8
 800ada0:	e7af      	b.n	800ad02 <_strtol_l.constprop.0+0x56>
 800ada2:	2c30      	cmp	r4, #48	; 0x30
 800ada4:	d0a5      	beq.n	800acf2 <_strtol_l.constprop.0+0x46>
 800ada6:	230a      	movs	r3, #10
 800ada8:	e7ab      	b.n	800ad02 <_strtol_l.constprop.0+0x56>
 800adaa:	bf00      	nop
 800adac:	0800c321 	.word	0x0800c321

0800adb0 <_strtol_r>:
 800adb0:	f7ff bf7c 	b.w	800acac <_strtol_l.constprop.0>

0800adb4 <__ssputs_r>:
 800adb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adb8:	688e      	ldr	r6, [r1, #8]
 800adba:	461f      	mov	r7, r3
 800adbc:	42be      	cmp	r6, r7
 800adbe:	680b      	ldr	r3, [r1, #0]
 800adc0:	4682      	mov	sl, r0
 800adc2:	460c      	mov	r4, r1
 800adc4:	4690      	mov	r8, r2
 800adc6:	d82c      	bhi.n	800ae22 <__ssputs_r+0x6e>
 800adc8:	898a      	ldrh	r2, [r1, #12]
 800adca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800adce:	d026      	beq.n	800ae1e <__ssputs_r+0x6a>
 800add0:	6965      	ldr	r5, [r4, #20]
 800add2:	6909      	ldr	r1, [r1, #16]
 800add4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800add8:	eba3 0901 	sub.w	r9, r3, r1
 800addc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ade0:	1c7b      	adds	r3, r7, #1
 800ade2:	444b      	add	r3, r9
 800ade4:	106d      	asrs	r5, r5, #1
 800ade6:	429d      	cmp	r5, r3
 800ade8:	bf38      	it	cc
 800adea:	461d      	movcc	r5, r3
 800adec:	0553      	lsls	r3, r2, #21
 800adee:	d527      	bpl.n	800ae40 <__ssputs_r+0x8c>
 800adf0:	4629      	mov	r1, r5
 800adf2:	f7fe fc0f 	bl	8009614 <_malloc_r>
 800adf6:	4606      	mov	r6, r0
 800adf8:	b360      	cbz	r0, 800ae54 <__ssputs_r+0xa0>
 800adfa:	6921      	ldr	r1, [r4, #16]
 800adfc:	464a      	mov	r2, r9
 800adfe:	f7fd fd04 	bl	800880a <memcpy>
 800ae02:	89a3      	ldrh	r3, [r4, #12]
 800ae04:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ae08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae0c:	81a3      	strh	r3, [r4, #12]
 800ae0e:	6126      	str	r6, [r4, #16]
 800ae10:	6165      	str	r5, [r4, #20]
 800ae12:	444e      	add	r6, r9
 800ae14:	eba5 0509 	sub.w	r5, r5, r9
 800ae18:	6026      	str	r6, [r4, #0]
 800ae1a:	60a5      	str	r5, [r4, #8]
 800ae1c:	463e      	mov	r6, r7
 800ae1e:	42be      	cmp	r6, r7
 800ae20:	d900      	bls.n	800ae24 <__ssputs_r+0x70>
 800ae22:	463e      	mov	r6, r7
 800ae24:	6820      	ldr	r0, [r4, #0]
 800ae26:	4632      	mov	r2, r6
 800ae28:	4641      	mov	r1, r8
 800ae2a:	f000 f9c9 	bl	800b1c0 <memmove>
 800ae2e:	68a3      	ldr	r3, [r4, #8]
 800ae30:	1b9b      	subs	r3, r3, r6
 800ae32:	60a3      	str	r3, [r4, #8]
 800ae34:	6823      	ldr	r3, [r4, #0]
 800ae36:	4433      	add	r3, r6
 800ae38:	6023      	str	r3, [r4, #0]
 800ae3a:	2000      	movs	r0, #0
 800ae3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae40:	462a      	mov	r2, r5
 800ae42:	f000 fd9e 	bl	800b982 <_realloc_r>
 800ae46:	4606      	mov	r6, r0
 800ae48:	2800      	cmp	r0, #0
 800ae4a:	d1e0      	bne.n	800ae0e <__ssputs_r+0x5a>
 800ae4c:	6921      	ldr	r1, [r4, #16]
 800ae4e:	4650      	mov	r0, sl
 800ae50:	f7fe fb6c 	bl	800952c <_free_r>
 800ae54:	230c      	movs	r3, #12
 800ae56:	f8ca 3000 	str.w	r3, [sl]
 800ae5a:	89a3      	ldrh	r3, [r4, #12]
 800ae5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae60:	81a3      	strh	r3, [r4, #12]
 800ae62:	f04f 30ff 	mov.w	r0, #4294967295
 800ae66:	e7e9      	b.n	800ae3c <__ssputs_r+0x88>

0800ae68 <_svfiprintf_r>:
 800ae68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6c:	4698      	mov	r8, r3
 800ae6e:	898b      	ldrh	r3, [r1, #12]
 800ae70:	061b      	lsls	r3, r3, #24
 800ae72:	b09d      	sub	sp, #116	; 0x74
 800ae74:	4607      	mov	r7, r0
 800ae76:	460d      	mov	r5, r1
 800ae78:	4614      	mov	r4, r2
 800ae7a:	d50e      	bpl.n	800ae9a <_svfiprintf_r+0x32>
 800ae7c:	690b      	ldr	r3, [r1, #16]
 800ae7e:	b963      	cbnz	r3, 800ae9a <_svfiprintf_r+0x32>
 800ae80:	2140      	movs	r1, #64	; 0x40
 800ae82:	f7fe fbc7 	bl	8009614 <_malloc_r>
 800ae86:	6028      	str	r0, [r5, #0]
 800ae88:	6128      	str	r0, [r5, #16]
 800ae8a:	b920      	cbnz	r0, 800ae96 <_svfiprintf_r+0x2e>
 800ae8c:	230c      	movs	r3, #12
 800ae8e:	603b      	str	r3, [r7, #0]
 800ae90:	f04f 30ff 	mov.w	r0, #4294967295
 800ae94:	e0d0      	b.n	800b038 <_svfiprintf_r+0x1d0>
 800ae96:	2340      	movs	r3, #64	; 0x40
 800ae98:	616b      	str	r3, [r5, #20]
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ae9e:	2320      	movs	r3, #32
 800aea0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aea4:	f8cd 800c 	str.w	r8, [sp, #12]
 800aea8:	2330      	movs	r3, #48	; 0x30
 800aeaa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b050 <_svfiprintf_r+0x1e8>
 800aeae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aeb2:	f04f 0901 	mov.w	r9, #1
 800aeb6:	4623      	mov	r3, r4
 800aeb8:	469a      	mov	sl, r3
 800aeba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aebe:	b10a      	cbz	r2, 800aec4 <_svfiprintf_r+0x5c>
 800aec0:	2a25      	cmp	r2, #37	; 0x25
 800aec2:	d1f9      	bne.n	800aeb8 <_svfiprintf_r+0x50>
 800aec4:	ebba 0b04 	subs.w	fp, sl, r4
 800aec8:	d00b      	beq.n	800aee2 <_svfiprintf_r+0x7a>
 800aeca:	465b      	mov	r3, fp
 800aecc:	4622      	mov	r2, r4
 800aece:	4629      	mov	r1, r5
 800aed0:	4638      	mov	r0, r7
 800aed2:	f7ff ff6f 	bl	800adb4 <__ssputs_r>
 800aed6:	3001      	adds	r0, #1
 800aed8:	f000 80a9 	beq.w	800b02e <_svfiprintf_r+0x1c6>
 800aedc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aede:	445a      	add	r2, fp
 800aee0:	9209      	str	r2, [sp, #36]	; 0x24
 800aee2:	f89a 3000 	ldrb.w	r3, [sl]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f000 80a1 	beq.w	800b02e <_svfiprintf_r+0x1c6>
 800aeec:	2300      	movs	r3, #0
 800aeee:	f04f 32ff 	mov.w	r2, #4294967295
 800aef2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aef6:	f10a 0a01 	add.w	sl, sl, #1
 800aefa:	9304      	str	r3, [sp, #16]
 800aefc:	9307      	str	r3, [sp, #28]
 800aefe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af02:	931a      	str	r3, [sp, #104]	; 0x68
 800af04:	4654      	mov	r4, sl
 800af06:	2205      	movs	r2, #5
 800af08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af0c:	4850      	ldr	r0, [pc, #320]	; (800b050 <_svfiprintf_r+0x1e8>)
 800af0e:	f7f5 f967 	bl	80001e0 <memchr>
 800af12:	9a04      	ldr	r2, [sp, #16]
 800af14:	b9d8      	cbnz	r0, 800af4e <_svfiprintf_r+0xe6>
 800af16:	06d0      	lsls	r0, r2, #27
 800af18:	bf44      	itt	mi
 800af1a:	2320      	movmi	r3, #32
 800af1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af20:	0711      	lsls	r1, r2, #28
 800af22:	bf44      	itt	mi
 800af24:	232b      	movmi	r3, #43	; 0x2b
 800af26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800af2a:	f89a 3000 	ldrb.w	r3, [sl]
 800af2e:	2b2a      	cmp	r3, #42	; 0x2a
 800af30:	d015      	beq.n	800af5e <_svfiprintf_r+0xf6>
 800af32:	9a07      	ldr	r2, [sp, #28]
 800af34:	4654      	mov	r4, sl
 800af36:	2000      	movs	r0, #0
 800af38:	f04f 0c0a 	mov.w	ip, #10
 800af3c:	4621      	mov	r1, r4
 800af3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af42:	3b30      	subs	r3, #48	; 0x30
 800af44:	2b09      	cmp	r3, #9
 800af46:	d94d      	bls.n	800afe4 <_svfiprintf_r+0x17c>
 800af48:	b1b0      	cbz	r0, 800af78 <_svfiprintf_r+0x110>
 800af4a:	9207      	str	r2, [sp, #28]
 800af4c:	e014      	b.n	800af78 <_svfiprintf_r+0x110>
 800af4e:	eba0 0308 	sub.w	r3, r0, r8
 800af52:	fa09 f303 	lsl.w	r3, r9, r3
 800af56:	4313      	orrs	r3, r2
 800af58:	9304      	str	r3, [sp, #16]
 800af5a:	46a2      	mov	sl, r4
 800af5c:	e7d2      	b.n	800af04 <_svfiprintf_r+0x9c>
 800af5e:	9b03      	ldr	r3, [sp, #12]
 800af60:	1d19      	adds	r1, r3, #4
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	9103      	str	r1, [sp, #12]
 800af66:	2b00      	cmp	r3, #0
 800af68:	bfbb      	ittet	lt
 800af6a:	425b      	neglt	r3, r3
 800af6c:	f042 0202 	orrlt.w	r2, r2, #2
 800af70:	9307      	strge	r3, [sp, #28]
 800af72:	9307      	strlt	r3, [sp, #28]
 800af74:	bfb8      	it	lt
 800af76:	9204      	strlt	r2, [sp, #16]
 800af78:	7823      	ldrb	r3, [r4, #0]
 800af7a:	2b2e      	cmp	r3, #46	; 0x2e
 800af7c:	d10c      	bne.n	800af98 <_svfiprintf_r+0x130>
 800af7e:	7863      	ldrb	r3, [r4, #1]
 800af80:	2b2a      	cmp	r3, #42	; 0x2a
 800af82:	d134      	bne.n	800afee <_svfiprintf_r+0x186>
 800af84:	9b03      	ldr	r3, [sp, #12]
 800af86:	1d1a      	adds	r2, r3, #4
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	9203      	str	r2, [sp, #12]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	bfb8      	it	lt
 800af90:	f04f 33ff 	movlt.w	r3, #4294967295
 800af94:	3402      	adds	r4, #2
 800af96:	9305      	str	r3, [sp, #20]
 800af98:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b060 <_svfiprintf_r+0x1f8>
 800af9c:	7821      	ldrb	r1, [r4, #0]
 800af9e:	2203      	movs	r2, #3
 800afa0:	4650      	mov	r0, sl
 800afa2:	f7f5 f91d 	bl	80001e0 <memchr>
 800afa6:	b138      	cbz	r0, 800afb8 <_svfiprintf_r+0x150>
 800afa8:	9b04      	ldr	r3, [sp, #16]
 800afaa:	eba0 000a 	sub.w	r0, r0, sl
 800afae:	2240      	movs	r2, #64	; 0x40
 800afb0:	4082      	lsls	r2, r0
 800afb2:	4313      	orrs	r3, r2
 800afb4:	3401      	adds	r4, #1
 800afb6:	9304      	str	r3, [sp, #16]
 800afb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afbc:	4825      	ldr	r0, [pc, #148]	; (800b054 <_svfiprintf_r+0x1ec>)
 800afbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800afc2:	2206      	movs	r2, #6
 800afc4:	f7f5 f90c 	bl	80001e0 <memchr>
 800afc8:	2800      	cmp	r0, #0
 800afca:	d038      	beq.n	800b03e <_svfiprintf_r+0x1d6>
 800afcc:	4b22      	ldr	r3, [pc, #136]	; (800b058 <_svfiprintf_r+0x1f0>)
 800afce:	bb1b      	cbnz	r3, 800b018 <_svfiprintf_r+0x1b0>
 800afd0:	9b03      	ldr	r3, [sp, #12]
 800afd2:	3307      	adds	r3, #7
 800afd4:	f023 0307 	bic.w	r3, r3, #7
 800afd8:	3308      	adds	r3, #8
 800afda:	9303      	str	r3, [sp, #12]
 800afdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afde:	4433      	add	r3, r6
 800afe0:	9309      	str	r3, [sp, #36]	; 0x24
 800afe2:	e768      	b.n	800aeb6 <_svfiprintf_r+0x4e>
 800afe4:	fb0c 3202 	mla	r2, ip, r2, r3
 800afe8:	460c      	mov	r4, r1
 800afea:	2001      	movs	r0, #1
 800afec:	e7a6      	b.n	800af3c <_svfiprintf_r+0xd4>
 800afee:	2300      	movs	r3, #0
 800aff0:	3401      	adds	r4, #1
 800aff2:	9305      	str	r3, [sp, #20]
 800aff4:	4619      	mov	r1, r3
 800aff6:	f04f 0c0a 	mov.w	ip, #10
 800affa:	4620      	mov	r0, r4
 800affc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b000:	3a30      	subs	r2, #48	; 0x30
 800b002:	2a09      	cmp	r2, #9
 800b004:	d903      	bls.n	800b00e <_svfiprintf_r+0x1a6>
 800b006:	2b00      	cmp	r3, #0
 800b008:	d0c6      	beq.n	800af98 <_svfiprintf_r+0x130>
 800b00a:	9105      	str	r1, [sp, #20]
 800b00c:	e7c4      	b.n	800af98 <_svfiprintf_r+0x130>
 800b00e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b012:	4604      	mov	r4, r0
 800b014:	2301      	movs	r3, #1
 800b016:	e7f0      	b.n	800affa <_svfiprintf_r+0x192>
 800b018:	ab03      	add	r3, sp, #12
 800b01a:	9300      	str	r3, [sp, #0]
 800b01c:	462a      	mov	r2, r5
 800b01e:	4b0f      	ldr	r3, [pc, #60]	; (800b05c <_svfiprintf_r+0x1f4>)
 800b020:	a904      	add	r1, sp, #16
 800b022:	4638      	mov	r0, r7
 800b024:	f7fc fc42 	bl	80078ac <_printf_float>
 800b028:	1c42      	adds	r2, r0, #1
 800b02a:	4606      	mov	r6, r0
 800b02c:	d1d6      	bne.n	800afdc <_svfiprintf_r+0x174>
 800b02e:	89ab      	ldrh	r3, [r5, #12]
 800b030:	065b      	lsls	r3, r3, #25
 800b032:	f53f af2d 	bmi.w	800ae90 <_svfiprintf_r+0x28>
 800b036:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b038:	b01d      	add	sp, #116	; 0x74
 800b03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b03e:	ab03      	add	r3, sp, #12
 800b040:	9300      	str	r3, [sp, #0]
 800b042:	462a      	mov	r2, r5
 800b044:	4b05      	ldr	r3, [pc, #20]	; (800b05c <_svfiprintf_r+0x1f4>)
 800b046:	a904      	add	r1, sp, #16
 800b048:	4638      	mov	r0, r7
 800b04a:	f7fc fed3 	bl	8007df4 <_printf_i>
 800b04e:	e7eb      	b.n	800b028 <_svfiprintf_r+0x1c0>
 800b050:	0800c421 	.word	0x0800c421
 800b054:	0800c42b 	.word	0x0800c42b
 800b058:	080078ad 	.word	0x080078ad
 800b05c:	0800adb5 	.word	0x0800adb5
 800b060:	0800c427 	.word	0x0800c427

0800b064 <__sflush_r>:
 800b064:	898a      	ldrh	r2, [r1, #12]
 800b066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b06a:	4605      	mov	r5, r0
 800b06c:	0710      	lsls	r0, r2, #28
 800b06e:	460c      	mov	r4, r1
 800b070:	d458      	bmi.n	800b124 <__sflush_r+0xc0>
 800b072:	684b      	ldr	r3, [r1, #4]
 800b074:	2b00      	cmp	r3, #0
 800b076:	dc05      	bgt.n	800b084 <__sflush_r+0x20>
 800b078:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	dc02      	bgt.n	800b084 <__sflush_r+0x20>
 800b07e:	2000      	movs	r0, #0
 800b080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b084:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b086:	2e00      	cmp	r6, #0
 800b088:	d0f9      	beq.n	800b07e <__sflush_r+0x1a>
 800b08a:	2300      	movs	r3, #0
 800b08c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b090:	682f      	ldr	r7, [r5, #0]
 800b092:	6a21      	ldr	r1, [r4, #32]
 800b094:	602b      	str	r3, [r5, #0]
 800b096:	d032      	beq.n	800b0fe <__sflush_r+0x9a>
 800b098:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b09a:	89a3      	ldrh	r3, [r4, #12]
 800b09c:	075a      	lsls	r2, r3, #29
 800b09e:	d505      	bpl.n	800b0ac <__sflush_r+0x48>
 800b0a0:	6863      	ldr	r3, [r4, #4]
 800b0a2:	1ac0      	subs	r0, r0, r3
 800b0a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0a6:	b10b      	cbz	r3, 800b0ac <__sflush_r+0x48>
 800b0a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0aa:	1ac0      	subs	r0, r0, r3
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0b2:	6a21      	ldr	r1, [r4, #32]
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b0      	blx	r6
 800b0b8:	1c43      	adds	r3, r0, #1
 800b0ba:	89a3      	ldrh	r3, [r4, #12]
 800b0bc:	d106      	bne.n	800b0cc <__sflush_r+0x68>
 800b0be:	6829      	ldr	r1, [r5, #0]
 800b0c0:	291d      	cmp	r1, #29
 800b0c2:	d82b      	bhi.n	800b11c <__sflush_r+0xb8>
 800b0c4:	4a29      	ldr	r2, [pc, #164]	; (800b16c <__sflush_r+0x108>)
 800b0c6:	410a      	asrs	r2, r1
 800b0c8:	07d6      	lsls	r6, r2, #31
 800b0ca:	d427      	bmi.n	800b11c <__sflush_r+0xb8>
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	6062      	str	r2, [r4, #4]
 800b0d0:	04d9      	lsls	r1, r3, #19
 800b0d2:	6922      	ldr	r2, [r4, #16]
 800b0d4:	6022      	str	r2, [r4, #0]
 800b0d6:	d504      	bpl.n	800b0e2 <__sflush_r+0x7e>
 800b0d8:	1c42      	adds	r2, r0, #1
 800b0da:	d101      	bne.n	800b0e0 <__sflush_r+0x7c>
 800b0dc:	682b      	ldr	r3, [r5, #0]
 800b0de:	b903      	cbnz	r3, 800b0e2 <__sflush_r+0x7e>
 800b0e0:	6560      	str	r0, [r4, #84]	; 0x54
 800b0e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0e4:	602f      	str	r7, [r5, #0]
 800b0e6:	2900      	cmp	r1, #0
 800b0e8:	d0c9      	beq.n	800b07e <__sflush_r+0x1a>
 800b0ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0ee:	4299      	cmp	r1, r3
 800b0f0:	d002      	beq.n	800b0f8 <__sflush_r+0x94>
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	f7fe fa1a 	bl	800952c <_free_r>
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	6360      	str	r0, [r4, #52]	; 0x34
 800b0fc:	e7c0      	b.n	800b080 <__sflush_r+0x1c>
 800b0fe:	2301      	movs	r3, #1
 800b100:	4628      	mov	r0, r5
 800b102:	47b0      	blx	r6
 800b104:	1c41      	adds	r1, r0, #1
 800b106:	d1c8      	bne.n	800b09a <__sflush_r+0x36>
 800b108:	682b      	ldr	r3, [r5, #0]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d0c5      	beq.n	800b09a <__sflush_r+0x36>
 800b10e:	2b1d      	cmp	r3, #29
 800b110:	d001      	beq.n	800b116 <__sflush_r+0xb2>
 800b112:	2b16      	cmp	r3, #22
 800b114:	d101      	bne.n	800b11a <__sflush_r+0xb6>
 800b116:	602f      	str	r7, [r5, #0]
 800b118:	e7b1      	b.n	800b07e <__sflush_r+0x1a>
 800b11a:	89a3      	ldrh	r3, [r4, #12]
 800b11c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b120:	81a3      	strh	r3, [r4, #12]
 800b122:	e7ad      	b.n	800b080 <__sflush_r+0x1c>
 800b124:	690f      	ldr	r7, [r1, #16]
 800b126:	2f00      	cmp	r7, #0
 800b128:	d0a9      	beq.n	800b07e <__sflush_r+0x1a>
 800b12a:	0793      	lsls	r3, r2, #30
 800b12c:	680e      	ldr	r6, [r1, #0]
 800b12e:	bf08      	it	eq
 800b130:	694b      	ldreq	r3, [r1, #20]
 800b132:	600f      	str	r7, [r1, #0]
 800b134:	bf18      	it	ne
 800b136:	2300      	movne	r3, #0
 800b138:	eba6 0807 	sub.w	r8, r6, r7
 800b13c:	608b      	str	r3, [r1, #8]
 800b13e:	f1b8 0f00 	cmp.w	r8, #0
 800b142:	dd9c      	ble.n	800b07e <__sflush_r+0x1a>
 800b144:	6a21      	ldr	r1, [r4, #32]
 800b146:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b148:	4643      	mov	r3, r8
 800b14a:	463a      	mov	r2, r7
 800b14c:	4628      	mov	r0, r5
 800b14e:	47b0      	blx	r6
 800b150:	2800      	cmp	r0, #0
 800b152:	dc06      	bgt.n	800b162 <__sflush_r+0xfe>
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b15a:	81a3      	strh	r3, [r4, #12]
 800b15c:	f04f 30ff 	mov.w	r0, #4294967295
 800b160:	e78e      	b.n	800b080 <__sflush_r+0x1c>
 800b162:	4407      	add	r7, r0
 800b164:	eba8 0800 	sub.w	r8, r8, r0
 800b168:	e7e9      	b.n	800b13e <__sflush_r+0xda>
 800b16a:	bf00      	nop
 800b16c:	dfbffffe 	.word	0xdfbffffe

0800b170 <_fflush_r>:
 800b170:	b538      	push	{r3, r4, r5, lr}
 800b172:	690b      	ldr	r3, [r1, #16]
 800b174:	4605      	mov	r5, r0
 800b176:	460c      	mov	r4, r1
 800b178:	b913      	cbnz	r3, 800b180 <_fflush_r+0x10>
 800b17a:	2500      	movs	r5, #0
 800b17c:	4628      	mov	r0, r5
 800b17e:	bd38      	pop	{r3, r4, r5, pc}
 800b180:	b118      	cbz	r0, 800b18a <_fflush_r+0x1a>
 800b182:	6a03      	ldr	r3, [r0, #32]
 800b184:	b90b      	cbnz	r3, 800b18a <_fflush_r+0x1a>
 800b186:	f7fd f9f3 	bl	8008570 <__sinit>
 800b18a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d0f3      	beq.n	800b17a <_fflush_r+0xa>
 800b192:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b194:	07d0      	lsls	r0, r2, #31
 800b196:	d404      	bmi.n	800b1a2 <_fflush_r+0x32>
 800b198:	0599      	lsls	r1, r3, #22
 800b19a:	d402      	bmi.n	800b1a2 <_fflush_r+0x32>
 800b19c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b19e:	f7fd fb32 	bl	8008806 <__retarget_lock_acquire_recursive>
 800b1a2:	4628      	mov	r0, r5
 800b1a4:	4621      	mov	r1, r4
 800b1a6:	f7ff ff5d 	bl	800b064 <__sflush_r>
 800b1aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1ac:	07da      	lsls	r2, r3, #31
 800b1ae:	4605      	mov	r5, r0
 800b1b0:	d4e4      	bmi.n	800b17c <_fflush_r+0xc>
 800b1b2:	89a3      	ldrh	r3, [r4, #12]
 800b1b4:	059b      	lsls	r3, r3, #22
 800b1b6:	d4e1      	bmi.n	800b17c <_fflush_r+0xc>
 800b1b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1ba:	f7fd fb25 	bl	8008808 <__retarget_lock_release_recursive>
 800b1be:	e7dd      	b.n	800b17c <_fflush_r+0xc>

0800b1c0 <memmove>:
 800b1c0:	4288      	cmp	r0, r1
 800b1c2:	b510      	push	{r4, lr}
 800b1c4:	eb01 0402 	add.w	r4, r1, r2
 800b1c8:	d902      	bls.n	800b1d0 <memmove+0x10>
 800b1ca:	4284      	cmp	r4, r0
 800b1cc:	4623      	mov	r3, r4
 800b1ce:	d807      	bhi.n	800b1e0 <memmove+0x20>
 800b1d0:	1e43      	subs	r3, r0, #1
 800b1d2:	42a1      	cmp	r1, r4
 800b1d4:	d008      	beq.n	800b1e8 <memmove+0x28>
 800b1d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1de:	e7f8      	b.n	800b1d2 <memmove+0x12>
 800b1e0:	4402      	add	r2, r0
 800b1e2:	4601      	mov	r1, r0
 800b1e4:	428a      	cmp	r2, r1
 800b1e6:	d100      	bne.n	800b1ea <memmove+0x2a>
 800b1e8:	bd10      	pop	{r4, pc}
 800b1ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1f2:	e7f7      	b.n	800b1e4 <memmove+0x24>

0800b1f4 <strncmp>:
 800b1f4:	b510      	push	{r4, lr}
 800b1f6:	b16a      	cbz	r2, 800b214 <strncmp+0x20>
 800b1f8:	3901      	subs	r1, #1
 800b1fa:	1884      	adds	r4, r0, r2
 800b1fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b200:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b204:	429a      	cmp	r2, r3
 800b206:	d103      	bne.n	800b210 <strncmp+0x1c>
 800b208:	42a0      	cmp	r0, r4
 800b20a:	d001      	beq.n	800b210 <strncmp+0x1c>
 800b20c:	2a00      	cmp	r2, #0
 800b20e:	d1f5      	bne.n	800b1fc <strncmp+0x8>
 800b210:	1ad0      	subs	r0, r2, r3
 800b212:	bd10      	pop	{r4, pc}
 800b214:	4610      	mov	r0, r2
 800b216:	e7fc      	b.n	800b212 <strncmp+0x1e>

0800b218 <_sbrk_r>:
 800b218:	b538      	push	{r3, r4, r5, lr}
 800b21a:	4d06      	ldr	r5, [pc, #24]	; (800b234 <_sbrk_r+0x1c>)
 800b21c:	2300      	movs	r3, #0
 800b21e:	4604      	mov	r4, r0
 800b220:	4608      	mov	r0, r1
 800b222:	602b      	str	r3, [r5, #0]
 800b224:	f7f6 fe22 	bl	8001e6c <_sbrk>
 800b228:	1c43      	adds	r3, r0, #1
 800b22a:	d102      	bne.n	800b232 <_sbrk_r+0x1a>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	b103      	cbz	r3, 800b232 <_sbrk_r+0x1a>
 800b230:	6023      	str	r3, [r4, #0]
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	20004e4c 	.word	0x20004e4c

0800b238 <nan>:
 800b238:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b240 <nan+0x8>
 800b23c:	4770      	bx	lr
 800b23e:	bf00      	nop
 800b240:	00000000 	.word	0x00000000
 800b244:	7ff80000 	.word	0x7ff80000

0800b248 <__assert_func>:
 800b248:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b24a:	4614      	mov	r4, r2
 800b24c:	461a      	mov	r2, r3
 800b24e:	4b09      	ldr	r3, [pc, #36]	; (800b274 <__assert_func+0x2c>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	4605      	mov	r5, r0
 800b254:	68d8      	ldr	r0, [r3, #12]
 800b256:	b14c      	cbz	r4, 800b26c <__assert_func+0x24>
 800b258:	4b07      	ldr	r3, [pc, #28]	; (800b278 <__assert_func+0x30>)
 800b25a:	9100      	str	r1, [sp, #0]
 800b25c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b260:	4906      	ldr	r1, [pc, #24]	; (800b27c <__assert_func+0x34>)
 800b262:	462b      	mov	r3, r5
 800b264:	f000 fbca 	bl	800b9fc <fiprintf>
 800b268:	f000 fbda 	bl	800ba20 <abort>
 800b26c:	4b04      	ldr	r3, [pc, #16]	; (800b280 <__assert_func+0x38>)
 800b26e:	461c      	mov	r4, r3
 800b270:	e7f3      	b.n	800b25a <__assert_func+0x12>
 800b272:	bf00      	nop
 800b274:	20000078 	.word	0x20000078
 800b278:	0800c43a 	.word	0x0800c43a
 800b27c:	0800c447 	.word	0x0800c447
 800b280:	0800c475 	.word	0x0800c475

0800b284 <_calloc_r>:
 800b284:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b286:	fba1 2402 	umull	r2, r4, r1, r2
 800b28a:	b94c      	cbnz	r4, 800b2a0 <_calloc_r+0x1c>
 800b28c:	4611      	mov	r1, r2
 800b28e:	9201      	str	r2, [sp, #4]
 800b290:	f7fe f9c0 	bl	8009614 <_malloc_r>
 800b294:	9a01      	ldr	r2, [sp, #4]
 800b296:	4605      	mov	r5, r0
 800b298:	b930      	cbnz	r0, 800b2a8 <_calloc_r+0x24>
 800b29a:	4628      	mov	r0, r5
 800b29c:	b003      	add	sp, #12
 800b29e:	bd30      	pop	{r4, r5, pc}
 800b2a0:	220c      	movs	r2, #12
 800b2a2:	6002      	str	r2, [r0, #0]
 800b2a4:	2500      	movs	r5, #0
 800b2a6:	e7f8      	b.n	800b29a <_calloc_r+0x16>
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	f7fd fa2e 	bl	800870a <memset>
 800b2ae:	e7f4      	b.n	800b29a <_calloc_r+0x16>

0800b2b0 <rshift>:
 800b2b0:	6903      	ldr	r3, [r0, #16]
 800b2b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b2b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b2ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b2be:	f100 0414 	add.w	r4, r0, #20
 800b2c2:	dd45      	ble.n	800b350 <rshift+0xa0>
 800b2c4:	f011 011f 	ands.w	r1, r1, #31
 800b2c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b2cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b2d0:	d10c      	bne.n	800b2ec <rshift+0x3c>
 800b2d2:	f100 0710 	add.w	r7, r0, #16
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	42b1      	cmp	r1, r6
 800b2da:	d334      	bcc.n	800b346 <rshift+0x96>
 800b2dc:	1a9b      	subs	r3, r3, r2
 800b2de:	009b      	lsls	r3, r3, #2
 800b2e0:	1eea      	subs	r2, r5, #3
 800b2e2:	4296      	cmp	r6, r2
 800b2e4:	bf38      	it	cc
 800b2e6:	2300      	movcc	r3, #0
 800b2e8:	4423      	add	r3, r4
 800b2ea:	e015      	b.n	800b318 <rshift+0x68>
 800b2ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b2f0:	f1c1 0820 	rsb	r8, r1, #32
 800b2f4:	40cf      	lsrs	r7, r1
 800b2f6:	f105 0e04 	add.w	lr, r5, #4
 800b2fa:	46a1      	mov	r9, r4
 800b2fc:	4576      	cmp	r6, lr
 800b2fe:	46f4      	mov	ip, lr
 800b300:	d815      	bhi.n	800b32e <rshift+0x7e>
 800b302:	1a9a      	subs	r2, r3, r2
 800b304:	0092      	lsls	r2, r2, #2
 800b306:	3a04      	subs	r2, #4
 800b308:	3501      	adds	r5, #1
 800b30a:	42ae      	cmp	r6, r5
 800b30c:	bf38      	it	cc
 800b30e:	2200      	movcc	r2, #0
 800b310:	18a3      	adds	r3, r4, r2
 800b312:	50a7      	str	r7, [r4, r2]
 800b314:	b107      	cbz	r7, 800b318 <rshift+0x68>
 800b316:	3304      	adds	r3, #4
 800b318:	1b1a      	subs	r2, r3, r4
 800b31a:	42a3      	cmp	r3, r4
 800b31c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b320:	bf08      	it	eq
 800b322:	2300      	moveq	r3, #0
 800b324:	6102      	str	r2, [r0, #16]
 800b326:	bf08      	it	eq
 800b328:	6143      	streq	r3, [r0, #20]
 800b32a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b32e:	f8dc c000 	ldr.w	ip, [ip]
 800b332:	fa0c fc08 	lsl.w	ip, ip, r8
 800b336:	ea4c 0707 	orr.w	r7, ip, r7
 800b33a:	f849 7b04 	str.w	r7, [r9], #4
 800b33e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b342:	40cf      	lsrs	r7, r1
 800b344:	e7da      	b.n	800b2fc <rshift+0x4c>
 800b346:	f851 cb04 	ldr.w	ip, [r1], #4
 800b34a:	f847 cf04 	str.w	ip, [r7, #4]!
 800b34e:	e7c3      	b.n	800b2d8 <rshift+0x28>
 800b350:	4623      	mov	r3, r4
 800b352:	e7e1      	b.n	800b318 <rshift+0x68>

0800b354 <__hexdig_fun>:
 800b354:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b358:	2b09      	cmp	r3, #9
 800b35a:	d802      	bhi.n	800b362 <__hexdig_fun+0xe>
 800b35c:	3820      	subs	r0, #32
 800b35e:	b2c0      	uxtb	r0, r0
 800b360:	4770      	bx	lr
 800b362:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b366:	2b05      	cmp	r3, #5
 800b368:	d801      	bhi.n	800b36e <__hexdig_fun+0x1a>
 800b36a:	3847      	subs	r0, #71	; 0x47
 800b36c:	e7f7      	b.n	800b35e <__hexdig_fun+0xa>
 800b36e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b372:	2b05      	cmp	r3, #5
 800b374:	d801      	bhi.n	800b37a <__hexdig_fun+0x26>
 800b376:	3827      	subs	r0, #39	; 0x27
 800b378:	e7f1      	b.n	800b35e <__hexdig_fun+0xa>
 800b37a:	2000      	movs	r0, #0
 800b37c:	4770      	bx	lr
	...

0800b380 <__gethex>:
 800b380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b384:	4617      	mov	r7, r2
 800b386:	680a      	ldr	r2, [r1, #0]
 800b388:	b085      	sub	sp, #20
 800b38a:	f102 0b02 	add.w	fp, r2, #2
 800b38e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b392:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b396:	4681      	mov	r9, r0
 800b398:	468a      	mov	sl, r1
 800b39a:	9302      	str	r3, [sp, #8]
 800b39c:	32fe      	adds	r2, #254	; 0xfe
 800b39e:	eb02 030b 	add.w	r3, r2, fp
 800b3a2:	46d8      	mov	r8, fp
 800b3a4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800b3a8:	9301      	str	r3, [sp, #4]
 800b3aa:	2830      	cmp	r0, #48	; 0x30
 800b3ac:	d0f7      	beq.n	800b39e <__gethex+0x1e>
 800b3ae:	f7ff ffd1 	bl	800b354 <__hexdig_fun>
 800b3b2:	4604      	mov	r4, r0
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d138      	bne.n	800b42a <__gethex+0xaa>
 800b3b8:	49a7      	ldr	r1, [pc, #668]	; (800b658 <__gethex+0x2d8>)
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	4640      	mov	r0, r8
 800b3be:	f7ff ff19 	bl	800b1f4 <strncmp>
 800b3c2:	4606      	mov	r6, r0
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	d169      	bne.n	800b49c <__gethex+0x11c>
 800b3c8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800b3cc:	465d      	mov	r5, fp
 800b3ce:	f7ff ffc1 	bl	800b354 <__hexdig_fun>
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d064      	beq.n	800b4a0 <__gethex+0x120>
 800b3d6:	465a      	mov	r2, fp
 800b3d8:	7810      	ldrb	r0, [r2, #0]
 800b3da:	2830      	cmp	r0, #48	; 0x30
 800b3dc:	4690      	mov	r8, r2
 800b3de:	f102 0201 	add.w	r2, r2, #1
 800b3e2:	d0f9      	beq.n	800b3d8 <__gethex+0x58>
 800b3e4:	f7ff ffb6 	bl	800b354 <__hexdig_fun>
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	fab0 f480 	clz	r4, r0
 800b3ee:	0964      	lsrs	r4, r4, #5
 800b3f0:	465e      	mov	r6, fp
 800b3f2:	9301      	str	r3, [sp, #4]
 800b3f4:	4642      	mov	r2, r8
 800b3f6:	4615      	mov	r5, r2
 800b3f8:	3201      	adds	r2, #1
 800b3fa:	7828      	ldrb	r0, [r5, #0]
 800b3fc:	f7ff ffaa 	bl	800b354 <__hexdig_fun>
 800b400:	2800      	cmp	r0, #0
 800b402:	d1f8      	bne.n	800b3f6 <__gethex+0x76>
 800b404:	4994      	ldr	r1, [pc, #592]	; (800b658 <__gethex+0x2d8>)
 800b406:	2201      	movs	r2, #1
 800b408:	4628      	mov	r0, r5
 800b40a:	f7ff fef3 	bl	800b1f4 <strncmp>
 800b40e:	b978      	cbnz	r0, 800b430 <__gethex+0xb0>
 800b410:	b946      	cbnz	r6, 800b424 <__gethex+0xa4>
 800b412:	1c6e      	adds	r6, r5, #1
 800b414:	4632      	mov	r2, r6
 800b416:	4615      	mov	r5, r2
 800b418:	3201      	adds	r2, #1
 800b41a:	7828      	ldrb	r0, [r5, #0]
 800b41c:	f7ff ff9a 	bl	800b354 <__hexdig_fun>
 800b420:	2800      	cmp	r0, #0
 800b422:	d1f8      	bne.n	800b416 <__gethex+0x96>
 800b424:	1b73      	subs	r3, r6, r5
 800b426:	009e      	lsls	r6, r3, #2
 800b428:	e004      	b.n	800b434 <__gethex+0xb4>
 800b42a:	2400      	movs	r4, #0
 800b42c:	4626      	mov	r6, r4
 800b42e:	e7e1      	b.n	800b3f4 <__gethex+0x74>
 800b430:	2e00      	cmp	r6, #0
 800b432:	d1f7      	bne.n	800b424 <__gethex+0xa4>
 800b434:	782b      	ldrb	r3, [r5, #0]
 800b436:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b43a:	2b50      	cmp	r3, #80	; 0x50
 800b43c:	d13d      	bne.n	800b4ba <__gethex+0x13a>
 800b43e:	786b      	ldrb	r3, [r5, #1]
 800b440:	2b2b      	cmp	r3, #43	; 0x2b
 800b442:	d02f      	beq.n	800b4a4 <__gethex+0x124>
 800b444:	2b2d      	cmp	r3, #45	; 0x2d
 800b446:	d031      	beq.n	800b4ac <__gethex+0x12c>
 800b448:	1c69      	adds	r1, r5, #1
 800b44a:	f04f 0b00 	mov.w	fp, #0
 800b44e:	7808      	ldrb	r0, [r1, #0]
 800b450:	f7ff ff80 	bl	800b354 <__hexdig_fun>
 800b454:	1e42      	subs	r2, r0, #1
 800b456:	b2d2      	uxtb	r2, r2
 800b458:	2a18      	cmp	r2, #24
 800b45a:	d82e      	bhi.n	800b4ba <__gethex+0x13a>
 800b45c:	f1a0 0210 	sub.w	r2, r0, #16
 800b460:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b464:	f7ff ff76 	bl	800b354 <__hexdig_fun>
 800b468:	f100 3cff 	add.w	ip, r0, #4294967295
 800b46c:	fa5f fc8c 	uxtb.w	ip, ip
 800b470:	f1bc 0f18 	cmp.w	ip, #24
 800b474:	d91d      	bls.n	800b4b2 <__gethex+0x132>
 800b476:	f1bb 0f00 	cmp.w	fp, #0
 800b47a:	d000      	beq.n	800b47e <__gethex+0xfe>
 800b47c:	4252      	negs	r2, r2
 800b47e:	4416      	add	r6, r2
 800b480:	f8ca 1000 	str.w	r1, [sl]
 800b484:	b1dc      	cbz	r4, 800b4be <__gethex+0x13e>
 800b486:	9b01      	ldr	r3, [sp, #4]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	bf14      	ite	ne
 800b48c:	f04f 0800 	movne.w	r8, #0
 800b490:	f04f 0806 	moveq.w	r8, #6
 800b494:	4640      	mov	r0, r8
 800b496:	b005      	add	sp, #20
 800b498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b49c:	4645      	mov	r5, r8
 800b49e:	4626      	mov	r6, r4
 800b4a0:	2401      	movs	r4, #1
 800b4a2:	e7c7      	b.n	800b434 <__gethex+0xb4>
 800b4a4:	f04f 0b00 	mov.w	fp, #0
 800b4a8:	1ca9      	adds	r1, r5, #2
 800b4aa:	e7d0      	b.n	800b44e <__gethex+0xce>
 800b4ac:	f04f 0b01 	mov.w	fp, #1
 800b4b0:	e7fa      	b.n	800b4a8 <__gethex+0x128>
 800b4b2:	230a      	movs	r3, #10
 800b4b4:	fb03 0002 	mla	r0, r3, r2, r0
 800b4b8:	e7d0      	b.n	800b45c <__gethex+0xdc>
 800b4ba:	4629      	mov	r1, r5
 800b4bc:	e7e0      	b.n	800b480 <__gethex+0x100>
 800b4be:	eba5 0308 	sub.w	r3, r5, r8
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	4621      	mov	r1, r4
 800b4c6:	2b07      	cmp	r3, #7
 800b4c8:	dc0a      	bgt.n	800b4e0 <__gethex+0x160>
 800b4ca:	4648      	mov	r0, r9
 800b4cc:	f7fe f92e 	bl	800972c <_Balloc>
 800b4d0:	4604      	mov	r4, r0
 800b4d2:	b940      	cbnz	r0, 800b4e6 <__gethex+0x166>
 800b4d4:	4b61      	ldr	r3, [pc, #388]	; (800b65c <__gethex+0x2dc>)
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	21e4      	movs	r1, #228	; 0xe4
 800b4da:	4861      	ldr	r0, [pc, #388]	; (800b660 <__gethex+0x2e0>)
 800b4dc:	f7ff feb4 	bl	800b248 <__assert_func>
 800b4e0:	3101      	adds	r1, #1
 800b4e2:	105b      	asrs	r3, r3, #1
 800b4e4:	e7ef      	b.n	800b4c6 <__gethex+0x146>
 800b4e6:	f100 0a14 	add.w	sl, r0, #20
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	495a      	ldr	r1, [pc, #360]	; (800b658 <__gethex+0x2d8>)
 800b4ee:	f8cd a004 	str.w	sl, [sp, #4]
 800b4f2:	469b      	mov	fp, r3
 800b4f4:	45a8      	cmp	r8, r5
 800b4f6:	d342      	bcc.n	800b57e <__gethex+0x1fe>
 800b4f8:	9801      	ldr	r0, [sp, #4]
 800b4fa:	f840 bb04 	str.w	fp, [r0], #4
 800b4fe:	eba0 000a 	sub.w	r0, r0, sl
 800b502:	1080      	asrs	r0, r0, #2
 800b504:	6120      	str	r0, [r4, #16]
 800b506:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800b50a:	4658      	mov	r0, fp
 800b50c:	f7fe fa00 	bl	8009910 <__hi0bits>
 800b510:	683d      	ldr	r5, [r7, #0]
 800b512:	eba8 0000 	sub.w	r0, r8, r0
 800b516:	42a8      	cmp	r0, r5
 800b518:	dd59      	ble.n	800b5ce <__gethex+0x24e>
 800b51a:	eba0 0805 	sub.w	r8, r0, r5
 800b51e:	4641      	mov	r1, r8
 800b520:	4620      	mov	r0, r4
 800b522:	f7fe fd8f 	bl	800a044 <__any_on>
 800b526:	4683      	mov	fp, r0
 800b528:	b1b8      	cbz	r0, 800b55a <__gethex+0x1da>
 800b52a:	f108 33ff 	add.w	r3, r8, #4294967295
 800b52e:	1159      	asrs	r1, r3, #5
 800b530:	f003 021f 	and.w	r2, r3, #31
 800b534:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b538:	f04f 0b01 	mov.w	fp, #1
 800b53c:	fa0b f202 	lsl.w	r2, fp, r2
 800b540:	420a      	tst	r2, r1
 800b542:	d00a      	beq.n	800b55a <__gethex+0x1da>
 800b544:	455b      	cmp	r3, fp
 800b546:	dd06      	ble.n	800b556 <__gethex+0x1d6>
 800b548:	f1a8 0102 	sub.w	r1, r8, #2
 800b54c:	4620      	mov	r0, r4
 800b54e:	f7fe fd79 	bl	800a044 <__any_on>
 800b552:	2800      	cmp	r0, #0
 800b554:	d138      	bne.n	800b5c8 <__gethex+0x248>
 800b556:	f04f 0b02 	mov.w	fp, #2
 800b55a:	4641      	mov	r1, r8
 800b55c:	4620      	mov	r0, r4
 800b55e:	f7ff fea7 	bl	800b2b0 <rshift>
 800b562:	4446      	add	r6, r8
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	42b3      	cmp	r3, r6
 800b568:	da41      	bge.n	800b5ee <__gethex+0x26e>
 800b56a:	4621      	mov	r1, r4
 800b56c:	4648      	mov	r0, r9
 800b56e:	f7fe f91d 	bl	80097ac <_Bfree>
 800b572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b574:	2300      	movs	r3, #0
 800b576:	6013      	str	r3, [r2, #0]
 800b578:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800b57c:	e78a      	b.n	800b494 <__gethex+0x114>
 800b57e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800b582:	2a2e      	cmp	r2, #46	; 0x2e
 800b584:	d014      	beq.n	800b5b0 <__gethex+0x230>
 800b586:	2b20      	cmp	r3, #32
 800b588:	d106      	bne.n	800b598 <__gethex+0x218>
 800b58a:	9b01      	ldr	r3, [sp, #4]
 800b58c:	f843 bb04 	str.w	fp, [r3], #4
 800b590:	f04f 0b00 	mov.w	fp, #0
 800b594:	9301      	str	r3, [sp, #4]
 800b596:	465b      	mov	r3, fp
 800b598:	7828      	ldrb	r0, [r5, #0]
 800b59a:	9303      	str	r3, [sp, #12]
 800b59c:	f7ff feda 	bl	800b354 <__hexdig_fun>
 800b5a0:	9b03      	ldr	r3, [sp, #12]
 800b5a2:	f000 000f 	and.w	r0, r0, #15
 800b5a6:	4098      	lsls	r0, r3
 800b5a8:	ea4b 0b00 	orr.w	fp, fp, r0
 800b5ac:	3304      	adds	r3, #4
 800b5ae:	e7a1      	b.n	800b4f4 <__gethex+0x174>
 800b5b0:	45a8      	cmp	r8, r5
 800b5b2:	d8e8      	bhi.n	800b586 <__gethex+0x206>
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	9303      	str	r3, [sp, #12]
 800b5ba:	f7ff fe1b 	bl	800b1f4 <strncmp>
 800b5be:	4926      	ldr	r1, [pc, #152]	; (800b658 <__gethex+0x2d8>)
 800b5c0:	9b03      	ldr	r3, [sp, #12]
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	d1df      	bne.n	800b586 <__gethex+0x206>
 800b5c6:	e795      	b.n	800b4f4 <__gethex+0x174>
 800b5c8:	f04f 0b03 	mov.w	fp, #3
 800b5cc:	e7c5      	b.n	800b55a <__gethex+0x1da>
 800b5ce:	da0b      	bge.n	800b5e8 <__gethex+0x268>
 800b5d0:	eba5 0800 	sub.w	r8, r5, r0
 800b5d4:	4621      	mov	r1, r4
 800b5d6:	4642      	mov	r2, r8
 800b5d8:	4648      	mov	r0, r9
 800b5da:	f7fe fb01 	bl	8009be0 <__lshift>
 800b5de:	eba6 0608 	sub.w	r6, r6, r8
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	f100 0a14 	add.w	sl, r0, #20
 800b5e8:	f04f 0b00 	mov.w	fp, #0
 800b5ec:	e7ba      	b.n	800b564 <__gethex+0x1e4>
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	42b3      	cmp	r3, r6
 800b5f2:	dd73      	ble.n	800b6dc <__gethex+0x35c>
 800b5f4:	1b9e      	subs	r6, r3, r6
 800b5f6:	42b5      	cmp	r5, r6
 800b5f8:	dc34      	bgt.n	800b664 <__gethex+0x2e4>
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	2b02      	cmp	r3, #2
 800b5fe:	d023      	beq.n	800b648 <__gethex+0x2c8>
 800b600:	2b03      	cmp	r3, #3
 800b602:	d025      	beq.n	800b650 <__gethex+0x2d0>
 800b604:	2b01      	cmp	r3, #1
 800b606:	d115      	bne.n	800b634 <__gethex+0x2b4>
 800b608:	42b5      	cmp	r5, r6
 800b60a:	d113      	bne.n	800b634 <__gethex+0x2b4>
 800b60c:	2d01      	cmp	r5, #1
 800b60e:	d10b      	bne.n	800b628 <__gethex+0x2a8>
 800b610:	9a02      	ldr	r2, [sp, #8]
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6013      	str	r3, [r2, #0]
 800b616:	2301      	movs	r3, #1
 800b618:	6123      	str	r3, [r4, #16]
 800b61a:	f8ca 3000 	str.w	r3, [sl]
 800b61e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b620:	f04f 0862 	mov.w	r8, #98	; 0x62
 800b624:	601c      	str	r4, [r3, #0]
 800b626:	e735      	b.n	800b494 <__gethex+0x114>
 800b628:	1e69      	subs	r1, r5, #1
 800b62a:	4620      	mov	r0, r4
 800b62c:	f7fe fd0a 	bl	800a044 <__any_on>
 800b630:	2800      	cmp	r0, #0
 800b632:	d1ed      	bne.n	800b610 <__gethex+0x290>
 800b634:	4621      	mov	r1, r4
 800b636:	4648      	mov	r0, r9
 800b638:	f7fe f8b8 	bl	80097ac <_Bfree>
 800b63c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b63e:	2300      	movs	r3, #0
 800b640:	6013      	str	r3, [r2, #0]
 800b642:	f04f 0850 	mov.w	r8, #80	; 0x50
 800b646:	e725      	b.n	800b494 <__gethex+0x114>
 800b648:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d1f2      	bne.n	800b634 <__gethex+0x2b4>
 800b64e:	e7df      	b.n	800b610 <__gethex+0x290>
 800b650:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b652:	2b00      	cmp	r3, #0
 800b654:	d1dc      	bne.n	800b610 <__gethex+0x290>
 800b656:	e7ed      	b.n	800b634 <__gethex+0x2b4>
 800b658:	0800c2cc 	.word	0x0800c2cc
 800b65c:	0800c165 	.word	0x0800c165
 800b660:	0800c476 	.word	0x0800c476
 800b664:	f106 38ff 	add.w	r8, r6, #4294967295
 800b668:	f1bb 0f00 	cmp.w	fp, #0
 800b66c:	d133      	bne.n	800b6d6 <__gethex+0x356>
 800b66e:	f1b8 0f00 	cmp.w	r8, #0
 800b672:	d004      	beq.n	800b67e <__gethex+0x2fe>
 800b674:	4641      	mov	r1, r8
 800b676:	4620      	mov	r0, r4
 800b678:	f7fe fce4 	bl	800a044 <__any_on>
 800b67c:	4683      	mov	fp, r0
 800b67e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800b682:	2301      	movs	r3, #1
 800b684:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b688:	f008 081f 	and.w	r8, r8, #31
 800b68c:	fa03 f308 	lsl.w	r3, r3, r8
 800b690:	4213      	tst	r3, r2
 800b692:	4631      	mov	r1, r6
 800b694:	4620      	mov	r0, r4
 800b696:	bf18      	it	ne
 800b698:	f04b 0b02 	orrne.w	fp, fp, #2
 800b69c:	1bad      	subs	r5, r5, r6
 800b69e:	f7ff fe07 	bl	800b2b0 <rshift>
 800b6a2:	687e      	ldr	r6, [r7, #4]
 800b6a4:	f04f 0802 	mov.w	r8, #2
 800b6a8:	f1bb 0f00 	cmp.w	fp, #0
 800b6ac:	d04a      	beq.n	800b744 <__gethex+0x3c4>
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2b02      	cmp	r3, #2
 800b6b2:	d016      	beq.n	800b6e2 <__gethex+0x362>
 800b6b4:	2b03      	cmp	r3, #3
 800b6b6:	d018      	beq.n	800b6ea <__gethex+0x36a>
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	d109      	bne.n	800b6d0 <__gethex+0x350>
 800b6bc:	f01b 0f02 	tst.w	fp, #2
 800b6c0:	d006      	beq.n	800b6d0 <__gethex+0x350>
 800b6c2:	f8da 3000 	ldr.w	r3, [sl]
 800b6c6:	ea4b 0b03 	orr.w	fp, fp, r3
 800b6ca:	f01b 0f01 	tst.w	fp, #1
 800b6ce:	d10f      	bne.n	800b6f0 <__gethex+0x370>
 800b6d0:	f048 0810 	orr.w	r8, r8, #16
 800b6d4:	e036      	b.n	800b744 <__gethex+0x3c4>
 800b6d6:	f04f 0b01 	mov.w	fp, #1
 800b6da:	e7d0      	b.n	800b67e <__gethex+0x2fe>
 800b6dc:	f04f 0801 	mov.w	r8, #1
 800b6e0:	e7e2      	b.n	800b6a8 <__gethex+0x328>
 800b6e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6e4:	f1c3 0301 	rsb	r3, r3, #1
 800b6e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b6ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d0ef      	beq.n	800b6d0 <__gethex+0x350>
 800b6f0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6f4:	f104 0214 	add.w	r2, r4, #20
 800b6f8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800b6fc:	9301      	str	r3, [sp, #4]
 800b6fe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800b702:	2300      	movs	r3, #0
 800b704:	4694      	mov	ip, r2
 800b706:	f852 1b04 	ldr.w	r1, [r2], #4
 800b70a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800b70e:	d01e      	beq.n	800b74e <__gethex+0x3ce>
 800b710:	3101      	adds	r1, #1
 800b712:	f8cc 1000 	str.w	r1, [ip]
 800b716:	f1b8 0f02 	cmp.w	r8, #2
 800b71a:	f104 0214 	add.w	r2, r4, #20
 800b71e:	d13d      	bne.n	800b79c <__gethex+0x41c>
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	3b01      	subs	r3, #1
 800b724:	42ab      	cmp	r3, r5
 800b726:	d10b      	bne.n	800b740 <__gethex+0x3c0>
 800b728:	1169      	asrs	r1, r5, #5
 800b72a:	2301      	movs	r3, #1
 800b72c:	f005 051f 	and.w	r5, r5, #31
 800b730:	fa03 f505 	lsl.w	r5, r3, r5
 800b734:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b738:	421d      	tst	r5, r3
 800b73a:	bf18      	it	ne
 800b73c:	f04f 0801 	movne.w	r8, #1
 800b740:	f048 0820 	orr.w	r8, r8, #32
 800b744:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b746:	601c      	str	r4, [r3, #0]
 800b748:	9b02      	ldr	r3, [sp, #8]
 800b74a:	601e      	str	r6, [r3, #0]
 800b74c:	e6a2      	b.n	800b494 <__gethex+0x114>
 800b74e:	4290      	cmp	r0, r2
 800b750:	f842 3c04 	str.w	r3, [r2, #-4]
 800b754:	d8d6      	bhi.n	800b704 <__gethex+0x384>
 800b756:	68a2      	ldr	r2, [r4, #8]
 800b758:	4593      	cmp	fp, r2
 800b75a:	db17      	blt.n	800b78c <__gethex+0x40c>
 800b75c:	6861      	ldr	r1, [r4, #4]
 800b75e:	4648      	mov	r0, r9
 800b760:	3101      	adds	r1, #1
 800b762:	f7fd ffe3 	bl	800972c <_Balloc>
 800b766:	4682      	mov	sl, r0
 800b768:	b918      	cbnz	r0, 800b772 <__gethex+0x3f2>
 800b76a:	4b1b      	ldr	r3, [pc, #108]	; (800b7d8 <__gethex+0x458>)
 800b76c:	4602      	mov	r2, r0
 800b76e:	2184      	movs	r1, #132	; 0x84
 800b770:	e6b3      	b.n	800b4da <__gethex+0x15a>
 800b772:	6922      	ldr	r2, [r4, #16]
 800b774:	3202      	adds	r2, #2
 800b776:	f104 010c 	add.w	r1, r4, #12
 800b77a:	0092      	lsls	r2, r2, #2
 800b77c:	300c      	adds	r0, #12
 800b77e:	f7fd f844 	bl	800880a <memcpy>
 800b782:	4621      	mov	r1, r4
 800b784:	4648      	mov	r0, r9
 800b786:	f7fe f811 	bl	80097ac <_Bfree>
 800b78a:	4654      	mov	r4, sl
 800b78c:	6922      	ldr	r2, [r4, #16]
 800b78e:	1c51      	adds	r1, r2, #1
 800b790:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b794:	6121      	str	r1, [r4, #16]
 800b796:	2101      	movs	r1, #1
 800b798:	6151      	str	r1, [r2, #20]
 800b79a:	e7bc      	b.n	800b716 <__gethex+0x396>
 800b79c:	6921      	ldr	r1, [r4, #16]
 800b79e:	4559      	cmp	r1, fp
 800b7a0:	dd0b      	ble.n	800b7ba <__gethex+0x43a>
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	4620      	mov	r0, r4
 800b7a6:	f7ff fd83 	bl	800b2b0 <rshift>
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	3601      	adds	r6, #1
 800b7ae:	42b3      	cmp	r3, r6
 800b7b0:	f6ff aedb 	blt.w	800b56a <__gethex+0x1ea>
 800b7b4:	f04f 0801 	mov.w	r8, #1
 800b7b8:	e7c2      	b.n	800b740 <__gethex+0x3c0>
 800b7ba:	f015 051f 	ands.w	r5, r5, #31
 800b7be:	d0f9      	beq.n	800b7b4 <__gethex+0x434>
 800b7c0:	9b01      	ldr	r3, [sp, #4]
 800b7c2:	441a      	add	r2, r3
 800b7c4:	f1c5 0520 	rsb	r5, r5, #32
 800b7c8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800b7cc:	f7fe f8a0 	bl	8009910 <__hi0bits>
 800b7d0:	42a8      	cmp	r0, r5
 800b7d2:	dbe6      	blt.n	800b7a2 <__gethex+0x422>
 800b7d4:	e7ee      	b.n	800b7b4 <__gethex+0x434>
 800b7d6:	bf00      	nop
 800b7d8:	0800c165 	.word	0x0800c165

0800b7dc <L_shift>:
 800b7dc:	f1c2 0208 	rsb	r2, r2, #8
 800b7e0:	0092      	lsls	r2, r2, #2
 800b7e2:	b570      	push	{r4, r5, r6, lr}
 800b7e4:	f1c2 0620 	rsb	r6, r2, #32
 800b7e8:	6843      	ldr	r3, [r0, #4]
 800b7ea:	6804      	ldr	r4, [r0, #0]
 800b7ec:	fa03 f506 	lsl.w	r5, r3, r6
 800b7f0:	432c      	orrs	r4, r5
 800b7f2:	40d3      	lsrs	r3, r2
 800b7f4:	6004      	str	r4, [r0, #0]
 800b7f6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7fa:	4288      	cmp	r0, r1
 800b7fc:	d3f4      	bcc.n	800b7e8 <L_shift+0xc>
 800b7fe:	bd70      	pop	{r4, r5, r6, pc}

0800b800 <__match>:
 800b800:	b530      	push	{r4, r5, lr}
 800b802:	6803      	ldr	r3, [r0, #0]
 800b804:	3301      	adds	r3, #1
 800b806:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b80a:	b914      	cbnz	r4, 800b812 <__match+0x12>
 800b80c:	6003      	str	r3, [r0, #0]
 800b80e:	2001      	movs	r0, #1
 800b810:	bd30      	pop	{r4, r5, pc}
 800b812:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b816:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b81a:	2d19      	cmp	r5, #25
 800b81c:	bf98      	it	ls
 800b81e:	3220      	addls	r2, #32
 800b820:	42a2      	cmp	r2, r4
 800b822:	d0f0      	beq.n	800b806 <__match+0x6>
 800b824:	2000      	movs	r0, #0
 800b826:	e7f3      	b.n	800b810 <__match+0x10>

0800b828 <__hexnan>:
 800b828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	680b      	ldr	r3, [r1, #0]
 800b82e:	6801      	ldr	r1, [r0, #0]
 800b830:	115e      	asrs	r6, r3, #5
 800b832:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b836:	f013 031f 	ands.w	r3, r3, #31
 800b83a:	b087      	sub	sp, #28
 800b83c:	bf18      	it	ne
 800b83e:	3604      	addne	r6, #4
 800b840:	2500      	movs	r5, #0
 800b842:	1f37      	subs	r7, r6, #4
 800b844:	4682      	mov	sl, r0
 800b846:	4690      	mov	r8, r2
 800b848:	9301      	str	r3, [sp, #4]
 800b84a:	f846 5c04 	str.w	r5, [r6, #-4]
 800b84e:	46b9      	mov	r9, r7
 800b850:	463c      	mov	r4, r7
 800b852:	9502      	str	r5, [sp, #8]
 800b854:	46ab      	mov	fp, r5
 800b856:	784a      	ldrb	r2, [r1, #1]
 800b858:	1c4b      	adds	r3, r1, #1
 800b85a:	9303      	str	r3, [sp, #12]
 800b85c:	b342      	cbz	r2, 800b8b0 <__hexnan+0x88>
 800b85e:	4610      	mov	r0, r2
 800b860:	9105      	str	r1, [sp, #20]
 800b862:	9204      	str	r2, [sp, #16]
 800b864:	f7ff fd76 	bl	800b354 <__hexdig_fun>
 800b868:	2800      	cmp	r0, #0
 800b86a:	d14f      	bne.n	800b90c <__hexnan+0xe4>
 800b86c:	9a04      	ldr	r2, [sp, #16]
 800b86e:	9905      	ldr	r1, [sp, #20]
 800b870:	2a20      	cmp	r2, #32
 800b872:	d818      	bhi.n	800b8a6 <__hexnan+0x7e>
 800b874:	9b02      	ldr	r3, [sp, #8]
 800b876:	459b      	cmp	fp, r3
 800b878:	dd13      	ble.n	800b8a2 <__hexnan+0x7a>
 800b87a:	454c      	cmp	r4, r9
 800b87c:	d206      	bcs.n	800b88c <__hexnan+0x64>
 800b87e:	2d07      	cmp	r5, #7
 800b880:	dc04      	bgt.n	800b88c <__hexnan+0x64>
 800b882:	462a      	mov	r2, r5
 800b884:	4649      	mov	r1, r9
 800b886:	4620      	mov	r0, r4
 800b888:	f7ff ffa8 	bl	800b7dc <L_shift>
 800b88c:	4544      	cmp	r4, r8
 800b88e:	d950      	bls.n	800b932 <__hexnan+0x10a>
 800b890:	2300      	movs	r3, #0
 800b892:	f1a4 0904 	sub.w	r9, r4, #4
 800b896:	f844 3c04 	str.w	r3, [r4, #-4]
 800b89a:	f8cd b008 	str.w	fp, [sp, #8]
 800b89e:	464c      	mov	r4, r9
 800b8a0:	461d      	mov	r5, r3
 800b8a2:	9903      	ldr	r1, [sp, #12]
 800b8a4:	e7d7      	b.n	800b856 <__hexnan+0x2e>
 800b8a6:	2a29      	cmp	r2, #41	; 0x29
 800b8a8:	d155      	bne.n	800b956 <__hexnan+0x12e>
 800b8aa:	3102      	adds	r1, #2
 800b8ac:	f8ca 1000 	str.w	r1, [sl]
 800b8b0:	f1bb 0f00 	cmp.w	fp, #0
 800b8b4:	d04f      	beq.n	800b956 <__hexnan+0x12e>
 800b8b6:	454c      	cmp	r4, r9
 800b8b8:	d206      	bcs.n	800b8c8 <__hexnan+0xa0>
 800b8ba:	2d07      	cmp	r5, #7
 800b8bc:	dc04      	bgt.n	800b8c8 <__hexnan+0xa0>
 800b8be:	462a      	mov	r2, r5
 800b8c0:	4649      	mov	r1, r9
 800b8c2:	4620      	mov	r0, r4
 800b8c4:	f7ff ff8a 	bl	800b7dc <L_shift>
 800b8c8:	4544      	cmp	r4, r8
 800b8ca:	d934      	bls.n	800b936 <__hexnan+0x10e>
 800b8cc:	f1a8 0204 	sub.w	r2, r8, #4
 800b8d0:	4623      	mov	r3, r4
 800b8d2:	f853 1b04 	ldr.w	r1, [r3], #4
 800b8d6:	f842 1f04 	str.w	r1, [r2, #4]!
 800b8da:	429f      	cmp	r7, r3
 800b8dc:	d2f9      	bcs.n	800b8d2 <__hexnan+0xaa>
 800b8de:	1b3b      	subs	r3, r7, r4
 800b8e0:	f023 0303 	bic.w	r3, r3, #3
 800b8e4:	3304      	adds	r3, #4
 800b8e6:	3e03      	subs	r6, #3
 800b8e8:	3401      	adds	r4, #1
 800b8ea:	42a6      	cmp	r6, r4
 800b8ec:	bf38      	it	cc
 800b8ee:	2304      	movcc	r3, #4
 800b8f0:	4443      	add	r3, r8
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f843 2b04 	str.w	r2, [r3], #4
 800b8f8:	429f      	cmp	r7, r3
 800b8fa:	d2fb      	bcs.n	800b8f4 <__hexnan+0xcc>
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	b91b      	cbnz	r3, 800b908 <__hexnan+0xe0>
 800b900:	4547      	cmp	r7, r8
 800b902:	d126      	bne.n	800b952 <__hexnan+0x12a>
 800b904:	2301      	movs	r3, #1
 800b906:	603b      	str	r3, [r7, #0]
 800b908:	2005      	movs	r0, #5
 800b90a:	e025      	b.n	800b958 <__hexnan+0x130>
 800b90c:	3501      	adds	r5, #1
 800b90e:	2d08      	cmp	r5, #8
 800b910:	f10b 0b01 	add.w	fp, fp, #1
 800b914:	dd06      	ble.n	800b924 <__hexnan+0xfc>
 800b916:	4544      	cmp	r4, r8
 800b918:	d9c3      	bls.n	800b8a2 <__hexnan+0x7a>
 800b91a:	2300      	movs	r3, #0
 800b91c:	f844 3c04 	str.w	r3, [r4, #-4]
 800b920:	2501      	movs	r5, #1
 800b922:	3c04      	subs	r4, #4
 800b924:	6822      	ldr	r2, [r4, #0]
 800b926:	f000 000f 	and.w	r0, r0, #15
 800b92a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b92e:	6020      	str	r0, [r4, #0]
 800b930:	e7b7      	b.n	800b8a2 <__hexnan+0x7a>
 800b932:	2508      	movs	r5, #8
 800b934:	e7b5      	b.n	800b8a2 <__hexnan+0x7a>
 800b936:	9b01      	ldr	r3, [sp, #4]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d0df      	beq.n	800b8fc <__hexnan+0xd4>
 800b93c:	f1c3 0320 	rsb	r3, r3, #32
 800b940:	f04f 32ff 	mov.w	r2, #4294967295
 800b944:	40da      	lsrs	r2, r3
 800b946:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b94a:	4013      	ands	r3, r2
 800b94c:	f846 3c04 	str.w	r3, [r6, #-4]
 800b950:	e7d4      	b.n	800b8fc <__hexnan+0xd4>
 800b952:	3f04      	subs	r7, #4
 800b954:	e7d2      	b.n	800b8fc <__hexnan+0xd4>
 800b956:	2004      	movs	r0, #4
 800b958:	b007      	add	sp, #28
 800b95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b95e <__ascii_mbtowc>:
 800b95e:	b082      	sub	sp, #8
 800b960:	b901      	cbnz	r1, 800b964 <__ascii_mbtowc+0x6>
 800b962:	a901      	add	r1, sp, #4
 800b964:	b142      	cbz	r2, 800b978 <__ascii_mbtowc+0x1a>
 800b966:	b14b      	cbz	r3, 800b97c <__ascii_mbtowc+0x1e>
 800b968:	7813      	ldrb	r3, [r2, #0]
 800b96a:	600b      	str	r3, [r1, #0]
 800b96c:	7812      	ldrb	r2, [r2, #0]
 800b96e:	1e10      	subs	r0, r2, #0
 800b970:	bf18      	it	ne
 800b972:	2001      	movne	r0, #1
 800b974:	b002      	add	sp, #8
 800b976:	4770      	bx	lr
 800b978:	4610      	mov	r0, r2
 800b97a:	e7fb      	b.n	800b974 <__ascii_mbtowc+0x16>
 800b97c:	f06f 0001 	mvn.w	r0, #1
 800b980:	e7f8      	b.n	800b974 <__ascii_mbtowc+0x16>

0800b982 <_realloc_r>:
 800b982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b986:	4680      	mov	r8, r0
 800b988:	4614      	mov	r4, r2
 800b98a:	460e      	mov	r6, r1
 800b98c:	b921      	cbnz	r1, 800b998 <_realloc_r+0x16>
 800b98e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b992:	4611      	mov	r1, r2
 800b994:	f7fd be3e 	b.w	8009614 <_malloc_r>
 800b998:	b92a      	cbnz	r2, 800b9a6 <_realloc_r+0x24>
 800b99a:	f7fd fdc7 	bl	800952c <_free_r>
 800b99e:	4625      	mov	r5, r4
 800b9a0:	4628      	mov	r0, r5
 800b9a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9a6:	f000 f842 	bl	800ba2e <_malloc_usable_size_r>
 800b9aa:	4284      	cmp	r4, r0
 800b9ac:	4607      	mov	r7, r0
 800b9ae:	d802      	bhi.n	800b9b6 <_realloc_r+0x34>
 800b9b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9b4:	d812      	bhi.n	800b9dc <_realloc_r+0x5a>
 800b9b6:	4621      	mov	r1, r4
 800b9b8:	4640      	mov	r0, r8
 800b9ba:	f7fd fe2b 	bl	8009614 <_malloc_r>
 800b9be:	4605      	mov	r5, r0
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	d0ed      	beq.n	800b9a0 <_realloc_r+0x1e>
 800b9c4:	42bc      	cmp	r4, r7
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	4631      	mov	r1, r6
 800b9ca:	bf28      	it	cs
 800b9cc:	463a      	movcs	r2, r7
 800b9ce:	f7fc ff1c 	bl	800880a <memcpy>
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	4640      	mov	r0, r8
 800b9d6:	f7fd fda9 	bl	800952c <_free_r>
 800b9da:	e7e1      	b.n	800b9a0 <_realloc_r+0x1e>
 800b9dc:	4635      	mov	r5, r6
 800b9de:	e7df      	b.n	800b9a0 <_realloc_r+0x1e>

0800b9e0 <__ascii_wctomb>:
 800b9e0:	b149      	cbz	r1, 800b9f6 <__ascii_wctomb+0x16>
 800b9e2:	2aff      	cmp	r2, #255	; 0xff
 800b9e4:	bf85      	ittet	hi
 800b9e6:	238a      	movhi	r3, #138	; 0x8a
 800b9e8:	6003      	strhi	r3, [r0, #0]
 800b9ea:	700a      	strbls	r2, [r1, #0]
 800b9ec:	f04f 30ff 	movhi.w	r0, #4294967295
 800b9f0:	bf98      	it	ls
 800b9f2:	2001      	movls	r0, #1
 800b9f4:	4770      	bx	lr
 800b9f6:	4608      	mov	r0, r1
 800b9f8:	4770      	bx	lr
	...

0800b9fc <fiprintf>:
 800b9fc:	b40e      	push	{r1, r2, r3}
 800b9fe:	b503      	push	{r0, r1, lr}
 800ba00:	4601      	mov	r1, r0
 800ba02:	ab03      	add	r3, sp, #12
 800ba04:	4805      	ldr	r0, [pc, #20]	; (800ba1c <fiprintf+0x20>)
 800ba06:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba0a:	6800      	ldr	r0, [r0, #0]
 800ba0c:	9301      	str	r3, [sp, #4]
 800ba0e:	f000 f83f 	bl	800ba90 <_vfiprintf_r>
 800ba12:	b002      	add	sp, #8
 800ba14:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba18:	b003      	add	sp, #12
 800ba1a:	4770      	bx	lr
 800ba1c:	20000078 	.word	0x20000078

0800ba20 <abort>:
 800ba20:	b508      	push	{r3, lr}
 800ba22:	2006      	movs	r0, #6
 800ba24:	f000 fa0c 	bl	800be40 <raise>
 800ba28:	2001      	movs	r0, #1
 800ba2a:	f7f6 f9a7 	bl	8001d7c <_exit>

0800ba2e <_malloc_usable_size_r>:
 800ba2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba32:	1f18      	subs	r0, r3, #4
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	bfbc      	itt	lt
 800ba38:	580b      	ldrlt	r3, [r1, r0]
 800ba3a:	18c0      	addlt	r0, r0, r3
 800ba3c:	4770      	bx	lr

0800ba3e <__sfputc_r>:
 800ba3e:	6893      	ldr	r3, [r2, #8]
 800ba40:	3b01      	subs	r3, #1
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	b410      	push	{r4}
 800ba46:	6093      	str	r3, [r2, #8]
 800ba48:	da08      	bge.n	800ba5c <__sfputc_r+0x1e>
 800ba4a:	6994      	ldr	r4, [r2, #24]
 800ba4c:	42a3      	cmp	r3, r4
 800ba4e:	db01      	blt.n	800ba54 <__sfputc_r+0x16>
 800ba50:	290a      	cmp	r1, #10
 800ba52:	d103      	bne.n	800ba5c <__sfputc_r+0x1e>
 800ba54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba58:	f000 b934 	b.w	800bcc4 <__swbuf_r>
 800ba5c:	6813      	ldr	r3, [r2, #0]
 800ba5e:	1c58      	adds	r0, r3, #1
 800ba60:	6010      	str	r0, [r2, #0]
 800ba62:	7019      	strb	r1, [r3, #0]
 800ba64:	4608      	mov	r0, r1
 800ba66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba6a:	4770      	bx	lr

0800ba6c <__sfputs_r>:
 800ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba6e:	4606      	mov	r6, r0
 800ba70:	460f      	mov	r7, r1
 800ba72:	4614      	mov	r4, r2
 800ba74:	18d5      	adds	r5, r2, r3
 800ba76:	42ac      	cmp	r4, r5
 800ba78:	d101      	bne.n	800ba7e <__sfputs_r+0x12>
 800ba7a:	2000      	movs	r0, #0
 800ba7c:	e007      	b.n	800ba8e <__sfputs_r+0x22>
 800ba7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba82:	463a      	mov	r2, r7
 800ba84:	4630      	mov	r0, r6
 800ba86:	f7ff ffda 	bl	800ba3e <__sfputc_r>
 800ba8a:	1c43      	adds	r3, r0, #1
 800ba8c:	d1f3      	bne.n	800ba76 <__sfputs_r+0xa>
 800ba8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba90 <_vfiprintf_r>:
 800ba90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba94:	460d      	mov	r5, r1
 800ba96:	b09d      	sub	sp, #116	; 0x74
 800ba98:	4614      	mov	r4, r2
 800ba9a:	4698      	mov	r8, r3
 800ba9c:	4606      	mov	r6, r0
 800ba9e:	b118      	cbz	r0, 800baa8 <_vfiprintf_r+0x18>
 800baa0:	6a03      	ldr	r3, [r0, #32]
 800baa2:	b90b      	cbnz	r3, 800baa8 <_vfiprintf_r+0x18>
 800baa4:	f7fc fd64 	bl	8008570 <__sinit>
 800baa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800baaa:	07d9      	lsls	r1, r3, #31
 800baac:	d405      	bmi.n	800baba <_vfiprintf_r+0x2a>
 800baae:	89ab      	ldrh	r3, [r5, #12]
 800bab0:	059a      	lsls	r2, r3, #22
 800bab2:	d402      	bmi.n	800baba <_vfiprintf_r+0x2a>
 800bab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bab6:	f7fc fea6 	bl	8008806 <__retarget_lock_acquire_recursive>
 800baba:	89ab      	ldrh	r3, [r5, #12]
 800babc:	071b      	lsls	r3, r3, #28
 800babe:	d501      	bpl.n	800bac4 <_vfiprintf_r+0x34>
 800bac0:	692b      	ldr	r3, [r5, #16]
 800bac2:	b99b      	cbnz	r3, 800baec <_vfiprintf_r+0x5c>
 800bac4:	4629      	mov	r1, r5
 800bac6:	4630      	mov	r0, r6
 800bac8:	f000 f93a 	bl	800bd40 <__swsetup_r>
 800bacc:	b170      	cbz	r0, 800baec <_vfiprintf_r+0x5c>
 800bace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bad0:	07dc      	lsls	r4, r3, #31
 800bad2:	d504      	bpl.n	800bade <_vfiprintf_r+0x4e>
 800bad4:	f04f 30ff 	mov.w	r0, #4294967295
 800bad8:	b01d      	add	sp, #116	; 0x74
 800bada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bade:	89ab      	ldrh	r3, [r5, #12]
 800bae0:	0598      	lsls	r0, r3, #22
 800bae2:	d4f7      	bmi.n	800bad4 <_vfiprintf_r+0x44>
 800bae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bae6:	f7fc fe8f 	bl	8008808 <__retarget_lock_release_recursive>
 800baea:	e7f3      	b.n	800bad4 <_vfiprintf_r+0x44>
 800baec:	2300      	movs	r3, #0
 800baee:	9309      	str	r3, [sp, #36]	; 0x24
 800baf0:	2320      	movs	r3, #32
 800baf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baf6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bafa:	2330      	movs	r3, #48	; 0x30
 800bafc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bcb0 <_vfiprintf_r+0x220>
 800bb00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb04:	f04f 0901 	mov.w	r9, #1
 800bb08:	4623      	mov	r3, r4
 800bb0a:	469a      	mov	sl, r3
 800bb0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb10:	b10a      	cbz	r2, 800bb16 <_vfiprintf_r+0x86>
 800bb12:	2a25      	cmp	r2, #37	; 0x25
 800bb14:	d1f9      	bne.n	800bb0a <_vfiprintf_r+0x7a>
 800bb16:	ebba 0b04 	subs.w	fp, sl, r4
 800bb1a:	d00b      	beq.n	800bb34 <_vfiprintf_r+0xa4>
 800bb1c:	465b      	mov	r3, fp
 800bb1e:	4622      	mov	r2, r4
 800bb20:	4629      	mov	r1, r5
 800bb22:	4630      	mov	r0, r6
 800bb24:	f7ff ffa2 	bl	800ba6c <__sfputs_r>
 800bb28:	3001      	adds	r0, #1
 800bb2a:	f000 80a9 	beq.w	800bc80 <_vfiprintf_r+0x1f0>
 800bb2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb30:	445a      	add	r2, fp
 800bb32:	9209      	str	r2, [sp, #36]	; 0x24
 800bb34:	f89a 3000 	ldrb.w	r3, [sl]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	f000 80a1 	beq.w	800bc80 <_vfiprintf_r+0x1f0>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	f04f 32ff 	mov.w	r2, #4294967295
 800bb44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb48:	f10a 0a01 	add.w	sl, sl, #1
 800bb4c:	9304      	str	r3, [sp, #16]
 800bb4e:	9307      	str	r3, [sp, #28]
 800bb50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb54:	931a      	str	r3, [sp, #104]	; 0x68
 800bb56:	4654      	mov	r4, sl
 800bb58:	2205      	movs	r2, #5
 800bb5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb5e:	4854      	ldr	r0, [pc, #336]	; (800bcb0 <_vfiprintf_r+0x220>)
 800bb60:	f7f4 fb3e 	bl	80001e0 <memchr>
 800bb64:	9a04      	ldr	r2, [sp, #16]
 800bb66:	b9d8      	cbnz	r0, 800bba0 <_vfiprintf_r+0x110>
 800bb68:	06d1      	lsls	r1, r2, #27
 800bb6a:	bf44      	itt	mi
 800bb6c:	2320      	movmi	r3, #32
 800bb6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb72:	0713      	lsls	r3, r2, #28
 800bb74:	bf44      	itt	mi
 800bb76:	232b      	movmi	r3, #43	; 0x2b
 800bb78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb7c:	f89a 3000 	ldrb.w	r3, [sl]
 800bb80:	2b2a      	cmp	r3, #42	; 0x2a
 800bb82:	d015      	beq.n	800bbb0 <_vfiprintf_r+0x120>
 800bb84:	9a07      	ldr	r2, [sp, #28]
 800bb86:	4654      	mov	r4, sl
 800bb88:	2000      	movs	r0, #0
 800bb8a:	f04f 0c0a 	mov.w	ip, #10
 800bb8e:	4621      	mov	r1, r4
 800bb90:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb94:	3b30      	subs	r3, #48	; 0x30
 800bb96:	2b09      	cmp	r3, #9
 800bb98:	d94d      	bls.n	800bc36 <_vfiprintf_r+0x1a6>
 800bb9a:	b1b0      	cbz	r0, 800bbca <_vfiprintf_r+0x13a>
 800bb9c:	9207      	str	r2, [sp, #28]
 800bb9e:	e014      	b.n	800bbca <_vfiprintf_r+0x13a>
 800bba0:	eba0 0308 	sub.w	r3, r0, r8
 800bba4:	fa09 f303 	lsl.w	r3, r9, r3
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	9304      	str	r3, [sp, #16]
 800bbac:	46a2      	mov	sl, r4
 800bbae:	e7d2      	b.n	800bb56 <_vfiprintf_r+0xc6>
 800bbb0:	9b03      	ldr	r3, [sp, #12]
 800bbb2:	1d19      	adds	r1, r3, #4
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	9103      	str	r1, [sp, #12]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	bfbb      	ittet	lt
 800bbbc:	425b      	neglt	r3, r3
 800bbbe:	f042 0202 	orrlt.w	r2, r2, #2
 800bbc2:	9307      	strge	r3, [sp, #28]
 800bbc4:	9307      	strlt	r3, [sp, #28]
 800bbc6:	bfb8      	it	lt
 800bbc8:	9204      	strlt	r2, [sp, #16]
 800bbca:	7823      	ldrb	r3, [r4, #0]
 800bbcc:	2b2e      	cmp	r3, #46	; 0x2e
 800bbce:	d10c      	bne.n	800bbea <_vfiprintf_r+0x15a>
 800bbd0:	7863      	ldrb	r3, [r4, #1]
 800bbd2:	2b2a      	cmp	r3, #42	; 0x2a
 800bbd4:	d134      	bne.n	800bc40 <_vfiprintf_r+0x1b0>
 800bbd6:	9b03      	ldr	r3, [sp, #12]
 800bbd8:	1d1a      	adds	r2, r3, #4
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	9203      	str	r2, [sp, #12]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	bfb8      	it	lt
 800bbe2:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbe6:	3402      	adds	r4, #2
 800bbe8:	9305      	str	r3, [sp, #20]
 800bbea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bcc0 <_vfiprintf_r+0x230>
 800bbee:	7821      	ldrb	r1, [r4, #0]
 800bbf0:	2203      	movs	r2, #3
 800bbf2:	4650      	mov	r0, sl
 800bbf4:	f7f4 faf4 	bl	80001e0 <memchr>
 800bbf8:	b138      	cbz	r0, 800bc0a <_vfiprintf_r+0x17a>
 800bbfa:	9b04      	ldr	r3, [sp, #16]
 800bbfc:	eba0 000a 	sub.w	r0, r0, sl
 800bc00:	2240      	movs	r2, #64	; 0x40
 800bc02:	4082      	lsls	r2, r0
 800bc04:	4313      	orrs	r3, r2
 800bc06:	3401      	adds	r4, #1
 800bc08:	9304      	str	r3, [sp, #16]
 800bc0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc0e:	4829      	ldr	r0, [pc, #164]	; (800bcb4 <_vfiprintf_r+0x224>)
 800bc10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc14:	2206      	movs	r2, #6
 800bc16:	f7f4 fae3 	bl	80001e0 <memchr>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d03f      	beq.n	800bc9e <_vfiprintf_r+0x20e>
 800bc1e:	4b26      	ldr	r3, [pc, #152]	; (800bcb8 <_vfiprintf_r+0x228>)
 800bc20:	bb1b      	cbnz	r3, 800bc6a <_vfiprintf_r+0x1da>
 800bc22:	9b03      	ldr	r3, [sp, #12]
 800bc24:	3307      	adds	r3, #7
 800bc26:	f023 0307 	bic.w	r3, r3, #7
 800bc2a:	3308      	adds	r3, #8
 800bc2c:	9303      	str	r3, [sp, #12]
 800bc2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc30:	443b      	add	r3, r7
 800bc32:	9309      	str	r3, [sp, #36]	; 0x24
 800bc34:	e768      	b.n	800bb08 <_vfiprintf_r+0x78>
 800bc36:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc3a:	460c      	mov	r4, r1
 800bc3c:	2001      	movs	r0, #1
 800bc3e:	e7a6      	b.n	800bb8e <_vfiprintf_r+0xfe>
 800bc40:	2300      	movs	r3, #0
 800bc42:	3401      	adds	r4, #1
 800bc44:	9305      	str	r3, [sp, #20]
 800bc46:	4619      	mov	r1, r3
 800bc48:	f04f 0c0a 	mov.w	ip, #10
 800bc4c:	4620      	mov	r0, r4
 800bc4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc52:	3a30      	subs	r2, #48	; 0x30
 800bc54:	2a09      	cmp	r2, #9
 800bc56:	d903      	bls.n	800bc60 <_vfiprintf_r+0x1d0>
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d0c6      	beq.n	800bbea <_vfiprintf_r+0x15a>
 800bc5c:	9105      	str	r1, [sp, #20]
 800bc5e:	e7c4      	b.n	800bbea <_vfiprintf_r+0x15a>
 800bc60:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc64:	4604      	mov	r4, r0
 800bc66:	2301      	movs	r3, #1
 800bc68:	e7f0      	b.n	800bc4c <_vfiprintf_r+0x1bc>
 800bc6a:	ab03      	add	r3, sp, #12
 800bc6c:	9300      	str	r3, [sp, #0]
 800bc6e:	462a      	mov	r2, r5
 800bc70:	4b12      	ldr	r3, [pc, #72]	; (800bcbc <_vfiprintf_r+0x22c>)
 800bc72:	a904      	add	r1, sp, #16
 800bc74:	4630      	mov	r0, r6
 800bc76:	f7fb fe19 	bl	80078ac <_printf_float>
 800bc7a:	4607      	mov	r7, r0
 800bc7c:	1c78      	adds	r0, r7, #1
 800bc7e:	d1d6      	bne.n	800bc2e <_vfiprintf_r+0x19e>
 800bc80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc82:	07d9      	lsls	r1, r3, #31
 800bc84:	d405      	bmi.n	800bc92 <_vfiprintf_r+0x202>
 800bc86:	89ab      	ldrh	r3, [r5, #12]
 800bc88:	059a      	lsls	r2, r3, #22
 800bc8a:	d402      	bmi.n	800bc92 <_vfiprintf_r+0x202>
 800bc8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc8e:	f7fc fdbb 	bl	8008808 <__retarget_lock_release_recursive>
 800bc92:	89ab      	ldrh	r3, [r5, #12]
 800bc94:	065b      	lsls	r3, r3, #25
 800bc96:	f53f af1d 	bmi.w	800bad4 <_vfiprintf_r+0x44>
 800bc9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc9c:	e71c      	b.n	800bad8 <_vfiprintf_r+0x48>
 800bc9e:	ab03      	add	r3, sp, #12
 800bca0:	9300      	str	r3, [sp, #0]
 800bca2:	462a      	mov	r2, r5
 800bca4:	4b05      	ldr	r3, [pc, #20]	; (800bcbc <_vfiprintf_r+0x22c>)
 800bca6:	a904      	add	r1, sp, #16
 800bca8:	4630      	mov	r0, r6
 800bcaa:	f7fc f8a3 	bl	8007df4 <_printf_i>
 800bcae:	e7e4      	b.n	800bc7a <_vfiprintf_r+0x1ea>
 800bcb0:	0800c421 	.word	0x0800c421
 800bcb4:	0800c42b 	.word	0x0800c42b
 800bcb8:	080078ad 	.word	0x080078ad
 800bcbc:	0800ba6d 	.word	0x0800ba6d
 800bcc0:	0800c427 	.word	0x0800c427

0800bcc4 <__swbuf_r>:
 800bcc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcc6:	460e      	mov	r6, r1
 800bcc8:	4614      	mov	r4, r2
 800bcca:	4605      	mov	r5, r0
 800bccc:	b118      	cbz	r0, 800bcd6 <__swbuf_r+0x12>
 800bcce:	6a03      	ldr	r3, [r0, #32]
 800bcd0:	b90b      	cbnz	r3, 800bcd6 <__swbuf_r+0x12>
 800bcd2:	f7fc fc4d 	bl	8008570 <__sinit>
 800bcd6:	69a3      	ldr	r3, [r4, #24]
 800bcd8:	60a3      	str	r3, [r4, #8]
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	071a      	lsls	r2, r3, #28
 800bcde:	d525      	bpl.n	800bd2c <__swbuf_r+0x68>
 800bce0:	6923      	ldr	r3, [r4, #16]
 800bce2:	b31b      	cbz	r3, 800bd2c <__swbuf_r+0x68>
 800bce4:	6823      	ldr	r3, [r4, #0]
 800bce6:	6922      	ldr	r2, [r4, #16]
 800bce8:	1a98      	subs	r0, r3, r2
 800bcea:	6963      	ldr	r3, [r4, #20]
 800bcec:	b2f6      	uxtb	r6, r6
 800bcee:	4283      	cmp	r3, r0
 800bcf0:	4637      	mov	r7, r6
 800bcf2:	dc04      	bgt.n	800bcfe <__swbuf_r+0x3a>
 800bcf4:	4621      	mov	r1, r4
 800bcf6:	4628      	mov	r0, r5
 800bcf8:	f7ff fa3a 	bl	800b170 <_fflush_r>
 800bcfc:	b9e0      	cbnz	r0, 800bd38 <__swbuf_r+0x74>
 800bcfe:	68a3      	ldr	r3, [r4, #8]
 800bd00:	3b01      	subs	r3, #1
 800bd02:	60a3      	str	r3, [r4, #8]
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	1c5a      	adds	r2, r3, #1
 800bd08:	6022      	str	r2, [r4, #0]
 800bd0a:	701e      	strb	r6, [r3, #0]
 800bd0c:	6962      	ldr	r2, [r4, #20]
 800bd0e:	1c43      	adds	r3, r0, #1
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d004      	beq.n	800bd1e <__swbuf_r+0x5a>
 800bd14:	89a3      	ldrh	r3, [r4, #12]
 800bd16:	07db      	lsls	r3, r3, #31
 800bd18:	d506      	bpl.n	800bd28 <__swbuf_r+0x64>
 800bd1a:	2e0a      	cmp	r6, #10
 800bd1c:	d104      	bne.n	800bd28 <__swbuf_r+0x64>
 800bd1e:	4621      	mov	r1, r4
 800bd20:	4628      	mov	r0, r5
 800bd22:	f7ff fa25 	bl	800b170 <_fflush_r>
 800bd26:	b938      	cbnz	r0, 800bd38 <__swbuf_r+0x74>
 800bd28:	4638      	mov	r0, r7
 800bd2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd2c:	4621      	mov	r1, r4
 800bd2e:	4628      	mov	r0, r5
 800bd30:	f000 f806 	bl	800bd40 <__swsetup_r>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	d0d5      	beq.n	800bce4 <__swbuf_r+0x20>
 800bd38:	f04f 37ff 	mov.w	r7, #4294967295
 800bd3c:	e7f4      	b.n	800bd28 <__swbuf_r+0x64>
	...

0800bd40 <__swsetup_r>:
 800bd40:	b538      	push	{r3, r4, r5, lr}
 800bd42:	4b2a      	ldr	r3, [pc, #168]	; (800bdec <__swsetup_r+0xac>)
 800bd44:	4605      	mov	r5, r0
 800bd46:	6818      	ldr	r0, [r3, #0]
 800bd48:	460c      	mov	r4, r1
 800bd4a:	b118      	cbz	r0, 800bd54 <__swsetup_r+0x14>
 800bd4c:	6a03      	ldr	r3, [r0, #32]
 800bd4e:	b90b      	cbnz	r3, 800bd54 <__swsetup_r+0x14>
 800bd50:	f7fc fc0e 	bl	8008570 <__sinit>
 800bd54:	89a3      	ldrh	r3, [r4, #12]
 800bd56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd5a:	0718      	lsls	r0, r3, #28
 800bd5c:	d422      	bmi.n	800bda4 <__swsetup_r+0x64>
 800bd5e:	06d9      	lsls	r1, r3, #27
 800bd60:	d407      	bmi.n	800bd72 <__swsetup_r+0x32>
 800bd62:	2309      	movs	r3, #9
 800bd64:	602b      	str	r3, [r5, #0]
 800bd66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd6a:	81a3      	strh	r3, [r4, #12]
 800bd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd70:	e034      	b.n	800bddc <__swsetup_r+0x9c>
 800bd72:	0758      	lsls	r0, r3, #29
 800bd74:	d512      	bpl.n	800bd9c <__swsetup_r+0x5c>
 800bd76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd78:	b141      	cbz	r1, 800bd8c <__swsetup_r+0x4c>
 800bd7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd7e:	4299      	cmp	r1, r3
 800bd80:	d002      	beq.n	800bd88 <__swsetup_r+0x48>
 800bd82:	4628      	mov	r0, r5
 800bd84:	f7fd fbd2 	bl	800952c <_free_r>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	6363      	str	r3, [r4, #52]	; 0x34
 800bd8c:	89a3      	ldrh	r3, [r4, #12]
 800bd8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd92:	81a3      	strh	r3, [r4, #12]
 800bd94:	2300      	movs	r3, #0
 800bd96:	6063      	str	r3, [r4, #4]
 800bd98:	6923      	ldr	r3, [r4, #16]
 800bd9a:	6023      	str	r3, [r4, #0]
 800bd9c:	89a3      	ldrh	r3, [r4, #12]
 800bd9e:	f043 0308 	orr.w	r3, r3, #8
 800bda2:	81a3      	strh	r3, [r4, #12]
 800bda4:	6923      	ldr	r3, [r4, #16]
 800bda6:	b94b      	cbnz	r3, 800bdbc <__swsetup_r+0x7c>
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bdae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bdb2:	d003      	beq.n	800bdbc <__swsetup_r+0x7c>
 800bdb4:	4621      	mov	r1, r4
 800bdb6:	4628      	mov	r0, r5
 800bdb8:	f000 f884 	bl	800bec4 <__smakebuf_r>
 800bdbc:	89a0      	ldrh	r0, [r4, #12]
 800bdbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bdc2:	f010 0301 	ands.w	r3, r0, #1
 800bdc6:	d00a      	beq.n	800bdde <__swsetup_r+0x9e>
 800bdc8:	2300      	movs	r3, #0
 800bdca:	60a3      	str	r3, [r4, #8]
 800bdcc:	6963      	ldr	r3, [r4, #20]
 800bdce:	425b      	negs	r3, r3
 800bdd0:	61a3      	str	r3, [r4, #24]
 800bdd2:	6923      	ldr	r3, [r4, #16]
 800bdd4:	b943      	cbnz	r3, 800bde8 <__swsetup_r+0xa8>
 800bdd6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bdda:	d1c4      	bne.n	800bd66 <__swsetup_r+0x26>
 800bddc:	bd38      	pop	{r3, r4, r5, pc}
 800bdde:	0781      	lsls	r1, r0, #30
 800bde0:	bf58      	it	pl
 800bde2:	6963      	ldrpl	r3, [r4, #20]
 800bde4:	60a3      	str	r3, [r4, #8]
 800bde6:	e7f4      	b.n	800bdd2 <__swsetup_r+0x92>
 800bde8:	2000      	movs	r0, #0
 800bdea:	e7f7      	b.n	800bddc <__swsetup_r+0x9c>
 800bdec:	20000078 	.word	0x20000078

0800bdf0 <_raise_r>:
 800bdf0:	291f      	cmp	r1, #31
 800bdf2:	b538      	push	{r3, r4, r5, lr}
 800bdf4:	4604      	mov	r4, r0
 800bdf6:	460d      	mov	r5, r1
 800bdf8:	d904      	bls.n	800be04 <_raise_r+0x14>
 800bdfa:	2316      	movs	r3, #22
 800bdfc:	6003      	str	r3, [r0, #0]
 800bdfe:	f04f 30ff 	mov.w	r0, #4294967295
 800be02:	bd38      	pop	{r3, r4, r5, pc}
 800be04:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800be06:	b112      	cbz	r2, 800be0e <_raise_r+0x1e>
 800be08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be0c:	b94b      	cbnz	r3, 800be22 <_raise_r+0x32>
 800be0e:	4620      	mov	r0, r4
 800be10:	f000 f830 	bl	800be74 <_getpid_r>
 800be14:	462a      	mov	r2, r5
 800be16:	4601      	mov	r1, r0
 800be18:	4620      	mov	r0, r4
 800be1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be1e:	f000 b817 	b.w	800be50 <_kill_r>
 800be22:	2b01      	cmp	r3, #1
 800be24:	d00a      	beq.n	800be3c <_raise_r+0x4c>
 800be26:	1c59      	adds	r1, r3, #1
 800be28:	d103      	bne.n	800be32 <_raise_r+0x42>
 800be2a:	2316      	movs	r3, #22
 800be2c:	6003      	str	r3, [r0, #0]
 800be2e:	2001      	movs	r0, #1
 800be30:	e7e7      	b.n	800be02 <_raise_r+0x12>
 800be32:	2400      	movs	r4, #0
 800be34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800be38:	4628      	mov	r0, r5
 800be3a:	4798      	blx	r3
 800be3c:	2000      	movs	r0, #0
 800be3e:	e7e0      	b.n	800be02 <_raise_r+0x12>

0800be40 <raise>:
 800be40:	4b02      	ldr	r3, [pc, #8]	; (800be4c <raise+0xc>)
 800be42:	4601      	mov	r1, r0
 800be44:	6818      	ldr	r0, [r3, #0]
 800be46:	f7ff bfd3 	b.w	800bdf0 <_raise_r>
 800be4a:	bf00      	nop
 800be4c:	20000078 	.word	0x20000078

0800be50 <_kill_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4d07      	ldr	r5, [pc, #28]	; (800be70 <_kill_r+0x20>)
 800be54:	2300      	movs	r3, #0
 800be56:	4604      	mov	r4, r0
 800be58:	4608      	mov	r0, r1
 800be5a:	4611      	mov	r1, r2
 800be5c:	602b      	str	r3, [r5, #0]
 800be5e:	f7f5 ff7d 	bl	8001d5c <_kill>
 800be62:	1c43      	adds	r3, r0, #1
 800be64:	d102      	bne.n	800be6c <_kill_r+0x1c>
 800be66:	682b      	ldr	r3, [r5, #0]
 800be68:	b103      	cbz	r3, 800be6c <_kill_r+0x1c>
 800be6a:	6023      	str	r3, [r4, #0]
 800be6c:	bd38      	pop	{r3, r4, r5, pc}
 800be6e:	bf00      	nop
 800be70:	20004e4c 	.word	0x20004e4c

0800be74 <_getpid_r>:
 800be74:	f7f5 bf6a 	b.w	8001d4c <_getpid>

0800be78 <__swhatbuf_r>:
 800be78:	b570      	push	{r4, r5, r6, lr}
 800be7a:	460c      	mov	r4, r1
 800be7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be80:	2900      	cmp	r1, #0
 800be82:	b096      	sub	sp, #88	; 0x58
 800be84:	4615      	mov	r5, r2
 800be86:	461e      	mov	r6, r3
 800be88:	da0d      	bge.n	800bea6 <__swhatbuf_r+0x2e>
 800be8a:	89a3      	ldrh	r3, [r4, #12]
 800be8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800be90:	f04f 0100 	mov.w	r1, #0
 800be94:	bf0c      	ite	eq
 800be96:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800be9a:	2340      	movne	r3, #64	; 0x40
 800be9c:	2000      	movs	r0, #0
 800be9e:	6031      	str	r1, [r6, #0]
 800bea0:	602b      	str	r3, [r5, #0]
 800bea2:	b016      	add	sp, #88	; 0x58
 800bea4:	bd70      	pop	{r4, r5, r6, pc}
 800bea6:	466a      	mov	r2, sp
 800bea8:	f000 f848 	bl	800bf3c <_fstat_r>
 800beac:	2800      	cmp	r0, #0
 800beae:	dbec      	blt.n	800be8a <__swhatbuf_r+0x12>
 800beb0:	9901      	ldr	r1, [sp, #4]
 800beb2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800beb6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800beba:	4259      	negs	r1, r3
 800bebc:	4159      	adcs	r1, r3
 800bebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bec2:	e7eb      	b.n	800be9c <__swhatbuf_r+0x24>

0800bec4 <__smakebuf_r>:
 800bec4:	898b      	ldrh	r3, [r1, #12]
 800bec6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bec8:	079d      	lsls	r5, r3, #30
 800beca:	4606      	mov	r6, r0
 800becc:	460c      	mov	r4, r1
 800bece:	d507      	bpl.n	800bee0 <__smakebuf_r+0x1c>
 800bed0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bed4:	6023      	str	r3, [r4, #0]
 800bed6:	6123      	str	r3, [r4, #16]
 800bed8:	2301      	movs	r3, #1
 800beda:	6163      	str	r3, [r4, #20]
 800bedc:	b002      	add	sp, #8
 800bede:	bd70      	pop	{r4, r5, r6, pc}
 800bee0:	ab01      	add	r3, sp, #4
 800bee2:	466a      	mov	r2, sp
 800bee4:	f7ff ffc8 	bl	800be78 <__swhatbuf_r>
 800bee8:	9900      	ldr	r1, [sp, #0]
 800beea:	4605      	mov	r5, r0
 800beec:	4630      	mov	r0, r6
 800beee:	f7fd fb91 	bl	8009614 <_malloc_r>
 800bef2:	b948      	cbnz	r0, 800bf08 <__smakebuf_r+0x44>
 800bef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bef8:	059a      	lsls	r2, r3, #22
 800befa:	d4ef      	bmi.n	800bedc <__smakebuf_r+0x18>
 800befc:	f023 0303 	bic.w	r3, r3, #3
 800bf00:	f043 0302 	orr.w	r3, r3, #2
 800bf04:	81a3      	strh	r3, [r4, #12]
 800bf06:	e7e3      	b.n	800bed0 <__smakebuf_r+0xc>
 800bf08:	89a3      	ldrh	r3, [r4, #12]
 800bf0a:	6020      	str	r0, [r4, #0]
 800bf0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf10:	81a3      	strh	r3, [r4, #12]
 800bf12:	9b00      	ldr	r3, [sp, #0]
 800bf14:	6163      	str	r3, [r4, #20]
 800bf16:	9b01      	ldr	r3, [sp, #4]
 800bf18:	6120      	str	r0, [r4, #16]
 800bf1a:	b15b      	cbz	r3, 800bf34 <__smakebuf_r+0x70>
 800bf1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf20:	4630      	mov	r0, r6
 800bf22:	f000 f81d 	bl	800bf60 <_isatty_r>
 800bf26:	b128      	cbz	r0, 800bf34 <__smakebuf_r+0x70>
 800bf28:	89a3      	ldrh	r3, [r4, #12]
 800bf2a:	f023 0303 	bic.w	r3, r3, #3
 800bf2e:	f043 0301 	orr.w	r3, r3, #1
 800bf32:	81a3      	strh	r3, [r4, #12]
 800bf34:	89a3      	ldrh	r3, [r4, #12]
 800bf36:	431d      	orrs	r5, r3
 800bf38:	81a5      	strh	r5, [r4, #12]
 800bf3a:	e7cf      	b.n	800bedc <__smakebuf_r+0x18>

0800bf3c <_fstat_r>:
 800bf3c:	b538      	push	{r3, r4, r5, lr}
 800bf3e:	4d07      	ldr	r5, [pc, #28]	; (800bf5c <_fstat_r+0x20>)
 800bf40:	2300      	movs	r3, #0
 800bf42:	4604      	mov	r4, r0
 800bf44:	4608      	mov	r0, r1
 800bf46:	4611      	mov	r1, r2
 800bf48:	602b      	str	r3, [r5, #0]
 800bf4a:	f7f5 ff66 	bl	8001e1a <_fstat>
 800bf4e:	1c43      	adds	r3, r0, #1
 800bf50:	d102      	bne.n	800bf58 <_fstat_r+0x1c>
 800bf52:	682b      	ldr	r3, [r5, #0]
 800bf54:	b103      	cbz	r3, 800bf58 <_fstat_r+0x1c>
 800bf56:	6023      	str	r3, [r4, #0]
 800bf58:	bd38      	pop	{r3, r4, r5, pc}
 800bf5a:	bf00      	nop
 800bf5c:	20004e4c 	.word	0x20004e4c

0800bf60 <_isatty_r>:
 800bf60:	b538      	push	{r3, r4, r5, lr}
 800bf62:	4d06      	ldr	r5, [pc, #24]	; (800bf7c <_isatty_r+0x1c>)
 800bf64:	2300      	movs	r3, #0
 800bf66:	4604      	mov	r4, r0
 800bf68:	4608      	mov	r0, r1
 800bf6a:	602b      	str	r3, [r5, #0]
 800bf6c:	f7f5 ff65 	bl	8001e3a <_isatty>
 800bf70:	1c43      	adds	r3, r0, #1
 800bf72:	d102      	bne.n	800bf7a <_isatty_r+0x1a>
 800bf74:	682b      	ldr	r3, [r5, #0]
 800bf76:	b103      	cbz	r3, 800bf7a <_isatty_r+0x1a>
 800bf78:	6023      	str	r3, [r4, #0]
 800bf7a:	bd38      	pop	{r3, r4, r5, pc}
 800bf7c:	20004e4c 	.word	0x20004e4c

0800bf80 <_init>:
 800bf80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf82:	bf00      	nop
 800bf84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf86:	bc08      	pop	{r3}
 800bf88:	469e      	mov	lr, r3
 800bf8a:	4770      	bx	lr

0800bf8c <_fini>:
 800bf8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf8e:	bf00      	nop
 800bf90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf92:	bc08      	pop	{r3}
 800bf94:	469e      	mov	lr, r3
 800bf96:	4770      	bx	lr
