`timescale 1ns/10ps

module arcade_tb ();
   reg MAX10_CLK1_50;
	wire [12:0] DRAM_ADDR;
	wire [1:0] DRAM_BA;
	wire DRAM_CAS_N;
	wire DRAM_CKE;
	wire DRAM_CLK;
	wire DRAM_CS_N;
	wire [15:0] DRAM_DQ;
	wire DRAM_LDQM;
	wire DRAM_RAS_N;
	wire DRAM_UDQM;
	wire DRAM_WE_N;
	wire [7:0] HEX0;
	wire [7:0] HEX1;
	wire [7:0] HEX2;
	wire [7:0] HEX3;
	wire [7:0] HEX4;
	wire [7:0] HEX5;
	reg [1:0] KEY;
	wire [9:0] LEDR;
	reg [9:0] SW;
	wire [7:0] vga_r;
	wire [7:0] vga_g;
	wire [7:0] vga_b;
	wire vga_hs;
	wire vga_vs;
	wire blk;
	wire gclk;
 
  // DUT instantiation
  arcade dut (
        .MAX10_CLK1_50(MAX10_CLK1_50),
        .DRAM_ADDR(DRAM_ADDR),
        .DRAM_BA(DRAM_BA),
        .DRAM_CAS_N(DRAM_CAS_N),
        .DRAM_CKE(DRAM_CKE),
        .DRAM_CLK(DRAM_CLK),
        .DRAM_CS_N(DRAM_CS_N),
        .DRAM_DQ(DRAM_DQ),
        .DRAM_LDQM(DRAM_LDQM),
        .DRAM_RAS_N(DRAM_RAS_N),
        .DRAM_UDQM(DRAM_UDQM),
        .DRAM_WE_N(DRAM_WE_N),
        .HEX0(HEX0),
        .HEX1(HEX1),
        .HEX2(HEX2),
        .HEX3(HEX3),
        .HEX4(HEX4),
        .HEX5(HEX5),
        .KEY(KEY),
        .LEDR(LEDR),
        .SW(SW),
        .vga_r(vga_r),
        .vga_g(vga_g),
        .vga_b(vga_b),
        .vga_hs(vga_hs),
        .vga_vs(vga_vs),
        .blk(blk),
        .gclk(gclk)
  );
 
  // generate the clock
  initial begin
    MAX10_CLK1_50 = 1'b0;
    forever #1 MAX10_CLK1_50 = ~MAX10_CLK1_50;
  end
 
endmodule
