// Seed: 1361992841
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3
);
  assign id_0 = id_2 ? (1) : id_2;
  real id_5;
  module_2();
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri id_7,
    input tri0 id_8
);
  assign id_0 = 1;
  module_0(
      id_3, id_1, id_1, id_8
  );
endmodule
module module_2;
  wire id_2;
endmodule
