/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
 */

#ifndef _DT_BINDINGS_QCOM_SPMI_VADC_PMH0101_H
#define _DT_BINDINGS_QCOM_SPMI_VADC_PMH0101_H

#include <dt-bindings/iio/qcom,spmi-vadc.h>

/* ADC channels for PMH0101_ADC for PMIC5 Gen4 */
#define PMH0101_ADC5_GEN4_OFFSET_REF(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_OFFSET_REF)
#define PMH0101_ADC5_GEN4_1P25VREF(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_1P25VREF)
#define PMH0101_ADC5_GEN4_VREF_VADC(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_VREF_VADC)
#define PMH0101_ADC5_GEN4_DIE_TEMP(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_DIE_TEMP)
#define PMH0101_ADC5_GEN4_AMUX_THM1(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX1_THM)
#define PMH0101_ADC5_GEN4_AMUX_THM2(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX2_THM)
#define PMH0101_ADC5_GEN4_AMUX_THM3(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX3_THM)
#define PMH0101_ADC5_GEN4_AMUX_THM4(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX4_THM)
#define PMH0101_ADC5_GEN4_AMUX_THM5(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX5_THM)
#define PMH0101_ADC5_GEN4_AMUX_THM6_GPIO3(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX6_THM)
#define PMH0101_ADC5_GEN4_AMUX1_GPIO1(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX1_GPIO)
#define PMH0101_ADC5_GEN4_AMUX2_GPIO2(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX2_GPIO)
#define PMH0101_ADC5_GEN4_AMUX3_GPIO9(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX3_GPIO)
#define PMH0101_ADC5_GEN4_AMUX4_GPIO12(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX4_GPIO)
#define PMH0101_ADC5_GEN4_EPM(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_EPM)
#define PMH0101_ADC5_GEN4_ATEST1(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_ATEST1)
#define PMH0101_ADC5_GEN4_ATEST2(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_ATEST2)
#define PMH0101_ADC5_GEN4_ATEST3(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_ATEST3)
#define PMH0101_ADC5_GEN4_ATEST4(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_ATEST4)

/* 100k pull-up */
#define PMH0101_ADC5_GEN4_AMUX_THM1_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX1_THM_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX_THM2_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX2_THM_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX_THM3_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX3_THM_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX_THM4_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX4_THM_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX_THM5_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX5_THM_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX_THM6_GPIO3_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX6_THM_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX1_GPIO1_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX1_GPIO_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX2_GPIO2_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX2_GPIO_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX3_GPIO9_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX3_GPIO_100K_PU)
#define PMH0101_ADC5_GEN4_AMUX4_GPIO12_100K_PU(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX4_GPIO_100K_PU)

/* 1/3 Divider */
#define PMH0101_ADC5_GEN4_AMUX3_GPIO9_DIV_3(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_AMUX3_GPIO_DIV3)
#define PMH0101_ADC5_GEN4_VPH_PWR(bus_id, sid) \
				ADC5_GEN4_VIRTUAL_CHAN(bus_id, sid, ADC5_GEN4_VPH_PWR)

#endif /* _DT_BINDINGS_QCOM_SPMI_VADC_PMH0101_H */
