
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.56

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.03    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.44    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.00    0.05    0.35    0.35 v rd_ptr_gray_sync1[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync1[0] (net)
                  0.05    0.00    0.35 v rd_ptr_gray_sync2[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.35   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr_gray_sync2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.03    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.42    9.58   library recovery time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[11][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[3] (net)
                  0.09    0.00    0.42 ^ _1525_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.30    0.73 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.10    0.00    0.73 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.28    1.01 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.10    0.00    1.01 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.29    1.29 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    1.29 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    1.61 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.06    0.00    1.61 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.35    1.96 v _3045_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1524_ (net)
                  0.14    0.00    1.96 v _1530_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.25    2.21 v _1530_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0567_ (net)
                  0.09    0.00    2.21 v _1531_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     8    0.06    0.29    0.19    2.40 ^ _1531_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0568_ (net)
                  0.29    0.00    2.40 ^ _1658_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.05    0.23    0.29    2.69 ^ _1658_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0641_ (net)
                  0.23    0.00    2.69 ^ _1696_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.11    0.23    0.25    2.94 ^ _1696_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0647_ (net)
                  0.23    0.00    2.94 ^ _1697_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.18    3.13 ^ _1697_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0648_ (net)
                  0.15    0.00    3.13 ^ _1698_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    3.35 v _1698_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0068_ (net)
                  0.07    0.00    3.35 v mem[11][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ mem[11][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync1[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.03    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    19    0.18    1.38    1.56    1.76 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.38    0.00    1.76 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_ptr_gray_sync1[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.42    9.58   library recovery time
                                  9.58   data required time
-----------------------------------------------------------------------------
                                  9.58   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  7.82   slack (MET)


Startpoint: rd_ptr_gray_sync2[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[11][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.09    0.42    0.42 ^ rd_ptr_gray_sync2[3]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_gray_sync2[3] (net)
                  0.09    0.00    0.42 ^ _1525_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.30    0.73 v _1525_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1492_ (net)
                  0.10    0.00    0.73 v _1526_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.28    1.01 ^ _1526_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1489_ (net)
                  0.10    0.00    1.01 ^ _1527_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.29    1.29 v _1527_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _1482_ (net)
                  0.12    0.00    1.29 v _1582_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    1.61 ^ _1582_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1523_ (net)
                  0.06    0.00    1.61 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.14    0.35    1.96 v _3045_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1524_ (net)
                  0.14    0.00    1.96 v _1530_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.25    2.21 v _1530_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0567_ (net)
                  0.09    0.00    2.21 v _1531_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     8    0.06    0.29    0.19    2.40 ^ _1531_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0568_ (net)
                  0.29    0.00    2.40 ^ _1658_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     4    0.05    0.23    0.29    2.69 ^ _1658_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0641_ (net)
                  0.23    0.00    2.69 ^ _1696_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.11    0.23    0.25    2.94 ^ _1696_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0647_ (net)
                  0.23    0.00    2.94 ^ _1697_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.18    3.13 ^ _1697_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0648_ (net)
                  0.15    0.00    3.13 ^ _1698_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    3.35 v _1698_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0068_ (net)
                  0.07    0.00    3.35 v mem[11][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.35   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ mem[11][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    9.91   library setup time
                                  9.91   data required time
-----------------------------------------------------------------------------
                                  9.91   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.56   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.81e-02   1.64e-02   3.43e-07   1.15e-01  49.6%
Combinational          9.28e-02   2.35e-02   3.66e-07   1.16e-01  50.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.91e-01   3.99e-02   7.09e-07   2.31e-01 100.0%
                          82.7%      17.3%       0.0%
