
---------- Begin Simulation Statistics ----------
final_tick                                12657949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294048                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679836                       # Number of bytes of host memory used
host_op_rate                                   338156                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   119.81                       # Real time elapsed on the host
host_tick_rate                              105646211                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    35231154                       # Number of instructions simulated
sim_ops                                      40516027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012658                       # Number of seconds simulated
sim_ticks                                 12657949000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.097432                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3057282                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3116577                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1077                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31108                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4657736                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19264                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8479                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6251763                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  613293                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4887                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    35231154                       # Number of instructions committed
system.cpu.committedOps                      40516027                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.437131                       # CPI: cycles per instruction
system.cpu.discardedOps                         68555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           19318289                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3023703                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           581771                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5202919                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.695831                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         50631796                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                26734096     65.98%     65.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                  88070      0.22%     66.20% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           1177371      2.91%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            312835      0.77%     69.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            348503      0.86%     70.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv            420751      1.04%     71.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc          1926297      4.75%     76.53% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult           683803      1.69%     78.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc        416209      1.03%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                5032004     12.42%     91.67% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3376088      8.33%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 40516027                       # Class of committed instruction
system.cpu.tickCycles                        45428877                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   209                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests         1413                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71186                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              36158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::WritebackClean        34851                       # Transaction distribution
system.membus.trans_dist::CleanEvict               81                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          35294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           864                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       105439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4489280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4550720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             36230                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.039525                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.194844                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34798     96.05%     96.05% # Request fanout histogram
system.membus.snoop_fanout::1                    1432      3.95%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36230                       # Request fanout histogram
system.membus.reqLayer0.occupancy           234257500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181009740                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5059778                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2258816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          59904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2318720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2258816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2258816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           35294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               36230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           24                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 24                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         178450395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4732520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             183182915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    178450395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        178450395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         121347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               121347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         121347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        178450395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4732520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183304262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      9664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000379813652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1079                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1079                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               56897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17939                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       36230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33479                       # Number of write requests accepted
system.mem_ctrls.readBursts                     36230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25630                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16               55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18              903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19             1254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26              437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29              503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18             2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19             1714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26             1150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27             1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29              844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    119990368                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   35319200                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               305405568                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11319.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28811.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8105                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16824                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 36230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    405.059126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.169387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.076104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          945     20.24%     20.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          915     19.60%     39.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          624     13.37%     53.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          533     11.42%     64.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          417      8.93%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          341      7.31%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          276      5.91%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          184      3.94%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          433      9.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       9.809082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.140318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            987     91.47%     91.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            88      8.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-591            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1079                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.619092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.561248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.453818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              415     38.46%     38.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.83%     39.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              266     24.65%     63.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              381     35.31%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.19%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.28%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1079                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 678400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1640320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1216704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2318720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2142656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        53.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    183.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12657895750                       # Total gap between requests
system.mem_ctrls.avgGap                     181581.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       618496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        59904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1216704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 48862260.386734060943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4732520.252688646317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96121733.465666517615                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        35294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        33479                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    274316760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     31088808                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 702130800164                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      7772.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33214.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20972275.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         5526428.544000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         7322437.852800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        15819957.484800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       28711150.944000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2251238644.199928                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2735202289.276825                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     6161485267.660769                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       11205306175.963058                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        885.238689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9409301674                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    568750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2679897326                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         9075568.320000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         12032681.001600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        28767000.595200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       42741616.512000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2251238644.199928                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3771812071.440095                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     5364994135.603187                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11480661717.671864                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        906.992256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8185680672                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    568750000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3903518328                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10352831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10352831                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10352831                       # number of overall hits
system.cpu.icache.overall_hits::total        10352831                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35294                       # number of overall misses
system.cpu.icache.overall_misses::total         35294                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1189331000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1189331000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1189331000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1189331000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10388125                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10388125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10388125                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10388125                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003398                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003398                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003398                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003398                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33697.823993                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33697.823993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33697.823993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33697.823993                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        34851                       # number of writebacks
system.cpu.icache.writebacks::total             34851                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        35294                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35294                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        35294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        35294                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1171684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1171684000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1171684000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1171684000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003398                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33197.823993                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33197.823993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33197.823993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33197.823993                       # average overall mshr miss latency
system.cpu.icache.replacements                  34851                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10352831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10352831                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35294                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1189331000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1189331000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10388125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10388125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003398                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33697.823993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33697.823993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        35294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1171684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1171684000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33197.823993                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33197.823993                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.508539                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10388125                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             35294                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            294.331189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.508539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20811544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20811544                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8391909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8391909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8393727                       # number of overall hits
system.cpu.dcache.overall_hits::total         8393727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1020                       # number of overall misses
system.cpu.dcache.overall_misses::total          1020                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65526000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65526000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65526000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65526000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8392917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8392917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8394747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8394747                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000120                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65005.952381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65005.952381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64241.176471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64241.176471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.dcache.writebacks::total                24                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           81                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           81                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          936                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          936                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59664750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59664750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     60510750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     60510750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000110                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64363.268608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64363.268608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64648.237179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64648.237179                       # average overall mshr miss latency
system.cpu.dcache.replacements                    105                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5040601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5040601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58651250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58651250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5041488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5041488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66123.167982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66123.167982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55479000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55479000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64887.719298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64887.719298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3351308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3351308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6874750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6874750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3351429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3351429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56816.115702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56816.115702                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4185750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4185750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58135.416667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58135.416667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1830                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1830                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006557                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006557                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       846000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       846000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        94000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        94000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          416                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          416                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          416                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          416                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           668.047604                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8395495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8969.545940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            142000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   668.047604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.652390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.652390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          425                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16792094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16792094                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12657949000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
