-- generated by newgenasym Fri Mar 16 12:43:36 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity pin_kp is
    port (    
	KP:        INOUT  STD_LOGIC);
end pin_kp;
