// Seed: 2496192468
module module_0 (
    output wand id_0,
    input  tri  id_1,
    output wor  id_2
);
  supply0 id_4;
  assign module_1.id_6 = 0;
  uwire id_5;
  assign id_4 = -1;
  assign id_5 = id_5;
  wire id_6;
  assign id_5 = 1 | id_4;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd96
) (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input tri id_4,
    output tri1 _id_5,
    input wor id_6,
    output supply0 id_7
);
  wire id_9;
  logic [-1 'h0 : id_5] id_10, id_11;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_3
  );
endmodule
