#ifndef __SDP1201_AUDIO_REG_H
#define __SDP1201_AUDIO_REG_H

#ifdef __cplusplus
extern "C" {
#endif

//#define GIC_SPI(x)	(32+(x))//redefined
//#include "SamType.h"
//#include "SamChip.h"
#include "spIAudioType.h"
#include "sdp_audio_reg.h"



/*---------------------------------------------------------------------*/
/*                 [  AUDIO ]                                          */
/*---------------------------------------------------------------------*/

#define INT_AIO			GIC_SPI(1)
#define INT_AE			GIC_SPI(2)

#define MPISR_IRQ_AIO 1
#define MPISR_IRQ_AE 2


extern unsigned int uiAioRegIndex;
extern unsigned int uiAERegMap;
extern unsigned int uiAIORegMap[INDEX_AIOREG_MAP_MAX][MP_CHIP_NUM];


#define TDSP_SB_WIDTH					(0x4)
#define REG_AIO_BASE			(0x18640000)
#define REG_AE_BASE             (0x18630000)


#define REG_TDSP_HOST_BASE_ADDR			(REG_AE_BASE)
#define REG_TDSP0_BASE_ADDR				(REG_TDSP_HOST_BASE_ADDR+0x4000)
#define REG_TDSP1_BASE_ADDR				(REG_TDSP_HOST_BASE_ADDR+0x8000)

#define REG_TDSP_HOST_MSG          				((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 3 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_DATA(x)      				((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + (4 + x) * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_STC0_CNTL      		 	((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 20 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_STC0_CNTH         		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 21 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_STC1_CNTL       			((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 22 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_STC1_CNTH         		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 23 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_STC_RD_STAT         		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 24 * TDSP_SB_WIDTH))
#define REG_TDSP_AE_RST_BASE_ADDR				((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 25 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_STC_MASK         			((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 26 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_DSP0_OFFSET				((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 32 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_DSP1_OFFSET				((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 33 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_DSP0_SYSTEM_END			((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 36 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_DSP1_SYSTEM_END			((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 37 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_INTEN_DSP0          		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 64 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_INTEN_DSP1          		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 65 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_INTPEND_DSP0          	((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 66 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_INTPEND_DSP1          	((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 67 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_INTPEND_STC          		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 68 * TDSP_SB_WIDTH))
#define REG_TDSP_HOST_INTSRC	   		 		((unsigned int *)(REG_TDSP_HOST_BASE_ADDR + 69 * TDSP_SB_WIDTH))

#define REG_TDSP0_INTEN          				((unsigned int *)(REG_TDSP0_BASE_ADDR + 0 * TDSP_SB_WIDTH))
#define REG_TDSP0_PERICNT          			((unsigned int *)(REG_TDSP0_BASE_ADDR + 1 * TDSP_SB_WIDTH))
#define REG_TDSP0_PCNT_CON	   		 	((unsigned int *)(REG_TDSP0_BASE_ADDR + 2 * TDSP_SB_WIDTH))
#define REG_TDSP0_MSG          				((unsigned int *)(REG_TDSP0_BASE_ADDR + 3 * TDSP_SB_WIDTH))
#define REG_TDSP0_DATA(x)      				((unsigned int *)(REG_TDSP0_BASE_ADDR + (4 + x) * TDSP_SB_WIDTH))
#define REG_TDSP0_PROC_ID      		 		((unsigned int *)(REG_TDSP0_BASE_ADDR + 20 * TDSP_SB_WIDTH))
#define REG_TDSP0_CONFIG         				((unsigned int *)(REG_TDSP0_BASE_ADDR + 21 * TDSP_SB_WIDTH))
#define REG_TDSP0_DSP_DBGDATA       		((unsigned int *)(REG_TDSP0_BASE_ADDR + 24 * TDSP_SB_WIDTH))
#define REG_TDSP0_DSP_LSADDR         			((unsigned int *)(REG_TDSP0_BASE_ADDR + 25 * TDSP_SB_WIDTH))
#define REG_TDSP0_DSP_LSADDRL         		((unsigned int *)(REG_TDSP0_BASE_ADDR + 26 * TDSP_SB_WIDTH))
#define REG_TDSP0_DSP_LSADDRH				((unsigned int *)(REG_TDSP0_BASE_ADDR + 27 * TDSP_SB_WIDTH))
#define REG_TDSP0_DSP_PC         				((unsigned int *)(REG_TDSP0_BASE_ADDR + 28 * TDSP_SB_WIDTH))
#define REG_TDSP0_DSP_STATUS				((unsigned int *)(REG_TDSP0_BASE_ADDR + 29 * TDSP_SB_WIDTH))


#define REG_TDSP1_INTEN          				((unsigned int *)(REG_TDSP1_BASE_ADDR + 0 * TDSP_SB_WIDTH))
#define REG_TDSP1_PERICNT          			((unsigned int *)(REG_TDSP1_BASE_ADDR + 1 * TDSP_SB_WIDTH))
#define REG_TDSP1_PCNT_CON	   		 	((unsigned int *)(REG_TDSP1_BASE_ADDR + 2 * TDSP_SB_WIDTH))
#define REG_TDSP1_MSG          				((unsigned int *)(REG_TDSP1_BASE_ADDR + 3 * TDSP_SB_WIDTH))
#define REG_TDSP1_DATA(x)      				((unsigned int *)(REG_TDSP1_BASE_ADDR + (4 + x) * TDSP_SB_WIDTH))
#define REG_TDSP1_PROC_ID      		 		((unsigned int *)(REG_TDSP1_BASE_ADDR + 20 * TDSP_SB_WIDTH))
#define REG_TDSP1_CONFIG         				((unsigned int *)(REG_TDSP1_BASE_ADDR + 21 * TDSP_SB_WIDTH))
#define REG_TDSP1_DSP_DBGDATA       		((unsigned int *)(REG_TDSP1_BASE_ADDR + 24 * TDSP_SB_WIDTH))
#define REG_TDSP1_DSP_LSADDR         			((unsigned int *)(REG_TDSP1_BASE_ADDR + 25 * TDSP_SB_WIDTH))
#define REG_TDSP1_DSP_LSADDRL         		((unsigned int *)(REG_TDSP1_BASE_ADDR + 26 * TDSP_SB_WIDTH))
#define REG_TDSP1_DSP_LSADDRH				((unsigned int *)(REG_TDSP1_BASE_ADDR + 27 * TDSP_SB_WIDTH))
#define REG_TDSP1_DSP_PC         				((unsigned int *)(REG_TDSP1_BASE_ADDR + 28 * TDSP_SB_WIDTH))
#define REG_TDSP1_DSP_STATUS				((unsigned int *)(REG_TDSP1_BASE_ADDR + 29 * TDSP_SB_WIDTH))



#ifdef	FPGA_TEST
#define REG_TDSP_RESET					((unsigned int *)uiAIORegMap[INDEX_REG_TDSP_RESET][uiAioRegIndex]) //[1] :DSP0, [2] : DSP1
#else
#define REG_TDSP_RESET					((unsigned int *)uiAIORegMap[INDEX_REG_TDSP_RESET][uiAioRegIndex]) //[1] :DSP0, [2] : DSP1
#endif
#define REG_AUDIO_MCLK_MODE 			((unsigned int *)0x18090C64)

#define AIO_SB_WIDTH			(0x4)

//AUDIO_130509  hyunho RegisterMap define GolfUS
#if 1
#define AIO_BASE					(uiAIORegMap[INDEX_AIO_BASE][uiAioRegIndex])
#define AIO_DMA0_BASE				(uiAIORegMap[INDEX_AIO_DMA0_BASE][uiAioRegIndex])	// 0x30640000
#define AIO_DMA1_BASE				(uiAIORegMap[INDEX_AIO_DMA1_BASE][uiAioRegIndex])	// 0x30640080
#define AIO_DMA2_BASE				(uiAIORegMap[INDEX_AIO_DMA2_BASE][uiAioRegIndex])	// 0x30640100
#define AIO_DMA3_BASE				(uiAIORegMap[INDEX_AIO_DMA3_BASE][uiAioRegIndex])	// 0x30640180
#define AIO_DMA4_BASE				(uiAIORegMap[INDEX_AIO_DMA4_BASE][uiAioRegIndex])	// 0x30640300
#define AIO_DMA5_BASE				(uiAIORegMap[INDEX_AIO_DMA5_BASE][uiAioRegIndex])	// 0x30640380
#define AIO_DMA6_BASE				(uiAIORegMap[INDEX_AIO_DMA6_BASE][uiAioRegIndex])	// 0x30640300
#define AIO_DMA7_BASE				(uiAIORegMap[INDEX_AIO_DMA7_BASE][uiAioRegIndex])	// 0x30640380
#define AIO_DMA8_BASE				(uiAIORegMap[INDEX_AIO_DMA8_BASE][uiAioRegIndex])	// 0x30640400
#define AIO_DMA9_BASE				(uiAIORegMap[INDEX_AIO_DMA9_BASE][uiAioRegIndex])	// 0x30640480	
#define AIO_DMA10_BASE				(uiAIORegMap[INDEX_AIO_DMA10_BASE][uiAioRegIndex])	// 0x30640500
#define AIO_DMA11_BASE				(uiAIORegMap[INDEX_AIO_DMA11_BASE][uiAioRegIndex])	// 0x30640580
#define AIO_DMA12_BASE				(uiAIORegMap[INDEX_AIO_DMA12_BASE][uiAioRegIndex])	// 0x30640600
#define AIO_DMA13_BASE				(uiAIORegMap[INDEX_AIO_DMA13_BASE][uiAioRegIndex])	// 0x30640680
#define AIO_DMA14_BASE				(uiAIORegMap[INDEX_AIO_DMA14_BASE][uiAioRegIndex])	// 0x30640700

#define AIO_I2SRX0_BASE				(uiAIORegMap[INDEX_AIO_I2SRX0_BASE][uiAioRegIndex])	// 0x30640800
#define AIO_I2SRX1_BASE				(uiAIORegMap[INDEX_AIO_I2SRX1_BASE][uiAioRegIndex])	// 0x30640880
#define AIO_I2SRX2_BASE				(uiAIORegMap[INDEX_AIO_I2SRX2_BASE][uiAioRegIndex])	// 0x30640900
#define AIO_I2SRX3_BASE				(uiAIORegMap[INDEX_AIO_I2SRX3_BASE][uiAioRegIndex])	// 0x30640980
#define AIO_SPDIFRX0_BASE			(uiAIORegMap[INDEX_AIO_SPDIFRX0_BASE][uiAioRegIndex])	// 0x30640B00
#define AIO_SPDIFRX1_BASE			(uiAIORegMap[INDEX_AIO_SPDIFRX1_BASE][uiAioRegIndex])	// 0x30640B80
#define AIO_SPDIFRX2_BASE			(uiAIORegMap[INDEX_AIO_SPDIFRX2_BASE][uiAioRegIndex])	// 0x30640C00
#define AIO_I2STX0_BASE				(uiAIORegMap[INDEX_AIO_I2STX0_BASE][uiAioRegIndex])	// 0x30640C80
#define AIO_I2STX1_BASE				(uiAIORegMap[INDEX_AIO_I2STX1_BASE][uiAioRegIndex])	// 0x30640D00
#define AIO_I2STX2_BASE				(uiAIORegMap[INDEX_AIO_I2STX2_BASE][uiAioRegIndex])	// 0x30640D80
#define AIO_I2STX3_BASE				(uiAIORegMap[INDEX_AIO_I2STX3_BASE][uiAioRegIndex])	// 0x30640E00
#define AIO_SPDIFTX0_BASE			(uiAIORegMap[INDEX_AIO_SPDIFTX0_BASE][uiAioRegIndex])	// 0x30640E80
#define AIO_SPDIFTX1_BASE			(uiAIORegMap[INDEX_AIO_SPDIFTX1_BASE][uiAioRegIndex])	// 0x30640F00
#define AIO_CONTROL_BASE			(uiAIORegMap[INDEX_AIO_CONTROL_BASE][uiAioRegIndex])	// 0x30641000
#define AIO_CLKGEN_BASE				(0x10090900)	// 0x30090900

#define REG_AIOINTEN				(uiAIORegMap[INDEX_REG_AIOINTEN][uiAioRegIndex])
#define REG_AIOINTEN1				(uiAIORegMap[INDEX_REG_AIOINTEN1][uiAioRegIndex])
#define REG_AIOINTPEND				(uiAIORegMap[INDEX_REG_AIOINTPEND][uiAioRegIndex])
#define REG_AIOINTPEND1				(uiAIORegMap[INDEX_REG_AIOINTPEND1][uiAioRegIndex])
#define REG_AIOINTSTCEN				(uiAIORegMap[INDEX_REG_AIOINTSTCEN][uiAioRegIndex])
#define REG_AIOINTSTCPEND			(uiAIORegMap[INDEX_REG_AIOINTSTCPEND][uiAioRegIndex])
#define REG_AIOMUTECON				(uiAIORegMap[INDEX_REG_AIOMUTECON][uiAioRegIndex])
#define REG_AIOPOFFRDY				(uiAIORegMap[INDEX_REG_AIOPOFFRDY][uiAioRegIndex])
#define REG_AIOLOOPBACK				(uiAIORegMap[INDEX_REG_AIOLOOPBACK][uiAioRegIndex])
#define REG_AIOPULSE				(uiAIORegMap[INDEX_REG_AIOPULSE][uiAioRegIndex])
#define REG_AIOPULSEC				(uiAIORegMap[INDEX_REG_AIOPULSEC][uiAioRegIndex])
#define REG_AIOSYNCTX0				(uiAIORegMap[INDEX_REG_AIOSYNCTX0][uiAioRegIndex])
#define REG_AIOSYNCRX0				(uiAIORegMap[INDEX_REG_AIOSYNCRX0][uiAioRegIndex])
#define REG_AIOSYNCTH0				(uiAIORegMap[INDEX_REG_AIOSYNCTH0][uiAioRegIndex])
// 34
#define REG_AIOSYNCTXCNT0			(uiAIORegMap[INDEX_REG_AIOSYNCTXCNT0][uiAioRegIndex]) 
#define REG_AIOSYNCRXCNT0			(uiAIORegMap[INDEX_REG_AIOSYNCRXCNT0][uiAioRegIndex]) 
#define REG_AIOSYNCEXPTCNT0			(uiAIORegMap[INDEX_REG_AIOSYNCEXPTCNT0][uiAioRegIndex])
#define REG_AIOSYNCDIFFCNT0			(uiAIORegMap[INDEX_REG_AIOSYNCDIFFCNT0][uiAioRegIndex])
#define REG_AIOSYNCUICNT0			(uiAIORegMap[INDEX_REG_AIOSYNCUICNT0][uiAioRegIndex])
#define REG_AIOSYNCUIVAL0			(uiAIORegMap[INDEX_REG_AIOSYNCUIVAL0][uiAioRegIndex])
// 50~54
#define REG_AIOSYNCTX1				(uiAIORegMap[INDEX_REG_AIOSYNCTX1][uiAioRegIndex])
#define REG_AIOSYNCRX1   			(uiAIORegMap[INDEX_REG_AIOSYNCRX1][uiAioRegIndex])
#define REG_AIOSYNCTH1				(uiAIORegMap[INDEX_REG_AIOSYNCTH1][uiAioRegIndex])
// 64
#define REG_AIOSYNCTXCNT1			(uiAIORegMap[INDEX_REG_AIOSYNCTXCNT1][uiAioRegIndex])
#define REG_AIOSYNCRXCNT1			(uiAIORegMap[INDEX_REG_AIOSYNCRXCNT1][uiAioRegIndex])
#define REG_AIOSYNCEXPTCNT1			(uiAIORegMap[INDEX_REG_AIOSYNCEXPTCNT1][uiAioRegIndex])
#define REG_AIOSYNCDIFFCNT1			(uiAIORegMap[INDEX_REG_AIOSYNCDIFFCNT1][uiAioRegIndex])
#define REG_AIOSYNCUICNT1			(uiAIORegMap[INDEX_REG_AIOSYNCUICNT1][uiAioRegIndex])
#define REG_AIOSYNCUIVAL1			(uiAIORegMap[INDEX_REG_AIOSYNCUIVAL1][uiAioRegIndex])
// 80~8c
#define REG_AIOVSYNC_MCLKCNT		(uiAIORegMap[INDEX_REG_AIOVSYNC_MCLKCNT][uiAioRegIndex])// 90
#define REG_AIOVSYNC_STC			(uiAIORegMap[INDEX_REG_AIOVSYNC_STC][uiAioRegIndex])// 94
#define REG_AIOVSYNC_STC_LSB		(uiAIORegMap[INDEX_REG_AIOVSYNC_STC_LSB][uiAioRegIndex])// 98
#define REG_AIOVSYNC_CNT_SET		(uiAIORegMap[INDEX_REG_AIOVSYNC_CNT_SET][uiAioRegIndex])// 9c
// a0~ac
//#define REG_AIOTEST				((unsigned int *)(AIO_CONTROL_BASE + 44 * AIO_SB_WIDTH))// b0
#define REG_AIOMUXCON_0				(uiAIORegMap[INDEX_REG_AIOMUXCON_0][uiAioRegIndex])// b0
#define REG_AIOMUXCON_1        		(uiAIORegMap[INDEX_REG_AIOMUXCON_1][uiAioRegIndex])// b0

#ifdef	FPGA_TEST
//#define REG_AIOFPGA					(uiAIORegMap[INDEX_REG_AIOFPGA])// b4
#endif
#define REG_SRC_TX0_CFG				(uiAIORegMap[INDEX_REG_SRC_TX0_CFG][uiAioRegIndex])// b8
#define REG_SRC_TX1_0_CFG			(uiAIORegMap[INDEX_REG_SRC_TX1_0_CFG][uiAioRegIndex])// b8
#define REG_SRC_TX1_1_CFG			(uiAIORegMap[INDEX_REG_SRC_TX1_1_CFG][uiAioRegIndex])// b8
#define REG_SRC_TX1_2_CFG			(uiAIORegMap[INDEX_REG_SRC_TX1_2_CFG][uiAioRegIndex])// b8
#define REG_SRC_TX3_CFG				(uiAIORegMap[INDEX_REG_SRC_TX3_CFG][uiAioRegIndex])// b8
#define REG_SRC_MIX_PWR				(uiAIORegMap[INDEX_REG_SRC_MIX_PWR][uiAioRegIndex])// b8
#define REG_I2S_MIX1_0_RXCFG			(uiAIORegMap[INDEX_REG_I2S_MIX1_0_RXCFG][uiAioRegIndex])// b8
#define REG_I2S_MIX1_0_TXCFG			(uiAIORegMap[INDEX_REG_I2S_MIX1_0_TXCFG][uiAioRegIndex])// b8
#define REG_I2S_MIX1_1_RXCFG			(uiAIORegMap[INDEX_REG_I2S_MIX1_1_RXCFG][uiAioRegIndex])// b8
#define REG_I2S_MIX1_1_TXCFG			(uiAIORegMap[INDEX_REG_I2S_MIX1_1_TXCFG][uiAioRegIndex])// b8
#define REG_I2S_MIX1_2_RXCFG			(uiAIORegMap[INDEX_REG_I2S_MIX1_2_RXCFG][uiAioRegIndex])// b8
#define REG_I2S_MIX1_2_TXCFG			(uiAIORegMap[INDEX_REG_I2S_MIX1_2_TXCFG][uiAioRegIndex])// b8
#define REG_AIOFCON_CONT			(uiAIORegMap[INDEX_REG_AIOFCON_CONT][uiAioRegIndex])// ec
#define REG_AIOFCON_OFFSET			(uiAIORegMap[INDEX_REG_AIOFCON_OFFSET][uiAioRegIndex])// f0
#define REG_AIOFCON_SOURCE0CNT			(uiAIORegMap[INDEX_REG_AIOFCON_SOURCE0CNT][uiAioRegIndex])// f4
#define REG_AIOFCON_SOURCE1CNT			(uiAIORegMap[INDEX_REG_AIOFCON_SOURCE1CNT][uiAioRegIndex])// f8
#define REG_AIOFCON_DIFFCNT			(uiAIORegMap[INDEX_REG_AIOFCON_DIFFCNT][uiAioRegIndex])// fc

#define REG_I2SRX0_CTRL	(uiAIORegMap[INDEX_REG_I2SRX0_CTRL][uiAioRegIndex])
#define REG_I2SRX0_CFG	(uiAIORegMap[INDEX_REG_I2SRX0_CFG][uiAioRegIndex])
#define REG_I2SRX0_COM	(uiAIORegMap[INDEX_REG_I2SRX0_COM][uiAioRegIndex])
#define REG_I2SRX0_STS	(uiAIORegMap[INDEX_REG_I2SRX0_STS][uiAioRegIndex])
#define REG_I2SRX0_LDATA0	(uiAIORegMap[INDEX_REG_I2SRX0_LDATA0][uiAioRegIndex])
#define REG_I2SRX0_LDATA1	(uiAIORegMap[INDEX_REG_I2SRX0_LDATA1][uiAioRegIndex])
#define REG_I2SRX0_LDATA2	(uiAIORegMap[INDEX_REG_I2SRX0_LDATA2][uiAioRegIndex])
#define REG_I2SRX0_LDATA3	(uiAIORegMap[INDEX_REG_I2SRX0_LDATA3][uiAioRegIndex])
#define REG_I2SRX0_RDATA0	(uiAIORegMap[INDEX_REG_I2SRX0_RDATA0][uiAioRegIndex])
#define REG_I2SRX0_RDATA1	(uiAIORegMap[INDEX_REG_I2SRX0_RDATA1][uiAioRegIndex])
#define REG_I2SRX0_RDATA2	(uiAIORegMap[INDEX_REG_I2SRX0_RDATA2][uiAioRegIndex])
#define REG_I2SRX0_RDATA3	(uiAIORegMap[INDEX_REG_I2SRX0_RDATA3][uiAioRegIndex])
#define REG_I2SRX1_CTRL	(uiAIORegMap[INDEX_REG_I2SRX1_CTRL][uiAioRegIndex])
#define REG_I2SRX1_CFG	(uiAIORegMap[INDEX_REG_I2SRX1_CFG][uiAioRegIndex])
#define REG_I2SRX1_COM	(uiAIORegMap[INDEX_REG_I2SRX1_COM][uiAioRegIndex])
#define REG_I2SRX1_STS	(uiAIORegMap[INDEX_REG_I2SRX1_STS][uiAioRegIndex])
#define REG_I2SRX1_LDATA0	(uiAIORegMap[INDEX_REG_I2SRX1_LDATA0][uiAioRegIndex])
#define REG_I2SRX1_LDATA1	(uiAIORegMap[INDEX_REG_I2SRX1_LDATA1][uiAioRegIndex])
#define REG_I2SRX1_LDATA2	(uiAIORegMap[INDEX_REG_I2SRX1_LDATA2][uiAioRegIndex])
#define REG_I2SRX1_LDATA3	(uiAIORegMap[INDEX_REG_I2SRX1_LDATA3][uiAioRegIndex])
#define REG_I2SRX1_RDATA0	(uiAIORegMap[INDEX_REG_I2SRX1_RDATA0][uiAioRegIndex])
#define REG_I2SRX1_RDATA1	(uiAIORegMap[INDEX_REG_I2SRX1_RDATA1][uiAioRegIndex])
#define REG_I2SRX1_RDATA2	(uiAIORegMap[INDEX_REG_I2SRX1_RDATA2][uiAioRegIndex])
#define REG_I2SRX1_RDATA3	(uiAIORegMap[INDEX_REG_I2SRX1_RDATA3][uiAioRegIndex])
#define REG_I2SRX2_CTRL	(uiAIORegMap[INDEX_REG_I2SRX2_CTRL][uiAioRegIndex])
#define REG_I2SRX2_CFG	(uiAIORegMap[INDEX_REG_I2SRX2_CFG][uiAioRegIndex])
#define REG_I2SRX2_COM	(uiAIORegMap[INDEX_REG_I2SRX2_COM][uiAioRegIndex])
#define REG_I2SRX2_STS	(uiAIORegMap[INDEX_REG_I2SRX2_STS][uiAioRegIndex])
#define REG_I2SRX2_CH0_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH0_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH0_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH0_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH1_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH1_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH1_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH1_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH2_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH2_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH2_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH2_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH3_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH3_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH3_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH3_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH4_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH4_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH4_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH4_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH5_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH5_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH5_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH5_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH6_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH6_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH6_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH6_DATA1][uiAioRegIndex])
#define REG_I2SRX2_CH7_DATA0	(uiAIORegMap[INDEX_REG_I2SRX2_CH7_DATA0][uiAioRegIndex])
#define REG_I2SRX2_CH7_DATA1	(uiAIORegMap[INDEX_REG_I2SRX2_CH7_DATA1][uiAioRegIndex])
#define REG_I2SRX3_CTRL	(uiAIORegMap[INDEX_REG_I2SRX3_CTRL][uiAioRegIndex])
#define REG_I2SRX3_CFG	(uiAIORegMap[INDEX_REG_I2SRX3_CFG][uiAioRegIndex])
#define REG_I2SRX3_COM	(uiAIORegMap[INDEX_REG_I2SRX3_COM][uiAioRegIndex])
#define REG_I2SRX3_STS	(uiAIORegMap[INDEX_REG_I2SRX3_STS][uiAioRegIndex])
#define REG_I2SRX3_LDATA0	(uiAIORegMap[INDEX_REG_I2SRX3_LDATA0][uiAioRegIndex])
#define REG_I2SRX3_LDATA1	(uiAIORegMap[INDEX_REG_I2SRX3_LDATA1][uiAioRegIndex])
#define REG_I2SRX3_LDATA2	(uiAIORegMap[INDEX_REG_I2SRX3_LDATA2][uiAioRegIndex])
#define REG_I2SRX3_LDATA3	(uiAIORegMap[INDEX_REG_I2SRX3_LDATA3][uiAioRegIndex])
#define REG_I2SRX3_RDATA0	(uiAIORegMap[INDEX_REG_I2SRX3_RDATA0][uiAioRegIndex])
#define REG_I2SRX3_RDATA1	(uiAIORegMap[INDEX_REG_I2SRX3_RDATA1][uiAioRegIndex])
#define REG_I2SRX3_RDATA2	(uiAIORegMap[INDEX_REG_I2SRX3_RDATA2][uiAioRegIndex])
#define REG_I2SRX3_RDATA3	(uiAIORegMap[INDEX_REG_I2SRX3_RDATA3][uiAioRegIndex])
#define REG_SPDTX0_CLKCON	(uiAIORegMap[INDEX_REG_SPDTX0_CLKCON][uiAioRegIndex])
#define REG_SPDTX0_CON	(uiAIORegMap[INDEX_REG_SPDTX0_CON][uiAioRegIndex])
#define REG_SPDTX0_BSTAS	(uiAIORegMap[INDEX_REG_SPDTX0_BSTAS][uiAioRegIndex])
#define REG_SPDTX0_CNT	(uiAIORegMap[INDEX_REG_SPDTX0_CNT][uiAioRegIndex])
#define REG_SPDTX0_CSTAS1	(uiAIORegMap[INDEX_REG_SPDTX0_CSTAS1][uiAioRegIndex])
#define REG_SPDTX0_CSTAS2	(uiAIORegMap[INDEX_REG_SPDTX0_CSTAS2][uiAioRegIndex])
#define REG_SPDTX0_CSTAS3	(uiAIORegMap[INDEX_REG_SPDTX0_CSTAS3][uiAioRegIndex])
#define REG_SPDTX0_CSTAS4	(uiAIORegMap[INDEX_REG_SPDTX0_CSTAS4][uiAioRegIndex])
#define REG_SPDTX0_CSTAS5	(uiAIORegMap[INDEX_REG_SPDTX0_CSTAS5][uiAioRegIndex])
#define REG_SPDTX0_CSTAS6	(uiAIORegMap[INDEX_REG_SPDTX0_CSTAS6][uiAioRegIndex])
#define REG_SPDTX0_SOFTCON	(uiAIORegMap[INDEX_REG_SPDTX0_SOFTCON][uiAioRegIndex])
#define REG_SPDTX0_VOLCON	(uiAIORegMap[INDEX_REG_SPDTX0_VOLCON][uiAioRegIndex])
#define REG_SPDTX0_SOFTSTAS	(uiAIORegMap[INDEX_REG_SPDTX0_SOFTSTAS][uiAioRegIndex])
#define REG_SPDTX0_STASshd	(uiAIORegMap[INDEX_REG_SPDTX0_STASshd][uiAioRegIndex])
#define REG_SPDTX0_SPDCNTshd  	(uiAIORegMap[INDEX_REG_SPDTX0_SPDCNTshd][uiAioRegIndex])
#define REG_SPDTX1_CLKCON	(uiAIORegMap[INDEX_REG_SPDTX1_CLKCON][uiAioRegIndex])
#define REG_SPDTX1_CON	(uiAIORegMap[INDEX_REG_SPDTX1_CON][uiAioRegIndex])
#define REG_SPDTX1_BSTAS	(uiAIORegMap[INDEX_REG_SPDTX1_BSTAS][uiAioRegIndex])
#define REG_SPDTX1_CNT	(uiAIORegMap[INDEX_REG_SPDTX1_CNT][uiAioRegIndex])
#define REG_SPDTX1_CSTAS1	(uiAIORegMap[INDEX_REG_SPDTX1_CSTAS1][uiAioRegIndex])
#define REG_SPDTX1_CSTAS2	(uiAIORegMap[INDEX_REG_SPDTX1_CSTAS2][uiAioRegIndex])
#define REG_SPDTX1_CSTAS3	(uiAIORegMap[INDEX_REG_SPDTX1_CSTAS3][uiAioRegIndex])
#define REG_SPDTX1_CSTAS4	(uiAIORegMap[INDEX_REG_SPDTX1_CSTAS4][uiAioRegIndex])
#define REG_SPDTX1_CSTAS5	(uiAIORegMap[INDEX_REG_SPDTX1_CSTAS5][uiAioRegIndex])
#define REG_SPDTX1_CSTAS6	(uiAIORegMap[INDEX_REG_SPDTX1_CSTAS6][uiAioRegIndex])
#define REG_SPDTX1_SOFTCON	(uiAIORegMap[INDEX_REG_SPDTX1_SOFTCON][uiAioRegIndex])
#define REG_SPDTX1_VOLCON	(uiAIORegMap[INDEX_REG_SPDTX1_VOLCON][uiAioRegIndex])
#define REG_SPDTX1_SOFTSTAS	(uiAIORegMap[INDEX_REG_SPDTX1_SOFTSTAS][uiAioRegIndex])
#define REG_SPDTX1_STASshd	(uiAIORegMap[INDEX_REG_SPDTX1_STASshd][uiAioRegIndex])
#define REG_SPDTX1_SPDCNTshd   	(uiAIORegMap[INDEX_REG_SPDTX1_SPDCNTshd][uiAioRegIndex])
#define REG_SPDRX0_CLKCON	(uiAIORegMap[INDEX_REG_SPDRX0_CLKCON][uiAioRegIndex])
#define REG_SPDRX0_CON	(uiAIORegMap[INDEX_REG_SPDRX0_CON][uiAioRegIndex])
#define REG_SPDRX0_ST	(uiAIORegMap[INDEX_REG_SPDRX0_ST][uiAioRegIndex])
#define REG_SPDRX0_ERRST	(uiAIORegMap[INDEX_REG_SPDRX0_ERRST][uiAioRegIndex])
#define REG_SPDRX0_ERRIE	(uiAIORegMap[INDEX_REG_SPDRX0_ERRIE][uiAioRegIndex])
#define REG_SPDRX0_UIFT	(uiAIORegMap[INDEX_REG_SPDRX0_UIFT][uiAioRegIndex])
#define REG_SPDRX0_UI	(uiAIORegMap[INDEX_REG_SPDRX0_UI][uiAioRegIndex])
#define REG_SPDRX0_UNLOCK	(uiAIORegMap[INDEX_REG_SPDRX0_UNLOCK][uiAioRegIndex])
#define REG_SPDRX0_AUTO	(uiAIORegMap[INDEX_REG_SPDRX0_AUTO][uiAioRegIndex])
#define REG_SPDRX0_UICNT	(uiAIORegMap[INDEX_REG_SPDRX0_UICNT][uiAioRegIndex])
#define REG_SPDRX0_UI2	(uiAIORegMap[INDEX_REG_SPDRX0_UI2][uiAioRegIndex])
#define REG_SPDRX0_USER	(uiAIORegMap[INDEX_REG_SPDRX0_USER][uiAioRegIndex])
#define REG_SPDRX0_PREA	(uiAIORegMap[INDEX_REG_SPDRX0_PREA][uiAioRegIndex])
#define REG_SPDRX0_CS0	(uiAIORegMap[INDEX_REG_SPDRX0_CS0][uiAioRegIndex])
#define REG_SPDRX0_CS1	(uiAIORegMap[INDEX_REG_SPDRX0_CS1][uiAioRegIndex])
#define REG_SPDRX0_CS2	(uiAIORegMap[INDEX_REG_SPDRX0_CS2][uiAioRegIndex])
#define REG_SPDRX0_CS3	(uiAIORegMap[INDEX_REG_SPDRX0_CS3][uiAioRegIndex])
#define REG_SPDRX0_CS4	(uiAIORegMap[INDEX_REG_SPDRX0_CS4][uiAioRegIndex])
#define REG_SPDRX0_CS5	(uiAIORegMap[INDEX_REG_SPDRX0_CS5][uiAioRegIndex])
#define REG_SPDRX0_RPTCNT	(uiAIORegMap[INDEX_REG_SPDRX0_RPTCNT][uiAioRegIndex])
#define REG_SPDRX0_PREAPEPF	(uiAIORegMap[INDEX_REG_SPDRX0_PREAPEPF][uiAioRegIndex])
#define REG_SPDRX0_SYNCCNT	(uiAIORegMap[INDEX_REG_SPDRX0_SYNCCNT][uiAioRegIndex])
#define REG_SPDRX0_INTMODE	(uiAIORegMap[INDEX_REG_SPDRX0_INTMODE][uiAioRegIndex])
#define REG_SPDRX1_CLKCON	(uiAIORegMap[INDEX_REG_SPDRX1_CLKCON][uiAioRegIndex])
#define REG_SPDRX1_CON	(uiAIORegMap[INDEX_REG_SPDRX1_CON][uiAioRegIndex])
#define REG_SPDRX1_ST	(uiAIORegMap[INDEX_REG_SPDRX1_ST][uiAioRegIndex])
#define REG_SPDRX1_ERRST	(uiAIORegMap[INDEX_REG_SPDRX1_ERRST][uiAioRegIndex])
#define REG_SPDRX1_ERRIE	(uiAIORegMap[INDEX_REG_SPDRX1_ERRIE][uiAioRegIndex])
#define REG_SPDRX1_UIFT	(uiAIORegMap[INDEX_REG_SPDRX1_UIFT][uiAioRegIndex])
#define REG_SPDRX1_UI	(uiAIORegMap[INDEX_REG_SPDRX1_UI][uiAioRegIndex])
#define REG_SPDRX1_UNLOCK	(uiAIORegMap[INDEX_REG_SPDRX1_UNLOCK][uiAioRegIndex])
#define REG_SPDRX1_AUTO	(uiAIORegMap[INDEX_REG_SPDRX1_AUTO][uiAioRegIndex])
#define REG_SPDRX1_UICNT	(uiAIORegMap[INDEX_REG_SPDRX1_UICNT][uiAioRegIndex])
#define REG_SPDRX1_UI2	(uiAIORegMap[INDEX_REG_SPDRX1_UI2][uiAioRegIndex])
#define REG_SPDRX1_USER	(uiAIORegMap[INDEX_REG_SPDRX1_USER][uiAioRegIndex])
#define REG_SPDRX1_PREA	(uiAIORegMap[INDEX_REG_SPDRX1_PREA][uiAioRegIndex])
#define REG_SPDRX1_CS0	(uiAIORegMap[INDEX_REG_SPDRX1_CS0][uiAioRegIndex])
#define REG_SPDRX1_CS1	(uiAIORegMap[INDEX_REG_SPDRX1_CS1][uiAioRegIndex])
#define REG_SPDRX1_CS2	(uiAIORegMap[INDEX_REG_SPDRX1_CS2][uiAioRegIndex])
#define REG_SPDRX1_CS3	(uiAIORegMap[INDEX_REG_SPDRX1_CS3][uiAioRegIndex])
#define REG_SPDRX1_CS4	(uiAIORegMap[INDEX_REG_SPDRX1_CS4][uiAioRegIndex])
#define REG_SPDRX1_CS5	(uiAIORegMap[INDEX_REG_SPDRX1_CS5][uiAioRegIndex])
#define REG_SPDRX1_RPTCNT	(uiAIORegMap[INDEX_REG_SPDRX1_RPTCNT][uiAioRegIndex])
#define REG_SPDRX1_PREAPEPF	(uiAIORegMap[INDEX_REG_SPDRX1_PREAPEPF][uiAioRegIndex])
#define REG_SPDRX1_SYNCCNT	(uiAIORegMap[INDEX_REG_SPDRX1_SYNCCNT][uiAioRegIndex])
#define REG_SPDRX1_INTMODE	(uiAIORegMap[INDEX_REG_SPDRX1_INTMODE][uiAioRegIndex])
#define REG_SPDRX2_CLKCON	(uiAIORegMap[INDEX_REG_SPDRX2_CLKCON][uiAioRegIndex])
#define REG_SPDRX2_CON	(uiAIORegMap[INDEX_REG_SPDRX2_CON][uiAioRegIndex])
#define REG_SPDRX2_ST	(uiAIORegMap[INDEX_REG_SPDRX2_ST][uiAioRegIndex])
#define REG_SPDRX2_ERRST	(uiAIORegMap[INDEX_REG_SPDRX2_ERRST][uiAioRegIndex])
#define REG_SPDRX2_ERRIE	(uiAIORegMap[INDEX_REG_SPDRX2_ERRIE][uiAioRegIndex])
#define REG_SPDRX2_UIFT	(uiAIORegMap[INDEX_REG_SPDRX2_UIFT][uiAioRegIndex])
#define REG_SPDRX2_UI	(uiAIORegMap[INDEX_REG_SPDRX2_UI][uiAioRegIndex])
#define REG_SPDRX2_UNLOCK	(uiAIORegMap[INDEX_REG_SPDRX2_UNLOCK][uiAioRegIndex])
#define REG_SPDRX2_AUTO	(uiAIORegMap[INDEX_REG_SPDRX2_AUTO][uiAioRegIndex])
#define REG_SPDRX2_UICNT	(uiAIORegMap[INDEX_REG_SPDRX2_UICNT][uiAioRegIndex])
#define REG_SPDRX2_UI2	(uiAIORegMap[INDEX_REG_SPDRX2_UI2][uiAioRegIndex])
#define REG_SPDRX2_USER	(uiAIORegMap[INDEX_REG_SPDRX2_USER][uiAioRegIndex])
#define REG_SPDRX2_PREA	(uiAIORegMap[INDEX_REG_SPDRX2_PREA][uiAioRegIndex])
#define REG_SPDRX2_CS0	(uiAIORegMap[INDEX_REG_SPDRX2_CS0][uiAioRegIndex])
#define REG_SPDRX2_CS1	(uiAIORegMap[INDEX_REG_SPDRX2_CS1][uiAioRegIndex])
#define REG_SPDRX2_CS2	(uiAIORegMap[INDEX_REG_SPDRX2_CS2][uiAioRegIndex])
#define REG_SPDRX2_CS3	(uiAIORegMap[INDEX_REG_SPDRX2_CS3][uiAioRegIndex])
#define REG_SPDRX2_CS4	(uiAIORegMap[INDEX_REG_SPDRX2_CS4][uiAioRegIndex])
#define REG_SPDRX2_CS5	(uiAIORegMap[INDEX_REG_SPDRX2_CS5][uiAioRegIndex])
#define REG_SPDRX2_RPTCNT	(uiAIORegMap[INDEX_REG_SPDRX2_RPTCNT][uiAioRegIndex])
#define REG_SPDRX2_PREAPEPF	(uiAIORegMap[INDEX_REG_SPDRX2_PREAPEPF][uiAioRegIndex])
#define REG_SPDRX2_SYNCCNT	(uiAIORegMap[INDEX_REG_SPDRX2_SYNCCNT][uiAioRegIndex])
#define REG_SPDRX2_INTMODE	(uiAIORegMap[INDEX_REG_SPDRX2_INTMODE][uiAioRegIndex])
#define REG_I2STX0_CLKCON	(uiAIORegMap[INDEX_REG_I2STX0_CLKCON][uiAioRegIndex])
#define REG_I2STX0_CFG	(uiAIORegMap[INDEX_REG_I2STX0_CFG][uiAioRegIndex])
#define REG_I2STX0_COM	(uiAIORegMap[INDEX_REG_I2STX0_COM][uiAioRegIndex])
#define REG_I2STX0_STATUS	(uiAIORegMap[INDEX_REG_I2STX0_STATUS][uiAioRegIndex])
#define REG_I2STX0_VOLCON0	(uiAIORegMap[INDEX_REG_I2STX0_VOLCON0][uiAioRegIndex])
#define REG_I2STX0_VOLCON1	(uiAIORegMap[INDEX_REG_I2STX0_VOLCON1][uiAioRegIndex])
#define REG_I2STX0_VOLCON2	(uiAIORegMap[INDEX_REG_I2STX0_VOLCON2][uiAioRegIndex])
#define REG_I2STX0_VOLCON3	(uiAIORegMap[INDEX_REG_I2STX0_VOLCON3][uiAioRegIndex])
#define REG_I2STX0_D0	(uiAIORegMap[INDEX_REG_I2STX0_D0][uiAioRegIndex])
#define REG_I2STX0_D1	(uiAIORegMap[INDEX_REG_I2STX0_D1][uiAioRegIndex])
#define REG_I2STX0_D2	(uiAIORegMap[INDEX_REG_I2STX0_D2][uiAioRegIndex])
#define REG_I2STX0_D3	(uiAIORegMap[INDEX_REG_I2STX0_D3][uiAioRegIndex])
#define REG_I2STX0_D4	(uiAIORegMap[INDEX_REG_I2STX0_D4][uiAioRegIndex])
#define REG_I2STX0_D5	(uiAIORegMap[INDEX_REG_I2STX0_D5][uiAioRegIndex])
#define REG_I2STX0_D6	(uiAIORegMap[INDEX_REG_I2STX0_D6][uiAioRegIndex])
#define REG_I2STX0_D7	(uiAIORegMap[INDEX_REG_I2STX0_D7][uiAioRegIndex])
#define REG_I2STX1_CLKCON	(uiAIORegMap[INDEX_REG_I2STX1_CLKCON][uiAioRegIndex])
#define REG_I2STX1_CFG	(uiAIORegMap[INDEX_REG_I2STX1_CFG][uiAioRegIndex])
#define REG_I2STX1_COM	(uiAIORegMap[INDEX_REG_I2STX1_COM][uiAioRegIndex])
#define REG_I2STX1_STATUS	(uiAIORegMap[INDEX_REG_I2STX1_STATUS][uiAioRegIndex])
#define REG_I2STX1_VOLCON0	(uiAIORegMap[INDEX_REG_I2STX1_VOLCON0][uiAioRegIndex])
#define REG_I2STX1_VOLCON1	(uiAIORegMap[INDEX_REG_I2STX1_VOLCON1][uiAioRegIndex])
#define REG_I2STX1_VOLCON2	(uiAIORegMap[INDEX_REG_I2STX1_VOLCON2][uiAioRegIndex])
#define REG_I2STX1_VOLCON3	(uiAIORegMap[INDEX_REG_I2STX1_VOLCON3][uiAioRegIndex])
#define REG_I2STX1_D0	(uiAIORegMap[INDEX_REG_I2STX1_D0][uiAioRegIndex])
#define REG_I2STX1_D1	(uiAIORegMap[INDEX_REG_I2STX1_D1][uiAioRegIndex])
#define REG_I2STX1_D2	(uiAIORegMap[INDEX_REG_I2STX1_D2][uiAioRegIndex])
#define REG_I2STX1_D3	(uiAIORegMap[INDEX_REG_I2STX1_D3][uiAioRegIndex])
#define REG_I2STX1_D4	(uiAIORegMap[INDEX_REG_I2STX1_D4][uiAioRegIndex])
#define REG_I2STX1_D5	(uiAIORegMap[INDEX_REG_I2STX1_D5][uiAioRegIndex])
#define REG_I2STX1_D6	(uiAIORegMap[INDEX_REG_I2STX1_D6][uiAioRegIndex])
#define REG_I2STX1_D7	(uiAIORegMap[INDEX_REG_I2STX1_D7][uiAioRegIndex])
#define REG_I2STX2_CLKCON	(uiAIORegMap[INDEX_REG_I2STX2_CLKCON][uiAioRegIndex])
#define REG_I2STX2_CFG	(uiAIORegMap[INDEX_REG_I2STX2_CFG][uiAioRegIndex])
#define REG_I2STX2_COM	(uiAIORegMap[INDEX_REG_I2STX2_COM][uiAioRegIndex])
#define REG_I2STX2_STATUS	(uiAIORegMap[INDEX_REG_I2STX2_STATUS][uiAioRegIndex])
#define REG_I2STX2_VOLCON0	(uiAIORegMap[INDEX_REG_I2STX2_VOLCON0][uiAioRegIndex])
#define REG_I2STX2_VOLCON1	(uiAIORegMap[INDEX_REG_I2STX2_VOLCON1][uiAioRegIndex])
#define REG_I2STX2_VOLCON2	(uiAIORegMap[INDEX_REG_I2STX2_VOLCON2][uiAioRegIndex])
#define REG_I2STX2_VOLCON3	(uiAIORegMap[INDEX_REG_I2STX2_VOLCON3][uiAioRegIndex])
#define REG_I2STX2_D0	(uiAIORegMap[INDEX_REG_I2STX2_D0][uiAioRegIndex])
#define REG_I2STX2_D1	(uiAIORegMap[INDEX_REG_I2STX2_D1][uiAioRegIndex])
#define REG_I2STX2_D2	(uiAIORegMap[INDEX_REG_I2STX2_D2][uiAioRegIndex])
#define REG_I2STX2_D3	(uiAIORegMap[INDEX_REG_I2STX2_D3][uiAioRegIndex])
#define REG_I2STX2_D4	(uiAIORegMap[INDEX_REG_I2STX2_D4][uiAioRegIndex])
#define REG_I2STX2_D5	(uiAIORegMap[INDEX_REG_I2STX2_D5][uiAioRegIndex])
#define REG_I2STX2_D6	(uiAIORegMap[INDEX_REG_I2STX2_D6][uiAioRegIndex])
#define REG_I2STX2_D7	(uiAIORegMap[INDEX_REG_I2STX2_D7][uiAioRegIndex])
#define REG_I2STX3_CLKCON	(uiAIORegMap[INDEX_REG_I2STX3_CLKCON][uiAioRegIndex])
#define REG_I2STX3_CFG	(uiAIORegMap[INDEX_REG_I2STX3_CFG][uiAioRegIndex])
#define REG_I2STX3_COM	(uiAIORegMap[INDEX_REG_I2STX3_COM][uiAioRegIndex])
#define REG_I2STX3_STATUS	(uiAIORegMap[INDEX_REG_I2STX3_STATUS][uiAioRegIndex])
#define REG_I2STX3_VOLCON0	(uiAIORegMap[INDEX_REG_I2STX3_VOLCON0][uiAioRegIndex])
#define REG_I2STX3_VOLCON1	(uiAIORegMap[INDEX_REG_I2STX3_VOLCON1][uiAioRegIndex])
#define REG_I2STX3_VOLCON2	(uiAIORegMap[INDEX_REG_I2STX3_VOLCON2][uiAioRegIndex])
#define REG_I2STX3_VOLCON3	(uiAIORegMap[INDEX_REG_I2STX3_VOLCON3][uiAioRegIndex])
#define REG_I2STX3_D0	(uiAIORegMap[INDEX_REG_I2STX3_D0][uiAioRegIndex])
#define REG_I2STX3_D1	(uiAIORegMap[INDEX_REG_I2STX3_D1][uiAioRegIndex])
#define REG_I2STX3_D2	(uiAIORegMap[INDEX_REG_I2STX3_D2][uiAioRegIndex])
#define REG_I2STX3_D3	(uiAIORegMap[INDEX_REG_I2STX3_D3][uiAioRegIndex])
#define REG_I2STX3_D4	(uiAIORegMap[INDEX_REG_I2STX3_D4][uiAioRegIndex])
#define REG_I2STX3_D5	(uiAIORegMap[INDEX_REG_I2STX3_D5][uiAioRegIndex])
#define REG_I2STX3_D6	(uiAIORegMap[INDEX_REG_I2STX3_D6][uiAioRegIndex])
#define REG_I2STX3_D7	(uiAIORegMap[INDEX_REG_I2STX3_D7][uiAioRegIndex])

#define REG_AIODMA0_BASE	(uiAIORegMap[INDEX_REG_AIODMA0_BASE][uiAioRegIndex])
#define REG_AIODMA0_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA0_TRCNT][uiAioRegIndex])
#define REG_AIODMA0_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA0_CTCNT][uiAioRegIndex])
#define REG_AIODMA0_CADDR	(uiAIORegMap[INDEX_REG_AIODMA0_CADDR][uiAioRegIndex])
#define REG_AIODMA0_CFG	(uiAIORegMap[INDEX_REG_AIODMA0_CFG][uiAioRegIndex])
#define REG_AIODMA0_COM	(uiAIORegMap[INDEX_REG_AIODMA0_COM][uiAioRegIndex])
#define REG_AIODMA0_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA0_INTCFG][uiAioRegIndex])
#define REG_AIODMA0_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA0_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA0_STATUS	(uiAIORegMap[INDEX_REG_AIODMA0_STATUS][uiAioRegIndex])
#define REG_AIODMA0_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_WRSIZE][uiAioRegIndex])
#define REG_AIODMA0_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA0_WRADDR][uiAioRegIndex])
#define REG_AIODMA0_OBUF	(uiAIORegMap[INDEX_REG_AIODMA0_OBUF][uiAioRegIndex])
#define REG_AIODMA0_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA0_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA0_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA1_BASE	(uiAIORegMap[INDEX_REG_AIODMA1_BASE][uiAioRegIndex])
#define REG_AIODMA1_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA1_TRCNT][uiAioRegIndex])
#define REG_AIODMA1_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA1_CTCNT][uiAioRegIndex])
#define REG_AIODMA1_CADDR	(uiAIORegMap[INDEX_REG_AIODMA1_CADDR][uiAioRegIndex])
#define REG_AIODMA1_CFG	(uiAIORegMap[INDEX_REG_AIODMA1_CFG][uiAioRegIndex])
#define REG_AIODMA1_COM	(uiAIORegMap[INDEX_REG_AIODMA1_COM][uiAioRegIndex])
#define REG_AIODMA1_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA1_INTCFG][uiAioRegIndex])
#define REG_AIODMA1_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA1_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA1_STATUS	(uiAIORegMap[INDEX_REG_AIODMA1_STATUS][uiAioRegIndex])
#define REG_AIODMA1_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_WRSIZE][uiAioRegIndex])
#define REG_AIODMA1_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA1_WRADDR][uiAioRegIndex])
#define REG_AIODMA1_OBUF	(uiAIORegMap[INDEX_REG_AIODMA1_OBUF][uiAioRegIndex])
#define REG_AIODMA1_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA1_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA1_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA2_BASE	(uiAIORegMap[INDEX_REG_AIODMA2_BASE][uiAioRegIndex])
#define REG_AIODMA2_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA2_TRCNT][uiAioRegIndex])
#define REG_AIODMA2_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA2_CTCNT][uiAioRegIndex])
#define REG_AIODMA2_CADDR	(uiAIORegMap[INDEX_REG_AIODMA2_CADDR][uiAioRegIndex])
#define REG_AIODMA2_CFG	(uiAIORegMap[INDEX_REG_AIODMA2_CFG][uiAioRegIndex])
#define REG_AIODMA2_COM	(uiAIORegMap[INDEX_REG_AIODMA2_COM][uiAioRegIndex])
#define REG_AIODMA2_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA2_INTCFG][uiAioRegIndex])
#define REG_AIODMA2_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA2_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA2_STATUS	(uiAIORegMap[INDEX_REG_AIODMA2_STATUS][uiAioRegIndex])
#define REG_AIODMA2_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_WRSIZE][uiAioRegIndex])
#define REG_AIODMA2_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA2_WRADDR][uiAioRegIndex])
#define REG_AIODMA2_OBUF	(uiAIORegMap[INDEX_REG_AIODMA2_OBUF][uiAioRegIndex])
#define REG_AIODMA2_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA2_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA2_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA3_BASE	(uiAIORegMap[INDEX_REG_AIODMA3_BASE][uiAioRegIndex])
#define REG_AIODMA3_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA3_TRCNT][uiAioRegIndex])
#define REG_AIODMA3_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA3_CTCNT][uiAioRegIndex])
#define REG_AIODMA3_CADDR	(uiAIORegMap[INDEX_REG_AIODMA3_CADDR][uiAioRegIndex])
#define REG_AIODMA3_CFG	(uiAIORegMap[INDEX_REG_AIODMA3_CFG][uiAioRegIndex])
#define REG_AIODMA3_COM	(uiAIORegMap[INDEX_REG_AIODMA3_COM][uiAioRegIndex])
#define REG_AIODMA3_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA3_INTCFG][uiAioRegIndex])
#define REG_AIODMA3_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA3_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA3_STATUS	(uiAIORegMap[INDEX_REG_AIODMA3_STATUS][uiAioRegIndex])
#define REG_AIODMA3_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_WRSIZE][uiAioRegIndex])
#define REG_AIODMA3_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA3_WRADDR][uiAioRegIndex])
#define REG_AIODMA3_OBUF	(uiAIORegMap[INDEX_REG_AIODMA3_OBUF][uiAioRegIndex])
#define REG_AIODMA3_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA3_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA3_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA4_BASE	(uiAIORegMap[INDEX_REG_AIODMA4_BASE][uiAioRegIndex])
#define REG_AIODMA4_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA4_TRCNT][uiAioRegIndex])
#define REG_AIODMA4_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA4_CTCNT][uiAioRegIndex])
#define REG_AIODMA4_CADDR	(uiAIORegMap[INDEX_REG_AIODMA4_CADDR][uiAioRegIndex])
#define REG_AIODMA4_CFG	(uiAIORegMap[INDEX_REG_AIODMA4_CFG][uiAioRegIndex])
#define REG_AIODMA4_COM	(uiAIORegMap[INDEX_REG_AIODMA4_COM][uiAioRegIndex])
#define REG_AIODMA4_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA4_INTCFG][uiAioRegIndex])
#define REG_AIODMA4_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA4_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA4_STATUS	(uiAIORegMap[INDEX_REG_AIODMA4_STATUS][uiAioRegIndex])
#define REG_AIODMA4_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_WRSIZE][uiAioRegIndex])
#define REG_AIODMA4_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA4_WRADDR][uiAioRegIndex])
#define REG_AIODMA4_OBUF	(uiAIORegMap[INDEX_REG_AIODMA4_OBUF][uiAioRegIndex])
#define REG_AIODMA4_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA4_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA4_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA5_BASE	(uiAIORegMap[INDEX_REG_AIODMA5_BASE][uiAioRegIndex])
#define REG_AIODMA5_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA5_TRCNT][uiAioRegIndex])
#define REG_AIODMA5_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA5_CTCNT][uiAioRegIndex])
#define REG_AIODMA5_CADDR	(uiAIORegMap[INDEX_REG_AIODMA5_CADDR][uiAioRegIndex])
#define REG_AIODMA5_CFG	(uiAIORegMap[INDEX_REG_AIODMA5_CFG][uiAioRegIndex])
#define REG_AIODMA5_COM	(uiAIORegMap[INDEX_REG_AIODMA5_COM][uiAioRegIndex])
#define REG_AIODMA5_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA5_INTCFG][uiAioRegIndex])
#define REG_AIODMA5_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA5_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA5_STATUS	(uiAIORegMap[INDEX_REG_AIODMA5_STATUS][uiAioRegIndex])
#define REG_AIODMA5_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_WRSIZE][uiAioRegIndex])
#define REG_AIODMA5_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA5_WRADDR][uiAioRegIndex])
#define REG_AIODMA5_OBUF	(uiAIORegMap[INDEX_REG_AIODMA5_OBUF][uiAioRegIndex])
#define REG_AIODMA5_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA5_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA5_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA6_BASE	(uiAIORegMap[INDEX_REG_AIODMA6_BASE][uiAioRegIndex])
#define REG_AIODMA6_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA6_TRCNT][uiAioRegIndex])
#define REG_AIODMA6_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA6_CTCNT][uiAioRegIndex])
#define REG_AIODMA6_CADDR	(uiAIORegMap[INDEX_REG_AIODMA6_CADDR][uiAioRegIndex])
#define REG_AIODMA6_CFG	(uiAIORegMap[INDEX_REG_AIODMA6_CFG][uiAioRegIndex])
#define REG_AIODMA6_COM	(uiAIORegMap[INDEX_REG_AIODMA6_COM][uiAioRegIndex])
#define REG_AIODMA6_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA6_INTCFG][uiAioRegIndex])
#define REG_AIODMA6_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA6_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA6_STATUS	(uiAIORegMap[INDEX_REG_AIODMA6_STATUS][uiAioRegIndex])
#define REG_AIODMA6_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_WRSIZE][uiAioRegIndex])
#define REG_AIODMA6_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA6_WRADDR][uiAioRegIndex])
#define REG_AIODMA6_OBUF	(uiAIORegMap[INDEX_REG_AIODMA6_OBUF][uiAioRegIndex])
#define REG_AIODMA6_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA6_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA6_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA7_BASE	(uiAIORegMap[INDEX_REG_AIODMA7_BASE][uiAioRegIndex])
#define REG_AIODMA7_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA7_TRCNT][uiAioRegIndex])
#define REG_AIODMA7_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA7_CTCNT][uiAioRegIndex])
#define REG_AIODMA7_CADDR	(uiAIORegMap[INDEX_REG_AIODMA7_CADDR][uiAioRegIndex])
#define REG_AIODMA7_CFG	(uiAIORegMap[INDEX_REG_AIODMA7_CFG][uiAioRegIndex])
#define REG_AIODMA7_COM	(uiAIORegMap[INDEX_REG_AIODMA7_COM][uiAioRegIndex])
#define REG_AIODMA7_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA7_INTCFG][uiAioRegIndex])
#define REG_AIODMA7_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA7_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA7_STATUS	(uiAIORegMap[INDEX_REG_AIODMA7_STATUS][uiAioRegIndex])
#define REG_AIODMA7_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_WRSIZE][uiAioRegIndex])
#define REG_AIODMA7_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA7_WRADDR][uiAioRegIndex])
#define REG_AIODMA7_OBUF	(uiAIORegMap[INDEX_REG_AIODMA7_OBUF][uiAioRegIndex])
#define REG_AIODMA7_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA7_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA7_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA8_BASE	(uiAIORegMap[INDEX_REG_AIODMA8_BASE][uiAioRegIndex])
#define REG_AIODMA8_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA8_TRCNT][uiAioRegIndex])
#define REG_AIODMA8_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA8_CTCNT][uiAioRegIndex])
#define REG_AIODMA8_CADDR	(uiAIORegMap[INDEX_REG_AIODMA8_CADDR][uiAioRegIndex])
#define REG_AIODMA8_CFG	(uiAIORegMap[INDEX_REG_AIODMA8_CFG][uiAioRegIndex])
#define REG_AIODMA8_COM	(uiAIORegMap[INDEX_REG_AIODMA8_COM][uiAioRegIndex])
#define REG_AIODMA8_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA8_INTCFG][uiAioRegIndex])
#define REG_AIODMA8_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA8_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA8_STATUS	(uiAIORegMap[INDEX_REG_AIODMA8_STATUS][uiAioRegIndex])
#define REG_AIODMA8_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_WRSIZE][uiAioRegIndex])
#define REG_AIODMA8_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA8_WRADDR][uiAioRegIndex])
#define REG_AIODMA8_OBUF	(uiAIORegMap[INDEX_REG_AIODMA8_OBUF][uiAioRegIndex])
#define REG_AIODMA8_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA8_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA8_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA9_BASE	(uiAIORegMap[INDEX_REG_AIODMA9_BASE][uiAioRegIndex])
#define REG_AIODMA9_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA9_TRCNT][uiAioRegIndex])
#define REG_AIODMA9_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA9_CTCNT][uiAioRegIndex])
#define REG_AIODMA9_CADDR	(uiAIORegMap[INDEX_REG_AIODMA9_CADDR][uiAioRegIndex])
#define REG_AIODMA9_CFG	(uiAIORegMap[INDEX_REG_AIODMA9_CFG][uiAioRegIndex])
#define REG_AIODMA9_COM	(uiAIORegMap[INDEX_REG_AIODMA9_COM][uiAioRegIndex])
#define REG_AIODMA9_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA9_INTCFG][uiAioRegIndex])
#define REG_AIODMA9_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA9_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA9_STATUS	(uiAIORegMap[INDEX_REG_AIODMA9_STATUS][uiAioRegIndex])
#define REG_AIODMA9_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_WRSIZE][uiAioRegIndex])
#define REG_AIODMA9_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA9_WRADDR][uiAioRegIndex])
#define REG_AIODMA9_OBUF	(uiAIORegMap[INDEX_REG_AIODMA9_OBUF][uiAioRegIndex])
#define REG_AIODMA9_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA9_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA9_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA10_BASE	(uiAIORegMap[INDEX_REG_AIODMA10_BASE][uiAioRegIndex])
#define REG_AIODMA10_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA10_TRCNT][uiAioRegIndex])
#define REG_AIODMA10_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA10_CTCNT][uiAioRegIndex])
#define REG_AIODMA10_CADDR	(uiAIORegMap[INDEX_REG_AIODMA10_CADDR][uiAioRegIndex])
#define REG_AIODMA10_CFG	(uiAIORegMap[INDEX_REG_AIODMA10_CFG][uiAioRegIndex])
#define REG_AIODMA10_COM	(uiAIORegMap[INDEX_REG_AIODMA10_COM][uiAioRegIndex])
#define REG_AIODMA10_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA10_INTCFG][uiAioRegIndex])
#define REG_AIODMA10_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA10_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA10_STATUS	(uiAIORegMap[INDEX_REG_AIODMA10_STATUS][uiAioRegIndex])
#define REG_AIODMA10_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_WRSIZE][uiAioRegIndex])
#define REG_AIODMA10_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA10_WRADDR][uiAioRegIndex])
#define REG_AIODMA10_OBUF	(uiAIORegMap[INDEX_REG_AIODMA10_OBUF][uiAioRegIndex])
#define REG_AIODMA10_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA10_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA10_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA11_BASE	(uiAIORegMap[INDEX_REG_AIODMA11_BASE][uiAioRegIndex])
#define REG_AIODMA11_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA11_TRCNT][uiAioRegIndex])
#define REG_AIODMA11_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA11_CTCNT][uiAioRegIndex])
#define REG_AIODMA11_CADDR	(uiAIORegMap[INDEX_REG_AIODMA11_CADDR][uiAioRegIndex])
#define REG_AIODMA11_CFG	(uiAIORegMap[INDEX_REG_AIODMA11_CFG][uiAioRegIndex])
#define REG_AIODMA11_COM	(uiAIORegMap[INDEX_REG_AIODMA11_COM][uiAioRegIndex])
#define REG_AIODMA11_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA11_INTCFG][uiAioRegIndex])
#define REG_AIODMA11_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA11_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA11_STATUS	(uiAIORegMap[INDEX_REG_AIODMA11_STATUS][uiAioRegIndex])
#define REG_AIODMA11_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_WRSIZE][uiAioRegIndex])
#define REG_AIODMA11_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA11_WRADDR][uiAioRegIndex])
#define REG_AIODMA11_OBUF	(uiAIORegMap[INDEX_REG_AIODMA11_OBUF][uiAioRegIndex])
#define REG_AIODMA11_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA11_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA11_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA12_BASE	(uiAIORegMap[INDEX_REG_AIODMA12_BASE][uiAioRegIndex])
#define REG_AIODMA12_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA12_TRCNT][uiAioRegIndex])
#define REG_AIODMA12_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA12_CTCNT][uiAioRegIndex])
#define REG_AIODMA12_CADDR	(uiAIORegMap[INDEX_REG_AIODMA12_CADDR][uiAioRegIndex])
#define REG_AIODMA12_CFG	(uiAIORegMap[INDEX_REG_AIODMA12_CFG][uiAioRegIndex])
#define REG_AIODMA12_COM	(uiAIORegMap[INDEX_REG_AIODMA12_COM][uiAioRegIndex])
#define REG_AIODMA12_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA12_INTCFG][uiAioRegIndex])
#define REG_AIODMA12_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA12_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA12_STATUS	(uiAIORegMap[INDEX_REG_AIODMA12_STATUS][uiAioRegIndex])
#define REG_AIODMA12_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_WRSIZE][uiAioRegIndex])
#define REG_AIODMA12_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA12_WRADDR][uiAioRegIndex])
#define REG_AIODMA12_OBUF	(uiAIORegMap[INDEX_REG_AIODMA12_OBUF][uiAioRegIndex])
#define REG_AIODMA12_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA12_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA12_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA13_BASE	(uiAIORegMap[INDEX_REG_AIODMA13_BASE][uiAioRegIndex])
#define REG_AIODMA13_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA13_TRCNT][uiAioRegIndex])
#define REG_AIODMA13_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA13_CTCNT][uiAioRegIndex])
#define REG_AIODMA13_CADDR	(uiAIORegMap[INDEX_REG_AIODMA13_CADDR][uiAioRegIndex])
#define REG_AIODMA13_CFG	(uiAIORegMap[INDEX_REG_AIODMA13_CFG][uiAioRegIndex])
#define REG_AIODMA13_COM	(uiAIORegMap[INDEX_REG_AIODMA13_COM][uiAioRegIndex])
#define REG_AIODMA13_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA13_INTCFG][uiAioRegIndex])
#define REG_AIODMA13_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA13_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA13_STATUS	(uiAIORegMap[INDEX_REG_AIODMA13_STATUS][uiAioRegIndex])
#define REG_AIODMA13_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_WRSIZE][uiAioRegIndex])
#define REG_AIODMA13_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA13_WRADDR][uiAioRegIndex])
#define REG_AIODMA13_OBUF	(uiAIORegMap[INDEX_REG_AIODMA13_OBUF][uiAioRegIndex])
#define REG_AIODMA13_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA13_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA13_SUBSIZE][uiAioRegIndex])
#define REG_AIODMA14_BASE	(uiAIORegMap[INDEX_REG_AIODMA14_BASE][uiAioRegIndex])
#define REG_AIODMA14_TRCNT	(uiAIORegMap[INDEX_REG_AIODMA14_TRCNT][uiAioRegIndex])
#define REG_AIODMA14_CTCNT	(uiAIORegMap[INDEX_REG_AIODMA14_CTCNT][uiAioRegIndex])
#define REG_AIODMA14_CADDR	(uiAIORegMap[INDEX_REG_AIODMA14_CADDR][uiAioRegIndex])
#define REG_AIODMA14_CFG	(uiAIORegMap[INDEX_REG_AIODMA14_CFG][uiAioRegIndex])
#define REG_AIODMA14_COM	(uiAIORegMap[INDEX_REG_AIODMA14_COM][uiAioRegIndex])
#define REG_AIODMA14_INTCFG	(uiAIORegMap[INDEX_REG_AIODMA14_INTCFG][uiAioRegIndex])
#define REG_AIODMA14_INTSTCCFG	(uiAIORegMap[INDEX_REG_AIODMA14_INTSTCCFG][uiAioRegIndex])
#define REG_AIODMA14_STATUS	(uiAIORegMap[INDEX_REG_AIODMA14_STATUS][uiAioRegIndex])
#define REG_AIODMA14_WRSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_WRSIZE][uiAioRegIndex])
#define REG_AIODMA14_WRADDR	(uiAIORegMap[INDEX_REG_AIODMA14_WRADDR][uiAioRegIndex])
#define REG_AIODMA14_OBUF	(uiAIORegMap[INDEX_REG_AIODMA14_OBUF][uiAioRegIndex])
#define REG_AIODMA14_SUB0_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB0_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB1_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB1_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB2_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB2_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB3_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB3_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB4_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB4_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB5_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB5_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB6_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB6_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUB7_SKIPSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUB7_SKIPSIZE][uiAioRegIndex])
#define REG_AIODMA14_SUBSIZE	(uiAIORegMap[INDEX_REG_AIODMA14_SUBSIZE][uiAioRegIndex])
#endif




/*---------------------------------------------------------------------*/
/*                 [ AUDIO PLL]                                 */
/*---------------------------------------------------------------------*/
#define AUDPLL_REG_BASE ((0x18090800))
#define AUDPLL_US_REG_BASE ((0x1D590800))
#define AUD_US_CLK_REG_BASE ((0x1D590900))

#define REG_MAIN_PMU_BASE		(0x30090870)	// 0x30090900
#define	REG_AUDIOCLKCON		((unsigned int *)(REG_MAIN_PMU_BASE + 22* AIO_SB_WIDTH))
#define	REG_PLL3_K_CON		REG_AUDIOCLKCON

#define REG_AE_PLL_PMS			((unsigned int *)(AUDPLL_REG_BASE + 2 * AIO_SB_WIDTH))
#define REG_AUD0_PLL_PMS		((unsigned int *)(AUDPLL_REG_BASE + 3* AIO_SB_WIDTH))
#define REG_AUD1_PLL_PMS		((unsigned int *)(AUDPLL_REG_BASE + 4 * AIO_SB_WIDTH))
#define REG_BUS_PLL_PMS			((unsigned int *)(AUDPLL_REG_BASE + 1 * AIO_SB_WIDTH))
#define REG_AUD0_PLL_K			((unsigned int *)(AUDPLL_REG_BASE + 11 * AIO_SB_WIDTH))
#define REG_AUD1_PLL_K			((unsigned int *)(AUDPLL_REG_BASE + 12 * AIO_SB_WIDTH))
#define REG_AUD0_PLL_CTRL		((unsigned int *)(AUDPLL_REG_BASE + 20 * AIO_SB_WIDTH))
#define REG_AUD1_PLL_CTRL		((unsigned int *)(AUDPLL_REG_BASE + 21 * AIO_SB_WIDTH))

#define REG_PLL_BYPASS				((unsigned int *)(AUDPLL_REG_BASE + 42 * AIO_SB_WIDTH))
#define REG_PLL_PWD				((unsigned int *)(AUDPLL_REG_BASE + 41 * AIO_SB_WIDTH))
#define REG_PLL_LOCK				((unsigned int *)(AUDPLL_REG_BASE + 40 * AIO_SB_WIDTH))

#define REG_US_BUS_PLL_PMS		((unsigned int *)(AUDPLL_US_REG_BASE + 0 * AIO_SB_WIDTH))
#define REG_US_AUD_PLL_PMS		((unsigned int *)(AUDPLL_US_REG_BASE + 6* AIO_SB_WIDTH))

#define REG_US_AUD_PLL_K		((unsigned int *)(AUDPLL_US_REG_BASE + 7 * AIO_SB_WIDTH))
#define REG_US_AUD_PLL_CTRL		((unsigned int *)(AUDPLL_US_REG_BASE + 8 * AIO_SB_WIDTH))

#define REG_US_PLL_PWD			((unsigned int *)(AUD_US_CLK_REG_BASE + 27 * AIO_SB_WIDTH))
#define REG_US_PLL_LOCK			((unsigned int *)(AUD_US_CLK_REG_BASE + 56 * AIO_SB_WIDTH))


#define AUD_CLKMUX_REG_BASE ((0x18090900))

#define REG_AUD_MUX_SEL1		((unsigned int *)(AUD_CLKMUX_REG_BASE + 5 * AIO_SB_WIDTH))
#define REG_AUD_MUX_SEL2		((unsigned int *)(AUD_CLKMUX_REG_BASE + 6 * AIO_SB_WIDTH))
#define REG_AUD_MUX_SEL3		((unsigned int *)(AUD_CLKMUX_REG_BASE + 7 * AIO_SB_WIDTH))
#define REG_AUD_MUX_SEL8		((unsigned int *)(AUD_CLKMUX_REG_BASE + 12 * AIO_SB_WIDTH))
#define REG_AUD_MUX_SEL10		((unsigned int *)(AUD_CLKMUX_REG_BASE + 14 * AIO_SB_WIDTH))
#define REG_AUD_MUX_SEL11		((unsigned int *)(AUD_CLKMUX_REG_BASE + 15 * AIO_SB_WIDTH))

#define REG_US_AUD_MUX_SEL		((unsigned int *)(AUDPLL_US_REG_BASE+32*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_PLL_FIN		((unsigned int *)(AUDPLL_US_REG_BASE+61*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_SEL_MAIN	((unsigned int *)(AUDPLL_US_REG_BASE+34*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_PLL_OUT_SEL		((unsigned int *)(AUDPLL_US_REG_BASE+47*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_PRE_SEL		((unsigned int *)(AUDPLL_US_REG_BASE+41*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_PRESCL_VAL		((unsigned int *)(AUD_US_CLK_REG_BASE+50*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_PRESCL_ON		((unsigned int *)(AUD_US_CLK_REG_BASE+49*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_TDSP_CLK_SEL		((unsigned int *)(AUDPLL_US_REG_BASE+43*AIO_SB_WIDTH))
#define REG_US_AUD_MUX_MASK_CLKS		((unsigned int *)(AUD_US_CLK_REG_BASE+62*AIO_SB_WIDTH))

/*
 * ----------------------------------------------------------------------
 * 	AUDIO CODEC
 * ----------------------------------------------------------------------
 */
#define AUDDEC_START_ADDR	(0x19A14000)
//#define REG_ADDR(X)		(unsigned int *)(REG_START_ADDR + (X))
//#define REG_ADDR(X)		(unsigned int)(REG_START_ADDR + (X))
#define REG_AUDDEC_ADDR(reg_num)			(AUDDEC_START_ADDR + 4*reg_num)


#define REG_AUDIO_CODEC_0        REG_AUDDEC_ADDR(0x00)
#define REG_AUDIO_CODEC_1        REG_AUDDEC_ADDR(0x01)
#define REG_AUDIO_CODEC_2        REG_AUDDEC_ADDR(0x02)
#define REG_AUDIO_CODEC_3        REG_AUDDEC_ADDR(0x03)
#define REG_AUDIO_CODEC_4        REG_AUDDEC_ADDR(0x04)
#define REG_AUDIO_CODEC_10       REG_AUDDEC_ADDR(0x10)
#define REG_AUDIO_CODEC_11       REG_AUDDEC_ADDR(0x11)
#define REG_AUDIO_CODEC_12       REG_AUDDEC_ADDR(0x12)
#define REG_AUDIO_CODEC_13       REG_AUDDEC_ADDR(0x13)
#define REG_AUDIO_CODEC_14       REG_AUDDEC_ADDR(0x14)
#define REG_AUDIO_CODEC_20       REG_AUDDEC_ADDR(0x20)
#define REG_AUDIO_CODEC_21       REG_AUDDEC_ADDR(0x21)
#define REG_AUDIO_CODEC_22       REG_AUDDEC_ADDR(0x22)
#define REG_AUDIO_CODEC_23       REG_AUDDEC_ADDR(0x23)
#define REG_AUDIO_CODEC_24       REG_AUDDEC_ADDR(0x24)
#define REG_AUDIO_CODEC_25       REG_AUDDEC_ADDR(0x25)
#define REG_AUDIO_CODEC_26       REG_AUDDEC_ADDR(0x26)
#define REG_AUDIO_CODEC_30       REG_AUDDEC_ADDR(0x30)
#define REG_AUDIO_CODEC_31       REG_AUDDEC_ADDR(0x31)
#define REG_AUDIO_CODEC_32       REG_AUDDEC_ADDR(0x32)
#define REG_AUDIO_CODEC_33       REG_AUDDEC_ADDR(0x33)
#define REG_AUDIO_CODEC_34       REG_AUDDEC_ADDR(0x34)
#define REG_AUDIO_CODEC_35       REG_AUDDEC_ADDR(0x35)
#define REG_AUDIO_CODEC_36       REG_AUDDEC_ADDR(0x36)
#define REG_AUDIO_CODEC_37       REG_AUDDEC_ADDR(0x37)
#define REG_AUDIO_CODEC_38       REG_AUDDEC_ADDR(0x38)
#define REG_AUDIO_CODEC_39       REG_AUDDEC_ADDR(0x39)
#define REG_AUDIO_CODEC_40       REG_AUDDEC_ADDR(0x40)
#define REG_AUDIO_CODEC_41       REG_AUDDEC_ADDR(0x41)
#define REG_AUDIO_CODEC_42       REG_AUDDEC_ADDR(0x42)
#define REG_AUDIO_CODEC_43       REG_AUDDEC_ADDR(0x43)
#define REG_AUDIO_CODEC_44       REG_AUDDEC_ADDR(0x44)
#define REG_AUDIO_CODEC_50       REG_AUDDEC_ADDR(0x50)
#define REG_AUDIO_CODEC_51       REG_AUDDEC_ADDR(0x51)
#define REG_AUDIO_CODEC_52       REG_AUDDEC_ADDR(0x52)
#define REG_AUDIO_CODEC_53       REG_AUDDEC_ADDR(0x53)
#define REG_AUDIO_CODEC_54       REG_AUDDEC_ADDR(0x54)
#define REG_AUDIO_CODEC_55       REG_AUDDEC_ADDR(0x55)
#define REG_AUDIO_CODEC_56       REG_AUDDEC_ADDR(0x56)
#define REG_AUDIO_CODEC_57       REG_AUDDEC_ADDR(0x57)
#define REG_AUDIO_CODEC_58       REG_AUDDEC_ADDR(0x58)
#define REG_AUDIO_CODEC_59       REG_AUDDEC_ADDR(0x59)
#define REG_AUDIO_CODEC_60       REG_AUDDEC_ADDR(0x60)
#define REG_AUDIO_CODEC_61       REG_AUDDEC_ADDR(0x61)
#define REG_AUDIO_CODEC_62       REG_AUDDEC_ADDR(0x62)
#define REG_AUDIO_CODEC_63       REG_AUDDEC_ADDR(0x63)
#define REG_AUDIO_CODEC_64       REG_AUDDEC_ADDR(0x64)
#define REG_AUDIO_CODEC_70       REG_AUDDEC_ADDR(0x70)
#define REG_AUDIO_CODEC_71       REG_AUDDEC_ADDR(0x71)
#define REG_AUDIO_CODEC_72       REG_AUDDEC_ADDR(0x72)
#define REG_AUDIO_CODEC_73       REG_AUDDEC_ADDR(0x73)
#define REG_AUDIO_CODEC_74       REG_AUDDEC_ADDR(0x74)
#define REG_AUDIO_CODEC_75       REG_AUDDEC_ADDR(0x75)
#define REG_AUDIO_CODEC_76       REG_AUDDEC_ADDR(0x76)
#define REG_AUDIO_CODEC_77       REG_AUDDEC_ADDR(0x77)
#define REG_AUDIO_CODEC_78       REG_AUDDEC_ADDR(0x78)
#define REG_AUDIO_CODEC_79       REG_AUDDEC_ADDR(0x79)
#define REG_AUDIO_CODEC_80       REG_AUDDEC_ADDR(0x80)
#define REG_AUDIO_CODEC_81       REG_AUDDEC_ADDR(0x81)
#define REG_AUDIO_CODEC_82       REG_AUDDEC_ADDR(0x82)
#define REG_AUDIO_CODEC_83       REG_AUDDEC_ADDR(0x83)
#define REG_AUDIO_CODEC_84       REG_AUDDEC_ADDR(0x84)

#define AUDDEC_END_REG			0x84


#ifdef __cplusplus
}
#endif


#endif /*__SDP1201_AUDIO_REG_H*/


