
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  p0.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-15pc -b p0.vhd -u Practica0.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Aug 15 06:25:06 2019

Library 'work' => directory 'lc22v10'
Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work'
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
p0.vhd (line 22, col 58):  Note: Substituting module 'cmp_uu_bl' for '>'.
p0.vhd (line 23, col 28):  Note: Substituting module 'cmp_vv_us_bl' for '='.
p0.vhd (line 24, col 52):  Note: Substituting module 'cmp_uu_bl' for '<'.
p0.vhd (line 26, col 47):  Note: Substituting module 'cmp_vv_us_bl' for '='.
p0.vhd (line 27, col 38):  Note: Substituting module 'cmp_vv_us_bl' for '='.
p0.vhd (line 28, col 34):  Note: Substituting module 'cmp_vv_us_bl' for '='.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Aug 15 06:25:06 2019

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Aug 15 06:25:07 2019

Linking 'C:\Archivos de programa\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Archivos de programa\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MODULE_1:g1:a0:xneq\
	\MODULE_1:g1:a0:xlte\
	\MODULE_1:g1:a0:xgte\
	\MODULE_1:gte\
	\MODULE_1:lte\
	\MODULE_1:neq\


Deleted 6 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 21 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 61 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (06:25:08)

Input File(s): p0.pla
Device       : C22V10
Package      : palce22v10-15pc
ReportFile   : p0.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (06:25:08)

Messages:
  Information: Process virtual 'comp_2'comp_2 ... expanded.
  Information: Process virtual 'comp_1'comp_1 ... expanded.
  Information: Process virtual 'comp_0'comp_0 ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         display(1) display(2) display(3) display(4) display(5) display(6)

  Information: Selected logic optimization OFF for signals:
         display(0)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (06:25:09)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (06:25:09)
</CYPRESSTAG>

    display(0) =
          GND

    display(1) =
          ref(0) * ref(1) * ref(2) * /selector * /sig1(2) 
        + ref(1) * ref(2) * /selector * /sig1(0) * /sig1(2) 
        + ref(0) * ref(2) * /selector * /sig1(1) * /sig1(2) 
        + ref(2) * /selector * /sig1(0) * /sig1(1) * /sig1(2) 
        + ref(0) * ref(1) * ref(2) * selector * /sig2(2) 
        + ref(1) * ref(2) * selector * /sig2(0) * /sig2(2) 
        + ref(0) * ref(2) * selector * /sig2(1) * /sig2(2) 
        + ref(2) * selector * /sig2(0) * /sig2(1) * /sig2(2) 
        + ref(0) * ref(1) * /selector * /sig1(1) 
        + ref(1) * /selector * /sig1(0) * /sig1(1) 
        + ref(0) * ref(1) * selector * /sig2(1) 
        + ref(1) * selector * /sig2(0) * /sig2(1) 
        + ref(0) * /selector * /sig1(0) 
        + ref(0) * selector * /sig2(0) 

    display(2) =
          ref(0) * ref(1) * ref(2) * /selector * /sig1(2) 
        + ref(1) * ref(2) * /selector * /sig1(0) * /sig1(2) 
        + ref(0) * ref(2) * /selector * /sig1(1) * /sig1(2) 
        + ref(2) * /selector * /sig1(0) * /sig1(1) * /sig1(2) 
        + ref(0) * ref(1) * ref(2) * selector * /sig2(2) 
        + ref(1) * ref(2) * selector * /sig2(0) * /sig2(2) 
        + ref(0) * ref(2) * selector * /sig2(1) * /sig2(2) 
        + ref(2) * selector * /sig2(0) * /sig2(1) * /sig2(2) 
        + ref(0) * ref(1) * /selector * /sig1(1) 
        + ref(1) * /selector * /sig1(0) * /sig1(1) 
        + ref(0) * ref(1) * selector * /sig2(1) 
        + ref(1) * selector * /sig2(0) * /sig2(1) 
        + ref(0) * /selector * /sig1(0) 
        + ref(0) * selector * /sig2(0) 

    /display(3) =
          GND

    display(4) =
          /ref(2) * selector * sig2(0) * sig2(1) * sig2(2) 
        + /ref(0) * /ref(2) * selector * sig2(1) * sig2(2) 
        + /ref(1) * /ref(2) * selector * sig2(0) * sig2(2) 
        + /ref(0) * /ref(1) * /ref(2) * selector * sig2(2) 
        + /ref(2) * /selector * sig1(0) * sig1(1) * sig1(2) 
        + /ref(0) * /ref(2) * /selector * sig1(1) * sig1(2) 
        + /ref(1) * /ref(2) * /selector * sig1(0) * sig1(2) 
        + /ref(0) * /ref(1) * /ref(2) * /selector * sig1(2) 
        + /ref(1) * selector * sig2(0) * sig2(1) 
        + /ref(0) * /ref(1) * selector * sig2(1) 
        + /ref(1) * /selector * sig1(0) * sig1(1) 
        + /ref(0) * /ref(1) * /selector * sig1(1) 
        + /ref(0) * selector * sig2(0) 
        + /ref(0) * /selector * sig1(0) 

    display(5) =
          /ref(2) * selector * sig2(0) * sig2(1) * sig2(2) 
        + /ref(0) * /ref(2) * selector * sig2(1) * sig2(2) 
        + /ref(1) * /ref(2) * selector * sig2(0) * sig2(2) 
        + /ref(0) * /ref(1) * /ref(2) * selector * sig2(2) 
        + /ref(2) * /selector * sig1(0) * sig1(1) * sig1(2) 
        + /ref(0) * /ref(2) * /selector * sig1(1) * sig1(2) 
        + /ref(1) * /ref(2) * /selector * sig1(0) * sig1(2) 
        + /ref(0) * /ref(1) * /ref(2) * /selector * sig1(2) 
        + /ref(1) * selector * sig2(0) * sig2(1) 
        + /ref(0) * /ref(1) * selector * sig2(1) 
        + /ref(1) * /selector * sig1(0) * sig1(1) 
        + /ref(0) * /ref(1) * /selector * sig1(1) 
        + /ref(0) * selector * sig2(0) 
        + /ref(0) * /selector * sig1(0) 

    /display(6) =
          GND


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (06:25:09)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (06:25:09)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
        sig2(2) =| 1|                                  |24|* not used       
        sig2(1) =| 2|                                  |23|= display(3)     
        sig2(0) =| 3|                                  |22|* not used       
        sig1(2) =| 4|                                  |21|* not used       
        sig1(1) =| 5|                                  |20|= display(4)     
        sig1(0) =| 6|                                  |19|= display(1)     
       selector =| 7|                                  |18|= display(2)     
         ref(2) =| 8|                                  |17|= display(5)     
         ref(1) =| 9|                                  |16|* not used       
         ref(0) =|10|                                  |15|= display(0)     
       not used *|11|                                  |14|= display(6)     
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (06:25:09)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    9  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          17  /   22   = 77  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  display(6)      |   1  |   8  |
                 | 15  |  display(0)      |   1  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  display(5)      |  14  |  14  |
                 | 18  |  display(2)      |  14  |  16  |
                 | 19  |  display(1)      |  14  |  16  |
                 | 20  |  display(4)      |  14  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  display(3)      |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             59  / 121   = 48  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (06:25:09)

Messages:
  Information: Output file 'p0.pin' created.
  Information: Output file 'p0.jed' created.

  Usercode:    
  Checksum:    4E48



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 06:25:09
