<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/x86/macroAssembler_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="macroAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_x86_32.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/x86/macroAssembler_x86.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_MACROASSEMBLER_X86_HPP
  26 #define CPU_X86_MACROASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/assembler.hpp&quot;
  29 #include &quot;utilities/macros.hpp&quot;
  30 #include &quot;runtime/rtmLocking.hpp&quot;



  31 
  32 // MacroAssembler extends Assembler by frequently used macros.
  33 //
  34 // Instructions for which a &#39;better&#39; code sequence exists depending
  35 // on arguments should also go in here.
  36 
  37 class MacroAssembler: public Assembler {
  38   friend class LIR_Assembler;
  39   friend class Runtime1;      // as_Address()
  40 
  41  public:
  42   // Support for VM calls
  43   //
  44   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  45   // may customize this version by overriding it for its purposes (e.g., to save/restore
  46   // additional registers when doing a VM call).
  47 
  48   virtual void call_VM_leaf_base(
  49     address entry_point,               // the entry point
  50     int     number_of_arguments        // the number of arguments to pop after the call
</pre>
<hr />
<pre>
  81  // These routines should emit JVMTI PopFrame and ForceEarlyReturn handling code.
  82  // The implementation is only non-empty for the InterpreterMacroAssembler,
  83  // as only the interpreter handles PopFrame and ForceEarlyReturn requests.
  84  virtual void check_and_handle_popframe(Register java_thread);
  85  virtual void check_and_handle_earlyret(Register java_thread);
  86 
  87   Address as_Address(AddressLiteral adr);
  88   Address as_Address(ArrayAddress adr);
  89 
  90   // Support for NULL-checks
  91   //
  92   // Generates code that causes a NULL OS exception if the content of reg is NULL.
  93   // If the accessed location is M[reg + offset] and the offset is known, provide the
  94   // offset. No explicit code generation is needed if the offset is within a certain
  95   // range (0 &lt;= offset &lt;= page_size).
  96 
  97   void null_check(Register reg, int offset = -1);
  98   static bool needs_explicit_null_check(intptr_t offset);
  99   static bool uses_implicit_null_check(void* address);
 100 




















 101   // Required platform-specific helpers for Label::patch_instructions.
 102   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 103   void pd_patch_instruction(address branch, address target, const char* file, int line) {
 104     unsigned char op = branch[0];
 105     assert(op == 0xE8 /* call */ ||
 106         op == 0xE9 /* jmp */ ||
 107         op == 0xEB /* short jmp */ ||
 108         (op &amp; 0xF0) == 0x70 /* short jcc */ ||
 109         op == 0x0F &amp;&amp; (branch[1] &amp; 0xF0) == 0x80 /* jcc */ ||
 110         op == 0xC7 &amp;&amp; branch[1] == 0xF8 /* xbegin */,
 111         &quot;Invalid opcode at patch point&quot;);
 112 
 113     if (op == 0xEB || (op &amp; 0xF0) == 0x70) {
 114       // short offset operators (jmp and jcc)
 115       char* disp = (char*) &amp;branch[1];
 116       int imm8 = target - (address) &amp;disp[1];
 117       guarantee(this-&gt;is8bit(imm8), &quot;Short forward jump exceeds 8-bit offset at %s:%d&quot;,
 118                 file == NULL ? &quot;&lt;NULL&gt;&quot; : file, line);
 119       *disp = imm8;
 120     } else {
</pre>
<hr />
<pre>
 298   void resolve_jobject(Register value, Register thread, Register tmp);
 299 
 300   // C &#39;boolean&#39; to Java boolean: x == 0 ? 0 : 1
 301   void c2bool(Register x);
 302 
 303   // C++ bool manipulation
 304 
 305   void movbool(Register dst, Address src);
 306   void movbool(Address dst, bool boolconst);
 307   void movbool(Address dst, Register src);
 308   void testbool(Register dst);
 309 
 310   void resolve_oop_handle(Register result, Register tmp = rscratch2);
 311   void resolve_weak_handle(Register result, Register tmp);
 312   void load_mirror(Register mirror, Register method, Register tmp = rscratch2);
 313   void load_method_holder_cld(Register rresult, Register rmethod);
 314 
 315   void load_method_holder(Register holder, Register method);
 316 
 317   // oop manipulations


 318   void load_klass(Register dst, Register src);
 319   void store_klass(Register dst, Register src);
 320 
 321   void access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
 322                       Register tmp1, Register thread_tmp);
 323   void access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
<span class="line-modified"> 324                        Register tmp1, Register tmp2);</span>










 325 
 326   // Resolves obj access. Result is placed in the same register.
 327   // All other registers are preserved.
 328   void resolve(DecoratorSet decorators, Register obj);
 329 
 330   void load_heap_oop(Register dst, Address src, Register tmp1 = noreg,
 331                      Register thread_tmp = noreg, DecoratorSet decorators = 0);
 332   void load_heap_oop_not_null(Register dst, Address src, Register tmp1 = noreg,
 333                               Register thread_tmp = noreg, DecoratorSet decorators = 0);
 334   void store_heap_oop(Address dst, Register src, Register tmp1 = noreg,
<span class="line-modified"> 335                       Register tmp2 = noreg, DecoratorSet decorators = 0);</span>
 336 
 337   // Used for storing NULL. All other oop constants should be
 338   // stored using routines that take a jobject.
 339   void store_heap_oop_null(Address dst);
 340 
 341   void load_prototype_header(Register dst, Register src);
 342 
 343 #ifdef _LP64
 344   void store_klass_gap(Register dst, Register src);
 345 
 346   // This dummy is to prevent a call to store_heap_oop from
 347   // converting a zero (like NULL) into a Register by giving
 348   // the compiler two choices it can&#39;t resolve
 349 
 350   void store_heap_oop(Address dst, void* dummy);
 351 
 352   void encode_heap_oop(Register r);
 353   void decode_heap_oop(Register r);
 354   void encode_heap_oop_not_null(Register r);
 355   void decode_heap_oop_not_null(Register r);
</pre>
<hr />
<pre>
 495   void empty_FPU_stack();
 496 #endif // !_LP64
 497 
 498   void push_IU_state();
 499   void pop_IU_state();
 500 
 501   void push_FPU_state();
 502   void pop_FPU_state();
 503 
 504   void push_CPU_state();
 505   void pop_CPU_state();
 506 
 507   // Round up to a power of two
 508   void round_to(Register reg, int modulus);
 509 
 510   // Callee saved registers handling
 511   void push_callee_saved_registers();
 512   void pop_callee_saved_registers();
 513 
 514   // allocation









 515   void eden_allocate(
 516     Register thread,                   // Current thread
 517     Register obj,                      // result: pointer to object after successful allocation
 518     Register var_size_in_bytes,        // object size in bytes if unknown at compile time; invalid otherwise
 519     int      con_size_in_bytes,        // object size in bytes if   known at compile time
 520     Register t1,                       // temp register
 521     Label&amp;   slow_case                 // continuation point if fast allocation fails
 522   );
 523   void tlab_allocate(
 524     Register thread,                   // Current thread
 525     Register obj,                      // result: pointer to object after successful allocation
 526     Register var_size_in_bytes,        // object size in bytes if unknown at compile time; invalid otherwise
 527     int      con_size_in_bytes,        // object size in bytes if   known at compile time
 528     Register t1,                       // temp register
 529     Register t2,                       // temp register
 530     Label&amp;   slow_case                 // continuation point if fast allocation fails
 531   );
 532   void zero_memory(Register address, Register length_in_bytes, int offset_in_bytes, Register temp);
 533 



 534   // interface method calling
 535   void lookup_interface_method(Register recv_klass,
 536                                Register intf_klass,
 537                                RegisterOrConstant itable_index,
 538                                Register method_result,
 539                                Register scan_temp,
 540                                Label&amp; no_such_interface,
 541                                bool return_method = true);
 542 
 543   // virtual method calling
 544   void lookup_virtual_method(Register recv_klass,
 545                              RegisterOrConstant vtable_index,
 546                              Register method_result);
 547 
 548   // Test sub_klass against super_klass, with fast and slow paths.
 549 
 550   // The fast path produces a tri-state answer: yes / no / maybe-slow.
 551   // One of the three labels can be NULL, meaning take the fall-through.
 552   // If super_check_offset is -1, the value is loaded up from super_klass.
 553   // No registers are killed, except temp_reg.
</pre>
<hr />
<pre>
1581   using Assembler::movq;
1582   void movdl(XMMRegister dst, AddressLiteral src);
1583   void movq(XMMRegister dst, AddressLiteral src);
1584 
1585   // Can push value or effective address
1586   void pushptr(AddressLiteral src);
1587 
1588   void pushptr(Address src) { LP64_ONLY(pushq(src)) NOT_LP64(pushl(src)); }
1589   void popptr(Address src) { LP64_ONLY(popq(src)) NOT_LP64(popl(src)); }
1590 
1591   void pushoop(jobject obj);
1592   void pushklass(Metadata* obj);
1593 
1594   // sign extend as need a l to ptr sized element
1595   void movl2ptr(Register dst, Address src) { LP64_ONLY(movslq(dst, src)) NOT_LP64(movl(dst, src)); }
1596   void movl2ptr(Register dst, Register src) { LP64_ONLY(movslq(dst, src)) NOT_LP64(if (dst != src) movl(dst, src)); }
1597 
1598 
1599  public:
1600   // C2 compiled method&#39;s prolog code.
<span class="line-modified">1601   void verified_entry(int framesize, int stack_bang_size, bool fp_mode_24b, bool is_stub);</span>



























1602 
1603   // clear memory of size &#39;cnt&#39; qwords, starting at &#39;base&#39;;
1604   // if &#39;is_large&#39; is set, do not try to produce short loop
<span class="line-modified">1605   void clear_mem(Register base, Register cnt, Register rtmp, XMMRegister xtmp, bool is_large);</span>
1606 
1607   // clear memory of size &#39;cnt&#39; qwords, starting at &#39;base&#39; using XMM/YMM registers
<span class="line-modified">1608   void xmm_clear_mem(Register base, Register cnt, XMMRegister xtmp);</span>
1609 
1610   // Fill primitive arrays
1611   void generate_fill(BasicType t, bool aligned,
1612                      Register to, Register value, Register count,
1613                      Register rtmp, XMMRegister xtmp);
1614 
1615   void encode_iso_array(Register src, Register dst, Register len,
1616                         XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1617                         XMMRegister tmp4, Register tmp5, Register result);
1618 
1619 #ifdef _LP64
1620   void add2_with_carry(Register dest_hi, Register dest_lo, Register src1, Register src2);
1621   void multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
1622                              Register y, Register y_idx, Register z,
1623                              Register carry, Register product,
1624                              Register idx, Register kdx);
1625   void multiply_add_128_x_128(Register x_xstart, Register y, Register z,
1626                               Register yz_idx, Register idx,
1627                               Register carry, Register product, int offset);
1628   void multiply_128_x_128_bmi2_loop(Register y, Register z,
</pre>
<hr />
<pre>
1706   // Compress char[] array to byte[].
1707   void char_array_compress(Register src, Register dst, Register len,
1708                            XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1709                            XMMRegister tmp4, Register tmp5, Register result);
1710 
1711   // Inflate byte[] array to char[].
1712   void byte_array_inflate(Register src, Register dst, Register len,
1713                           XMMRegister tmp1, Register tmp2);
1714 
1715 #ifdef _LP64
1716   void convert_f2i(Register dst, XMMRegister src);
1717   void convert_d2i(Register dst, XMMRegister src);
1718   void convert_f2l(Register dst, XMMRegister src);
1719   void convert_d2l(Register dst, XMMRegister src);
1720 
1721   void cache_wb(Address line);
1722   void cache_wbsync(bool is_pre);
1723 #endif // _LP64
1724 
1725   void vallones(XMMRegister dst, int vector_len);


1726 };
1727 
1728 /**
1729  * class SkipIfEqual:
1730  *
1731  * Instantiating this class will result in assembly code being output that will
1732  * jump around any code emitted between the creation of the instance and it&#39;s
1733  * automatic destruction at the end of a scope block, depending on the value of
1734  * the flag passed to the constructor, which will be checked at run-time.
1735  */
1736 class SkipIfEqual {
1737  private:
1738   MacroAssembler* _masm;
1739   Label _label;
1740 
1741  public:
1742    SkipIfEqual(MacroAssembler*, const bool* flag_addr, bool value);
1743    ~SkipIfEqual();
1744 };
1745 
</pre>
</td>
<td>
<hr />
<pre>
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #ifndef CPU_X86_MACROASSEMBLER_X86_HPP
  26 #define CPU_X86_MACROASSEMBLER_X86_HPP
  27 
  28 #include &quot;asm/assembler.hpp&quot;
  29 #include &quot;utilities/macros.hpp&quot;
  30 #include &quot;runtime/rtmLocking.hpp&quot;
<span class="line-added">  31 #include &quot;runtime/signature.hpp&quot;</span>
<span class="line-added">  32 </span>
<span class="line-added">  33 class ciValueKlass;</span>
  34 
  35 // MacroAssembler extends Assembler by frequently used macros.
  36 //
  37 // Instructions for which a &#39;better&#39; code sequence exists depending
  38 // on arguments should also go in here.
  39 
  40 class MacroAssembler: public Assembler {
  41   friend class LIR_Assembler;
  42   friend class Runtime1;      // as_Address()
  43 
  44  public:
  45   // Support for VM calls
  46   //
  47   // This is the base routine called by the different versions of call_VM_leaf. The interpreter
  48   // may customize this version by overriding it for its purposes (e.g., to save/restore
  49   // additional registers when doing a VM call).
  50 
  51   virtual void call_VM_leaf_base(
  52     address entry_point,               // the entry point
  53     int     number_of_arguments        // the number of arguments to pop after the call
</pre>
<hr />
<pre>
  84  // These routines should emit JVMTI PopFrame and ForceEarlyReturn handling code.
  85  // The implementation is only non-empty for the InterpreterMacroAssembler,
  86  // as only the interpreter handles PopFrame and ForceEarlyReturn requests.
  87  virtual void check_and_handle_popframe(Register java_thread);
  88  virtual void check_and_handle_earlyret(Register java_thread);
  89 
  90   Address as_Address(AddressLiteral adr);
  91   Address as_Address(ArrayAddress adr);
  92 
  93   // Support for NULL-checks
  94   //
  95   // Generates code that causes a NULL OS exception if the content of reg is NULL.
  96   // If the accessed location is M[reg + offset] and the offset is known, provide the
  97   // offset. No explicit code generation is needed if the offset is within a certain
  98   // range (0 &lt;= offset &lt;= page_size).
  99 
 100   void null_check(Register reg, int offset = -1);
 101   static bool needs_explicit_null_check(intptr_t offset);
 102   static bool uses_implicit_null_check(void* address);
 103 
<span class="line-added"> 104   // valueKlass queries, kills temp_reg</span>
<span class="line-added"> 105   void test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value);</span>
<span class="line-added"> 106   void test_klass_is_empty_value(Register klass, Register temp_reg, Label&amp; is_empty_value);</span>
<span class="line-added"> 107 </span>
<span class="line-added"> 108   // Get the default value oop for the given ValueKlass</span>
<span class="line-added"> 109   void get_default_value_oop(Register value_klass, Register temp_reg, Register obj);</span>
<span class="line-added"> 110   // The empty value oop, for the given ValueKlass (&quot;empty&quot; as in no instance fields)</span>
<span class="line-added"> 111   // get_default_value_oop with extra assertion for empty value klass</span>
<span class="line-added"> 112   void get_empty_value_oop(Register value_klass, Register temp_reg, Register obj);</span>
<span class="line-added"> 113 </span>
<span class="line-added"> 114   void test_field_is_flattenable(Register flags, Register temp_reg, Label&amp; is_flattenable);</span>
<span class="line-added"> 115   void test_field_is_not_flattenable(Register flags, Register temp_reg, Label&amp; notFlattenable);</span>
<span class="line-added"> 116   void test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened);</span>
<span class="line-added"> 117 </span>
<span class="line-added"> 118   // Check oops array storage properties, i.e. flattened and/or null-free</span>
<span class="line-added"> 119   void test_flattened_array_oop(Register oop, Register temp_reg, Label&amp;is_flattened_array);</span>
<span class="line-added"> 120   void test_non_flattened_array_oop(Register oop, Register temp_reg, Label&amp;is_non_flattened_array);</span>
<span class="line-added"> 121   void test_null_free_array_oop(Register oop, Register temp_reg, Label&amp;is_null_free_array);</span>
<span class="line-added"> 122   void test_non_null_free_array_oop(Register oop, Register temp_reg, Label&amp;is_non_null_free_array);</span>
<span class="line-added"> 123 </span>
 124   // Required platform-specific helpers for Label::patch_instructions.
 125   // They _shadow_ the declarations in AbstractAssembler, which are undefined.
 126   void pd_patch_instruction(address branch, address target, const char* file, int line) {
 127     unsigned char op = branch[0];
 128     assert(op == 0xE8 /* call */ ||
 129         op == 0xE9 /* jmp */ ||
 130         op == 0xEB /* short jmp */ ||
 131         (op &amp; 0xF0) == 0x70 /* short jcc */ ||
 132         op == 0x0F &amp;&amp; (branch[1] &amp; 0xF0) == 0x80 /* jcc */ ||
 133         op == 0xC7 &amp;&amp; branch[1] == 0xF8 /* xbegin */,
 134         &quot;Invalid opcode at patch point&quot;);
 135 
 136     if (op == 0xEB || (op &amp; 0xF0) == 0x70) {
 137       // short offset operators (jmp and jcc)
 138       char* disp = (char*) &amp;branch[1];
 139       int imm8 = target - (address) &amp;disp[1];
 140       guarantee(this-&gt;is8bit(imm8), &quot;Short forward jump exceeds 8-bit offset at %s:%d&quot;,
 141                 file == NULL ? &quot;&lt;NULL&gt;&quot; : file, line);
 142       *disp = imm8;
 143     } else {
</pre>
<hr />
<pre>
 321   void resolve_jobject(Register value, Register thread, Register tmp);
 322 
 323   // C &#39;boolean&#39; to Java boolean: x == 0 ? 0 : 1
 324   void c2bool(Register x);
 325 
 326   // C++ bool manipulation
 327 
 328   void movbool(Register dst, Address src);
 329   void movbool(Address dst, bool boolconst);
 330   void movbool(Address dst, Register src);
 331   void testbool(Register dst);
 332 
 333   void resolve_oop_handle(Register result, Register tmp = rscratch2);
 334   void resolve_weak_handle(Register result, Register tmp);
 335   void load_mirror(Register mirror, Register method, Register tmp = rscratch2);
 336   void load_method_holder_cld(Register rresult, Register rmethod);
 337 
 338   void load_method_holder(Register holder, Register method);
 339 
 340   // oop manipulations
<span class="line-added"> 341   void load_metadata(Register dst, Register src);</span>
<span class="line-added"> 342   void load_storage_props(Register dst, Register src);</span>
 343   void load_klass(Register dst, Register src);
 344   void store_klass(Register dst, Register src);
 345 
 346   void access_load_at(BasicType type, DecoratorSet decorators, Register dst, Address src,
 347                       Register tmp1, Register thread_tmp);
 348   void access_store_at(BasicType type, DecoratorSet decorators, Address dst, Register src,
<span class="line-modified"> 349                        Register tmp1, Register tmp2, Register tmp3 = noreg);</span>
<span class="line-added"> 350 </span>
<span class="line-added"> 351   void access_value_copy(DecoratorSet decorators, Register src, Register dst, Register value_klass);</span>
<span class="line-added"> 352 </span>
<span class="line-added"> 353   // value type data payload offsets...</span>
<span class="line-added"> 354   void first_field_offset(Register value_klass, Register offset);</span>
<span class="line-added"> 355   void data_for_oop(Register oop, Register data, Register value_klass);</span>
<span class="line-added"> 356   // get data payload ptr a flat value array at index, kills rcx and index</span>
<span class="line-added"> 357   void data_for_value_array_index(Register array, Register array_klass,</span>
<span class="line-added"> 358                                   Register index, Register data);</span>
<span class="line-added"> 359 </span>
 360 
 361   // Resolves obj access. Result is placed in the same register.
 362   // All other registers are preserved.
 363   void resolve(DecoratorSet decorators, Register obj);
 364 
 365   void load_heap_oop(Register dst, Address src, Register tmp1 = noreg,
 366                      Register thread_tmp = noreg, DecoratorSet decorators = 0);
 367   void load_heap_oop_not_null(Register dst, Address src, Register tmp1 = noreg,
 368                               Register thread_tmp = noreg, DecoratorSet decorators = 0);
 369   void store_heap_oop(Address dst, Register src, Register tmp1 = noreg,
<span class="line-modified"> 370                       Register tmp2 = noreg, Register tmp3 = noreg, DecoratorSet decorators = 0);</span>
 371 
 372   // Used for storing NULL. All other oop constants should be
 373   // stored using routines that take a jobject.
 374   void store_heap_oop_null(Address dst);
 375 
 376   void load_prototype_header(Register dst, Register src);
 377 
 378 #ifdef _LP64
 379   void store_klass_gap(Register dst, Register src);
 380 
 381   // This dummy is to prevent a call to store_heap_oop from
 382   // converting a zero (like NULL) into a Register by giving
 383   // the compiler two choices it can&#39;t resolve
 384 
 385   void store_heap_oop(Address dst, void* dummy);
 386 
 387   void encode_heap_oop(Register r);
 388   void decode_heap_oop(Register r);
 389   void encode_heap_oop_not_null(Register r);
 390   void decode_heap_oop_not_null(Register r);
</pre>
<hr />
<pre>
 530   void empty_FPU_stack();
 531 #endif // !_LP64
 532 
 533   void push_IU_state();
 534   void pop_IU_state();
 535 
 536   void push_FPU_state();
 537   void pop_FPU_state();
 538 
 539   void push_CPU_state();
 540   void pop_CPU_state();
 541 
 542   // Round up to a power of two
 543   void round_to(Register reg, int modulus);
 544 
 545   // Callee saved registers handling
 546   void push_callee_saved_registers();
 547   void pop_callee_saved_registers();
 548 
 549   // allocation
<span class="line-added"> 550 </span>
<span class="line-added"> 551   // Object / value buffer allocation...</span>
<span class="line-added"> 552   // Allocate instance of klass, assumes klass initialized by caller</span>
<span class="line-added"> 553   // new_obj prefers to be rax</span>
<span class="line-added"> 554   // Kills t1 and t2, perserves klass, return allocation in new_obj (rsi on LP64)</span>
<span class="line-added"> 555   void allocate_instance(Register klass, Register new_obj,</span>
<span class="line-added"> 556                          Register t1, Register t2,</span>
<span class="line-added"> 557                          bool clear_fields, Label&amp; alloc_failed);</span>
<span class="line-added"> 558 </span>
 559   void eden_allocate(
 560     Register thread,                   // Current thread
 561     Register obj,                      // result: pointer to object after successful allocation
 562     Register var_size_in_bytes,        // object size in bytes if unknown at compile time; invalid otherwise
 563     int      con_size_in_bytes,        // object size in bytes if   known at compile time
 564     Register t1,                       // temp register
 565     Label&amp;   slow_case                 // continuation point if fast allocation fails
 566   );
 567   void tlab_allocate(
 568     Register thread,                   // Current thread
 569     Register obj,                      // result: pointer to object after successful allocation
 570     Register var_size_in_bytes,        // object size in bytes if unknown at compile time; invalid otherwise
 571     int      con_size_in_bytes,        // object size in bytes if   known at compile time
 572     Register t1,                       // temp register
 573     Register t2,                       // temp register
 574     Label&amp;   slow_case                 // continuation point if fast allocation fails
 575   );
 576   void zero_memory(Register address, Register length_in_bytes, int offset_in_bytes, Register temp);
 577 
<span class="line-added"> 578   // For field &quot;index&quot; within &quot;klass&quot;, return value_klass ...</span>
<span class="line-added"> 579   void get_value_field_klass(Register klass, Register index, Register value_klass);</span>
<span class="line-added"> 580 </span>
 581   // interface method calling
 582   void lookup_interface_method(Register recv_klass,
 583                                Register intf_klass,
 584                                RegisterOrConstant itable_index,
 585                                Register method_result,
 586                                Register scan_temp,
 587                                Label&amp; no_such_interface,
 588                                bool return_method = true);
 589 
 590   // virtual method calling
 591   void lookup_virtual_method(Register recv_klass,
 592                              RegisterOrConstant vtable_index,
 593                              Register method_result);
 594 
 595   // Test sub_klass against super_klass, with fast and slow paths.
 596 
 597   // The fast path produces a tri-state answer: yes / no / maybe-slow.
 598   // One of the three labels can be NULL, meaning take the fall-through.
 599   // If super_check_offset is -1, the value is loaded up from super_klass.
 600   // No registers are killed, except temp_reg.
</pre>
<hr />
<pre>
1628   using Assembler::movq;
1629   void movdl(XMMRegister dst, AddressLiteral src);
1630   void movq(XMMRegister dst, AddressLiteral src);
1631 
1632   // Can push value or effective address
1633   void pushptr(AddressLiteral src);
1634 
1635   void pushptr(Address src) { LP64_ONLY(pushq(src)) NOT_LP64(pushl(src)); }
1636   void popptr(Address src) { LP64_ONLY(popq(src)) NOT_LP64(popl(src)); }
1637 
1638   void pushoop(jobject obj);
1639   void pushklass(Metadata* obj);
1640 
1641   // sign extend as need a l to ptr sized element
1642   void movl2ptr(Register dst, Address src) { LP64_ONLY(movslq(dst, src)) NOT_LP64(movl(dst, src)); }
1643   void movl2ptr(Register dst, Register src) { LP64_ONLY(movslq(dst, src)) NOT_LP64(if (dst != src) movl(dst, src)); }
1644 
1645 
1646  public:
1647   // C2 compiled method&#39;s prolog code.
<span class="line-modified">1648   void verified_entry(Compile* C, int sp_inc = 0);</span>
<span class="line-added">1649 </span>
<span class="line-added">1650   enum RegState {</span>
<span class="line-added">1651     reg_readonly,</span>
<span class="line-added">1652     reg_writable,</span>
<span class="line-added">1653     reg_written</span>
<span class="line-added">1654   };</span>
<span class="line-added">1655 </span>
<span class="line-added">1656   int store_value_type_fields_to_buf(ciValueKlass* vk, bool from_interpreter = true);</span>
<span class="line-added">1657 </span>
<span class="line-added">1658   // Unpack all value type arguments passed as oops</span>
<span class="line-added">1659   void unpack_value_args(Compile* C, bool receiver_only);</span>
<span class="line-added">1660   bool move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset);</span>
<span class="line-added">1661   bool unpack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to, int&amp; to_index,</span>
<span class="line-added">1662                            RegState reg_state[], int ret_off, int extra_stack_offset);</span>
<span class="line-added">1663   bool pack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,</span>
<span class="line-added">1664                          VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],</span>
<span class="line-added">1665                          int ret_off, int extra_stack_offset);</span>
<span class="line-added">1666   void remove_frame(int initial_framesize, bool needs_stack_repair, int sp_inc_offset);</span>
<span class="line-added">1667 </span>
<span class="line-added">1668   void shuffle_value_args(bool is_packing, bool receiver_only, int extra_stack_offset,</span>
<span class="line-added">1669                           BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,</span>
<span class="line-added">1670                           int args_passed, int args_on_stack, VMRegPair* regs,</span>
<span class="line-added">1671                           int args_passed_to, int args_on_stack_to, VMRegPair* regs_to, int sp_inc);</span>
<span class="line-added">1672   bool shuffle_value_args_spill(bool is_packing,  const GrowableArray&lt;SigEntry&gt;* sig_cc, int sig_cc_index,</span>
<span class="line-added">1673                                 VMRegPair* regs_from, int from_index, int regs_from_count,</span>
<span class="line-added">1674                                 RegState* reg_state, int sp_inc, int extra_stack_offset);</span>
<span class="line-added">1675   VMReg spill_reg_for(VMReg reg);</span>
1676 
1677   // clear memory of size &#39;cnt&#39; qwords, starting at &#39;base&#39;;
1678   // if &#39;is_large&#39; is set, do not try to produce short loop
<span class="line-modified">1679   void clear_mem(Register base, Register cnt, Register val, XMMRegister xtmp, bool is_large, bool word_copy_only);</span>
1680 
1681   // clear memory of size &#39;cnt&#39; qwords, starting at &#39;base&#39; using XMM/YMM registers
<span class="line-modified">1682   void xmm_clear_mem(Register base, Register cnt, Register val, XMMRegister xtmp);</span>
1683 
1684   // Fill primitive arrays
1685   void generate_fill(BasicType t, bool aligned,
1686                      Register to, Register value, Register count,
1687                      Register rtmp, XMMRegister xtmp);
1688 
1689   void encode_iso_array(Register src, Register dst, Register len,
1690                         XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1691                         XMMRegister tmp4, Register tmp5, Register result);
1692 
1693 #ifdef _LP64
1694   void add2_with_carry(Register dest_hi, Register dest_lo, Register src1, Register src2);
1695   void multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
1696                              Register y, Register y_idx, Register z,
1697                              Register carry, Register product,
1698                              Register idx, Register kdx);
1699   void multiply_add_128_x_128(Register x_xstart, Register y, Register z,
1700                               Register yz_idx, Register idx,
1701                               Register carry, Register product, int offset);
1702   void multiply_128_x_128_bmi2_loop(Register y, Register z,
</pre>
<hr />
<pre>
1780   // Compress char[] array to byte[].
1781   void char_array_compress(Register src, Register dst, Register len,
1782                            XMMRegister tmp1, XMMRegister tmp2, XMMRegister tmp3,
1783                            XMMRegister tmp4, Register tmp5, Register result);
1784 
1785   // Inflate byte[] array to char[].
1786   void byte_array_inflate(Register src, Register dst, Register len,
1787                           XMMRegister tmp1, Register tmp2);
1788 
1789 #ifdef _LP64
1790   void convert_f2i(Register dst, XMMRegister src);
1791   void convert_d2i(Register dst, XMMRegister src);
1792   void convert_f2l(Register dst, XMMRegister src);
1793   void convert_d2l(Register dst, XMMRegister src);
1794 
1795   void cache_wb(Address line);
1796   void cache_wbsync(bool is_pre);
1797 #endif // _LP64
1798 
1799   void vallones(XMMRegister dst, int vector_len);
<span class="line-added">1800 </span>
<span class="line-added">1801   #include &quot;asm/macroAssembler_common.hpp&quot;</span>
1802 };
1803 
1804 /**
1805  * class SkipIfEqual:
1806  *
1807  * Instantiating this class will result in assembly code being output that will
1808  * jump around any code emitted between the creation of the instance and it&#39;s
1809  * automatic destruction at the end of a scope block, depending on the value of
1810  * the flag passed to the constructor, which will be checked at run-time.
1811  */
1812 class SkipIfEqual {
1813  private:
1814   MacroAssembler* _masm;
1815   Label _label;
1816 
1817  public:
1818    SkipIfEqual(MacroAssembler*, const bool* flag_addr, bool value);
1819    ~SkipIfEqual();
1820 };
1821 
</pre>
</td>
</tr>
</table>
<center><a href="macroAssembler_x86.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="sharedRuntime_x86_32.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>