TODO:
- [ ] Mapping in verilog
- [ ] add back to t7 based on t6
- [ ] add to the triggerOut for bad subframe cases
- [ ] update to: read even cols for all rows 1 tap, then read odd all cols 1 tap