asic_loaded	,	V_8
E3G_ADAT_CLOCK	,	V_83
check_asic_status	,	F_1
FW_3G_ASIC	,	V_62
msleep	,	F_30
ECHO_CLOCK_BIT_ADAT	,	V_59
"set_sample_rate: Cannot set sample rate - "	,	L_4
input_clock	,	V_68
box_type	,	V_60
E3G_ASIC_NOT_LOADED	,	V_7
"Input clock 0x%x not supported for Echo3G\n"	,	L_12
ext_box_status	,	V_6
lock	,	V_30
ctl	,	V_14
"Set Echo3G clock to INTERNAL\n"	,	L_8
E3G_SPDIF_SAMPLE_RATE1	,	V_38
E3G_SPDIF_SAMPLE_RATE0	,	V_37
wait_handshake	,	F_2
"WriteControlReg: not written, no change\n"	,	L_3
set_digital_mode	,	F_11
E3G_88KHZ	,	V_72
frq	,	V_15
set_spdif_bits	,	F_24
e3g_frq_register	,	V_13
EIO	,	V_4
output_gain	,	V_33
"WriteControlReg: Setting 0x%x, 0x%x\n"	,	L_2
status_clocks	,	V_50
DSP_VC_TEST_ASIC	,	V_9
E3G_CLOCK_DETECT_BIT_ADAT	,	V_58
base_rate	,	V_66
ECHO_CLOCK_INTERNAL	,	V_69
force	,	V_16
clocks_from_dsp	,	V_48
DIGITAL_MODE_SPDIF_RCA	,	V_54
E3G_CLOCK_DETECT_BIT_SPDIF96	,	V_81
clear_handshake	,	F_4
dsp_code	,	V_10
ENODEV	,	V_11
echoaudio	,	V_1
send_vector	,	F_5
dsp_set_digital_mode	,	F_13
DIGITAL_MODE_ADAT	,	V_29
ECHO_CLOCK_SPDIF	,	V_79
DE_INIT	,	F_7
load_asic	,	F_27
ECHOCARD_HAS_INPUT_GAIN	,	F_18
E3G_SPDIF_OPTICAL_MODE	,	V_89
set_input_clock	,	F_32
"SetSampleRate: %d clock %x\n"	,	L_6
u16	,	T_3
asic_code	,	V_63
DIGITAL_MODE_SPDIF_OPTICAL	,	V_55
spin_unlock_irq	,	F_23
chip	,	V_2
u8	,	T_2
num_busses_in	,	F_16
err	,	V_21
clock_bits	,	V_49
EAGAIN	,	V_25
i	,	V_22
"set_input_clock:\n"	,	L_7
comm_page	,	V_5
prof	,	V_46
o	,	V_23
E3G_SPDIF_NOT_AUDIO	,	V_42
E3G_48KHZ	,	V_64
EINVAL	,	V_27
E3G_CONTINUOUS_CLOCK	,	V_75
"Set Echo3G clock to ADAT\n"	,	L_10
box_status	,	V_3
set_monitor_gain	,	F_17
input_gain	,	V_32
sample_rate	,	V_47
ECHO_CLOCK_WORD	,	V_84
"set_digital_mode(%d)\n"	,	L_14
monitor_gain	,	V_31
"box_status=%x\n"	,	L_1
snd_BUG_ON	,	F_12
control_reg	,	V_34
set_input_gain	,	F_19
set_professional_spdif	,	F_25
E3G_SPDIF_PRO_MODE	,	V_40
ECHO_CLOCK_BIT_INTERNAL	,	V_51
mdelay	,	F_28
set_sample_rate	,	F_31
E3G_CLOCK_DETECT_BIT_WORD	,	V_52
update_input_line_level	,	F_20
mode	,	V_19
E3G_CLOCK_DETECT_BIT_SPDIF	,	V_56
ECHO_CLOCK_BIT_SPDIF	,	V_57
set_output_gain	,	F_21
E3G_MAGIC_NUMBER	,	V_77
u32	,	T_1
spin_lock_irq	,	F_14
"Set Echo3G clock to SPDIF\n"	,	L_9
non_audio_spdif	,	V_41
E3G_96KHZ	,	V_71
write_control_reg	,	F_9
professional_spdif	,	V_39
digital_mode	,	V_28
load_asic_generic	,	F_29
E3G_DOUBLE_SPEED_MODE	,	V_76
get_frq_reg	,	F_8
E3G_FREQ_REG_MAX	,	V_78
E3G_SPDIF_24_BIT	,	V_43
"Digital mode not supported: %d\n"	,	L_13
E3G_WORD_CLOCK	,	V_85
E3G_BOX_TYPE_MASK	,	V_12
update_output_line_level	,	F_22
E3G_32KHZ	,	V_74
E3G_CLOCK_DETECT_BIT_WORD96	,	V_86
E3G_CLOCK_CLEAR_MASK	,	V_70
DE_ACT	,	F_10
E3G_DIGITAL_MODE_CLEAR_MASK	,	V_88
digital_modes	,	V_26
pipe_alloc_mask	,	V_24
num_busses_out	,	F_15
E3G_FREQ_REG_DEFAULT	,	V_65
frq_reg	,	V_67
rate	,	V_35
DSP_FNC_LOAD_3G_ASIC	,	V_61
cpu_to_le32	,	F_3
le32_to_cpu	,	F_6
E3G_ADAT_MODE	,	V_90
ECHO_CLOCK_BIT_WORD	,	V_53
detect_input_clocks	,	F_26
E3G_SPDIF_COPY_PERMIT	,	V_45
DSP_VC_WRITE_CONTROL_REG	,	V_18
E3G_44KHZ	,	V_73
"clock not set to CLK_CLOCKININTERNAL\n"	,	L_5
"Set Echo3G clock to WORD\n"	,	L_11
previous_mode	,	V_20
incompatible_clock	,	V_87
ECHO_CLOCK_ADAT	,	V_82
E3G_SPDIF_CLOCK	,	V_80
control_register	,	V_17
E3G_SPDIF_FORMAT_CLEAR_MASK	,	V_36
E3G_SPDIF_TWO_CHANNEL	,	V_44
