# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../COUNTER_IP.srcs/sources_1/imports/new/DIG_TIMER.vhd" \
"../../../../COUNTER_IP.srcs/sim_1/imports/new/DIG_TIMER_TB_PERIODIC.vhd" \

# Do not sort compile order
nosort
