vendor_name = ModelSim
source_file = 1, C:/Users/Bugra/Documents/cpld/func/func.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bugra/Documents/cpld/func/db/func.cbx.xml
design_name = func
instance = comp, \x2~I\, x2, func, 1
instance = comp, \x3~I\, x3, func, 1
instance = comp, \x1~I\, x1, func, 1
instance = comp, \f~0\, f~0, func, 1
instance = comp, \f~I\, f, func, 1
