//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<58>;
	.reg .b32 	%r<162>;
	.reg .f32 	%f<105>;
	.reg .b64 	%rd<54>;
	.loc	1 19 0                          // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_0];
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_1];
$L__tmp0:
	.loc	1 22 28                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:22:33
	shl.b32 	%r75, %r1, 6;
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_2];
	.loc	1 23 44                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:23:44
	mov.u32 	%r76, %tid.x;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_3];
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_4];
	bfe.u32 	%r78, %r76, 6, 2;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_5];
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_10_param_6];
	.loc	1 23 23                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:23:23
	or.b32  	%r79, %r75, %r78;
	or.b32  	%r80, %r79, 4;
	or.b32  	%r81, %r79, 8;
	or.b32  	%r82, %r79, 12;
	or.b32  	%r83, %r79, 16;
	or.b32  	%r84, %r79, 20;
	or.b32  	%r85, %r79, 24;
	or.b32  	%r86, %r79, 28;
	or.b32  	%r87, %r79, 32;
	or.b32  	%r88, %r79, 36;
	or.b32  	%r89, %r79, 40;
	or.b32  	%r90, %r79, 44;
	or.b32  	%r91, %r79, 48;
	or.b32  	%r92, %r79, 52;
	or.b32  	%r93, %r79, 56;
	or.b32  	%r94, %r79, 60;
	.loc	1 25 28                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:25:33
	shl.b32 	%r95, %r2, 6;
	.loc	1 26 44                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:26:44
	and.b32  	%r96, %r76, 63;
	.loc	1 26 23                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:26:23
	or.b32  	%r97, %r95, %r96;
	.loc	1 27 21                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:27:21
	setp.lt.s32 	%p1, %r97, 35;
	.loc	1 32 35                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:32:35
	mad.lo.s32 	%r98, %r79, 35, %r97;
	mad.lo.s32 	%r99, %r80, 35, %r97;
	mad.lo.s32 	%r100, %r81, 35, %r97;
	mad.lo.s32 	%r101, %r82, 35, %r97;
	mad.lo.s32 	%r102, %r83, 35, %r97;
	mad.lo.s32 	%r103, %r84, 35, %r97;
	mad.lo.s32 	%r104, %r85, 35, %r97;
	mad.lo.s32 	%r105, %r86, 35, %r97;
	mad.lo.s32 	%r106, %r87, 35, %r97;
	mad.lo.s32 	%r107, %r88, 35, %r97;
	mad.lo.s32 	%r108, %r89, 35, %r97;
	mad.lo.s32 	%r109, %r90, 35, %r97;
	mad.lo.s32 	%r110, %r91, 35, %r97;
	mad.lo.s32 	%r111, %r92, 35, %r97;
	mad.lo.s32 	%r112, %r93, 35, %r97;
	mad.lo.s32 	%r113, %r94, 35, %r97;
	.loc	1 32 30                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:32:30
	mul.wide.s32 	%rd33, %r98, 4;
	add.s64 	%rd1, %rd26, %rd33;
	mul.wide.s32 	%rd34, %r99, 4;
	add.s64 	%rd2, %rd26, %rd34;
	mul.wide.s32 	%rd35, %r100, 4;
	add.s64 	%rd3, %rd26, %rd35;
	mul.wide.s32 	%rd36, %r101, 4;
	add.s64 	%rd4, %rd26, %rd36;
	mul.wide.s32 	%rd37, %r102, 4;
	add.s64 	%rd5, %rd26, %rd37;
	mul.wide.s32 	%rd38, %r103, 4;
	add.s64 	%rd6, %rd26, %rd38;
	mul.wide.s32 	%rd39, %r104, 4;
	add.s64 	%rd7, %rd26, %rd39;
	mul.wide.s32 	%rd40, %r105, 4;
	add.s64 	%rd8, %rd26, %rd40;
	mul.wide.s32 	%rd41, %r106, 4;
	add.s64 	%rd9, %rd26, %rd41;
	mul.wide.s32 	%rd42, %r107, 4;
	add.s64 	%rd10, %rd26, %rd42;
	mul.wide.s32 	%rd43, %r108, 4;
	add.s64 	%rd11, %rd26, %rd43;
	mul.wide.s32 	%rd44, %r109, 4;
	add.s64 	%rd12, %rd26, %rd44;
	mul.wide.s32 	%rd45, %r110, 4;
	add.s64 	%rd13, %rd26, %rd45;
	mul.wide.s32 	%rd46, %r111, 4;
	add.s64 	%rd14, %rd26, %rd46;
	mul.wide.s32 	%rd47, %r112, 4;
	add.s64 	%rd15, %rd26, %rd47;
	mul.wide.s32 	%rd48, %r113, 4;
	add.s64 	%rd16, %rd26, %rd48;
	.loc	1 32 43                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:32:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:33:30
	mul.wide.s32 	%rd49, %r97, 4;
	add.s64 	%rd17, %rd27, %rd49;
	.loc	1 33 35                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:34:30
	add.s64 	%rd18, %rd28, %rd49;
	.loc	1 34 35                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:34:35
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd18 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r20;
	.loc	1 35 31                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:35:31
	add.s64 	%rd19, %rd29, %rd49;
	.loc	1 35 36                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:35:36
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:36:31
	add.s64 	%rd20, %rd30, %rd49;
	.loc	1 36 36                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:36:36
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:37:31
	add.s64 	%rd21, %rd31, %rd49;
	.loc	1 37 36                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:37:36
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 40 18                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:40:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 41 26                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:41:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 32 43                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:32:43
	mov.b32 	%f4, %r18;
	mov.b32 	%f5, %r17;
	mov.b32 	%f6, %r16;
	mov.b32 	%f7, %r15;
	mov.b32 	%f8, %r14;
	mov.b32 	%f9, %r13;
	mov.b32 	%f10, %r12;
	mov.b32 	%f11, %r11;
	mov.b32 	%f12, %r10;
	mov.b32 	%f13, %r9;
	mov.b32 	%f14, %r8;
	mov.b32 	%f15, %r7;
	mov.b32 	%f16, %r6;
	mov.b32 	%f17, %r5;
	mov.b32 	%f18, %r4;
	mov.b32 	%f19, %r3;
	.loc	1 37 36                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:37:36
	mov.b32 	%f20, %r23;
	.loc	1 23 44                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:23:44
	shl.b32 	%r114, %r76, 2;
	and.b32  	%r115, %r114, 60;
	.loc	1 23 23                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:23:23
	or.b32  	%r116, %r75, %r115;
	.loc	1 31 19                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:31:19
	bfe.s32 	%r117, %r1, 25, 1;
	shr.u32 	%r118, %r117, 22;
	add.s32 	%r119, %r116, %r118;
	shr.s32 	%r120, %r119, 10;
	.loc	1 30 19                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:30:19
	and.b32  	%r121, %r119, -1024;
	sub.s32 	%r122, %r116, %r121;
	.loc	1 26 44                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:26:44
	bfe.u32 	%r123, %r76, 4, 4;
	.loc	1 26 23                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:26:23
	or.b32  	%r124, %r123, %r95;
	.loc	1 27 21                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:27:21
	setp.lt.s32 	%p41, %r95, 0;
	.loc	1 26 23                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:26:23
	or.b32  	%r125, %r124, 32;
	.loc	1 27 21                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:27:21
	setp.lt.s32 	%p40, %r125, 35;
	.loc	1 26 23                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:26:23
	or.b32  	%r126, %r124, 16;
	.loc	1 27 21                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:27:21
	setp.lt.s32 	%p39, %r126, 35;
	setp.lt.s32 	%p38, %r124, 35;
	.loc	1 43 18                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:43:18
	mov.b32 	%r26, %f3;
	mov.b32 	%r25, 1065353216;
	// begin inline asm
	div.full.f32 %r24, %r25, %r26;
	// end inline asm
	mov.b32 	%f21, %r24;
	.loc	1 38 18                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:38:18
	mov.b32 	%f22, %r19;
	sub.f32 	%f23, %f19, %f22;
	sub.f32 	%f24, %f18, %f22;
	sub.f32 	%f25, %f17, %f22;
	sub.f32 	%f26, %f16, %f22;
	sub.f32 	%f27, %f15, %f22;
	sub.f32 	%f28, %f14, %f22;
	sub.f32 	%f29, %f13, %f22;
	sub.f32 	%f30, %f12, %f22;
	sub.f32 	%f31, %f11, %f22;
	sub.f32 	%f32, %f10, %f22;
	sub.f32 	%f33, %f9, %f22;
	sub.f32 	%f34, %f8, %f22;
	sub.f32 	%f35, %f7, %f22;
	sub.f32 	%f36, %f6, %f22;
	sub.f32 	%f37, %f5, %f22;
	sub.f32 	%f38, %f4, %f22;
	.loc	1 46 19                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:46:19
	mul.f32 	%f39, %f38, %f21;
	mul.f32 	%f40, %f37, %f21;
	mul.f32 	%f41, %f36, %f21;
	mul.f32 	%f42, %f35, %f21;
	mul.f32 	%f43, %f34, %f21;
	mul.f32 	%f44, %f33, %f21;
	mul.f32 	%f45, %f32, %f21;
	mul.f32 	%f46, %f31, %f21;
	mul.f32 	%f47, %f30, %f21;
	mul.f32 	%f48, %f29, %f21;
	mul.f32 	%f49, %f28, %f21;
	mul.f32 	%f50, %f27, %f21;
	mul.f32 	%f51, %f26, %f21;
	mul.f32 	%f52, %f25, %f21;
	mul.f32 	%f53, %f24, %f21;
	mul.f32 	%f54, %f23, %f21;
	.loc	1 47 20                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:47:20
	mov.b32 	%f55, %r21;
	.loc	1 48 20                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:48:20
	mov.b32 	%f56, %r22;
	fma.rn.f32 	%f57, %f54, %f55, %f56;
	fma.rn.f32 	%f58, %f53, %f55, %f56;
	fma.rn.f32 	%f59, %f52, %f55, %f56;
	fma.rn.f32 	%f60, %f51, %f55, %f56;
	fma.rn.f32 	%f61, %f50, %f55, %f56;
	fma.rn.f32 	%f62, %f49, %f55, %f56;
	fma.rn.f32 	%f63, %f48, %f55, %f56;
	fma.rn.f32 	%f64, %f47, %f55, %f56;
	fma.rn.f32 	%f65, %f46, %f55, %f56;
	fma.rn.f32 	%f66, %f45, %f55, %f56;
	fma.rn.f32 	%f67, %f44, %f55, %f56;
	fma.rn.f32 	%f68, %f43, %f55, %f56;
	fma.rn.f32 	%f69, %f42, %f55, %f56;
	fma.rn.f32 	%f70, %f41, %f55, %f56;
	fma.rn.f32 	%f71, %f40, %f55, %f56;
	fma.rn.f32 	%f72, %f39, %f55, %f56;
	.loc	1 50 20                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:50:20
	setp.gt.f32 	%p42, %f72, 0f00000000;
	setp.gt.f32 	%p43, %f71, 0f00000000;
	setp.gt.f32 	%p44, %f70, 0f00000000;
	setp.gt.f32 	%p45, %f69, 0f00000000;
	setp.gt.f32 	%p46, %f68, 0f00000000;
	setp.gt.f32 	%p47, %f67, 0f00000000;
	setp.gt.f32 	%p48, %f66, 0f00000000;
	setp.gt.f32 	%p49, %f65, 0f00000000;
	setp.gt.f32 	%p50, %f64, 0f00000000;
	setp.gt.f32 	%p51, %f63, 0f00000000;
	setp.gt.f32 	%p52, %f62, 0f00000000;
	setp.gt.f32 	%p53, %f61, 0f00000000;
	setp.gt.f32 	%p54, %f60, 0f00000000;
	setp.gt.f32 	%p55, %f59, 0f00000000;
	setp.gt.f32 	%p56, %f58, 0f00000000;
	setp.gt.f32 	%p57, %f57, 0f00000000;
	.loc	1 51 20                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:51:20
	mul.f32 	%f73, %f57, %f20;
	mul.f32 	%f74, %f58, %f20;
	mul.f32 	%f75, %f59, %f20;
	mul.f32 	%f76, %f60, %f20;
	mul.f32 	%f77, %f61, %f20;
	mul.f32 	%f78, %f62, %f20;
	mul.f32 	%f79, %f63, %f20;
	mul.f32 	%f80, %f64, %f20;
	mul.f32 	%f81, %f65, %f20;
	mul.f32 	%f82, %f66, %f20;
	mul.f32 	%f83, %f67, %f20;
	mul.f32 	%f84, %f68, %f20;
	mul.f32 	%f85, %f69, %f20;
	mul.f32 	%f86, %f70, %f20;
	mul.f32 	%f87, %f71, %f20;
	mul.f32 	%f88, %f72, %f20;
	.loc	1 52 35                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:52:35
	selp.f32 	%f89, %f57, %f73, %p57;
	selp.f32 	%f90, %f58, %f74, %p56;
	selp.f32 	%f91, %f59, %f75, %p55;
	selp.f32 	%f92, %f60, %f76, %p54;
	selp.f32 	%f93, %f61, %f77, %p53;
	selp.f32 	%f94, %f62, %f78, %p52;
	selp.f32 	%f95, %f63, %f79, %p51;
	selp.f32 	%f96, %f64, %f80, %p50;
	selp.f32 	%f97, %f65, %f81, %p49;
	selp.f32 	%f98, %f66, %f82, %p48;
	selp.f32 	%f99, %f67, %f83, %p47;
	selp.f32 	%f100, %f68, %f84, %p46;
	selp.f32 	%f101, %f69, %f85, %p45;
	selp.f32 	%f102, %f70, %f86, %p44;
	selp.f32 	%f103, %f71, %f87, %p43;
	selp.f32 	%f104, %f72, %f88, %p42;
	.loc	1 53 35                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:53:35
	shl.b32 	%r127, %r124, 10;
	shl.b32 	%r128, %r126, 10;
	shl.b32 	%r129, %r125, 10;
	.loc	1 53 30                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:53:30
	mad.lo.s32 	%r130, %r120, 35840, %r122;
	.loc	1 53 40                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:53:40
	add.s32 	%r131, %r130, %r127;
	add.s32 	%r132, %r130, %r128;
	add.s32 	%r133, %r130, %r129;
	add.s32 	%r134, %r131, 49152;
	.loc	1 53 25                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:53:25
	mul.wide.s32 	%rd50, %r131, 4;
	add.s64 	%rd22, %rd32, %rd50;
	mul.wide.s32 	%rd51, %r132, 4;
	add.s64 	%rd23, %rd32, %rd51;
	mul.wide.s32 	%rd52, %r133, 4;
	add.s64 	%rd24, %rd32, %rd52;
	mul.wide.s32 	%rd53, %r134, 4;
	add.s64 	%rd25, %rd32, %rd53;
	.loc	1 53 58                         // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:53:58
	shl.b32 	%r135, %r76, 6;
	and.b32  	%r136, %r135, 4032;
	or.b32  	%r137, %r136, %r78;
	and.b32  	%r138, %r114, 1020;
	shr.u32 	%r139, %r136, 2;
	mov.u32 	%r140, global_smem;
	add.s32 	%r141, %r140, %r139;
	shl.b32 	%r142, %r137, 2;
	add.s32 	%r27, %r141, %r142;
	mov.b32 	%r28, %f89;
	mov.pred 	%p22, -1;
	// begin inline asm
	@%p22 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r27, 16;
	mov.b32 	%r30, %f90;
	// begin inline asm
	@%p22 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r27, 32;
	mov.b32 	%r32, %f91;
	// begin inline asm
	@%p22 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r27, 48;
	mov.b32 	%r34, %f92;
	// begin inline asm
	@%p22 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	add.s32 	%r35, %r27, 64;
	mov.b32 	%r36, %f93;
	// begin inline asm
	@%p22 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	add.s32 	%r37, %r27, 80;
	mov.b32 	%r38, %f94;
	// begin inline asm
	@%p22 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r27, 96;
	mov.b32 	%r40, %f95;
	// begin inline asm
	@%p22 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r27, 112;
	mov.b32 	%r42, %f96;
	// begin inline asm
	@%p22 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r27, 128;
	mov.b32 	%r44, %f97;
	// begin inline asm
	@%p22 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r27, 144;
	mov.b32 	%r46, %f98;
	// begin inline asm
	@%p22 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r27, 160;
	mov.b32 	%r48, %f99;
	// begin inline asm
	@%p22 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r27, 176;
	mov.b32 	%r50, %f100;
	// begin inline asm
	@%p22 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r27, 192;
	mov.b32 	%r52, %f101;
	// begin inline asm
	@%p22 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r27, 208;
	mov.b32 	%r54, %f102;
	// begin inline asm
	@%p22 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r27, 224;
	mov.b32 	%r56, %f103;
	// begin inline asm
	@%p22 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r27, 240;
	mov.b32 	%r58, %f104;
	// begin inline asm
	@%p22 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r143, %r76, 240;
	add.s32 	%r144, %r140, %r143;
	shl.b32 	%r145, %r138, 2;
	add.s32 	%r146, %r144, %r145;
	or.b32  	%r147, %r138, 1024;
	shr.u32 	%r148, %r147, 2;
	and.b32  	%r149, %r148, 496;
	add.s32 	%r150, %r140, %r149;
	add.s32 	%r151, %r150, %r145;
	ld.shared.v4.u32 	{%r63, %r64, %r65, %r66}, [%r151+4096];
	or.b32  	%r152, %r138, 2048;
	shr.u32 	%r153, %r152, 2;
	and.b32  	%r154, %r153, 752;
	add.s32 	%r155, %r140, %r154;
	add.s32 	%r156, %r155, %r145;
	ld.shared.v4.u32 	{%r67, %r68, %r69, %r70}, [%r156+8192];
	or.b32  	%r157, %r138, 3072;
	shr.u32 	%r158, %r157, 2;
	and.b32  	%r159, %r158, 1008;
	add.s32 	%r160, %r140, %r159;
	add.s32 	%r161, %r160, %r145;
	ld.shared.v4.u32 	{%r71, %r72, %r73, %r74}, [%r161+12288];
	ld.shared.v4.u32 	{%r59, %r60, %r61, %r62}, [%r146];
	// begin inline asm
	@%p38 st.global.v4.b32 [ %rd22 + 0 ], { %r59, %r60, %r61, %r62 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd23 + 0 ], { %r63, %r64, %r65, %r66 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.v4.b32 [ %rd24 + 0 ], { %r67, %r68, %r69, %r70 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.v4.b32 [ %rd25 + 0 ], { %r71, %r72, %r73, %r74 };
	// end inline asm
	.loc	1 53 4                          // cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py:53:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/v2/cv2tiyu5u2jqqqxabyv3yfon7hzadfhjlrisoz7ysxwfjpozvxwj.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 50
.b8 116
.b8 105
.b8 121
.b8 117
.b8 53
.b8 117
.b8 50
.b8 106
.b8 113
.b8 113
.b8 113
.b8 120
.b8 97
.b8 98
.b8 121
.b8 118
.b8 51
.b8 121
.b8 102
.b8 111
.b8 110
.b8 55
.b8 104
.b8 122
.b8 97
.b8 100
.b8 102
.b8 104
.b8 106
.b8 108
.b8 114
.b8 105
.b8 115
.b8 111
.b8 122
.b8 55
.b8 121
.b8 115
.b8 120
.b8 119
.b8 102
.b8 106
.b8 112
.b8 111
.b8 122
.b8 118
.b8 120
.b8 119
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 50
.b8 0
	}
	.section	.debug_macinfo	{	}
