INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Final_228/Final_228.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Final_228/Final_228.srcs/sim_1/new/register_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_TB
