# MEMORY_MODULE / DMA/MM2S
# 6 register(s)
#
# Format: NAME @ OFFSET [WIDTH TYPE reset=VALUE] "DESCRIPTION"
#   BITS    FIELD_NAME                   TYPE  "DESCRIPTION"

DMA_MM2S_0_Ctrl @ 0x000001DE10 [32 rw reset=1] "DMA Control Register MM2S Ch0"
  15:8    Controller_ID                rw  "Task-complete-token controller ID field"
  4       Compression_Enable           rw  "Enable compression. 0=no compression; 1=compression may be enabled by BD"
  1       Reset                        rw  "Reset MM2S0"

DMA_MM2S_0_Start_Queue @ 0x000001DE14 [32 wo] "DMA Control Register MM2S Ch0"
  31      Enable_Token_Issue           wo  "Issue a token when this task is complete"
  23:16   Repeat_Count                 wo  "Repeat this task this many times (actual-1); Range [1:256]"
  3:0     Start_BD_ID                  wo  "First BD for this task (in-order-mode only)"

DMA_MM2S_1_Ctrl @ 0x000001DE18 [32 rw reset=1] "DMA Control Register MM2S Ch1"
  15:8    Controller_ID                rw  "Task-complete-token controller ID field"
  4       Compression_Enable           rw  "Enable compression. 0=no compression; 1=compression may be enabled by BD"
  1       Reset                        rw  "Reset MM2S0"

DMA_MM2S_1_Start_Queue @ 0x000001DE1C [32 wo] "DMA Control Register MM2S Ch1"
  31      Enable_Token_Issue           wo  "Issue a token when this task is complete"
  23:16   Repeat_Count                 wo  "Repeat this task this many times (actual-1); Range [1:256]"
  3:0     Start_BD_ID                  wo  "First BD for this task (in-order-mode only)"

DMA_MM2S_Status_0 @ 0x000001DF10 [32 mixed] "DMA MM2S Status Register Ch0"
  27:24   Cur_BD                       ro  "Current BD channel is operating on"
  22:20   Task_Queue_Size              ro  "Current number of tasks in queue"
  19      Channel_Running              ro  "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
  18      Task_Queue_Overflow          wtc  "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
  11      Error_BD_Invalid             ro  "Error: BD loaded by channel has valid bit not set"
  5       Stalled_TCT                  ro  "Channel stalled due to task complete token backpressure"
  4       Stalled_Stream_Backpressure  ro  "Channel stalled on stream access"
  3       Stalled_Lock_Rel             ro  "Channel stalled while requesting lock release"
  2       Stalled_Lock_Acq             ro  "Channel stalled while requesting lock acquire"
  1:0     Status                       ro  "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"

DMA_MM2S_Status_1 @ 0x000001DF14 [32 mixed] "DMA MM2S Status Register Ch1"
  27:24   Cur_BD                       ro  "Current BD channel is operating on"
  22:20   Task_Queue_Size              ro  "Current number of tasks in queue"
  19      Channel_Running              ro  "0=channel data path idle AND queue empty; 1=channel operating on a transfer OR queue not empty"
  18      Task_Queue_Overflow          wtc  "Attempt to write to full task queue, channel 0. Sticky bit, write to clear"
  11      Error_BD_Invalid             ro  "Error: BD loaded by channel has valid bit not set"
  5       Stalled_TCT                  ro  "Channel stalled due to task complete token backpressure"
  4       Stalled_Stream_Backpressure  ro  "Channel stalled on stream access"
  3       Stalled_Lock_Rel             ro  "Channel stalled while requesting lock release"
  2       Stalled_Lock_Acq             ro  "Channel stalled while requesting lock acquire"
  1:0     Status                       ro  "Channel control state machine status. Encoding is: 00=IDLE, 01=STARTING, 10=RUNNING"
