--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Nov 02 19:53:57 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Key_Input
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            195 items scored, 42 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             clk_cnt_126__i8  (from clk_c +)
   Destination:    FD1P3IX    CD             clk_200hz_75  (to clk_c +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path clk_cnt_126__i8 to clk_200hz_75 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: clk_cnt_126__i8 to clk_200hz_75

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_126__i8 (from clk_c)
Route         2   e 1.198                                  clk_cnt[8]
LUT4        ---     0.493              C to Z              i3_4_lut
Route         1   e 0.941                                  n894
LUT4        ---     0.493              B to Z              i591_3_lut
Route         2   e 1.141                                  n955
LUT4        ---     0.493              B to Z              i613_4_lut
Route         1   e 0.941                                  n977
LUT4        ---     0.493              B to Z              i1_4_lut_adj_1
Route         1   e 0.941                                  n903
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             clk_cnt_126__i4  (from clk_c +)
   Destination:    FD1P3IX    CD             clk_200hz_75  (to clk_c +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path clk_cnt_126__i4 to clk_200hz_75 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: clk_cnt_126__i4 to clk_200hz_75

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_126__i4 (from clk_c)
Route         2   e 1.198                                  clk_cnt[4]
LUT4        ---     0.493              A to Z              i3_4_lut
Route         1   e 0.941                                  n894
LUT4        ---     0.493              B to Z              i591_3_lut
Route         2   e 1.141                                  n955
LUT4        ---     0.493              B to Z              i613_4_lut
Route         1   e 0.941                                  n977
LUT4        ---     0.493              B to Z              i1_4_lut_adj_1
Route         1   e 0.941                                  n903
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.


Error:  The following path violates requirements by 2.738ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             clk_cnt_126__i3  (from clk_c +)
   Destination:    FD1P3IX    CD             clk_200hz_75  (to clk_c +)

   Delay:                   7.578ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

      7.578ns data_path clk_cnt_126__i3 to clk_200hz_75 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 2.738ns

 Path Details: clk_cnt_126__i3 to clk_200hz_75

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_126__i3 (from clk_c)
Route         2   e 1.198                                  clk_cnt[3]
LUT4        ---     0.493              B to Z              i3_4_lut
Route         1   e 0.941                                  n894
LUT4        ---     0.493              B to Z              i591_3_lut
Route         2   e 1.141                                  n955
LUT4        ---     0.493              B to Z              i613_4_lut
Route         1   e 0.941                                  n977
LUT4        ---     0.493              B to Z              i1_4_lut_adj_1
Route         1   e 0.941                                  n903
                  --------
                    7.578  (31.9% logic, 68.1% route), 5 logic levels.

Warning: 7.738 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_200hz]
            23 items scored, 4 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.479ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             ind_keys_r_i1  (from clk_200hz +)
   Destination:    FD1S3AX    D              key_pulse2_i0_i1  (to clk_200hz -)

   Delay:                   2.819ns  (33.2% logic, 66.8% route), 2 logic levels.

 Constraint Details:

      2.819ns data_path ind_keys_r_i1 to key_pulse2_i0_i1 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 0.479ns

 Path Details: ind_keys_r_i1 to key_pulse2_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ind_keys_r_i1 (from clk_200hz)
Route         1   e 0.941                                  ind_keys_r[1]
LUT4        ---     0.493              A to Z              and_38_i2_2_lut
Route         1   e 0.941                                  key_pulse2_3__N_53[1]
                  --------
                    2.819  (33.2% logic, 66.8% route), 2 logic levels.


Error:  The following path violates requirements by 0.479ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             ind_keys_r_i2  (from clk_200hz +)
   Destination:    FD1S3AX    D              key_pulse2_i0_i2  (to clk_200hz -)

   Delay:                   2.819ns  (33.2% logic, 66.8% route), 2 logic levels.

 Constraint Details:

      2.819ns data_path ind_keys_r_i2 to key_pulse2_i0_i2 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 0.479ns

 Path Details: ind_keys_r_i2 to key_pulse2_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ind_keys_r_i2 (from clk_200hz)
Route         1   e 0.941                                  ind_keys_r[2]
LUT4        ---     0.493              A to Z              and_38_i3_2_lut
Route         1   e 0.941                                  key_pulse2_3__N_53[2]
                  --------
                    2.819  (33.2% logic, 66.8% route), 2 logic levels.


Error:  The following path violates requirements by 0.479ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             ind_keys_r_i3  (from clk_200hz +)
   Destination:    FD1S3AX    D              key_pulse2_i0_i3  (to clk_200hz -)

   Delay:                   2.819ns  (33.2% logic, 66.8% route), 2 logic levels.

 Constraint Details:

      2.819ns data_path ind_keys_r_i3 to key_pulse2_i0_i3 violates
      2.500ns delay constraint less
      0.160ns L_S requirement (totaling 2.340ns) by 0.479ns

 Path Details: ind_keys_r_i3 to key_pulse2_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              ind_keys_r_i3 (from clk_200hz)
Route         1   e 0.941                                  ind_keys_r[3]
LUT4        ---     0.493              A to Z              and_38_i4_2_lut
Route         1   e 0.941                                  key_pulse2_3__N_53[3]
                  --------
                    2.819  (33.2% logic, 66.8% route), 2 logic levels.

Warning: 2.979 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     7.738 ns|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_200hz]               |     5.000 ns|     5.958 ns|     2 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n881                                    |       1|      20|     43.48%
                                        |        |        |
n882                                    |       1|      20|     43.48%
                                        |        |        |
n883                                    |       1|      20|     43.48%
                                        |        |        |
n880                                    |       1|      18|     39.13%
                                        |        |        |
n884                                    |       1|      18|     39.13%
                                        |        |        |
n879                                    |       1|      14|     30.43%
                                        |        |        |
n885                                    |       1|      12|     26.09%
                                        |        |        |
clk_c_enable_6                          |       1|      11|     23.91%
                                        |        |        |
n903                                    |       1|      11|     23.91%
                                        |        |        |
n955                                    |       2|      10|     21.74%
                                        |        |        |
n894                                    |       1|       8|     17.39%
                                        |        |        |
n977                                    |       1|       8|     17.39%
                                        |        |        |
clk_cnt[0]                              |       2|       7|     15.22%
                                        |        |        |
n939                                    |       1|       7|     15.22%
                                        |        |        |
clk_cnt[1]                              |       2|       6|     13.04%
                                        |        |        |
n74                                     |       1|       6|     13.04%
                                        |        |        |
n75                                     |       1|       6|     13.04%
                                        |        |        |
n878                                    |       1|       6|     13.04%
                                        |        |        |
n938                                    |       2|       6|     13.04%
                                        |        |        |
clk_cnt[2]                              |       2|       5|     10.87%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 46  Score: 42243

Constraints cover  218 paths, 72 nets, and 151 connections (74.4% coverage)


Peak memory: 76857344 bytes, TRCE: 1175552 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
