// Seed: 1248340921
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_5;
  assign id_5 = id_2;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_2 = 1;
  initial cover (id_4);
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    output wire id_8,
    input wand id_9,
    input supply1 id_10,
    output tri0 id_11,
    input uwire id_12,
    inout wand id_13,
    output wand id_14
);
  wire id_16;
  module_0(
      id_16, id_16, id_16, id_16
  );
endmodule
