
art_pi2_exp_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8cc  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f4  0800eb80  0800eb80  0000fb80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f374  0800f374  000116f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f374  0800f374  00010374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f37c  0800f37c  000116f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800f37c  0800f37c  0001037c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f388  0800f388  00010388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006f0  24000000  0800f38c  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000568  240006f0  0800fa7c  000116f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  00012000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000116f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000216e9  00000000  00000000  0001171e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e71  00000000  00000000  00032e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a40  00000000  00000000  00037c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001409  00000000  00000000  000396b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037d7a  00000000  00000000  0003aac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023099  00000000  00000000  0007283b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001538c2  00000000  00000000  000958d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e9196  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ca4  00000000  00000000  001e91dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  001f0e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240006f0 	.word	0x240006f0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800eb64 	.word	0x0800eb64

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240006f4 	.word	0x240006f4
 80002ec:	0800eb64 	.word	0x0800eb64

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08c      	sub	sp, #48	@ 0x30
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2220      	movs	r2, #32
 80006e2:	2100      	movs	r1, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f00a f88a 	bl	800a7fe <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ea:	4b31      	ldr	r3, [pc, #196]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006ec:	4a31      	ldr	r2, [pc, #196]	@ (80007b4 <MX_ADC1_Init+0xe8>)
 80006ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006f0:	4b2f      	ldr	r3, [pc, #188]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006fc:	4b2c      	ldr	r3, [pc, #176]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000702:	4b2b      	ldr	r3, [pc, #172]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000708:	4b29      	ldr	r3, [pc, #164]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800070a:	2204      	movs	r2, #4
 800070c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800070e:	4b28      	ldr	r3, [pc, #160]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000710:	2200      	movs	r2, #0
 8000712:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000714:	4b26      	ldr	r3, [pc, #152]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000716:	2200      	movs	r2, #0
 8000718:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800071a:	4b25      	ldr	r3, [pc, #148]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800071c:	2201      	movs	r2, #1
 800071e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000720:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000728:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800072a:	2200      	movs	r2, #0
 800072c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000730:	2200      	movs	r2, #0
 8000732:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000736:	2200      	movs	r2, #0
 8000738:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800073c:	2200      	movs	r2, #0
 800073e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000740:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000742:	2200      	movs	r2, #0
 8000744:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000748:	2200      	movs	r2, #0
 800074a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800074e:	4818      	ldr	r0, [pc, #96]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000750:	f001 f966 	bl	8001a20 <HAL_ADC_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800075a:	f000 fa48 	bl	8000bee <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800075e:	2300      	movs	r3, #0
 8000760:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000766:	4619      	mov	r1, r3
 8000768:	4811      	ldr	r0, [pc, #68]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800076a:	f001 fecf 	bl	800250c <HAL_ADCEx_MultiModeConfigChannel>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000774:	f000 fa3b 	bl	8000bee <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_ADC1_Init+0xec>)
 800077a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800077c:	2306      	movs	r3, #6
 800077e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000780:	2300      	movs	r3, #0
 8000782:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000784:	237f      	movs	r3, #127	@ 0x7f
 8000786:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000788:	2304      	movs	r3, #4
 800078a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_NEGATIVE;
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	4619      	mov	r1, r3
 8000798:	4805      	ldr	r0, [pc, #20]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800079a:	f001 fa93 	bl	8001cc4 <HAL_ADC_ConfigChannel>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80007a4:	f000 fa23 	bl	8000bee <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	3730      	adds	r7, #48	@ 0x30
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	2400070c 	.word	0x2400070c
 80007b4:	40022000 	.word	0x40022000
 80007b8:	3ef08000 	.word	0x3ef08000

080007bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b0aa      	sub	sp, #168	@ 0xa8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	2284      	movs	r2, #132	@ 0x84
 80007da:	2100      	movs	r1, #0
 80007dc:	4618      	mov	r0, r3
 80007de:	f00a f80e 	bl	800a7fe <memset>
  if(adcHandle->Instance==ADC1)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000864 <HAL_ADC_MspInit+0xa8>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d136      	bne.n	800085a <HAL_ADC_MspInit+0x9e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007ec:	2310      	movs	r3, #16
 80007ee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2P;
 80007f0:	2300      	movs	r3, #0
 80007f2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007f4:	f107 0310 	add.w	r3, r7, #16
 80007f8:	4618      	mov	r0, r3
 80007fa:	f004 f917 	bl	8004a2c <HAL_RCCEx_PeriphCLKConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <HAL_ADC_MspInit+0x4c>
    {
      Error_Handler();
 8000804:	f000 f9f3 	bl	8000bee <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000808:	4b17      	ldr	r3, [pc, #92]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 800080a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800080e:	4a16      	ldr	r2, [pc, #88]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 8000810:	f043 0320 	orr.w	r3, r3, #32
 8000814:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000818:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 800081a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 8000824:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000828:	4a0f      	ldr	r2, [pc, #60]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 800082a:	f043 0301 	orr.w	r3, r3, #1
 800082e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000832:	4b0d      	ldr	r3, [pc, #52]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 8000834:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = PIN_HW_VER_ADC_Pin;
 800083c:	2308      	movs	r3, #8
 800083e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000842:	2303      	movs	r3, #3
 8000844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(PIN_HW_VER_ADC_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000852:	4619      	mov	r1, r3
 8000854:	4805      	ldr	r0, [pc, #20]	@ (800086c <HAL_ADC_MspInit+0xb0>)
 8000856:	f002 fb8d 	bl	8002f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800085a:	bf00      	nop
 800085c:	37a8      	adds	r7, #168	@ 0xa8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40022000 	.word	0x40022000
 8000868:	58024400 	.word	0x58024400
 800086c:	58020000 	.word	0x58020000

08000870 <MX_DTS_Init>:

DTS_HandleTypeDef hdts;

/* DTS init function */
void MX_DTS_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END DTS_Init 0 */

  /* USER CODE BEGIN DTS_Init 1 */

  /* USER CODE END DTS_Init 1 */
  hdts.Instance = DTS;
 8000874:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000876:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <MX_DTS_Init+0x50>)
 8000878:	601a      	str	r2, [r3, #0]
  hdts.Init.QuickMeasure = DTS_QUICKMEAS_DISABLE;
 800087a:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <MX_DTS_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	605a      	str	r2, [r3, #4]
  hdts.Init.RefClock = DTS_REFCLKSEL_PCLK;
 8000880:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  hdts.Init.TriggerInput = DTS_TRIGGER_HW_NONE;
 8000886:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000888:	2200      	movs	r2, #0
 800088a:	60da      	str	r2, [r3, #12]
  hdts.Init.SamplingTime = DTS_SMP_TIME_1_CYCLE;
 800088c:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <MX_DTS_Init+0x4c>)
 800088e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000892:	611a      	str	r2, [r3, #16]
  hdts.Init.Divider = 0;
 8000894:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000896:	2200      	movs	r2, #0
 8000898:	615a      	str	r2, [r3, #20]
  hdts.Init.HighThreshold = 0x0;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <MX_DTS_Init+0x4c>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  hdts.Init.LowThreshold = 0x0;
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <MX_DTS_Init+0x4c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  if (HAL_DTS_Init(&hdts) != HAL_OK)
 80008a6:	4805      	ldr	r0, [pc, #20]	@ (80008bc <MX_DTS_Init+0x4c>)
 80008a8:	f002 f834 	bl	8002914 <HAL_DTS_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_DTS_Init+0x46>
  {
    Error_Handler();
 80008b2:	f000 f99c 	bl	8000bee <Error_Handler>
  }
  /* USER CODE BEGIN DTS_Init 2 */

  /* USER CODE END DTS_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	24000774 	.word	0x24000774
 80008c0:	58006800 	.word	0x58006800

080008c4 <HAL_DTS_MspInit>:

void HAL_DTS_MspInit(DTS_HandleTypeDef* dtsHandle)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]

  if(dtsHandle->Instance==DTS)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a0a      	ldr	r2, [pc, #40]	@ (80008fc <HAL_DTS_MspInit+0x38>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d10c      	bne.n	80008f0 <HAL_DTS_MspInit+0x2c>
  {
  /* USER CODE BEGIN DTS_MspInit 0 */

  /* USER CODE END DTS_MspInit 0 */
    /* DTS clock enable */
    __HAL_RCC_DTS_CLK_ENABLE();
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <HAL_DTS_MspInit+0x3c>)
 80008d8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80008dc:	4a08      	ldr	r2, [pc, #32]	@ (8000900 <HAL_DTS_MspInit+0x3c>)
 80008de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008e2:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <HAL_DTS_MspInit+0x3c>)
 80008e8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DTS_MspInit 1 */

  /* USER CODE END DTS_MspInit 1 */
  }
}
 80008f0:	bf00      	nop
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	58006800 	.word	0x58006800
 8000900:	58024400 	.word	0x58024400

08000904 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000904:	b480      	push	{r7}
 8000906:	b087      	sub	sp, #28
 8000908:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOM_CLK_ENABLE();
 800090a:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800090c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000910:	4a28      	ldr	r2, [pc, #160]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000912:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000916:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800091a:	4b26      	ldr	r3, [pc, #152]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800091c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000920:	617b      	str	r3, [r7, #20]
 8000922:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000924:	4b23      	ldr	r3, [pc, #140]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000926:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800092a:	4a22      	ldr	r2, [pc, #136]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800092c:	f043 0308 	orr.w	r3, r3, #8
 8000930:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000934:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000936:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPION_CLK_ENABLE();
 800093e:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000940:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000944:	4a1b      	ldr	r2, [pc, #108]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000946:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800094a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000950:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOO_CLK_ENABLE();
 8000958:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800095a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800095e:	4a15      	ldr	r2, [pc, #84]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000964:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800096a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOP_CLK_ENABLE();
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000974:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000978:	4a0e      	ldr	r2, [pc, #56]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800097a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800097e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000982:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000984:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800098e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000992:	4a08      	ldr	r2, [pc, #32]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800099c:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800099e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	683b      	ldr	r3, [r7, #0]

}
 80009a6:	bf00      	nop
 80009a8:	371c      	adds	r7, #28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	58024400 	.word	0x58024400

080009b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80009be:	4b3f      	ldr	r3, [pc, #252]	@ (8000abc <main+0x104>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d11b      	bne.n	8000a02 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009ca:	f3bf 8f4f 	dsb	sy
}
 80009ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009d0:	f3bf 8f6f 	isb	sy
}
 80009d4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80009d6:	4b39      	ldr	r3, [pc, #228]	@ (8000abc <main+0x104>)
 80009d8:	2200      	movs	r2, #0
 80009da:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80009de:	f3bf 8f4f 	dsb	sy
}
 80009e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009e4:	f3bf 8f6f 	isb	sy
}
 80009e8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80009ea:	4b34      	ldr	r3, [pc, #208]	@ (8000abc <main+0x104>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	4a33      	ldr	r2, [pc, #204]	@ (8000abc <main+0x104>)
 80009f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009f6:	f3bf 8f4f 	dsb	sy
}
 80009fa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009fc:	f3bf 8f6f 	isb	sy
}
 8000a00:	e000      	b.n	8000a04 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000a02:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a04:	4b2d      	ldr	r3, [pc, #180]	@ (8000abc <main+0x104>)
 8000a06:	695b      	ldr	r3, [r3, #20]
 8000a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d138      	bne.n	8000a82 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000a10:	4b2a      	ldr	r3, [pc, #168]	@ (8000abc <main+0x104>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000a18:	f3bf 8f4f 	dsb	sy
}
 8000a1c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000a1e:	4b27      	ldr	r3, [pc, #156]	@ (8000abc <main+0x104>)
 8000a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000a24:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	0b5b      	lsrs	r3, r3, #13
 8000a2a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000a2e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	08db      	lsrs	r3, r3, #3
 8000a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000a38:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	015a      	lsls	r2, r3, #5
 8000a3e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000a42:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000a44:	687a      	ldr	r2, [r7, #4]
 8000a46:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000a48:	491c      	ldr	r1, [pc, #112]	@ (8000abc <main+0x104>)
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	607a      	str	r2, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d1ef      	bne.n	8000a3a <main+0x82>
    } while(sets-- != 0U);
 8000a5a:	68bb      	ldr	r3, [r7, #8]
 8000a5c:	1e5a      	subs	r2, r3, #1
 8000a5e:	60ba      	str	r2, [r7, #8]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d1e5      	bne.n	8000a30 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a64:	f3bf 8f4f 	dsb	sy
}
 8000a68:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a6a:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <main+0x104>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	4a13      	ldr	r2, [pc, #76]	@ (8000abc <main+0x104>)
 8000a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a74:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a76:	f3bf 8f4f 	dsb	sy
}
 8000a7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a7c:	f3bf 8f6f 	isb	sy
}
 8000a80:	e000      	b.n	8000a84 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a82:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a84:	f000 fc93 	bl	80013ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a88:	f000 f81a 	bl	8000ac0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8c:	f7ff ff3a 	bl	8000904 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a90:	f7ff fe1c 	bl	80006cc <MX_ADC1_Init>
  MX_UART4_Init();
 8000a94:	f000 fa3e 	bl	8000f14 <MX_UART4_Init>
  MX_DTS_Init();
 8000a98:	f7ff feea 	bl	8000870 <MX_DTS_Init>
  MX_SBS_Init();
 8000a9c:	f000 f8ad 	bl	8000bfa <MX_SBS_Init>
  /* USER CODE BEGIN 2 */
  std_cio_init();
 8000aa0:	f009 f8e0 	bl	8009c64 <std_cio_init>

  //clock_information();

  bsp_flash_OB_init();
 8000aa4:	f008 f9a2 	bl	8008dec <bsp_flash_OB_init>
  bsp_xspi_memory_init();
 8000aa8:	f008 fac6 	bl	8009038 <bsp_xspi_memory_init>
  bsp_xspi_memory_mapped();
 8000aac:	f008 fccc 	bl	8009448 <bsp_xspi_memory_mapped>

  app_boot_jump_to( APPLICATION_ADDRESS );
 8000ab0:	f04f 40e0 	mov.w	r0, #1879048192	@ 0x70000000
 8000ab4:	f009 fbe6 	bl	800a284 <app_boot_jump_to>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <main+0x100>
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b0b0      	sub	sp, #192	@ 0xc0
 8000ac4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aca:	229c      	movs	r2, #156	@ 0x9c
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f009 fe95 	bl	800a7fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2220      	movs	r2, #32
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f009 fe8f 	bl	800a7fe <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f002 fcbd 	bl	8003460 <HAL_PWREx_ControlVoltageScaling>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <SystemClock_Config+0x30>
  {
    Error_Handler();
 8000aec:	f000 f87f 	bl	8000bee <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000af0:	2321      	movs	r3, #33	@ 0x21
 8000af2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000af4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000af8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000afa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000afe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 8000b00:	2302      	movs	r3, #2
 8000b02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
 8000b04:	2302      	movs	r3, #2
 8000b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL1.PLLM = 12;
 8000b08:	230c      	movs	r3, #12
 8000b0a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN = 300;
 8000b0c:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000b10:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP = 1;
 8000b12:	2301      	movs	r3, #1
 8000b14:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ = 9;
 8000b16:	2309      	movs	r3, #9
 8000b18:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR = 2;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLS = 2;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL1.PLLT = 2;
 8000b22:	2302      	movs	r3, #2
 8000b24:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSE;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLM = 6;
 8000b32:	2306      	movs	r3, #6
 8000b34:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLN = 100;
 8000b36:	2364      	movs	r3, #100	@ 0x64
 8000b38:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL2.PLLP = 2;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLQ = 2;
 8000b40:	2302      	movs	r3, #2
 8000b42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLR = 2;
 8000b46:	2302      	movs	r3, #2
 8000b48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLS = 2;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLT = 3;
 8000b52:	2303      	movs	r3, #3
 8000b54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSE;
 8000b64:	2302      	movs	r3, #2
 8000b66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLM = 2;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL3.PLLN = 50;
 8000b70:	2332      	movs	r3, #50	@ 0x32
 8000b72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_OscInitStruct.PLL3.PLLP = 2;
 8000b76:	2302      	movs	r3, #2
 8000b78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.PLL3.PLLQ = 2;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.PLL3.PLLR = 24;
 8000b82:	2318      	movs	r3, #24
 8000b84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL3.PLLS = 2;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  RCC_OscInitStruct.PLL3.PLLT = 2;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f002 fcca 	bl	8003538 <HAL_RCC_OscConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000baa:	f000 f820 	bl	8000bee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bae:	233f      	movs	r3, #63	@ 0x3f
 8000bb0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK4|RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000bba:	2308      	movs	r3, #8
 8000bbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bbe:	2304      	movs	r3, #4
 8000bc0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bc2:	2340      	movs	r3, #64	@ 0x40
 8000bc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000bc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;
 8000bcc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bd0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2137      	movs	r1, #55	@ 0x37
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f002 ffe8 	bl	8003bac <HAL_RCC_ClockConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0x126>
  {
    Error_Handler();
 8000be2:	f000 f804 	bl	8000bee <Error_Handler>
  }
}
 8000be6:	bf00      	nop
 8000be8:	37c0      	adds	r7, #192	@ 0xc0
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf2:	b672      	cpsid	i
}
 8000bf4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf6:	bf00      	nop
 8000bf8:	e7fd      	b.n	8000bf6 <Error_Handler+0x8>

08000bfa <MX_SBS_Init>:

/* USER CODE END 0 */

/* SBS init function */
void MX_SBS_Init(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
 8000bfe:	bf00      	nop
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b0aa      	sub	sp, #168	@ 0xa8
 8000c0c:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0e:	f107 030c 	add.w	r3, r7, #12
 8000c12:	229c      	movs	r2, #156	@ 0x9c
 8000c14:	2100      	movs	r1, #0
 8000c16:	4618      	mov	r0, r3
 8000c18:	f009 fdf1 	bl	800a7fe <memset>

  /* Configure the system Power Supply */

  if (HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY) != HAL_OK)
 8000c1c:	2004      	movs	r0, #4
 8000c1e:	f002 fbcd 	bl	80033bc <HAL_PWREx_ConfigSupply>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_MspInit+0x24>
  {
    /* Initialization error */
    Error_Handler();
 8000c28:	f7ff ffe1 	bl	8000bee <Error_Handler>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
 8000c2c:	4b32      	ldr	r3, [pc, #200]	@ (8000cf8 <HAL_MspInit+0xf0>)
 8000c2e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c32:	4a31      	ldr	r2, [pc, #196]	@ (8000cf8 <HAL_MspInit+0xf0>)
 8000c34:	f043 0302 	orr.w	r3, r3, #2
 8000c38:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000c3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf8 <HAL_MspInit+0xf0>)
 8000c3e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c42:	60bb      	str	r3, [r7, #8]
 8000c44:	68bb      	ldr	r3, [r7, #8]

  /* System interrupt init*/

  /* Enable the XSPIM_P1 interface */
  HAL_PWREx_EnableXSPIM1();
 8000c46:	f002 fc57 	bl	80034f8 <HAL_PWREx_EnableXSPIM1>

  /* Enable the XSPIM_P2 interface */
  HAL_PWREx_EnableXSPIM2();
 8000c4a:	f002 fc65 	bl	8003518 <HAL_PWREx_EnableXSPIM2>

  /* Enable USB Voltage detector */
  if(HAL_PWREx_EnableUSBVoltageDetector() != HAL_OK)
 8000c4e:	f002 fc2f 	bl	80034b0 <HAL_PWREx_EnableUSBVoltageDetector>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_MspInit+0x54>
  {
   /* Initialization error */
   Error_Handler();
 8000c58:	f7ff ffc9 	bl	8000bee <Error_Handler>
  }

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8000c5c:	4b26      	ldr	r3, [pc, #152]	@ (8000cf8 <HAL_MspInit+0xf0>)
 8000c5e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c62:	4a25      	ldr	r2, [pc, #148]	@ (8000cf8 <HAL_MspInit+0xf0>)
 8000c64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c68:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000c6c:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <HAL_MspInit+0xf0>)
 8000c6e:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_VREFBUF_Disable();
 8000c76:	f000 fcd9 	bl	800162c <HAL_VREFBUF_Disable>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_VREFBUF_HighImpedanceConfig(VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 fcc2 	bl	8001604 <HAL_VREFBUF_HighImpedanceConfig>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000c80:	2310      	movs	r3, #16
 8000c82:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000c84:	2380      	movs	r3, #128	@ 0x80
 8000c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c88:	f107 030c 	add.w	r3, r7, #12
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f002 fc53 	bl	8003538 <HAL_RCC_OscConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_MspInit+0x94>
  {
    Error_Handler();
 8000c98:	f7ff ffa9 	bl	8000bee <Error_Handler>
  }

  /* Configure the compensation cell */
  HAL_SBS_ConfigCompensationCell(SBS_IO_XSPI1_CELL, SBS_IO_CELL_CODE, 0U, 0U);
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2004      	movs	r0, #4
 8000ca4:	f000 fc46 	bl	8001534 <HAL_SBS_ConfigCompensationCell>
  HAL_SBS_ConfigCompensationCell(SBS_IO_XSPI2_CELL, SBS_IO_CELL_CODE, 0U, 0U);
 8000ca8:	2300      	movs	r3, #0
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	2010      	movs	r0, #16
 8000cb0:	f000 fc40 	bl	8001534 <HAL_SBS_ConfigCompensationCell>

  /* Enable compensation cell */
  HAL_SBS_EnableCompensationCell(SBS_IO_XSPI1_CELL);
 8000cb4:	2004      	movs	r0, #4
 8000cb6:	f000 fc13 	bl	80014e0 <HAL_SBS_EnableCompensationCell>
  HAL_SBS_EnableCompensationCell(SBS_IO_XSPI2_CELL);
 8000cba:	2010      	movs	r0, #16
 8000cbc:	f000 fc10 	bl	80014e0 <HAL_SBS_EnableCompensationCell>

  /* wait ready before enabled IO */
  while(HAL_SBS_GetCompensationCellReadyStatus(SBS_IO_XSPI1_CELL_READY) != 1U);
 8000cc0:	bf00      	nop
 8000cc2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cc6:	f000 fc1f 	bl	8001508 <HAL_SBS_GetCompensationCellReadyStatus>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d1f8      	bne.n	8000cc2 <HAL_MspInit+0xba>
  while(HAL_SBS_GetCompensationCellReadyStatus(SBS_IO_XSPI2_CELL_READY) != 1U);
 8000cd0:	bf00      	nop
 8000cd2:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000cd6:	f000 fc17 	bl	8001508 <HAL_SBS_GetCompensationCellReadyStatus>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d1f8      	bne.n	8000cd2 <HAL_MspInit+0xca>

  /* high speed low voltage config */
  HAL_SBS_EnableIOSpeedOptimize(SBS_IO_XSPI1_HSLV);
 8000ce0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000ce4:	f000 fc7a 	bl	80015dc <HAL_SBS_EnableIOSpeedOptimize>
  HAL_SBS_EnableIOSpeedOptimize(SBS_IO_XSPI2_HSLV);
 8000ce8:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000cec:	f000 fc76 	bl	80015dc <HAL_SBS_EnableIOSpeedOptimize>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	37a8      	adds	r7, #168	@ 0xa8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	58024400 	.word	0x58024400

08000cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <NMI_Handler+0x4>

08000d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <HardFault_Handler+0x4>

08000d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <MemManage_Handler+0x4>

08000d14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <BusFault_Handler+0x4>

08000d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <UsageFault_Handler+0x4>

08000d24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d52:	f000 fb81 	bl	8001458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}

08000d5a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0
  return 1;
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <_kill>:

int _kill(int pid, int sig)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
 8000d72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000d74:	f009 fd92 	bl	800a89c <__errno>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2216      	movs	r2, #22
 8000d7c:	601a      	str	r2, [r3, #0]
  return -1;
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <_exit>:

void _exit (int status)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000d92:	f04f 31ff 	mov.w	r1, #4294967295
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff ffe7 	bl	8000d6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <_exit+0x12>

08000da0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	e00a      	b.n	8000dc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000db2:	f3af 8000 	nop.w
 8000db6:	4601      	mov	r1, r0
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	1c5a      	adds	r2, r3, #1
 8000dbc:	60ba      	str	r2, [r7, #8]
 8000dbe:	b2ca      	uxtb	r2, r1
 8000dc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	697a      	ldr	r2, [r7, #20]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	dbf0      	blt.n	8000db2 <_read+0x12>
  }

  return len;
 8000dd0:	687b      	ldr	r3, [r7, #4]
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b086      	sub	sp, #24
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	60f8      	str	r0, [r7, #12]
 8000de2:	60b9      	str	r1, [r7, #8]
 8000de4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
 8000dea:	e009      	b.n	8000e00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	1c5a      	adds	r2, r3, #1
 8000df0:	60ba      	str	r2, [r7, #8]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f008 ff23 	bl	8009c40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	697a      	ldr	r2, [r7, #20]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	dbf1      	blt.n	8000dec <_write+0x12>
  }
  return len;
 8000e08:	687b      	ldr	r3, [r7, #4]
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3718      	adds	r7, #24
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <_close>:

int _close(int file)
{
 8000e12:	b480      	push	{r7}
 8000e14:	b083      	sub	sp, #12
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
 8000e32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e3a:	605a      	str	r2, [r3, #4]
  return 0;
 8000e3c:	2300      	movs	r3, #0
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <_isatty>:

int _isatty(int file)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	b083      	sub	sp, #12
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3714      	adds	r7, #20
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
	...

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f009 fcf6 	bl	800a89c <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20010000 	.word	0x20010000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	24000798 	.word	0x24000798
 8000ee4:	20000000 	.word	0x20000000

08000ee8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 8000eec:	4b07      	ldr	r3, [pc, #28]	@ (8000f0c <SystemInit+0x24>)
 8000eee:	4a08      	ldr	r2, [pc, #32]	@ (8000f10 <SystemInit+0x28>)
 8000ef0:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <SystemInit+0x24>)
 8000ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ef8:	4a04      	ldr	r2, [pc, #16]	@ (8000f0c <SystemInit+0x24>)
 8000efa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000efe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00
 8000f10:	08000000 	.word	0x08000000

08000f14 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000f18:	4b22      	ldr	r3, [pc, #136]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f1a:	4a23      	ldr	r2, [pc, #140]	@ (8000fa8 <MX_UART4_Init+0x94>)
 8000f1c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000f1e:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f24:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000f26:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000f32:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000f38:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f3a:	220c      	movs	r2, #12
 8000f3c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f3e:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f44:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f4a:	4b16      	ldr	r3, [pc, #88]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f56:	4b13      	ldr	r3, [pc, #76]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000f5c:	4811      	ldr	r0, [pc, #68]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f5e:	f005 fff5 	bl	8006f4c <HAL_UART_Init>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000f68:	f7ff fe41 	bl	8000bee <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	480d      	ldr	r0, [pc, #52]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f70:	f006 feb9 	bl	8007ce6 <HAL_UARTEx_SetTxFifoThreshold>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000f7a:	f7ff fe38 	bl	8000bee <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4808      	ldr	r0, [pc, #32]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f82:	f006 feee 	bl	8007d62 <HAL_UARTEx_SetRxFifoThreshold>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000f8c:	f7ff fe2f 	bl	8000bee <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000f90:	4804      	ldr	r0, [pc, #16]	@ (8000fa4 <MX_UART4_Init+0x90>)
 8000f92:	f006 fe6f 	bl	8007c74 <HAL_UARTEx_DisableFifoMode>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000f9c:	f7ff fe27 	bl	8000bee <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000fa0:	bf00      	nop
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	2400079c 	.word	0x2400079c
 8000fa8:	40004c00 	.word	0x40004c00

08000fac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b0aa      	sub	sp, #168	@ 0xa8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	2284      	movs	r2, #132	@ 0x84
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f009 fc16 	bl	800a7fe <memset>
  if(uartHandle->Instance==UART4)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a23      	ldr	r2, [pc, #140]	@ (8001064 <HAL_UART_MspInit+0xb8>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d13e      	bne.n	800105a <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
 8000fdc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000fe0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	4618      	mov	r0, r3
 8000fee:	f003 fd1d 	bl	8004a2c <HAL_RCCEx_PeriphCLKConfig>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8000ff8:	f7ff fdf9 	bl	8000bee <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8001068 <HAL_UART_MspInit+0xbc>)
 8000ffe:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001002:	4a19      	ldr	r2, [pc, #100]	@ (8001068 <HAL_UART_MspInit+0xbc>)
 8001004:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001008:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800100c:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <HAL_UART_MspInit+0xbc>)
 800100e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001016:	4b14      	ldr	r3, [pc, #80]	@ (8001068 <HAL_UART_MspInit+0xbc>)
 8001018:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800101c:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <HAL_UART_MspInit+0xbc>)
 800101e:	f043 0308 	orr.w	r3, r3, #8
 8001022:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001026:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <HAL_UART_MspInit+0xbc>)
 8001028:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800102c:	60bb      	str	r3, [r7, #8]
 800102e:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PD1     ------> UART4_TX
    PD0     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8001030:	2303      	movs	r3, #3
 8001032:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	2300      	movs	r3, #0
 8001044:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001048:	2308      	movs	r3, #8
 800104a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800104e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001052:	4619      	mov	r1, r3
 8001054:	4805      	ldr	r0, [pc, #20]	@ (800106c <HAL_UART_MspInit+0xc0>)
 8001056:	f001 ff8d 	bl	8002f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 800105a:	bf00      	nop
 800105c:	37a8      	adds	r7, #168	@ 0xa8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40004c00 	.word	0x40004c00
 8001068:	58024400 	.word	0x58024400
 800106c:	58020c00 	.word	0x58020c00

08001070 <HAL_XSPI_MspInit>:

static uint32_t HAL_RCC_XSPIM_CLK_ENABLED=0;
static uint32_t HAL_RCC_XSPI2_CLK_CHANGE=0;

void HAL_XSPI_MspInit(XSPI_HandleTypeDef* xspiHandle)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b0b0      	sub	sp, #192	@ 0xc0
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001088:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800108c:	2284      	movs	r2, #132	@ 0x84
 800108e:	2100      	movs	r1, #0
 8001090:	4618      	mov	r0, r3
 8001092:	f009 fbb4 	bl	800a7fe <memset>
  if(xspiHandle->Instance==XSPI1)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a77      	ldr	r2, [pc, #476]	@ (8001278 <HAL_XSPI_MspInit+0x208>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d176      	bne.n	800118e <HAL_XSPI_MspInit+0x11e>

  /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
 80010a0:	2302      	movs	r3, #2
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_PLL2S;
 80010a4:	2310      	movs	r3, #16
 80010a6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ac:	4618      	mov	r0, r3
 80010ae:	f003 fcbd 	bl	8004a2c <HAL_RCCEx_PeriphCLKConfig>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <HAL_XSPI_MspInit+0x4c>
    {
      Error_Handler();
 80010b8:	f7ff fd99 	bl	8000bee <Error_Handler>
    }

    /* XSPI1 clock enable */
    HAL_RCC_XSPIM_CLK_ENABLED++;
 80010bc:	4b6f      	ldr	r3, [pc, #444]	@ (800127c <HAL_XSPI_MspInit+0x20c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	3301      	adds	r3, #1
 80010c2:	4a6e      	ldr	r2, [pc, #440]	@ (800127c <HAL_XSPI_MspInit+0x20c>)
 80010c4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
 80010c6:	4b6d      	ldr	r3, [pc, #436]	@ (800127c <HAL_XSPI_MspInit+0x20c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d10c      	bne.n	80010e8 <HAL_XSPI_MspInit+0x78>
      __HAL_RCC_XSPIM_CLK_ENABLE();
 80010ce:	4b6c      	ldr	r3, [pc, #432]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80010d0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80010d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80010d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010da:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80010de:	4b68      	ldr	r3, [pc, #416]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80010e0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80010e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80010e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    __HAL_RCC_XSPI1_CLK_ENABLE();
 80010e8:	4b65      	ldr	r3, [pc, #404]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80010ea:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80010ee:	4a64      	ldr	r2, [pc, #400]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80010f0:	f043 0320 	orr.w	r3, r3, #32
 80010f4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80010f8:	4b61      	ldr	r3, [pc, #388]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80010fa:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80010fe:	623b      	str	r3, [r7, #32]
 8001100:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOO_CLK_ENABLE();
 8001102:	4b5f      	ldr	r3, [pc, #380]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001104:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001108:	4a5d      	ldr	r2, [pc, #372]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 800110a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800110e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001112:	4b5b      	ldr	r3, [pc, #364]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001114:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001118:	61fb      	str	r3, [r7, #28]
 800111a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOP_CLK_ENABLE();
 800111c:	4b58      	ldr	r3, [pc, #352]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 800111e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001122:	4a57      	ldr	r2, [pc, #348]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001124:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001128:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800112c:	4b54      	ldr	r3, [pc, #336]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 800112e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001132:	61bb      	str	r3, [r7, #24]
 8001134:	69bb      	ldr	r3, [r7, #24]
    PO4     ------> XSPIM_P1_CLK
    PP6     ------> XSPIM_P1_IO6
    PO0     ------> XSPIM_P1_NCS1
    PP9     ------> XSPIM_P1_IO9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_0;
 8001136:	231d      	movs	r3, #29
 8001138:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001148:	2303      	movs	r3, #3
 800114a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 800114e:	2309      	movs	r3, #9
 8001150:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
 8001154:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001158:	4619      	mov	r1, r3
 800115a:	484a      	ldr	r0, [pc, #296]	@ (8001284 <HAL_XSPI_MspInit+0x214>)
 800115c:	f001 ff0a 	bl	8002f74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_2
 8001160:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001174:	2303      	movs	r3, #3
 8001176:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 800117a:	2309      	movs	r3, #9
 800117c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
 8001180:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001184:	4619      	mov	r1, r3
 8001186:	4840      	ldr	r0, [pc, #256]	@ (8001288 <HAL_XSPI_MspInit+0x218>)
 8001188:	f001 fef4 	bl	8002f74 <HAL_GPIO_Init>

  /* USER CODE BEGIN XSPI2_MspInit 1 */

  /* USER CODE END XSPI2_MspInit 1 */
  }
}
 800118c:	e070      	b.n	8001270 <HAL_XSPI_MspInit+0x200>
  else if(xspiHandle->Instance==XSPI2)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a3e      	ldr	r2, [pc, #248]	@ (800128c <HAL_XSPI_MspInit+0x21c>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d16b      	bne.n	8001270 <HAL_XSPI_MspInit+0x200>
    if (HAL_RCC_XSPI2_CLK_CHANGE == 0)
 8001198:	4b3d      	ldr	r3, [pc, #244]	@ (8001290 <HAL_XSPI_MspInit+0x220>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d113      	bne.n	80011c8 <HAL_XSPI_MspInit+0x158>
      PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
 80011a0:	2304      	movs	r3, #4
 80011a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      PeriphClkInit.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_PLL2T;
 80011a4:	2380      	movs	r3, #128	@ 0x80
 80011a6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ac:	4618      	mov	r0, r3
 80011ae:	f003 fc3d 	bl	8004a2c <HAL_RCCEx_PeriphCLKConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <HAL_XSPI_MspInit+0x14c>
        Error_Handler();
 80011b8:	f7ff fd19 	bl	8000bee <Error_Handler>
      HAL_RCC_XSPI2_CLK_CHANGE++;
 80011bc:	4b34      	ldr	r3, [pc, #208]	@ (8001290 <HAL_XSPI_MspInit+0x220>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	3301      	adds	r3, #1
 80011c2:	4a33      	ldr	r2, [pc, #204]	@ (8001290 <HAL_XSPI_MspInit+0x220>)
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	e00d      	b.n	80011e4 <HAL_XSPI_MspInit+0x174>
      PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
 80011c8:	2304      	movs	r3, #4
 80011ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      PeriphClkInit.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_PLL2S;
 80011cc:	2340      	movs	r3, #64	@ 0x40
 80011ce:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d4:	4618      	mov	r0, r3
 80011d6:	f003 fc29 	bl	8004a2c <HAL_RCCEx_PeriphCLKConfig>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <HAL_XSPI_MspInit+0x174>
        Error_Handler();
 80011e0:	f7ff fd05 	bl	8000bee <Error_Handler>
    HAL_RCC_XSPIM_CLK_ENABLED++;
 80011e4:	4b25      	ldr	r3, [pc, #148]	@ (800127c <HAL_XSPI_MspInit+0x20c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	4a24      	ldr	r2, [pc, #144]	@ (800127c <HAL_XSPI_MspInit+0x20c>)
 80011ec:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
 80011ee:	4b23      	ldr	r3, [pc, #140]	@ (800127c <HAL_XSPI_MspInit+0x20c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d10c      	bne.n	8001210 <HAL_XSPI_MspInit+0x1a0>
      __HAL_RCC_XSPIM_CLK_ENABLE();
 80011f6:	4b22      	ldr	r3, [pc, #136]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80011f8:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80011fc:	4a20      	ldr	r2, [pc, #128]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 80011fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001202:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8001206:	4b1e      	ldr	r3, [pc, #120]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001208:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_XSPI2_CLK_ENABLE();
 8001210:	4b1b      	ldr	r3, [pc, #108]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001212:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001216:	4a1a      	ldr	r2, [pc, #104]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001218:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800121c:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8001220:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001222:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001226:	613b      	str	r3, [r7, #16]
 8001228:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPION_CLK_ENABLE();
 800122a:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 800122c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001230:	4a13      	ldr	r2, [pc, #76]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 8001232:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001236:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800123a:	4b11      	ldr	r3, [pc, #68]	@ (8001280 <HAL_XSPI_MspInit+0x210>)
 800123c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_11
 8001244:	f640 737f 	movw	r3, #3967	@ 0xf7f
 8001248:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124c:	2302      	movs	r3, #2
 800124e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001258:	2303      	movs	r3, #3
 800125a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
 800125e:	2309      	movs	r3, #9
 8001260:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
 8001264:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001268:	4619      	mov	r1, r3
 800126a:	480a      	ldr	r0, [pc, #40]	@ (8001294 <HAL_XSPI_MspInit+0x224>)
 800126c:	f001 fe82 	bl	8002f74 <HAL_GPIO_Init>
}
 8001270:	bf00      	nop
 8001272:	37c0      	adds	r7, #192	@ 0xc0
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	52005000 	.word	0x52005000
 800127c:	240008f0 	.word	0x240008f0
 8001280:	58024400 	.word	0x58024400
 8001284:	58023800 	.word	0x58023800
 8001288:	58023c00 	.word	0x58023c00
 800128c:	5200a000 	.word	0x5200a000
 8001290:	240008f4 	.word	0x240008f4
 8001294:	58023400 	.word	0x58023400

08001298 <HAL_XSPI_MspDeInit>:

void HAL_XSPI_MspDeInit(XSPI_HandleTypeDef* xspiHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  if(xspiHandle->Instance==XSPI1)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a26      	ldr	r2, [pc, #152]	@ (8001340 <HAL_XSPI_MspDeInit+0xa8>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d122      	bne.n	80012f0 <HAL_XSPI_MspDeInit+0x58>
  {
  /* USER CODE BEGIN XSPI1_MspDeInit 0 */

  /* USER CODE END XSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_XSPIM_CLK_ENABLED--;
 80012aa:	4b26      	ldr	r3, [pc, #152]	@ (8001344 <HAL_XSPI_MspDeInit+0xac>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	4a24      	ldr	r2, [pc, #144]	@ (8001344 <HAL_XSPI_MspDeInit+0xac>)
 80012b2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==0){
 80012b4:	4b23      	ldr	r3, [pc, #140]	@ (8001344 <HAL_XSPI_MspDeInit+0xac>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d107      	bne.n	80012cc <HAL_XSPI_MspDeInit+0x34>
      __HAL_RCC_XSPIM_CLK_DISABLE();
 80012bc:	4b22      	ldr	r3, [pc, #136]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 80012be:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80012c2:	4a21      	ldr	r2, [pc, #132]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 80012c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80012c8:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    }
    __HAL_RCC_XSPI1_CLK_DISABLE();
 80012cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 80012ce:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80012d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 80012d4:	f023 0320 	bic.w	r3, r3, #32
 80012d8:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    PO4     ------> XSPIM_P1_CLK
    PP6     ------> XSPIM_P1_IO6
    PO0     ------> XSPIM_P1_NCS1
    PP9     ------> XSPIM_P1_IO9
    */
    HAL_GPIO_DeInit(GPIOO, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_0);
 80012dc:	211d      	movs	r1, #29
 80012de:	481b      	ldr	r0, [pc, #108]	@ (800134c <HAL_XSPI_MspDeInit+0xb4>)
 80012e0:	f001 ffa8 	bl	8003234 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOP, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_2
 80012e4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80012e8:	4819      	ldr	r0, [pc, #100]	@ (8001350 <HAL_XSPI_MspDeInit+0xb8>)
 80012ea:	f001 ffa3 	bl	8003234 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN XSPI2_MspDeInit 1 */

  /* USER CODE END XSPI2_MspDeInit 1 */
  }
}
 80012ee:	e022      	b.n	8001336 <HAL_XSPI_MspDeInit+0x9e>
  else if(xspiHandle->Instance==XSPI2)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a17      	ldr	r2, [pc, #92]	@ (8001354 <HAL_XSPI_MspDeInit+0xbc>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d11d      	bne.n	8001336 <HAL_XSPI_MspDeInit+0x9e>
    HAL_RCC_XSPIM_CLK_ENABLED--;
 80012fa:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_XSPI_MspDeInit+0xac>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	3b01      	subs	r3, #1
 8001300:	4a10      	ldr	r2, [pc, #64]	@ (8001344 <HAL_XSPI_MspDeInit+0xac>)
 8001302:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==0){
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_XSPI_MspDeInit+0xac>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d107      	bne.n	800131c <HAL_XSPI_MspDeInit+0x84>
      __HAL_RCC_XSPIM_CLK_DISABLE();
 800130c:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 800130e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001312:	4a0d      	ldr	r2, [pc, #52]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 8001314:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001318:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    __HAL_RCC_XSPI2_CLK_DISABLE();
 800131c:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 800131e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001322:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <HAL_XSPI_MspDeInit+0xb0>)
 8001324:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001328:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    HAL_GPIO_DeInit(GPION, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_11
 800132c:	f640 717f 	movw	r1, #3967	@ 0xf7f
 8001330:	4809      	ldr	r0, [pc, #36]	@ (8001358 <HAL_XSPI_MspDeInit+0xc0>)
 8001332:	f001 ff7f 	bl	8003234 <HAL_GPIO_DeInit>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	52005000 	.word	0x52005000
 8001344:	240008f0 	.word	0x240008f0
 8001348:	58024400 	.word	0x58024400
 800134c:	58023800 	.word	0x58023800
 8001350:	58023c00 	.word	0x58023c00
 8001354:	5200a000 	.word	0x5200a000
 8001358:	58023400 	.word	0x58023400

0800135c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800135c:	480d      	ldr	r0, [pc, #52]	@ (8001394 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800135e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001360:	f7ff fdc2 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001364:	480c      	ldr	r0, [pc, #48]	@ (8001398 <LoopForever+0x6>)
  ldr r1, =_edata
 8001366:	490d      	ldr	r1, [pc, #52]	@ (800139c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001368:	4a0d      	ldr	r2, [pc, #52]	@ (80013a0 <LoopForever+0xe>)
  movs r3, #0
 800136a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800136c:	e002      	b.n	8001374 <LoopCopyDataInit>

0800136e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800136e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001372:	3304      	adds	r3, #4

08001374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001378:	d3f9      	bcc.n	800136e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800137a:	4a0a      	ldr	r2, [pc, #40]	@ (80013a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800137c:	4c0a      	ldr	r4, [pc, #40]	@ (80013a8 <LoopForever+0x16>)
  movs r3, #0
 800137e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001380:	e001      	b.n	8001386 <LoopFillZerobss>

08001382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001384:	3204      	adds	r2, #4

08001386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001388:	d3fb      	bcc.n	8001382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800138a:	f009 fa8d 	bl	800a8a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800138e:	f7ff fb13 	bl	80009b8 <main>

08001392 <LoopForever>:

LoopForever:
  b LoopForever
 8001392:	e7fe      	b.n	8001392 <LoopForever>
  ldr   r0, =_estack
 8001394:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001398:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800139c:	240006f0 	.word	0x240006f0
  ldr r2, =_sidata
 80013a0:	0800f38c 	.word	0x0800f38c
  ldr r2, =_sbss
 80013a4:	240006f0 	.word	0x240006f0
  ldr r4, =_ebss
 80013a8:	24000c58 	.word	0x24000c58

080013ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013ac:	e7fe      	b.n	80013ac <ADC1_2_IRQHandler>

080013ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013b4:	2300      	movs	r3, #0
 80013b6:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b8:	2003      	movs	r0, #3
 80013ba:	f001 f9fd 	bl	80027b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013be:	200f      	movs	r0, #15
 80013c0:	f000 f80e 	bl	80013e0 <HAL_InitTick>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	71fb      	strb	r3, [r7, #7]
 80013ce:	e001      	b.n	80013d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013d0:	f7ff fc1a 	bl	8000c08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013d4:	79fb      	ldrb	r3, [r7, #7]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80013ec:	4b17      	ldr	r3, [pc, #92]	@ (800144c <HAL_InitTick+0x6c>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d023      	beq.n	800143c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013f4:	4b16      	ldr	r3, [pc, #88]	@ (8001450 <HAL_InitTick+0x70>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b14      	ldr	r3, [pc, #80]	@ (800144c <HAL_InitTick+0x6c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001402:	fbb3 f3f1 	udiv	r3, r3, r1
 8001406:	fbb2 f3f3 	udiv	r3, r2, r3
 800140a:	4618      	mov	r0, r3
 800140c:	f001 f9f9 	bl	8002802 <HAL_SYSTICK_Config>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10f      	bne.n	8001436 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b0f      	cmp	r3, #15
 800141a:	d809      	bhi.n	8001430 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800141c:	2200      	movs	r2, #0
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	f04f 30ff 	mov.w	r0, #4294967295
 8001424:	f001 f9d3 	bl	80027ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001428:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <HAL_InitTick+0x74>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6013      	str	r3, [r2, #0]
 800142e:	e007      	b.n	8001440 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001430:	2301      	movs	r3, #1
 8001432:	73fb      	strb	r3, [r7, #15]
 8001434:	e004      	b.n	8001440 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	73fb      	strb	r3, [r7, #15]
 800143a:	e001      	b.n	8001440 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	24000008 	.word	0x24000008
 8001450:	24000000 	.word	0x24000000
 8001454:	24000004 	.word	0x24000004

08001458 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <HAL_IncTick+0x20>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4b06      	ldr	r3, [pc, #24]	@ (800147c <HAL_IncTick+0x24>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4413      	add	r3, r2
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <HAL_IncTick+0x24>)
 800146a:	6013      	str	r3, [r2, #0]
}
 800146c:	bf00      	nop
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	24000008 	.word	0x24000008
 800147c:	240008f8 	.word	0x240008f8

08001480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return uwTick;
 8001484:	4b03      	ldr	r3, [pc, #12]	@ (8001494 <HAL_GetTick+0x14>)
 8001486:	681b      	ldr	r3, [r3, #0]
}
 8001488:	4618      	mov	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	240008f8 	.word	0x240008f8

08001498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014a0:	f7ff ffee 	bl	8001480 <HAL_GetTick>
 80014a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014b0:	d005      	beq.n	80014be <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80014b2:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <HAL_Delay+0x44>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	4413      	add	r3, r2
 80014bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014be:	bf00      	nop
 80014c0:	f7ff ffde 	bl	8001480 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	68fa      	ldr	r2, [r7, #12]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d8f7      	bhi.n	80014c0 <HAL_Delay+0x28>
  {
  }
}
 80014d0:	bf00      	nop
 80014d2:	bf00      	nop
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	24000008 	.word	0x24000008

080014e0 <HAL_SBS_EnableCompensationCell>:
  *            @arg SBS_IO_XSPI1_CELL Compensation cell for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_CELL Compensation cell for the I/O of the XSPI2
  * @retval None
  */
void HAL_SBS_EnableCompensationCell(uint32_t Selection)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_COMPENSATION_CELL(Selection));

  SET_BIT(SBS->CCCSR, Selection);
 80014e8:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_SBS_EnableCompensationCell+0x24>)
 80014ea:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80014ee:	4905      	ldr	r1, [pc, #20]	@ (8001504 <HAL_SBS_EnableCompensationCell+0x24>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4313      	orrs	r3, r2
 80014f4:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	58000400 	.word	0x58000400

08001508 <HAL_SBS_GetCompensationCellReadyStatus>:
  *            @arg SBS_IO_XSPI1_CELL_READY Compensation cell for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_CELL_READY Compensation cell for the I/O of the XSPI2
  * @retval Ready status (1 or 0)
  */
uint32_t HAL_SBS_GetCompensationCellReadyStatus(uint32_t Selection)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_COMPENSATION_CELL_READY(Selection));

  return (((SBS->CCCSR & Selection) == 0U) ? 0UL : 1UL);
 8001510:	4b07      	ldr	r3, [pc, #28]	@ (8001530 <HAL_SBS_GetCompensationCellReadyStatus+0x28>)
 8001512:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4013      	ands	r3, r2
 800151a:	2b00      	cmp	r3, #0
 800151c:	bf14      	ite	ne
 800151e:	2301      	movne	r3, #1
 8001520:	2300      	moveq	r3, #0
 8001522:	b2db      	uxtb	r3, r3
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	58000400 	.word	0x58000400

08001534 <HAL_SBS_ConfigCompensationCell>:
  * @param  PmosValue In case SBS_IO_REGISTER_CODE is selected, it  provides the Pmos value
  *                   to apply in range 0 to 15 else this parameter is not used
  * @retval None
  */
void HAL_SBS_ConfigCompensationCell(uint32_t Selection, uint32_t Code, uint32_t NmosValue, uint32_t PmosValue)
{
 8001534:	b480      	push	{r7}
 8001536:	b089      	sub	sp, #36	@ 0x24
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	60b9      	str	r1, [r7, #8]
 800153e:	607a      	str	r2, [r7, #4]
 8001540:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SBS_COMPENSATION_CELL(Selection));
  assert_param(IS_SBS_IO_COMPENSATION_CODE(Code));

  if (Code == SBS_IO_REGISTER_CODE)
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d121      	bne.n	800158c <HAL_SBS_ConfigCompensationCell+0x58>
  {
    /* Check the parameters */
    assert_param(IS_SBS_IO_COMPENSATION_CELL_NMOS_VALUE(NmosValue));
    assert_param(IS_SBS_IO_COMPENSATION_CELL_PMOS_VALUE(PmosValue));

    offset = ((Selection == SBS_IO_ANALOG_CELL) ? 0U : ((Selection == SBS_IO_XSPI1_CELL) ? 8U : 16U));
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d006      	beq.n	800155c <HAL_SBS_ConfigCompensationCell+0x28>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2b04      	cmp	r3, #4
 8001552:	d101      	bne.n	8001558 <HAL_SBS_ConfigCompensationCell+0x24>
 8001554:	2308      	movs	r3, #8
 8001556:	e002      	b.n	800155e <HAL_SBS_ConfigCompensationCell+0x2a>
 8001558:	2310      	movs	r3, #16
 800155a:	e000      	b.n	800155e <HAL_SBS_ConfigCompensationCell+0x2a>
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]

    MODIFY_REG(SBS->CCSWVALR, (0xFFU << offset), ((NmosValue << offset) | (PmosValue << (offset + 4U))));
 8001560:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8001562:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8001566:	21ff      	movs	r1, #255	@ 0xff
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	fa01 f303 	lsl.w	r3, r1, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	401a      	ands	r2, r3
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	4099      	lsls	r1, r3
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	3304      	adds	r3, #4
 800157c:	6838      	ldr	r0, [r7, #0]
 800157e:	fa00 f303 	lsl.w	r3, r0, r3
 8001582:	430b      	orrs	r3, r1
 8001584:	4914      	ldr	r1, [pc, #80]	@ (80015d8 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8001586:	4313      	orrs	r3, r2
 8001588:	f8c1 3118 	str.w	r3, [r1, #280]	@ 0x118
  }

  MODIFY_REG(SBS->CCCSR, (Selection << 1U), (Code << (POSITION_VAL(Selection) + 1U)));
 800158c:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_SBS_ConfigCompensationCell+0xa4>)
 800158e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	43db      	mvns	r3, r3
 8001598:	401a      	ands	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	fa93 f3a3 	rbit	r3, r3
 80015a4:	613b      	str	r3, [r7, #16]
  return result;
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <HAL_SBS_ConfigCompensationCell+0x80>
    return 32U;
 80015b0:	2320      	movs	r3, #32
 80015b2:	e003      	b.n	80015bc <HAL_SBS_ConfigCompensationCell+0x88>
  return __builtin_clz(value);
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	fab3 f383 	clz	r3, r3
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	3301      	adds	r3, #1
 80015be:	68b9      	ldr	r1, [r7, #8]
 80015c0:	fa01 f303 	lsl.w	r3, r1, r3
 80015c4:	4904      	ldr	r1, [pc, #16]	@ (80015d8 <HAL_SBS_ConfigCompensationCell+0xa4>)
 80015c6:	4313      	orrs	r3, r2
 80015c8:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 80015cc:	bf00      	nop
 80015ce:	3724      	adds	r7, #36	@ 0x24
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	58000400 	.word	0x58000400

080015dc <HAL_SBS_EnableIOSpeedOptimize>:
  *            @arg SBS_IO_XSPI1_HSLV High speed at low voltage for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_HSLV High speed at low voltage for the I/O of the XSPI2
  * @retval None
  */
void HAL_SBS_EnableIOSpeedOptimize(uint32_t Selection)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_IOHSLV(Selection));

  SET_BIT(SBS->CCCSR, Selection);
 80015e4:	4b06      	ldr	r3, [pc, #24]	@ (8001600 <HAL_SBS_EnableIOSpeedOptimize+0x24>)
 80015e6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80015ea:	4905      	ldr	r1, [pc, #20]	@ (8001600 <HAL_SBS_EnableIOSpeedOptimize+0x24>)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	58000400 	.word	0x58000400

08001604 <HAL_VREFBUF_HighImpedanceConfig>:
  *            @arg VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 800160c:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <HAL_VREFBUF_HighImpedanceConfig+0x24>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f023 0202 	bic.w	r2, r3, #2
 8001614:	4904      	ldr	r1, [pc, #16]	@ (8001628 <HAL_VREFBUF_HighImpedanceConfig+0x24>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4313      	orrs	r3, r2
 800161a:	600b      	str	r3, [r1, #0]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	58003c00 	.word	0x58003c00

0800162c <HAL_VREFBUF_Disable>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_VREFBUF_Disable(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8001630:	4b05      	ldr	r3, [pc, #20]	@ (8001648 <HAL_VREFBUF_Disable+0x1c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <HAL_VREFBUF_Disable+0x1c>)
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	6013      	str	r3, [r2, #0]
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	58003c00 	.word	0x58003c00

0800164c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	609a      	str	r2, [r3, #8]
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	609a      	str	r2, [r3, #8]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <LL_ADC_SetPathInternalChAdd>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetPathInternalChAdd(ADC_TypeDef *ADCx, uint32_t PathInternal)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->OR, PathInternal);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 80016ce:	bf00      	nop
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80016dc:	b480      	push	{r7}
 80016de:	b087      	sub	sp, #28
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60f8      	str	r0, [r7, #12]
 80016e4:	60b9      	str	r1, [r7, #8]
 80016e6:	607a      	str	r2, [r7, #4]
 80016e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	3360      	adds	r3, #96	@ 0x60
 80016ee:	461a      	mov	r2, r3
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <LL_ADC_SetOffset+0x44>)
 80016fe:	4013      	ands	r3, r2
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	4313      	orrs	r3, r2
 800170c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001714:	bf00      	nop
 8001716:	371c      	adds	r7, #28
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	03fff000 	.word	0x03fff000

08001724 <LL_ADC_GetOffsetChannel>:
  *         (3) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	3360      	adds	r3, #96	@ 0x60
 8001732:	461a      	mov	r2, r3
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4413      	add	r3, r2
 800173a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001744:	4618      	mov	r0, r3
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001750:	b480      	push	{r7}
 8001752:	b087      	sub	sp, #28
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	3360      	adds	r3, #96	@ 0x60
 8001760:	461a      	mov	r2, r3
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	431a      	orrs	r2, r3
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800177a:	bf00      	nop
 800177c:	371c      	adds	r7, #28
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001786:	b480      	push	{r7}
 8001788:	b087      	sub	sp, #28
 800178a:	af00      	add	r7, sp, #0
 800178c:	60f8      	str	r0, [r7, #12]
 800178e:	60b9      	str	r1, [r7, #8]
 8001790:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	3360      	adds	r3, #96	@ 0x60
 8001796:	461a      	mov	r2, r3
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	431a      	orrs	r2, r3
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80017b0:	bf00      	nop
 80017b2:	371c      	adds	r7, #28
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80017bc:	b480      	push	{r7}
 80017be:	b087      	sub	sp, #28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	3360      	adds	r3, #96	@ 0x60
 80017cc:	461a      	mov	r2, r3
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	431a      	orrs	r2, r3
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80017e6:	bf00      	nop
 80017e8:	371c      	adds	r7, #28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b083      	sub	sp, #12
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
 80017fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	695b      	ldr	r3, [r3, #20]
 8001800:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	431a      	orrs	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	615a      	str	r2, [r3, #20]
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7RS, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001818:	b480      	push	{r7}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	3330      	adds	r3, #48	@ 0x30
 8001828:	461a      	mov	r2, r3
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	f003 030c 	and.w	r3, r3, #12
 8001834:	4413      	add	r3, r2
 8001836:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	211f      	movs	r1, #31
 8001844:	fa01 f303 	lsl.w	r3, r1, r3
 8001848:	43db      	mvns	r3, r3
 800184a:	401a      	ands	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	0e9b      	lsrs	r3, r3, #26
 8001850:	f003 011f 	and.w	r1, r3, #31
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	f003 031f 	and.w	r3, r3, #31
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	431a      	orrs	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001864:	bf00      	nop
 8001866:	371c      	adds	r7, #28
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001870:	b480      	push	{r7}
 8001872:	b087      	sub	sp, #28
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3314      	adds	r3, #20
 8001880:	461a      	mov	r2, r3
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	0e5b      	lsrs	r3, r3, #25
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	4413      	add	r3, r2
 800188e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	0d1b      	lsrs	r3, r3, #20
 8001898:	f003 031f 	and.w	r3, r3, #31
 800189c:	2107      	movs	r1, #7
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43db      	mvns	r3, r3
 80018a4:	401a      	ands	r2, r3
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	0d1b      	lsrs	r3, r3, #20
 80018aa:	f003 031f 	and.w	r3, r3, #31
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	431a      	orrs	r2, r3
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018ba:	bf00      	nop
 80018bc:	371c      	adds	r7, #28
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e0:	43db      	mvns	r3, r3
 80018e2:	401a      	ands	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f003 0318 	and.w	r3, r3, #24
 80018ea:	4908      	ldr	r1, [pc, #32]	@ (800190c <LL_ADC_SetChannelSingleDiff+0x44>)
 80018ec:	40d9      	lsrs	r1, r3
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	400b      	ands	r3, r1
 80018f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f6:	431a      	orrs	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80018fe:	bf00      	nop
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	0007ffff 	.word	0x0007ffff

08001910 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	4b04      	ldr	r3, [pc, #16]	@ (8001930 <LL_ADC_DisableDeepPowerDown+0x20>)
 800191e:	4013      	ands	r3, r2
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	6093      	str	r3, [r2, #8]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	5fffffc0 	.word	0x5fffffc0

08001934 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001944:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001948:	d101      	bne.n	800194e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800194a:	2301      	movs	r3, #1
 800194c:	e000      	b.n	8001950 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <LL_ADC_EnableInternalRegulator+0x24>)
 800196a:	4013      	ands	r3, r2
 800196c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	6fffffc0 	.word	0x6fffffc0

08001984 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001994:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001998:	d101      	bne.n	800199e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800199a:	2301      	movs	r3, #1
 800199c:	e000      	b.n	80019a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <LL_ADC_IsEnabled+0x18>
 80019c0:	2301      	movs	r3, #1
 80019c2:	e000      	b.n	80019c6 <LL_ADC_IsEnabled+0x1a>
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 0304 	and.w	r3, r3, #4
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d101      	bne.n	80019ea <LL_ADC_REG_IsConversionOngoing+0x18>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e000      	b.n	80019ec <LL_ADC_REG_IsConversionOngoing+0x1a>
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 0308 	and.w	r3, r3, #8
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d101      	bne.n	8001a10 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e000      	b.n	8001a12 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
	...

08001a20 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b089      	sub	sp, #36	@ 0x24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e130      	b.n	8001c9c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d109      	bne.n	8001a5c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7fe feb7 	bl	80007bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff67 	bl	8001934 <LL_ADC_IsDeepPowerDownEnabled>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d004      	beq.n	8001a76 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff4d 	bl	8001910 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff ff82 	bl	8001984 <LL_ADC_IsInternalRegulatorEnabled>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d115      	bne.n	8001ab2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff ff66 	bl	800195c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a90:	4b84      	ldr	r3, [pc, #528]	@ (8001ca4 <HAL_ADC_Init+0x284>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	099b      	lsrs	r3, r3, #6
 8001a96:	4a84      	ldr	r2, [pc, #528]	@ (8001ca8 <HAL_ADC_Init+0x288>)
 8001a98:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9c:	099b      	lsrs	r3, r3, #6
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001aa4:	e002      	b.n	8001aac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1f9      	bne.n	8001aa6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff ff64 	bl	8001984 <LL_ADC_IsInternalRegulatorEnabled>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10d      	bne.n	8001ade <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac6:	f043 0210 	orr.w	r2, r3, #16
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad2:	f043 0201 	orr.w	r2, r3, #1
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ff75 	bl	80019d2 <LL_ADC_REG_IsConversionOngoing>
 8001ae8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aee:	f003 0310 	and.w	r3, r3, #16
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f040 80c9 	bne.w	8001c8a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f040 80c5 	bne.w	8001c8a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b04:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b08:	f043 0202 	orr.w	r2, r3, #2
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff ff49 	bl	80019ac <LL_ADC_IsEnabled>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d110      	bne.n	8001b42 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b20:	4862      	ldr	r0, [pc, #392]	@ (8001cac <HAL_ADC_Init+0x28c>)
 8001b22:	f7ff ff43 	bl	80019ac <LL_ADC_IsEnabled>
 8001b26:	4604      	mov	r4, r0
 8001b28:	4861      	ldr	r0, [pc, #388]	@ (8001cb0 <HAL_ADC_Init+0x290>)
 8001b2a:	f7ff ff3f 	bl	80019ac <LL_ADC_IsEnabled>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	4323      	orrs	r3, r4
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d105      	bne.n	8001b42 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	485d      	ldr	r0, [pc, #372]	@ (8001cb4 <HAL_ADC_Init+0x294>)
 8001b3e:	f7ff fd85 	bl	800164c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7e5b      	ldrb	r3, [r3, #25]
 8001b46:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b4c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001b52:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001b58:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b60:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b62:	4313      	orrs	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d106      	bne.n	8001b7e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b74:	3b01      	subs	r3, #1
 8001b76:	045b      	lsls	r3, r3, #17
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d009      	beq.n	8001b9a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b92:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	4b45      	ldr	r3, [pc, #276]	@ (8001cb8 <HAL_ADC_Init+0x298>)
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	6812      	ldr	r2, [r2, #0]
 8001ba8:	69b9      	ldr	r1, [r7, #24]
 8001baa:	430b      	orrs	r3, r1
 8001bac:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff15 	bl	80019f8 <LL_ADC_INJ_IsConversionOngoing>
 8001bce:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d137      	bne.n	8001c46 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d134      	bne.n	8001c46 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	7e1b      	ldrb	r3, [r3, #24]
 8001be0:	039a      	lsls	r2, r3, #14
                   hadc->Init.ConversionDataManagement);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      tmp_cfgr = (
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	4b32      	ldr	r3, [pc, #200]	@ (8001cbc <HAL_ADC_Init+0x29c>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	6812      	ldr	r2, [r2, #0]
 8001bf8:	69b9      	ldr	r1, [r7, #24]
 8001bfa:	430b      	orrs	r3, r1
 8001bfc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d116      	bne.n	8001c36 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	691a      	ldr	r2, [r3, #16]
 8001c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc0 <HAL_ADC_Init+0x2a0>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001c1a:	4311      	orrs	r1, r2
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c20:	4311      	orrs	r1, r2
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c26:	430a      	orrs	r2, r1
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f042 0201 	orr.w	r2, r2, #1
 8001c32:	611a      	str	r2, [r3, #16]
 8001c34:	e007      	b.n	8001c46 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	691a      	ldr	r2, [r3, #16]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 0201 	bic.w	r2, r2, #1
 8001c44:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d10c      	bne.n	8001c68 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c54:	f023 010f 	bic.w	r1, r3, #15
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	1e5a      	subs	r2, r3, #1
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	430a      	orrs	r2, r1
 8001c64:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c66:	e007      	b.n	8001c78 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 020f 	bic.w	r2, r2, #15
 8001c76:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c7c:	f023 0303 	bic.w	r3, r3, #3
 8001c80:	f043 0201 	orr.w	r2, r3, #1
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c88:	e007      	b.n	8001c9a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8e:	f043 0210 	orr.w	r2, r3, #16
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3724      	adds	r7, #36	@ 0x24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd90      	pop	{r4, r7, pc}
 8001ca4:	24000000 	.word	0x24000000
 8001ca8:	053e2d63 	.word	0x053e2d63
 8001cac:	40022000 	.word	0x40022000
 8001cb0:	40022100 	.word	0x40022100
 8001cb4:	40022300 	.word	0x40022300
 8001cb8:	fff04007 	.word	0xfff04007
 8001cbc:	ffffbff9 	.word	0xffffbff9
 8001cc0:	fffff803 	.word	0xfffff803

08001cc4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b0b6      	sub	sp, #216	@ 0xd8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d101      	bne.n	8001ce6 <HAL_ADC_ConfigChannel+0x22>
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	e3d4      	b.n	8002490 <HAL_ADC_ConfigChannel+0x7cc>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fe6d 	bl	80019d2 <LL_ADC_REG_IsConversionOngoing>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f040 83b9 	bne.w	8002472 <HAL_ADC_ConfigChannel+0x7ae>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6818      	ldr	r0, [r3, #0]
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6859      	ldr	r1, [r3, #4]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	f7ff fd83 	bl	8001818 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fe5b 	bl	80019d2 <LL_ADC_REG_IsConversionOngoing>
 8001d1c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff fe67 	bl	80019f8 <LL_ADC_INJ_IsConversionOngoing>
 8001d2a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d2e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f040 81d9 	bne.w	80020ea <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d38:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f040 81d4 	bne.w	80020ea <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d4a:	d10f      	bne.n	8001d6c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2200      	movs	r2, #0
 8001d56:	4619      	mov	r1, r3
 8001d58:	f7ff fd8a 	bl	8001870 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff fd44 	bl	80017f2 <LL_ADC_SetSamplingTimeCommonConfig>
 8001d6a:	e00e      	b.n	8001d8a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6818      	ldr	r0, [r3, #0]
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	6819      	ldr	r1, [r3, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	f7ff fd79 	bl	8001870 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2100      	movs	r1, #0
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fd34 	bl	80017f2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	695a      	ldr	r2, [r3, #20]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	08db      	lsrs	r3, r3, #3
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d022      	beq.n	8001df2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	6919      	ldr	r1, [r3, #16]
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001dbc:	f7ff fc8e 	bl	80016dc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6818      	ldr	r0, [r3, #0]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	6919      	ldr	r1, [r3, #16]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	f7ff fcda 	bl	8001786 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6818      	ldr	r0, [r3, #0]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d102      	bne.n	8001de8 <HAL_ADC_ConfigChannel+0x124>
 8001de2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001de6:	e000      	b.n	8001dea <HAL_ADC_ConfigChannel+0x126>
 8001de8:	2300      	movs	r3, #0
 8001dea:	461a      	mov	r2, r3
 8001dec:	f7ff fce6 	bl	80017bc <LL_ADC_SetOffsetSaturation>
 8001df0:	e17b      	b.n	80020ea <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2100      	movs	r1, #0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff fc93 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10a      	bne.n	8001e1e <HAL_ADC_ConfigChannel+0x15a>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff fc88 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001e14:	4603      	mov	r3, r0
 8001e16:	0e9b      	lsrs	r3, r3, #26
 8001e18:	f003 021f 	and.w	r2, r3, #31
 8001e1c:	e01e      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x198>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fc7d 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8001e3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8001e44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x18c>
    return 32U;
 8001e4c:	2320      	movs	r3, #32
 8001e4e:	e004      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x196>
  return __builtin_clz(value);
 8001e50:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d105      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x1b0>
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	0e9b      	lsrs	r3, r3, #26
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	e018      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x1e2>
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001e80:	fa93 f3a3 	rbit	r3, r3
 8001e84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001e90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001e98:	2320      	movs	r3, #32
 8001e9a:	e004      	b.n	8001ea6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001e9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ea0:	fab3 f383 	clz	r3, r3
 8001ea4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d106      	bne.n	8001eb8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff fc4c 	bl	8001750 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff fc30 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d10a      	bne.n	8001ee4 <HAL_ADC_ConfigChannel+0x220>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fc25 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001eda:	4603      	mov	r3, r0
 8001edc:	0e9b      	lsrs	r3, r3, #26
 8001ede:	f003 021f 	and.w	r2, r3, #31
 8001ee2:	e01e      	b.n	8001f22 <HAL_ADC_ConfigChannel+0x25e>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	2101      	movs	r1, #1
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fc1a 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001f02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001f0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001f12:	2320      	movs	r3, #32
 8001f14:	e004      	b.n	8001f20 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001f16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d105      	bne.n	8001f3a <HAL_ADC_ConfigChannel+0x276>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	0e9b      	lsrs	r3, r3, #26
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	e018      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x2a8>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f46:	fa93 f3a3 	rbit	r3, r3
 8001f4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001f4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001f56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001f5e:	2320      	movs	r3, #32
 8001f60:	e004      	b.n	8001f6c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001f62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f66:	fab3 f383 	clz	r3, r3
 8001f6a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d106      	bne.n	8001f7e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2200      	movs	r2, #0
 8001f76:	2101      	movs	r1, #1
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff fbe9 	bl	8001750 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2102      	movs	r1, #2
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fbcd 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10a      	bne.n	8001faa <HAL_ADC_ConfigChannel+0x2e6>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2102      	movs	r1, #2
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fbc2 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	0e9b      	lsrs	r3, r3, #26
 8001fa4:	f003 021f 	and.w	r2, r3, #31
 8001fa8:	e01e      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x324>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2102      	movs	r1, #2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fbb7 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fc0:	fa93 f3a3 	rbit	r3, r3
 8001fc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001fc8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001fcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001fd0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d101      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001fd8:	2320      	movs	r3, #32
 8001fda:	e004      	b.n	8001fe6 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001fdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fe0:	fab3 f383 	clz	r3, r3
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d105      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x33c>
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	0e9b      	lsrs	r3, r3, #26
 8001ffa:	f003 031f 	and.w	r3, r3, #31
 8001ffe:	e016      	b.n	800202e <HAL_ADC_ConfigChannel+0x36a>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002008:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800200c:	fa93 f3a3 	rbit	r3, r3
 8002010:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002012:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002014:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002018:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800201c:	2b00      	cmp	r3, #0
 800201e:	d101      	bne.n	8002024 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002020:	2320      	movs	r3, #32
 8002022:	e004      	b.n	800202e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002028:	fab3 f383 	clz	r3, r3
 800202c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800202e:	429a      	cmp	r2, r3
 8002030:	d106      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	2102      	movs	r1, #2
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff fb88 	bl	8001750 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2103      	movs	r1, #3
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fb6c 	bl	8001724 <LL_ADC_GetOffsetChannel>
 800204c:	4603      	mov	r3, r0
 800204e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10a      	bne.n	800206c <HAL_ADC_ConfigChannel+0x3a8>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2103      	movs	r1, #3
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fb61 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8002062:	4603      	mov	r3, r0
 8002064:	0e9b      	lsrs	r3, r3, #26
 8002066:	f003 021f 	and.w	r2, r3, #31
 800206a:	e017      	b.n	800209c <HAL_ADC_ConfigChannel+0x3d8>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2103      	movs	r1, #3
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fb56 	bl	8001724 <LL_ADC_GetOffsetChannel>
 8002078:	4603      	mov	r3, r0
 800207a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800207e:	fa93 f3a3 	rbit	r3, r3
 8002082:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002084:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002086:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002088:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800208e:	2320      	movs	r3, #32
 8002090:	e003      	b.n	800209a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002092:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002094:	fab3 f383 	clz	r3, r3
 8002098:	b2db      	uxtb	r3, r3
 800209a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d105      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x3f0>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0e9b      	lsrs	r3, r3, #26
 80020ae:	f003 031f 	and.w	r3, r3, #31
 80020b2:	e011      	b.n	80020d8 <HAL_ADC_ConfigChannel+0x414>
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020bc:	fa93 f3a3 	rbit	r3, r3
 80020c0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80020c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80020c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d101      	bne.n	80020d0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80020cc:	2320      	movs	r3, #32
 80020ce:	e003      	b.n	80020d8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80020d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020d2:	fab3 f383 	clz	r3, r3
 80020d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020d8:	429a      	cmp	r2, r3
 80020da:	d106      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2200      	movs	r2, #0
 80020e2:	2103      	movs	r1, #3
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fb33 	bl	8001750 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff fc5c 	bl	80019ac <LL_ADC_IsEnabled>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f040 8140 	bne.w	800237c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6818      	ldr	r0, [r3, #0]
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	6819      	ldr	r1, [r3, #0]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	461a      	mov	r2, r3
 800210a:	f7ff fbdd 	bl	80018c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	4a8f      	ldr	r2, [pc, #572]	@ (8002350 <HAL_ADC_ConfigChannel+0x68c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	f040 8131 	bne.w	800237c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10b      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x47e>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	0e9b      	lsrs	r3, r3, #26
 8002130:	3301      	adds	r3, #1
 8002132:	f003 031f 	and.w	r3, r3, #31
 8002136:	2b09      	cmp	r3, #9
 8002138:	bf94      	ite	ls
 800213a:	2301      	movls	r3, #1
 800213c:	2300      	movhi	r3, #0
 800213e:	b2db      	uxtb	r3, r3
 8002140:	e019      	b.n	8002176 <HAL_ADC_ConfigChannel+0x4b2>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800214a:	fa93 f3a3 	rbit	r3, r3
 800214e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002152:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002154:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800215a:	2320      	movs	r3, #32
 800215c:	e003      	b.n	8002166 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800215e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002160:	fab3 f383 	clz	r3, r3
 8002164:	b2db      	uxtb	r3, r3
 8002166:	3301      	adds	r3, #1
 8002168:	f003 031f 	and.w	r3, r3, #31
 800216c:	2b09      	cmp	r3, #9
 800216e:	bf94      	ite	ls
 8002170:	2301      	movls	r3, #1
 8002172:	2300      	movhi	r3, #0
 8002174:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002176:	2b00      	cmp	r3, #0
 8002178:	d079      	beq.n	800226e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002182:	2b00      	cmp	r3, #0
 8002184:	d107      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x4d2>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	0e9b      	lsrs	r3, r3, #26
 800218c:	3301      	adds	r3, #1
 800218e:	069b      	lsls	r3, r3, #26
 8002190:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002194:	e015      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x4fe>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800219e:	fa93 f3a3 	rbit	r3, r3
 80021a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80021a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021a6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80021a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80021ae:	2320      	movs	r3, #32
 80021b0:	e003      	b.n	80021ba <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80021b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b4:	fab3 f383 	clz	r3, r3
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	3301      	adds	r3, #1
 80021bc:	069b      	lsls	r3, r3, #26
 80021be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d109      	bne.n	80021e2 <HAL_ADC_ConfigChannel+0x51e>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	0e9b      	lsrs	r3, r3, #26
 80021d4:	3301      	adds	r3, #1
 80021d6:	f003 031f 	and.w	r3, r3, #31
 80021da:	2101      	movs	r1, #1
 80021dc:	fa01 f303 	lsl.w	r3, r1, r3
 80021e0:	e017      	b.n	8002212 <HAL_ADC_ConfigChannel+0x54e>
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021ea:	fa93 f3a3 	rbit	r3, r3
 80021ee:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80021f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80021f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80021fa:	2320      	movs	r3, #32
 80021fc:	e003      	b.n	8002206 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80021fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002200:	fab3 f383 	clz	r3, r3
 8002204:	b2db      	uxtb	r3, r3
 8002206:	3301      	adds	r3, #1
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	2101      	movs	r1, #1
 800220e:	fa01 f303 	lsl.w	r3, r1, r3
 8002212:	ea42 0103 	orr.w	r1, r2, r3
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10a      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x574>
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	0e9b      	lsrs	r3, r3, #26
 8002228:	3301      	adds	r3, #1
 800222a:	f003 021f 	and.w	r2, r3, #31
 800222e:	4613      	mov	r3, r2
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	4413      	add	r3, r2
 8002234:	051b      	lsls	r3, r3, #20
 8002236:	e018      	b.n	800226a <HAL_ADC_ConfigChannel+0x5a6>
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002240:	fa93 f3a3 	rbit	r3, r3
 8002244:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002248:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800224a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002250:	2320      	movs	r3, #32
 8002252:	e003      	b.n	800225c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
 800225c:	3301      	adds	r3, #1
 800225e:	f003 021f 	and.w	r2, r3, #31
 8002262:	4613      	mov	r3, r2
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	4413      	add	r3, r2
 8002268:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800226a:	430b      	orrs	r3, r1
 800226c:	e081      	b.n	8002372 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002276:	2b00      	cmp	r3, #0
 8002278:	d107      	bne.n	800228a <HAL_ADC_ConfigChannel+0x5c6>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	0e9b      	lsrs	r3, r3, #26
 8002280:	3301      	adds	r3, #1
 8002282:	069b      	lsls	r3, r3, #26
 8002284:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002288:	e015      	b.n	80022b6 <HAL_ADC_ConfigChannel+0x5f2>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800229a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800229c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d101      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80022a2:	2320      	movs	r3, #32
 80022a4:	e003      	b.n	80022ae <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80022a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a8:	fab3 f383 	clz	r3, r3
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	3301      	adds	r3, #1
 80022b0:	069b      	lsls	r3, r3, #26
 80022b2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <HAL_ADC_ConfigChannel+0x612>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	0e9b      	lsrs	r3, r3, #26
 80022c8:	3301      	adds	r3, #1
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f303 	lsl.w	r3, r1, r3
 80022d4:	e017      	b.n	8002306 <HAL_ADC_ConfigChannel+0x642>
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	fa93 f3a3 	rbit	r3, r3
 80022e2:	61fb      	str	r3, [r7, #28]
  return result;
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80022e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80022ee:	2320      	movs	r3, #32
 80022f0:	e003      	b.n	80022fa <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80022f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f4:	fab3 f383 	clz	r3, r3
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	3301      	adds	r3, #1
 80022fc:	f003 031f 	and.w	r3, r3, #31
 8002300:	2101      	movs	r1, #1
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	ea42 0103 	orr.w	r1, r2, r3
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10d      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x66e>
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	0e9b      	lsrs	r3, r3, #26
 800231c:	3301      	adds	r3, #1
 800231e:	f003 021f 	and.w	r2, r3, #31
 8002322:	4613      	mov	r3, r2
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4413      	add	r3, r2
 8002328:	3b1e      	subs	r3, #30
 800232a:	051b      	lsls	r3, r3, #20
 800232c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002330:	e01e      	b.n	8002370 <HAL_ADC_ConfigChannel+0x6ac>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	fa93 f3a3 	rbit	r3, r3
 800233e:	613b      	str	r3, [r7, #16]
  return result;
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d104      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800234a:	2320      	movs	r3, #32
 800234c:	e006      	b.n	800235c <HAL_ADC_ConfigChannel+0x698>
 800234e:	bf00      	nop
 8002350:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	fab3 f383 	clz	r3, r3
 800235a:	b2db      	uxtb	r3, r3
 800235c:	3301      	adds	r3, #1
 800235e:	f003 021f 	and.w	r2, r3, #31
 8002362:	4613      	mov	r3, r2
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	4413      	add	r3, r2
 8002368:	3b1e      	subs	r3, #30
 800236a:	051b      	lsls	r3, r3, #20
 800236c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002370:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002376:	4619      	mov	r1, r3
 8002378:	f7ff fa7a 	bl	8001870 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	4b45      	ldr	r3, [pc, #276]	@ (8002498 <HAL_ADC_ConfigChannel+0x7d4>)
 8002382:	4013      	ands	r3, r2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d07d      	beq.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002388:	4844      	ldr	r0, [pc, #272]	@ (800249c <HAL_ADC_ConfigChannel+0x7d8>)
 800238a:	f7ff f985 	bl	8001698 <LL_ADC_GetCommonPathInternalCh>
 800238e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a42      	ldr	r2, [pc, #264]	@ (80024a0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d127      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x728>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800239c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d121      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x728>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a3d      	ldr	r2, [pc, #244]	@ (80024a4 <HAL_ADC_ConfigChannel+0x7e0>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d168      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023ba:	4619      	mov	r1, r3
 80023bc:	4837      	ldr	r0, [pc, #220]	@ (800249c <HAL_ADC_ConfigChannel+0x7d8>)
 80023be:	f7ff f958 	bl	8001672 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023c2:	4b39      	ldr	r3, [pc, #228]	@ (80024a8 <HAL_ADC_ConfigChannel+0x7e4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	099b      	lsrs	r3, r3, #6
 80023c8:	4a38      	ldr	r2, [pc, #224]	@ (80024ac <HAL_ADC_ConfigChannel+0x7e8>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	099b      	lsrs	r3, r3, #6
 80023d0:	1c5a      	adds	r2, r3, #1
 80023d2:	4613      	mov	r3, r2
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	4413      	add	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80023dc:	e002      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x720>
          {
            wait_loop_index--;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	3b01      	subs	r3, #1
 80023e2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f9      	bne.n	80023de <HAL_ADC_ConfigChannel+0x71a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023ea:	e04b      	b.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a2f      	ldr	r2, [pc, #188]	@ (80024b0 <HAL_ADC_ConfigChannel+0x7ec>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d113      	bne.n	800241e <HAL_ADC_ConfigChannel+0x75a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80023f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80023fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d10d      	bne.n	800241e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a2b      	ldr	r2, [pc, #172]	@ (80024b4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d13b      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800240c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002410:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002414:	4619      	mov	r1, r3
 8002416:	4821      	ldr	r0, [pc, #132]	@ (800249c <HAL_ADC_ConfigChannel+0x7d8>)
 8002418:	f7ff f92b 	bl	8001672 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800241c:	e032      	b.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a25      	ldr	r2, [pc, #148]	@ (80024b8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d113      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x78c>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002428:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800242c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10d      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x78c>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1a      	ldr	r2, [pc, #104]	@ (80024a4 <HAL_ADC_ConfigChannel+0x7e0>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d122      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800243e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002442:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002446:	4619      	mov	r1, r3
 8002448:	4814      	ldr	r0, [pc, #80]	@ (800249c <HAL_ADC_ConfigChannel+0x7d8>)
 800244a:	f7ff f912 	bl	8001672 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 800244e:	e019      	b.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a19      	ldr	r2, [pc, #100]	@ (80024bc <HAL_ADC_ConfigChannel+0x7f8>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d114      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a15      	ldr	r2, [pc, #84]	@ (80024b4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d10f      	bne.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetPathInternalChAdd(hadc->Instance, LL_ADC_PATH_INTERNAL_VDDCORE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2101      	movs	r1, #1
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff f922 	bl	80016b4 <LL_ADC_SetPathInternalChAdd>
 8002470:	e008      	b.n	8002484 <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002476:	f043 0220 	orr.w	r2, r3, #32
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800248c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002490:	4618      	mov	r0, r3
 8002492:	37d8      	adds	r7, #216	@ 0xd8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	80080000 	.word	0x80080000
 800249c:	40022300 	.word	0x40022300
 80024a0:	c3210000 	.word	0xc3210000
 80024a4:	40022000 	.word	0x40022000
 80024a8:	24000000 	.word	0x24000000
 80024ac:	053e2d63 	.word	0x053e2d63
 80024b0:	43290000 	.word	0x43290000
 80024b4:	40022100 	.word	0x40022100
 80024b8:	c7520000 	.word	0xc7520000
 80024bc:	475a0000 	.word	0x475a0000

080024c0 <LL_ADC_IsEnabled>:
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d101      	bne.n	80024d8 <LL_ADC_IsEnabled+0x18>
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <LL_ADC_IsEnabled+0x1a>
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d101      	bne.n	80024fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800250c:	b590      	push	{r4, r7, lr}
 800250e:	b0a1      	sub	sp, #132	@ 0x84
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002522:	2b01      	cmp	r3, #1
 8002524:	d101      	bne.n	800252a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002526:	2302      	movs	r3, #2
 8002528:	e087      	b.n	800263a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002532:	2300      	movs	r3, #0
 8002534:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002536:	2300      	movs	r3, #0
 8002538:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a41      	ldr	r2, [pc, #260]	@ (8002644 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d102      	bne.n	800254a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002544:	4b40      	ldr	r3, [pc, #256]	@ (8002648 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	e001      	b.n	800254e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10b      	bne.n	800256c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002558:	f043 0220 	orr.w	r2, r3, #32
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e066      	b.n	800263a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff ffb9 	bl	80024e6 <LL_ADC_REG_IsConversionOngoing>
 8002574:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7ff ffb3 	bl	80024e6 <LL_ADC_REG_IsConversionOngoing>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d148      	bne.n	8002618 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002586:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002588:	2b00      	cmp	r3, #0
 800258a:	d145      	bne.n	8002618 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800258c:	4b2f      	ldr	r3, [pc, #188]	@ (800264c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800258e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d027      	beq.n	80025e8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002598:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	6859      	ldr	r1, [r3, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a8:	085b      	lsrs	r3, r3, #1
 80025aa:	035b      	lsls	r3, r3, #13
 80025ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025b0:	430b      	orrs	r3, r1
 80025b2:	431a      	orrs	r2, r3
 80025b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025b6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025b8:	4822      	ldr	r0, [pc, #136]	@ (8002644 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80025ba:	f7ff ff81 	bl	80024c0 <LL_ADC_IsEnabled>
 80025be:	4604      	mov	r4, r0
 80025c0:	4821      	ldr	r0, [pc, #132]	@ (8002648 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80025c2:	f7ff ff7d 	bl	80024c0 <LL_ADC_IsEnabled>
 80025c6:	4603      	mov	r3, r0
 80025c8:	4323      	orrs	r3, r4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d12e      	bne.n	800262c <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002650 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	6811      	ldr	r1, [r2, #0]
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	6892      	ldr	r2, [r2, #8]
 80025de:	430a      	orrs	r2, r1
 80025e0:	431a      	orrs	r2, r3
 80025e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025e4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80025e6:	e021      	b.n	800262c <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80025e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80025f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80025f2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025f4:	4813      	ldr	r0, [pc, #76]	@ (8002644 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80025f6:	f7ff ff63 	bl	80024c0 <LL_ADC_IsEnabled>
 80025fa:	4604      	mov	r4, r0
 80025fc:	4812      	ldr	r0, [pc, #72]	@ (8002648 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80025fe:	f7ff ff5f 	bl	80024c0 <LL_ADC_IsEnabled>
 8002602:	4603      	mov	r3, r0
 8002604:	4323      	orrs	r3, r4
 8002606:	2b00      	cmp	r3, #0
 8002608:	d110      	bne.n	800262c <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800260a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	4b10      	ldr	r3, [pc, #64]	@ (8002650 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002610:	4013      	ands	r3, r2
 8002612:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002614:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002616:	e009      	b.n	800262c <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261c:	f043 0220 	orr.w	r2, r3, #32
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800262a:	e000      	b.n	800262e <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800262c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002636:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800263a:	4618      	mov	r0, r3
 800263c:	3784      	adds	r7, #132	@ 0x84
 800263e:	46bd      	mov	sp, r7
 8002640:	bd90      	pop	{r4, r7, pc}
 8002642:	bf00      	nop
 8002644:	40022000 	.word	0x40022000
 8002648:	40022100 	.word	0x40022100
 800264c:	40022300 	.word	0x40022300
 8002650:	fffff0e0 	.word	0xfffff0e0

08002654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002664:	4b0b      	ldr	r3, [pc, #44]	@ (8002694 <__NVIC_SetPriorityGrouping+0x40>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002670:	4013      	ands	r3, r2
 8002672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800267c:	4b06      	ldr	r3, [pc, #24]	@ (8002698 <__NVIC_SetPriorityGrouping+0x44>)
 800267e:	4313      	orrs	r3, r2
 8002680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002682:	4a04      	ldr	r2, [pc, #16]	@ (8002694 <__NVIC_SetPriorityGrouping+0x40>)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	60d3      	str	r3, [r2, #12]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	e000ed00 	.word	0xe000ed00
 8002698:	05fa0000 	.word	0x05fa0000

0800269c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a0:	4b04      	ldr	r3, [pc, #16]	@ (80026b4 <__NVIC_GetPriorityGrouping+0x18>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	0a1b      	lsrs	r3, r3, #8
 80026a6:	f003 0307 	and.w	r3, r3, #7
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	6039      	str	r1, [r7, #0]
 80026c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80026c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	db0a      	blt.n	80026e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	490c      	ldr	r1, [pc, #48]	@ (8002704 <__NVIC_SetPriority+0x4c>)
 80026d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026d6:	0112      	lsls	r2, r2, #4
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	440b      	add	r3, r1
 80026dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e0:	e00a      	b.n	80026f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	4908      	ldr	r1, [pc, #32]	@ (8002708 <__NVIC_SetPriority+0x50>)
 80026e8:	88fb      	ldrh	r3, [r7, #6]
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	3b04      	subs	r3, #4
 80026f0:	0112      	lsls	r2, r2, #4
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	440b      	add	r3, r1
 80026f6:	761a      	strb	r2, [r3, #24]
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	e000e100 	.word	0xe000e100
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800270c:	b480      	push	{r7}
 800270e:	b089      	sub	sp, #36	@ 0x24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f1c3 0307 	rsb	r3, r3, #7
 8002726:	2b04      	cmp	r3, #4
 8002728:	bf28      	it	cs
 800272a:	2304      	movcs	r3, #4
 800272c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3304      	adds	r3, #4
 8002732:	2b06      	cmp	r3, #6
 8002734:	d902      	bls.n	800273c <NVIC_EncodePriority+0x30>
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3b03      	subs	r3, #3
 800273a:	e000      	b.n	800273e <NVIC_EncodePriority+0x32>
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002740:	f04f 32ff 	mov.w	r2, #4294967295
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43da      	mvns	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	401a      	ands	r2, r3
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002754:	f04f 31ff 	mov.w	r1, #4294967295
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fa01 f303 	lsl.w	r3, r1, r3
 800275e:	43d9      	mvns	r1, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002764:	4313      	orrs	r3, r2
         );
}
 8002766:	4618      	mov	r0, r3
 8002768:	3724      	adds	r7, #36	@ 0x24
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
	...

08002774 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3b01      	subs	r3, #1
 8002780:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002784:	d301      	bcc.n	800278a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002786:	2301      	movs	r3, #1
 8002788:	e00f      	b.n	80027aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800278a:	4a0a      	ldr	r2, [pc, #40]	@ (80027b4 <SysTick_Config+0x40>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3b01      	subs	r3, #1
 8002790:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002792:	210f      	movs	r1, #15
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f7ff ff8e 	bl	80026b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800279c:	4b05      	ldr	r3, [pc, #20]	@ (80027b4 <SysTick_Config+0x40>)
 800279e:	2200      	movs	r2, #0
 80027a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027a2:	4b04      	ldr	r3, [pc, #16]	@ (80027b4 <SysTick_Config+0x40>)
 80027a4:	2207      	movs	r2, #7
 80027a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	e000e010 	.word	0xe000e010

080027b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff ff47 	bl	8002654 <__NVIC_SetPriorityGrouping>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b086      	sub	sp, #24
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	4603      	mov	r3, r0
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	607a      	str	r2, [r7, #4]
 80027da:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 80027dc:	f7ff ff5e 	bl	800269c <__NVIC_GetPriorityGrouping>
 80027e0:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	6978      	ldr	r0, [r7, #20]
 80027e8:	f7ff ff90 	bl	800270c <NVIC_EncodePriority>
 80027ec:	4602      	mov	r2, r0
 80027ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027f2:	4611      	mov	r1, r2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ff5f 	bl	80026b8 <__NVIC_SetPriority>
}
 80027fa:	bf00      	nop
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff ffb2 	bl	8002774 <SysTick_Config>
 8002810:	4603      	mov	r3, r0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002822:	f7fe fe2d 	bl	8001480 <HAL_GetTick>
 8002826:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e06b      	b.n	800290a <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d008      	beq.n	8002850 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2220      	movs	r2, #32
 8002842:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e05c      	b.n	800290a <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0204 	orr.w	r2, r2, #4
 800285e:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2205      	movs	r2, #5
 8002864:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002868:	e020      	b.n	80028ac <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800286a:	f7fe fe09 	bl	8001480 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b05      	cmp	r3, #5
 8002876:	d919      	bls.n	80028ac <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287c:	f043 0210 	orr.w	r2, r3, #16
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2203      	movs	r2, #3
 8002888:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002894:	2b00      	cmp	r3, #0
 8002896:	d003      	beq.n	80028a0 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800289c:	2201      	movs	r2, #1
 800289e:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e02e      	b.n	800290a <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0d7      	beq.n	800286a <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0202 	orr.w	r2, r2, #2
 80028c8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2204      	movs	r2, #4
 80028ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80028da:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d007      	beq.n	8002900 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028f4:	2201      	movs	r2, #1
 80028f6:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	2200      	movs	r2, #0
 80028fe:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <HAL_DTS_Init>:
  *         parameters in the DTS_InitTypeDef and initialize the associated handle.
  * @param  hdts  DTS handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DTS_Init(DTS_HandleTypeDef *hdts)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  /* Check the DTS handle allocation */
  if (hdts == NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_DTS_Init+0x12>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e089      	b.n	8002a3a <HAL_DTS_Init+0x126>
  assert_param(IS_DTS_TRIGGERINPUT(hdts->Init.TriggerInput));
  assert_param(IS_DTS_SAMPLINGTIME(hdts->Init.SamplingTime));
  assert_param(IS_DTS_THRESHOLD(hdts->Init.HighThreshold));
  assert_param(IS_DTS_THRESHOLD(hdts->Init.LowThreshold));

  if (hdts->State == HAL_DTS_STATE_RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d102      	bne.n	8002938 <HAL_DTS_Init+0x24>

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hdts->MspInitCallback(hdts);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_DTS_MspInit(hdts);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7fd ffc6 	bl	80008c4 <HAL_DTS_MspInit>
#endif /* USE_HAL_DTS_REGISTER_CALLBACKS */
  }

  /* Change the DTS state */
  hdts->State = HAL_DTS_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check ramp coefficient */
  if (hdts->Instance->RAMPVALR == 0UL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_DTS_Init+0x3a>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e075      	b.n	8002a3a <HAL_DTS_Init+0x126>
  }

  /* Check factory calibration temperature  */
  if (hdts->Instance->T0VALR1 == 0UL)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_DTS_Init+0x48>
  {
    return HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e06e      	b.n	8002a3a <HAL_DTS_Init+0x126>
  }

  /* Check Quick Measure option is enabled or disabled */
  if (hdts->Init.QuickMeasure == DTS_QUICKMEAS_DISABLE)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d108      	bne.n	8002976 <HAL_DTS_Init+0x62>
    if (hdts->Init.RefClock == DTS_REFCLKSEL_PCLK)
    {
      assert_param(IS_DTS_DIVIDER_RATIO_NUMBER(hdts->Init.Divider));
    }
    /* Quick measurement mode disabled */
    CLEAR_BIT(hdts->Instance->CFGR1, DTS_CFGR1_Q_MEAS_OPT);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	e00e      	b.n	8002994 <HAL_DTS_Init+0x80>
  }
  else
  {
    /* DTS_QUICKMEAS_ENABLE shall be used only when the LSE clock is
       selected as reference clock */
    if (hdts->Init.RefClock != DTS_REFCLKSEL_LSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800297e:	d001      	beq.n	8002984 <HAL_DTS_Init+0x70>
    {
      return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e05a      	b.n	8002a3a <HAL_DTS_Init+0x126>
    }

    /* Quick measurement mode enabled - no calibration needed */
    SET_BIT(hdts->Instance->CFGR1, DTS_CFGR1_Q_MEAS_OPT);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8002992:	601a      	str	r2, [r3, #0]
  }

  /* set the DTS clk source */
  if (hdts->Init.RefClock == DTS_REFCLKSEL_LSE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800299c:	d108      	bne.n	80029b0 <HAL_DTS_Init+0x9c>
  {
    SET_BIT(hdts->Instance->CFGR1, DTS_CFGR1_REFCLK_SEL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	e007      	b.n	80029c0 <HAL_DTS_Init+0xac>
  }
  else
  {
    CLEAR_BIT(hdts->Instance->CFGR1, DTS_CFGR1_REFCLK_SEL);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80029be:	601a      	str	r2, [r3, #0]
  }

  MODIFY_REG(hdts->Instance->CFGR1, DTS_CFGR1_HSREF_CLK_DIV, (hdts->Init.Divider << DTS_CFGR1_HSREF_CLK_DIV_Pos));
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	061a      	lsls	r2, r3, #24
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdts->Instance->CFGR1, DTS_CFGR1_TS1_SMP_TIME, hdts->Init.SamplingTime);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f423 2170 	bic.w	r1, r3, #983040	@ 0xf0000
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691a      	ldr	r2, [r3, #16]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdts->Instance->CFGR1, DTS_CFGR1_TS1_INTRIG_SEL, hdts->Init.TriggerInput);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	68da      	ldr	r2, [r3, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdts->Instance->ITR1, DTS_ITR1_TS1_HITTHD, (hdts->Init.HighThreshold << DTS_ITR1_TS1_HITTHD_Pos));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	b299      	uxth	r1, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	041a      	lsls	r2, r3, #16
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	615a      	str	r2, [r3, #20]
  MODIFY_REG(hdts->Instance->ITR1, DTS_ITR1_TS1_LITTHD, hdts->Init.LowThreshold);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	4b08      	ldr	r3, [pc, #32]	@ (8002a44 <HAL_DTS_Init+0x130>)
 8002a22:	4013      	ands	r3, r2
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	69d1      	ldr	r1, [r2, #28]
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6812      	ldr	r2, [r2, #0]
 8002a2c:	430b      	orrs	r3, r1
 8002a2e:	6153      	str	r3, [r2, #20]

  /* Change the DTS state */
  hdts->State = HAL_DTS_STATE_READY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	ffff0000 	.word	0xffff0000

08002a48 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a80 <HAL_FLASH_Unlock+0x38>)
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00d      	beq.n	8002a74 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002a58:	4b09      	ldr	r3, [pc, #36]	@ (8002a80 <HAL_FLASH_Unlock+0x38>)
 8002a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002a84 <HAL_FLASH_Unlock+0x3c>)
 8002a5c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002a5e:	4b08      	ldr	r3, [pc, #32]	@ (8002a80 <HAL_FLASH_Unlock+0x38>)
 8002a60:	4a09      	ldr	r2, [pc, #36]	@ (8002a88 <HAL_FLASH_Unlock+0x40>)
 8002a62:	605a      	str	r2, [r3, #4]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <HAL_FLASH_Unlock+0x38>)
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e000      	b.n	8002a76 <HAL_FLASH_Unlock+0x2e>
    }
  }

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr
 8002a80:	52002000 	.word	0x52002000
 8002a84:	45670123 	.word	0x45670123
 8002a88:	cdef89ab 	.word	0xcdef89ab

08002a8c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002a90:	4b09      	ldr	r3, [pc, #36]	@ (8002ab8 <HAL_FLASH_Lock+0x2c>)
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	4a08      	ldr	r2, [pc, #32]	@ (8002ab8 <HAL_FLASH_Lock+0x2c>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	6113      	str	r3, [r2, #16]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002a9c:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <HAL_FLASH_Lock+0x2c>)
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <HAL_FLASH_Lock+0x20>
  {
    return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	e000      	b.n	8002aae <HAL_FLASH_Lock+0x22>
  }

  return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr
 8002ab8:	52002000 	.word	0x52002000

08002abc <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8002ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8002afc <HAL_FLASH_OB_Unlock+0x40>)
 8002ac2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d010      	beq.n	8002af0 <HAL_FLASH_OB_Unlock+0x34>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
 8002ace:	4b0b      	ldr	r3, [pc, #44]	@ (8002afc <HAL_FLASH_OB_Unlock+0x40>)
 8002ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8002b00 <HAL_FLASH_OB_Unlock+0x44>)
 8002ad2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
 8002ad6:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <HAL_FLASH_OB_Unlock+0x40>)
 8002ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8002b04 <HAL_FLASH_OB_Unlock+0x48>)
 8002ada:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8002ade:	4b07      	ldr	r3, [pc, #28]	@ (8002afc <HAL_FLASH_OB_Unlock+0x40>)
 8002ae0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002ae4:	f003 0301 	and.w	r3, r3, #1
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <HAL_FLASH_OB_Unlock+0x34>
    {
      return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e000      	b.n	8002af2 <HAL_FLASH_OB_Unlock+0x36>
    }
  }

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	52002000 	.word	0x52002000
 8002b00:	08192a3b 	.word	0x08192a3b
 8002b04:	4c5d6e7f 	.word	0x4c5d6e7f

08002b08 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b3c <HAL_FLASH_OB_Lock+0x34>)
 8002b0e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002b12:	4a0a      	ldr	r2, [pc, #40]	@ (8002b3c <HAL_FLASH_OB_Lock+0x34>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8002b1c:	4b07      	ldr	r3, [pc, #28]	@ (8002b3c <HAL_FLASH_OB_Lock+0x34>)
 8002b1e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_FLASH_OB_Lock+0x26>
  {
    return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	e000      	b.n	8002b30 <HAL_FLASH_OB_Lock+0x28>
  }

  return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	52002000 	.word	0x52002000

08002b40 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 8002b48:	f7fe fc9a 	bl	8001480 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4413      	add	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]
  uint32_t error;

  while ((FLASH->SR & FLASH_SR_QW) != 0U)
 8002b54:	e00b      	b.n	8002b6e <FLASH_WaitForLastOperation+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5c:	d007      	beq.n	8002b6e <FLASH_WaitForLastOperation+0x2e>
    {
      if (HAL_GetTick() >= timeout)
 8002b5e:	f7fe fc8f 	bl	8001480 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d801      	bhi.n	8002b6e <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e033      	b.n	8002bd6 <FLASH_WaitForLastOperation+0x96>
  while ((FLASH->SR & FLASH_SR_QW) != 0U)
 8002b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	f003 0304 	and.w	r3, r3, #4
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1ed      	bne.n	8002b56 <FLASH_WaitForLastOperation+0x16>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->ISR & FLASH_FLAG_ISR_ERRORS);
 8002b7a:	4b19      	ldr	r3, [pc, #100]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002b7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b7e:	4b19      	ldr	r3, [pc, #100]	@ (8002be4 <FLASH_WaitForLastOperation+0xa4>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	60bb      	str	r3, [r7, #8]
  error |= (FLASH->OPTISR & FLASH_FLAG_OPTISR_ERRORS);
 8002b84:	4b16      	ldr	r3, [pc, #88]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002b86:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002b8a:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	60bb      	str	r3, [r7, #8]

  if (error != 0U)
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d012      	beq.n	8002bc0 <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8002b9a:	4b13      	ldr	r3, [pc, #76]	@ (8002be8 <FLASH_WaitForLastOperation+0xa8>)
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	4a11      	ldr	r2, [pc, #68]	@ (8002be8 <FLASH_WaitForLastOperation+0xa8>)
 8002ba4:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    FLASH->ICR = (error & FLASH_FLAG_ISR_ERRORS);
 8002ba6:	490e      	ldr	r1, [pc, #56]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <FLASH_WaitForLastOperation+0xa4>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	628b      	str	r3, [r1, #40]	@ 0x28
    FLASH->OPTICR = (error & FLASH_FLAG_OPTISR_ERRORS);
 8002bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
 8002bb8:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e00a      	b.n	8002bd6 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if ((FLASH->ISR & FLASH_FLAG_EOP) != 0U)
 8002bc0:	4b07      	ldr	r3, [pc, #28]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->ICR = FLASH_FLAG_EOP;
 8002bcc:	4b04      	ldr	r3, [pc, #16]	@ (8002be0 <FLASH_WaitForLastOperation+0xa0>)
 8002bce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002bd2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	52002000 	.word	0x52002000
 8002be4:	113e0000 	.word	0x113e0000
 8002be8:	240008fc 	.word	0x240008fc

08002bec <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(const FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002bf4:	4b36      	ldr	r3, [pc, #216]	@ (8002cd0 <HAL_FLASHEx_OBProgram+0xe4>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_FLASHEx_OBProgram+0x14>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e062      	b.n	8002cc6 <HAL_FLASHEx_OBProgram+0xda>
 8002c00:	4b33      	ldr	r3, [pc, #204]	@ (8002cd0 <HAL_FLASHEx_OBProgram+0xe4>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c06:	4b32      	ldr	r3, [pc, #200]	@ (8002cd0 <HAL_FLASHEx_OBProgram+0xe4>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c0c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c10:	f7ff ff96 	bl	8002b40 <FLASH_WaitForLastOperation>
 8002c14:	4603      	mov	r3, r0
 8002c16:	73fb      	strb	r3, [r7, #15]

  if ((status == HAL_OK) && (pOBInit->OptionType != 0U))
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d14f      	bne.n	8002cbe <HAL_FLASHEx_OBProgram+0xd2>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d04b      	beq.n	8002cbe <HAL_FLASHEx_OBProgram+0xd2>
  {
    /* Set PG_OPT Bit */
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
 8002c26:	4b2b      	ldr	r3, [pc, #172]	@ (8002cd4 <HAL_FLASHEx_OBProgram+0xe8>)
 8002c28:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002c2c:	4a29      	ldr	r2, [pc, #164]	@ (8002cd4 <HAL_FLASHEx_OBProgram+0xe8>)
 8002c2e:	f043 0302 	orr.w	r3, r3, #2
 8002c32:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d007      	beq.n	8002c52 <HAL_FLASHEx_OBProgram+0x66>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPState, pOBInit->WRPSector);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	f000 f843 	bl	8002cd8 <FLASH_OB_WRPConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d008      	beq.n	8002c70 <HAL_FLASHEx_OBProgram+0x84>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig1, pOBInit->USERConfig2);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	68d8      	ldr	r0, [r3, #12]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6919      	ldr	r1, [r3, #16]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	695b      	ldr	r3, [r3, #20]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	f000 f85c 	bl	8002d28 <FLASH_OB_UserConfig>
    }

    /* HDP configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_HDP) != 0U)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d007      	beq.n	8002c8c <HAL_FLASHEx_OBProgram+0xa0>
    {
      /* Configure the HDP Protection */
      FLASH_OB_HDPConfig(pOBInit->HDPStartPage, pOBInit->HDPEndPage);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	699a      	ldr	r2, [r3, #24]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	69db      	ldr	r3, [r3, #28]
 8002c84:	4619      	mov	r1, r3
 8002c86:	4610      	mov	r0, r2
 8002c88:	f000 f944 	bl	8002f14 <FLASH_OB_HDPConfig>
    }

    /* Non-volatile state configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_NV) != 0U)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d004      	beq.n	8002ca2 <HAL_FLASHEx_OBProgram+0xb6>
    {
      /* Configure the non-volatile state */
      FLASH_OB_NVConfig(pOBInit->NVState);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f000 f953 	bl	8002f48 <FLASH_OB_NVConfig>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002ca2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ca6:	f7ff ff4b 	bl	8002b40 <FLASH_WaitForLastOperation>
 8002caa:	4603      	mov	r3, r0
 8002cac:	73fb      	strb	r3, [r7, #15]

    /* Clear PG_OPT Bit */
    CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
 8002cae:	4b09      	ldr	r3, [pc, #36]	@ (8002cd4 <HAL_FLASHEx_OBProgram+0xe8>)
 8002cb0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002cb4:	4a07      	ldr	r2, [pc, #28]	@ (8002cd4 <HAL_FLASHEx_OBProgram+0xe8>)
 8002cb6:	f023 0302 	bic.w	r3, r3, #2
 8002cba:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002cbe:	4b04      	ldr	r3, [pc, #16]	@ (8002cd0 <HAL_FLASHEx_OBProgram+0xe4>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	701a      	strb	r2, [r3, #0]

  return status;
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	240008fc 	.word	0x240008fc
 8002cd4:	52002000 	.word	0x52002000

08002cd8 <FLASH_OB_WRPConfig>:
  * @param  WRPSector
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPState, uint32_t WRPSector)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRPSTATE(WRPState));

  /* Configure the write protected area */
  if (WRPState == OB_WRPSTATE_DISABLE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d109      	bne.n	8002cfc <FLASH_OB_WRPConfig+0x24>
  {
    FLASH->WRPSRP |= (WRPSector & FLASH_WRPSRP_WRPS);
 8002ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d24 <FLASH_OB_WRPConfig+0x4c>)
 8002cea:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	490c      	ldr	r1, [pc, #48]	@ (8002d24 <FLASH_OB_WRPConfig+0x4c>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
 8002cfa:	e00c      	b.n	8002d16 <FLASH_OB_WRPConfig+0x3e>
  else if (WRPState == OB_WRPSTATE_ENABLE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d109      	bne.n	8002d16 <FLASH_OB_WRPConfig+0x3e>
    FLASH->WRPSRP &= (~(WRPSector & FLASH_WRPSRP_WRPS));
 8002d02:	4b08      	ldr	r3, [pc, #32]	@ (8002d24 <FLASH_OB_WRPConfig+0x4c>)
 8002d04:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	4905      	ldr	r1, [pc, #20]	@ (8002d24 <FLASH_OB_WRPConfig+0x4c>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	52002000 	.word	0x52002000

08002d28 <FLASH_OB_UserConfig>:
  * @param  UserConfig1 The selected User Option Bytes values
  * @param  UserConfig2 The selected User Option Bytes values
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig1, uint32_t UserConfig2)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b087      	sub	sp, #28
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
  uint32_t optr_reg_val = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d009      	beq.n	8002d5a <FLASH_OB_UserConfig+0x32>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig1 & FLASH_OBW1SR_BOR_LEVEL));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_BOR_LEVEL);
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	f003 030c 	and.w	r3, r3, #12
 8002d4c:	697a      	ldr	r2, [r7, #20]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_BOR_LEVEL;
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	f043 030c 	orr.w	r3, r3, #12
 8002d58:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f003 0302 	and.w	r3, r3, #2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d009      	beq.n	8002d78 <FLASH_OB_UserConfig+0x50>
  {
    /* IWDG1_HW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig1 & FLASH_OBW1SR_IWDG_HW));

    /* Set value and mask for IWDG1_HW option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_HW);
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_HW;
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	f043 0310 	orr.w	r3, r3, #16
 8002d76:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d009      	beq.n	8002d96 <FLASH_OB_UserConfig+0x6e>
  {
    /* NRST_STOP_D1 option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig1 & FLASH_OBW1SR_NRST_STOP));

    /* Set value and mask for NRST_STOP_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STOP);
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STOP;
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d94:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 0308 	and.w	r3, r3, #8
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d009      	beq.n	8002db4 <FLASH_OB_UserConfig+0x8c>
  {
    /* NRST_STBY_D1 option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig1 & FLASH_OBW1SR_NRST_STBY));

    /* Set value and mask for NRST_STBY_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STBY);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STBY;
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db2:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI1_HSLV) != 0U)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f003 0310 	and.w	r3, r3, #16
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d009      	beq.n	8002dd2 <FLASH_OB_UserConfig+0xaa>
  {
    /* XSPI1_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI1_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV));

    /* Set value and mask for XSPI1_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV);
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI1_HSLV;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dd0:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI2_HSLV) != 0U)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f003 0320 	and.w	r3, r3, #32
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d009      	beq.n	8002df0 <FLASH_OB_UserConfig+0xc8>
  {
    /* XSPI2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI2_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV));

    /* Set value and mask for XSPI2_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI2_HSLV;
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dee:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d009      	beq.n	8002e0e <FLASH_OB_UserConfig+0xe6>
  {
    /* IWDG_FZ_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP));

    /* Set value and mask for IWDG_FZ_STOP option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP);
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STOP;
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e0c:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d009      	beq.n	8002e2c <FLASH_OB_UserConfig+0x104>
  {
    /* IWDG_FZ_SDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY));

    /* Set value and mask for IWDG_FZ_SDBY option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY);
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STBY;
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e2a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_VDDIO_HSLV) != 0U)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d009      	beq.n	8002e4a <FLASH_OB_UserConfig+0x122>
  {
    /* VDDIO_HSLV option byte should be modified */
    assert_param(IS_OB_USER_VDDIO_HSLV(UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV));

    /* Set value and mask for VDDIO_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV);
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_VDDIO_HSLV;
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002e48:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 1 if necessary */
  if (optr_reg_mask != 0U)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00a      	beq.n	8002e66 <FLASH_OB_UserConfig+0x13e>
  {
    MODIFY_REG(FLASH->OBW1SRP, optr_reg_mask, optr_reg_val);
 8002e50:	4b2f      	ldr	r3, [pc, #188]	@ (8002f10 <FLASH_OB_UserConfig+0x1e8>)
 8002e52:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	43db      	mvns	r3, r3
 8002e5a:	401a      	ands	r2, r3
 8002e5c:	492c      	ldr	r1, [pc, #176]	@ (8002f10 <FLASH_OB_UserConfig+0x1e8>)
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3264 	str.w	r3, [r1, #612]	@ 0x264
  }

  optr_reg_val = 0;
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
  optr_reg_mask = 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]

  if ((UserType & OB_USER_ITCM_AXI_SHARE) != 0U)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d009      	beq.n	8002e8c <FLASH_OB_UserConfig+0x164>
  {
    /* ITCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_ITCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE));

    /* Set value and mask for ITCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f003 0307 	and.w	r3, r3, #7
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ITCM_AXI_SHARE;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f043 0307 	orr.w	r3, r3, #7
 8002e8a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_DTCM_AXI_SHARE) != 0U)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d009      	beq.n	8002eaa <FLASH_OB_UserConfig+0x182>
  {
    /* DTCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_DTCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE));

    /* Set value and mask for DTCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_DTCM_AXI_SHARE;
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002ea8:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_SRAM_ECC) != 0U)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d009      	beq.n	8002ec8 <FLASH_OB_UserConfig+0x1a0>
  {
    /* SRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_AXISRAM_ECC(UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM));

    /* Set value and mask for SRAM_ECC option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ECC_ON_SRAM;
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ec6:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_I2C_NI3C) != 0U)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d009      	beq.n	8002ee6 <FLASH_OB_UserConfig+0x1be>
  {
    /* I2C_NI3C option byte should be modified */
    assert_param(IS_OB_USER_I2C_NI3C(UserConfig2 & FLASH_OBW2SR_I2C_NI3C));

    /* Set value and mask for I2C_NI3C option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_I2C_NI3C);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed8:	697a      	ldr	r2, [r7, #20]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_I2C_NI3C;
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ee4:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 2 if necessary */
  if (optr_reg_mask != 0U)
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00a      	beq.n	8002f02 <FLASH_OB_UserConfig+0x1da>
  {
    MODIFY_REG(FLASH->OBW2SRP, optr_reg_mask, optr_reg_val);
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <FLASH_OB_UserConfig+0x1e8>)
 8002eee:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	401a      	ands	r2, r3
 8002ef8:	4905      	ldr	r1, [pc, #20]	@ (8002f10 <FLASH_OB_UserConfig+0x1e8>)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	f8c1 326c 	str.w	r3, [r1, #620]	@ 0x26c
  }
}
 8002f02:	bf00      	nop
 8002f04:	371c      	adds	r7, #28
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	52002000 	.word	0x52002000

08002f14 <FLASH_OB_HDPConfig>:
  * @param  HDPEndPage
  *
  * @retval None
  */
static void FLASH_OB_HDPConfig(uint32_t HDPStartPage, uint32_t HDPEndPage)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_HDP_PAGE(HDPStartPage));
  assert_param(IS_OB_HDP_PAGE(HDPEndPage));

  MODIFY_REG(FLASH->HDPSRP, (FLASH_HDPSRP_HDP_AREA_START | FLASH_HDPSRP_HDP_AREA_END), \
 8002f1e:	4b09      	ldr	r3, [pc, #36]	@ (8002f44 <FLASH_OB_HDPConfig+0x30>)
 8002f20:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8002f24:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	0419      	lsls	r1, r3, #16
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	4904      	ldr	r1, [pc, #16]	@ (8002f44 <FLASH_OB_HDPConfig+0x30>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	f8c1 3234 	str.w	r3, [r1, #564]	@ 0x234
             (HDPStartPage | (HDPEndPage << FLASH_HDPSRP_HDP_AREA_END_Pos)));
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	52002000 	.word	0x52002000

08002f48 <FLASH_OB_NVConfig>:
  * @param  NVState
  *
  * @retval None
  */
static void FLASH_OB_NVConfig(uint32_t NVState)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_OB_NVSTATE(NVState));

  MODIFY_REG(FLASH->NVSRP, FLASH_NVSRP_NVSTATE, NVState);
 8002f50:	4b07      	ldr	r3, [pc, #28]	@ (8002f70 <FLASH_OB_NVConfig+0x28>)
 8002f52:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002f56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002f5a:	4905      	ldr	r1, [pc, #20]	@ (8002f70 <FLASH_OB_NVConfig+0x28>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3204 	str.w	r3, [r1, #516]	@ 0x204
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	52002000 	.word	0x52002000

08002f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b087      	sub	sp, #28
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f82:	e143      	b.n	800320c <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2101      	movs	r1, #1
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 8135 	beq.w	8003206 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d005      	beq.n	8002fb4 <HAL_GPIO_Init+0x40>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d130      	bne.n	8003016 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	2203      	movs	r2, #3
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002fea:	2201      	movs	r2, #1
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	091b      	lsrs	r3, r3, #4
 8003000:	f003 0201 	and.w	r2, r3, #1
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	4313      	orrs	r3, r2
 800300e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	2b03      	cmp	r3, #3
 8003020:	d109      	bne.n	8003036 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 800302a:	2b03      	cmp	r3, #3
 800302c:	d11b      	bne.n	8003066 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d017      	beq.n	8003066 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	2203      	movs	r2, #3
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	43db      	mvns	r3, r3
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	4013      	ands	r3, r2
 800304c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	fa02 f303 	lsl.w	r3, r2, r3
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d123      	bne.n	80030ba <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	08da      	lsrs	r2, r3, #3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	3208      	adds	r2, #8
 800307a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800307e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	220f      	movs	r2, #15
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43db      	mvns	r3, r3
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4013      	ands	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	691a      	ldr	r2, [r3, #16]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	08da      	lsrs	r2, r3, #3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3208      	adds	r2, #8
 80030b4:	6939      	ldr	r1, [r7, #16]
 80030b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	2203      	movs	r2, #3
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	4013      	ands	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 0203 	and.w	r2, r3, #3
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f000 8085 	beq.w	8003206 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
 80030fc:	4a4b      	ldr	r2, [pc, #300]	@ (800322c <HAL_GPIO_Init+0x2b8>)
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	089b      	lsrs	r3, r3, #2
 8003102:	334c      	adds	r3, #76	@ 0x4c
 8003104:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003108:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	f003 0303 	and.w	r3, r3, #3
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	220f      	movs	r2, #15
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	43db      	mvns	r3, r3
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	4013      	ands	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	0a9a      	lsrs	r2, r3, #10
 8003124:	4b42      	ldr	r3, [pc, #264]	@ (8003230 <HAL_GPIO_Init+0x2bc>)
 8003126:	4013      	ands	r3, r2
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	f002 0203 	and.w	r2, r2, #3
 800312e:	0092      	lsls	r2, r2, #2
 8003130:	4093      	lsls	r3, r2
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	4313      	orrs	r3, r2
 8003136:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
 8003138:	493c      	ldr	r1, [pc, #240]	@ (800322c <HAL_GPIO_Init+0x2b8>)
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	089b      	lsrs	r3, r3, #2
 800313e:	334c      	adds	r3, #76	@ 0x4c
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003146:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	43db      	mvns	r3, r3
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	4013      	ands	r3, r2
 8003156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4313      	orrs	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800316c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	43db      	mvns	r3, r3
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	4013      	ands	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4313      	orrs	r3, r2
 8003198:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800319a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80031a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	43db      	mvns	r3, r3
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	4013      	ands	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 80031d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	43db      	mvns	r3, r3
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	4013      	ands	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	3301      	adds	r3, #1
 800320a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	fa22 f303 	lsr.w	r3, r2, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	f47f aeb4 	bne.w	8002f84 <HAL_GPIO_Init+0x10>
  }
}
 800321c:	bf00      	nop
 800321e:	bf00      	nop
 8003220:	371c      	adds	r7, #28
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	58000400 	.word	0x58000400
 8003230:	0029ff7f 	.word	0x0029ff7f

08003234 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003234:	b480      	push	{r7}
 8003236:	b087      	sub	sp, #28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003242:	e0a8      	b.n	8003396 <HAL_GPIO_DeInit+0x162>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003244:	2201      	movs	r2, #1
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 809b 	beq.w	8003390 <HAL_GPIO_DeInit+0x15c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SBS->EXTICR[position >> 2u];
 800325a:	4a56      	ldr	r2, [pc, #344]	@ (80033b4 <HAL_GPIO_DeInit+0x180>)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	334c      	adds	r3, #76	@ 0x4c
 8003262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003266:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	220f      	movs	r2, #15
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	4013      	ands	r3, r2
 800327a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos)))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	0a9a      	lsrs	r2, r3, #10
 8003280:	4b4d      	ldr	r3, [pc, #308]	@ (80033b8 <HAL_GPIO_DeInit+0x184>)
 8003282:	4013      	ands	r3, r2
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	f002 0203 	and.w	r2, r2, #3
 800328a:	0092      	lsls	r2, r2, #2
 800328c:	4093      	lsls	r3, r2
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	429a      	cmp	r2, r3
 8003292:	d13e      	bne.n	8003312 <HAL_GPIO_DeInit+0xde>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003298:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	43db      	mvns	r3, r3
 80032a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032a4:	4013      	ands	r3, r2
 80032a6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80032aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032ba:	4013      	ands	r3, r2
 80032bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80032c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	43db      	mvns	r3, r3
 80032ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032ce:	4013      	ands	r3, r2
 80032d0:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80032d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	43db      	mvns	r3, r3
 80032dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032e0:	4013      	ands	r3, r2
 80032e2:	600b      	str	r3, [r1, #0]

        /* Clear EXTICR configuration */
        tmp = 0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	f003 0303 	and.w	r3, r3, #3
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	220f      	movs	r2, #15
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	60fb      	str	r3, [r7, #12]
        SBS->EXTICR[position >> 2u] &= ~tmp;
 80032f4:	4a2f      	ldr	r2, [pc, #188]	@ (80033b4 <HAL_GPIO_DeInit+0x180>)
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	089b      	lsrs	r3, r3, #2
 80032fa:	334c      	adds	r3, #76	@ 0x4c
 80032fc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	43da      	mvns	r2, r3
 8003304:	482b      	ldr	r0, [pc, #172]	@ (80033b4 <HAL_GPIO_DeInit+0x180>)
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	089b      	lsrs	r3, r3, #2
 800330a:	400a      	ands	r2, r1
 800330c:	334c      	adds	r3, #76	@ 0x4c
 800330e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	2103      	movs	r1, #3
 800331c:	fa01 f303 	lsl.w	r3, r1, r3
 8003320:	431a      	orrs	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos)) ;
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	08da      	lsrs	r2, r3, #3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	3208      	adds	r2, #8
 800332e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	220f      	movs	r2, #15
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	08d2      	lsrs	r2, r2, #3
 8003346:	4019      	ands	r1, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3208      	adds	r2, #8
 800334c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	2103      	movs	r1, #3
 800335a:	fa01 f303 	lsl.w	r3, r1, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	401a      	ands	r2, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	2101      	movs	r1, #1
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	fa01 f303 	lsl.w	r3, r1, r3
 8003372:	43db      	mvns	r3, r3
 8003374:	401a      	ands	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	2103      	movs	r1, #3
 8003384:	fa01 f303 	lsl.w	r3, r1, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	401a      	ands	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	3301      	adds	r3, #1
 8003394:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	fa22 f303 	lsr.w	r3, r2, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f47f af50 	bne.w	8003244 <HAL_GPIO_DeInit+0x10>
  }
}
 80033a4:	bf00      	nop
 80033a6:	bf00      	nop
 80033a8:	371c      	adds	r7, #28
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	58000400 	.word	0x58000400
 80033b8:	0029ff7f 	.word	0x0029ff7f

080033bc <HAL_PWREx_ConfigSupply>:
  *        PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO and PWR_SMPS_1V8_SUPPLIES_EXT are used
  *        only for lines that supports SMPS regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Check if supply source was configured */
  if ((PWR->CSR2 & (PWR_CSR2_SDEN | PWR_CSR2_LDOEN | PWR_CSR2_BYPASS)) != (PWR_CSR2_SDEN | PWR_CSR2_LDOEN))
 80033c4:	4b25      	ldr	r3, [pc, #148]	@ (800345c <HAL_PWREx_ConfigSupply+0xa0>)
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	2b06      	cmp	r3, #6
 80033ce:	d00a      	beq.n	80033e6 <HAL_PWREx_ConfigSupply+0x2a>
  {
    /* Check supply configuration */
    if ((PWR->CSR2 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80033d0:	4b22      	ldr	r3, [pc, #136]	@ (800345c <HAL_PWREx_ConfigSupply+0xa0>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f003 031f 	and.w	r3, r3, #31
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d001      	beq.n	80033e2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e038      	b.n	8003454 <HAL_PWREx_ConfigSupply+0x98>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	e036      	b.n	8003454 <HAL_PWREx_ConfigSupply+0x98>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CSR2, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80033e6:	4b1d      	ldr	r3, [pc, #116]	@ (800345c <HAL_PWREx_ConfigSupply+0xa0>)
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	f023 021f 	bic.w	r2, r3, #31
 80033ee:	491b      	ldr	r1, [pc, #108]	@ (800345c <HAL_PWREx_ConfigSupply+0xa0>)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80033f6:	f7fe f843 	bl	8001480 <HAL_GetTick>
 80033fa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 80033fc:	e009      	b.n	8003412 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 80033fe:	f7fe f83f 	bl	8001480 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800340c:	d901      	bls.n	8003412 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e020      	b.n	8003454 <HAL_PWREx_ConfigSupply+0x98>
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 8003412:	4b12      	ldr	r3, [pc, #72]	@ (800345c <HAL_PWREx_ConfigSupply+0xa0>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	2b00      	cmp	r3, #0
 800341c:	d0ef      	beq.n	80033fe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b1e      	cmp	r3, #30
 8003422:	d002      	beq.n	800342a <HAL_PWREx_ConfigSupply+0x6e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b1d      	cmp	r3, #29
 8003428:	d113      	bne.n	8003452 <HAL_PWREx_ConfigSupply+0x96>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick();
 800342a:	f7fe f829 	bl	8001480 <HAL_GetTick>
 800342e:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 8003430:	e009      	b.n	8003446 <HAL_PWREx_ConfigSupply+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003432:	f7fe f825 	bl	8001480 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003440:	d901      	bls.n	8003446 <HAL_PWREx_ConfigSupply+0x8a>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e006      	b.n	8003454 <HAL_PWREx_ConfigSupply+0x98>
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 8003446:	4b05      	ldr	r3, [pc, #20]	@ (800345c <HAL_PWREx_ConfigSupply+0xa0>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0ef      	beq.n	8003432 <HAL_PWREx_ConfigSupply+0x76>
      }
    }
  }
  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	58024800 	.word	0x58024800

08003460 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->CSR4, PWR_CSR4_VOS, VoltageScaling);
 8003468:	4b10      	ldr	r3, [pc, #64]	@ (80034ac <HAL_PWREx_ControlVoltageScaling+0x4c>)
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	f023 0201 	bic.w	r2, r3, #1
 8003470:	490e      	ldr	r1, [pc, #56]	@ (80034ac <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4313      	orrs	r3, r2
 8003476:	614b      	str	r3, [r1, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003478:	f7fe f802 	bl	8001480 <HAL_GetTick>
 800347c:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 800347e:	e009      	b.n	8003494 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003480:	f7fd fffe 	bl	8001480 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800348e:	d901      	bls.n	8003494 <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e006      	b.n	80034a2 <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 8003494:	4b05      	ldr	r3, [pc, #20]	@ (80034ac <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d0ef      	beq.n	8003480 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	58024800 	.word	0x58024800

080034b0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
 80034b6:	4b0f      	ldr	r3, [pc, #60]	@ (80034f4 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	4a0e      	ldr	r2, [pc, #56]	@ (80034f4 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
 80034bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034c0:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034c2:	f7fd ffdd 	bl	8001480 <HAL_GetTick>
 80034c6:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
 80034c8:	e009      	b.n	80034de <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 80034ca:	f7fd ffd9 	bl	8001480 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034d8:	d901      	bls.n	80034de <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e006      	b.n	80034ec <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
 80034de:	4b05      	ldr	r3, [pc, #20]	@ (80034f4 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0ef      	beq.n	80034ca <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3708      	adds	r7, #8
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	58024800 	.word	0x58024800

080034f8 <HAL_PWREx_EnableXSPIM1>:
  * @note   The XSPIM_P1 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM1(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM1);
 80034fc:	4b05      	ldr	r3, [pc, #20]	@ (8003514 <HAL_PWREx_EnableXSPIM1+0x1c>)
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	4a04      	ldr	r2, [pc, #16]	@ (8003514 <HAL_PWREx_EnableXSPIM1+0x1c>)
 8003502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003506:	60d3      	str	r3, [r2, #12]
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	58024800 	.word	0x58024800

08003518 <HAL_PWREx_EnableXSPIM2>:
  * @note   The XSPIM_P2 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM2(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM2);
 800351c:	4b05      	ldr	r3, [pc, #20]	@ (8003534 <HAL_PWREx_EnableXSPIM2+0x1c>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4a04      	ldr	r2, [pc, #16]	@ (8003534 <HAL_PWREx_EnableXSPIM2+0x1c>)
 8003522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003526:	60d3      	str	r3, [r2, #12]
}
 8003528:	bf00      	nop
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	58024800 	.word	0x58024800

08003538 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b088      	sub	sp, #32
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e328      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800354a:	4b97      	ldr	r3, [pc, #604]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003552:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003554:	4b94      	ldr	r3, [pc, #592]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003558:	f003 0303 	and.w	r3, r3, #3
 800355c:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
 800355e:	4b92      	ldr	r3, [pc, #584]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
 8003566:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 809c 	beq.w	80036ae <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	2b10      	cmp	r3, #16
 800357a:	d005      	beq.n	8003588 <HAL_RCC_OscConfig+0x50>
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d009      	beq.n	8003596 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d106      	bne.n	8003596 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	f040 808e 	bne.w	80036ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e302      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x76>
 80035a0:	4b81      	ldr	r3, [pc, #516]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a80      	ldr	r2, [pc, #512]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035aa:	6013      	str	r3, [r2, #0]
 80035ac:	e058      	b.n	8003660 <HAL_RCC_OscConfig+0x128>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d112      	bne.n	80035dc <HAL_RCC_OscConfig+0xa4>
 80035b6:	4b7c      	ldr	r3, [pc, #496]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a7b      	ldr	r2, [pc, #492]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	4b79      	ldr	r3, [pc, #484]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a78      	ldr	r2, [pc, #480]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035c8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80035cc:	6013      	str	r3, [r2, #0]
 80035ce:	4b76      	ldr	r3, [pc, #472]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a75      	ldr	r2, [pc, #468]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	e041      	b.n	8003660 <HAL_RCC_OscConfig+0x128>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035e4:	d112      	bne.n	800360c <HAL_RCC_OscConfig+0xd4>
 80035e6:	4b70      	ldr	r3, [pc, #448]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a6f      	ldr	r2, [pc, #444]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b6d      	ldr	r3, [pc, #436]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a6c      	ldr	r2, [pc, #432]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80035f8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	4b6a      	ldr	r3, [pc, #424]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a69      	ldr	r2, [pc, #420]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	e029      	b.n	8003660 <HAL_RCC_OscConfig+0x128>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 8003614:	d112      	bne.n	800363c <HAL_RCC_OscConfig+0x104>
 8003616:	4b64      	ldr	r3, [pc, #400]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a63      	ldr	r2, [pc, #396]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800361c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b61      	ldr	r3, [pc, #388]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a60      	ldr	r2, [pc, #384]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003628:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	4b5e      	ldr	r3, [pc, #376]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a5d      	ldr	r2, [pc, #372]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003638:	6013      	str	r3, [r2, #0]
 800363a:	e011      	b.n	8003660 <HAL_RCC_OscConfig+0x128>
 800363c:	4b5a      	ldr	r3, [pc, #360]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a59      	ldr	r2, [pc, #356]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003642:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003646:	6013      	str	r3, [r2, #0]
 8003648:	4b57      	ldr	r3, [pc, #348]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a56      	ldr	r2, [pc, #344]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800364e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003652:	6013      	str	r3, [r2, #0]
 8003654:	4b54      	ldr	r3, [pc, #336]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a53      	ldr	r2, [pc, #332]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800365a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800365e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003660:	f7fd ff0e 	bl	8001480 <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d019      	beq.n	80036a2 <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003670:	f7fd ff06 	bl	8001480 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b64      	cmp	r3, #100	@ 0x64
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e28c      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003682:	4b49      	ldr	r3, [pc, #292]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d0f0      	beq.n	8003670 <HAL_RCC_OscConfig+0x138>
 800368e:	e00e      	b.n	80036ae <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003690:	f7fd fef6 	bl	8001480 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b64      	cmp	r3, #100	@ 0x64
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e27c      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036a2:	4b41      	ldr	r3, [pc, #260]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f0      	bne.n	8003690 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 809e 	beq.w	80037f8 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <HAL_RCC_OscConfig+0x196>
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d047      	beq.n	8003758 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d144      	bne.n	8003758 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e260      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
 80036da:	4b33      	ldr	r3, [pc, #204]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0318 	and.w	r3, r3, #24
 80036e2:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d109      	bne.n	80036fe <HAL_RCC_OscConfig+0x1c6>
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d006      	beq.n	80036fe <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d001      	beq.n	80036fe <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e24e      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
 80036fe:	4b2a      	ldr	r3, [pc, #168]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 0219 	bic.w	r2, r3, #25
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	4a26      	ldr	r2, [pc, #152]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800370e:	f043 0301 	orr.w	r3, r3, #1
 8003712:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d109      	bne.n	800372e <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800371a:	4b23      	ldr	r3, [pc, #140]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	08db      	lsrs	r3, r3, #3
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	4a21      	ldr	r2, [pc, #132]	@ (80037ac <HAL_RCC_OscConfig+0x274>)
 8003726:	fa22 f303 	lsr.w	r3, r2, r3
 800372a:	4a21      	ldr	r2, [pc, #132]	@ (80037b0 <HAL_RCC_OscConfig+0x278>)
 800372c:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800372e:	4b21      	ldr	r3, [pc, #132]	@ (80037b4 <HAL_RCC_OscConfig+0x27c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fe54 	bl	80013e0 <HAL_InitTick>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e22c      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003742:	4b19      	ldr	r3, [pc, #100]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	061b      	lsls	r3, r3, #24
 8003750:	4915      	ldr	r1, [pc, #84]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003752:	4313      	orrs	r3, r2
 8003754:	604b      	str	r3, [r1, #4]
 8003756:	e04f      	b.n	80037f8 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d032      	beq.n	80037c6 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
 8003760:	4b11      	ldr	r3, [pc, #68]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f023 0219 	bic.w	r2, r3, #25
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68d9      	ldr	r1, [r3, #12]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691b      	ldr	r3, [r3, #16]
 8003770:	430b      	orrs	r3, r1
 8003772:	490d      	ldr	r1, [pc, #52]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003774:	4313      	orrs	r3, r2
 8003776:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003778:	4b0b      	ldr	r3, [pc, #44]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	061b      	lsls	r3, r3, #24
 8003786:	4908      	ldr	r1, [pc, #32]	@ (80037a8 <HAL_RCC_OscConfig+0x270>)
 8003788:	4313      	orrs	r3, r2
 800378a:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800378c:	f7fd fe78 	bl	8001480 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003792:	e011      	b.n	80037b8 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003794:	f7fd fe74 	bl	8001480 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d90a      	bls.n	80037b8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e1fa      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
 80037ac:	03d09000 	.word	0x03d09000
 80037b0:	24000000 	.word	0x24000000
 80037b4:	24000004 	.word	0x24000004
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b8:	4b95      	ldr	r3, [pc, #596]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0304 	and.w	r3, r3, #4
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0e7      	beq.n	8003794 <HAL_RCC_OscConfig+0x25c>
 80037c4:	e018      	b.n	80037f8 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037c6:	4b92      	ldr	r3, [pc, #584]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a91      	ldr	r2, [pc, #580]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80037cc:	f023 0301 	bic.w	r3, r3, #1
 80037d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d2:	f7fd fe55 	bl	8001480 <HAL_GetTick>
 80037d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037d8:	e008      	b.n	80037ec <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80037da:	f7fd fe51 	bl	8001480 <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e1d7      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037ec:	4b88      	ldr	r3, [pc, #544]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1f0      	bne.n	80037da <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0310 	and.w	r3, r3, #16
 8003800:	2b00      	cmp	r3, #0
 8003802:	d045      	beq.n	8003890 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	2b08      	cmp	r3, #8
 8003808:	d005      	beq.n	8003816 <HAL_RCC_OscConfig+0x2de>
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d008      	beq.n	8003822 <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d105      	bne.n	8003822 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d138      	bne.n	8003890 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e1bc      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d019      	beq.n	800385e <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800382a:	4b79      	ldr	r3, [pc, #484]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a78      	ldr	r2, [pc, #480]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003834:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003836:	f7fd fe23 	bl	8001480 <HAL_GetTick>
 800383a:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800383c:	e008      	b.n	8003850 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800383e:	f7fd fe1f 	bl	8001480 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b01      	cmp	r3, #1
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e1a5      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003850:	4b6f      	ldr	r3, [pc, #444]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0f0      	beq.n	800383e <HAL_RCC_OscConfig+0x306>
 800385c:	e018      	b.n	8003890 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800385e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a6b      	ldr	r2, [pc, #428]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003864:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386a:	f7fd fe09 	bl	8001480 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003872:	f7fd fe05 	bl	8001480 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e18b      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003884:	4b62      	ldr	r3, [pc, #392]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f0      	bne.n	8003872 <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0308 	and.w	r3, r3, #8
 8003898:	2b00      	cmp	r3, #0
 800389a:	d036      	beq.n	800390a <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d019      	beq.n	80038d8 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a4:	4b5a      	ldr	r3, [pc, #360]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80038a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a8:	4a59      	ldr	r2, [pc, #356]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80038aa:	f043 0301 	orr.w	r3, r3, #1
 80038ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038b0:	f7fd fde6 	bl	8001480 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80038b8:	f7fd fde2 	bl	8001480 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e168      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038ca:	4b51      	ldr	r3, [pc, #324]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80038cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d0f0      	beq.n	80038b8 <HAL_RCC_OscConfig+0x380>
 80038d6:	e018      	b.n	800390a <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038d8:	4b4d      	ldr	r3, [pc, #308]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80038da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038dc:	4a4c      	ldr	r2, [pc, #304]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80038de:	f023 0301 	bic.w	r3, r3, #1
 80038e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e4:	f7fd fdcc 	bl	8001480 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80038ec:	f7fd fdc8 	bl	8001480 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e14e      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038fe:	4b44      	ldr	r3, [pc, #272]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1f0      	bne.n	80038ec <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0320 	and.w	r3, r3, #32
 8003912:	2b00      	cmp	r3, #0
 8003914:	d036      	beq.n	8003984 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d019      	beq.n	8003952 <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800391e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a3b      	ldr	r2, [pc, #236]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003924:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003928:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800392a:	f7fd fda9 	bl	8001480 <HAL_GetTick>
 800392e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003930:	e008      	b.n	8003944 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003932:	f7fd fda5 	bl	8001480 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b01      	cmp	r3, #1
 800393e:	d901      	bls.n	8003944 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	e12b      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003944:	4b32      	ldr	r3, [pc, #200]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0f0      	beq.n	8003932 <HAL_RCC_OscConfig+0x3fa>
 8003950:	e018      	b.n	8003984 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003952:	4b2f      	ldr	r3, [pc, #188]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a2e      	ldr	r2, [pc, #184]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003958:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800395c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800395e:	f7fd fd8f 	bl	8001480 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8003966:	f7fd fd8b 	bl	8001480 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b01      	cmp	r3, #1
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e111      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003978:	4b25      	ldr	r3, [pc, #148]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1f0      	bne.n	8003966 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 809b 	beq.w	8003ac8 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003992:	4b20      	ldr	r3, [pc, #128]	@ (8003a14 <HAL_RCC_OscConfig+0x4dc>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1f      	ldr	r2, [pc, #124]	@ (8003a14 <HAL_RCC_OscConfig+0x4dc>)
 8003998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800399c:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d106      	bne.n	80039b4 <HAL_RCC_OscConfig+0x47c>
 80039a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039aa:	4a19      	ldr	r2, [pc, #100]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039ac:	f043 0301 	orr.w	r3, r3, #1
 80039b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b2:	e05a      	b.n	8003a6a <HAL_RCC_OscConfig+0x532>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d112      	bne.n	80039e2 <HAL_RCC_OscConfig+0x4aa>
 80039bc:	4b14      	ldr	r3, [pc, #80]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c0:	4a13      	ldr	r2, [pc, #76]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039c2:	f023 0301 	bic.w	r3, r3, #1
 80039c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c8:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039cc:	4a10      	ldr	r2, [pc, #64]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039da:	f023 0304 	bic.w	r3, r3, #4
 80039de:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e0:	e043      	b.n	8003a6a <HAL_RCC_OscConfig+0x532>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b05      	cmp	r3, #5
 80039e8:	d116      	bne.n	8003a18 <HAL_RCC_OscConfig+0x4e0>
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ee:	4a08      	ldr	r2, [pc, #32]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039f0:	f043 0304 	orr.w	r3, r3, #4
 80039f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f6:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fa:	4a05      	ldr	r2, [pc, #20]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 80039fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a00:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a02:	4b03      	ldr	r3, [pc, #12]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a06:	4a02      	ldr	r2, [pc, #8]	@ (8003a10 <HAL_RCC_OscConfig+0x4d8>)
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0e:	e02c      	b.n	8003a6a <HAL_RCC_OscConfig+0x532>
 8003a10:	58024400 	.word	0x58024400
 8003a14:	58024800 	.word	0x58024800
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2b85      	cmp	r3, #133	@ 0x85
 8003a1e:	d112      	bne.n	8003a46 <HAL_RCC_OscConfig+0x50e>
 8003a20:	4b60      	ldr	r3, [pc, #384]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a24:	4a5f      	ldr	r2, [pc, #380]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a26:	f043 0304 	orr.w	r3, r3, #4
 8003a2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a2c:	4b5d      	ldr	r3, [pc, #372]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a30:	4a5c      	ldr	r2, [pc, #368]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a38:	4b5a      	ldr	r3, [pc, #360]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a3c:	4a59      	ldr	r2, [pc, #356]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a44:	e011      	b.n	8003a6a <HAL_RCC_OscConfig+0x532>
 8003a46:	4b57      	ldr	r3, [pc, #348]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4a:	4a56      	ldr	r2, [pc, #344]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a52:	4b54      	ldr	r3, [pc, #336]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a56:	4a53      	ldr	r2, [pc, #332]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a58:	f023 0304 	bic.w	r3, r3, #4
 8003a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a5e:	4b51      	ldr	r3, [pc, #324]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a62:	4a50      	ldr	r2, [pc, #320]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a68:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d015      	beq.n	8003a9e <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a72:	f7fd fd05 	bl	8001480 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7fd fd01 	bl	8001480 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e085      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a90:	4b44      	ldr	r3, [pc, #272]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d0ee      	beq.n	8003a7a <HAL_RCC_OscConfig+0x542>
 8003a9c:	e014      	b.n	8003ac8 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a9e:	f7fd fcef 	bl	8001480 <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003aa4:	e00a      	b.n	8003abc <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aa6:	f7fd fceb 	bl	8001480 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e06f      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003abc:	4b39      	ldr	r3, [pc, #228]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1ee      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d042      	beq.n	8003b56 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	2b18      	cmp	r3, #24
 8003ad4:	d131      	bne.n	8003b3a <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e05c      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
 8003ae2:	4b30      	ldr	r3, [pc, #192]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae6:	08db      	lsrs	r3, r3, #3
 8003ae8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003aec:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d02e      	beq.n	8003b56 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
 8003af8:	4b2a      	ldr	r3, [pc, #168]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003afc:	4a29      	ldr	r2, [pc, #164]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003afe:	f023 0301 	bic.w	r3, r3, #1
 8003b02:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b04:	f7fd fcbc 	bl	8001480 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003b0a:	bf00      	nop
 8003b0c:	f7fd fcb8 	bl	8001480 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d0f9      	beq.n	8003b0c <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8003b18:	4b22      	ldr	r3, [pc, #136]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003b1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b1c:	4b22      	ldr	r3, [pc, #136]	@ (8003ba8 <HAL_RCC_OscConfig+0x670>)
 8003b1e:	4013      	ands	r3, r2
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b24:	00d2      	lsls	r2, r2, #3
 8003b26:	491f      	ldr	r1, [pc, #124]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 8003b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	4a1c      	ldr	r2, [pc, #112]	@ (8003ba4 <HAL_RCC_OscConfig+0x66c>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003b38:	e00d      	b.n	8003b56 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3324      	adds	r3, #36	@ 0x24
 8003b44:	4619      	mov	r1, r3
 8003b46:	2000      	movs	r0, #0
 8003b48:	f000 fc88 	bl	800445c <RCC_PLL_Config>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e022      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00a      	beq.n	8003b74 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	334c      	adds	r3, #76	@ 0x4c
 8003b62:	4619      	mov	r1, r3
 8003b64:	2001      	movs	r0, #1
 8003b66:	f000 fc79 	bl	800445c <RCC_PLL_Config>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e013      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00e      	beq.n	8003b9a <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3374      	adds	r3, #116	@ 0x74
 8003b88:	4619      	mov	r1, r3
 8003b8a:	2002      	movs	r0, #2
 8003b8c:	f000 fc66 	bl	800445c <RCC_PLL_Config>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3720      	adds	r7, #32
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	58024400 	.word	0x58024400
 8003ba8:	ffff0007 	.word	0xffff0007

08003bac <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
 8003bb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e182      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bc0:	4b8a      	ldr	r3, [pc, #552]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d910      	bls.n	8003bf0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bce:	4b87      	ldr	r3, [pc, #540]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003bd6:	4985      	ldr	r1, [pc, #532]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bde:	4b83      	ldr	r3, [pc, #524]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d001      	beq.n	8003bf0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e16a      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d010      	beq.n	8003c1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691a      	ldr	r2, [r3, #16]
 8003c00:	4b7b      	ldr	r3, [pc, #492]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d908      	bls.n	8003c1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c0c:	4b78      	ldr	r3, [pc, #480]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	f023 0207 	bic.w	r2, r3, #7
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	4975      	ldr	r1, [pc, #468]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0308 	and.w	r3, r3, #8
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d010      	beq.n	8003c4c <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	695a      	ldr	r2, [r3, #20]
 8003c2e:	4b70      	ldr	r3, [pc, #448]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d908      	bls.n	8003c4c <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003c3a:	4b6d      	ldr	r3, [pc, #436]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	496a      	ldr	r1, [pc, #424]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0310 	and.w	r3, r3, #16
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d010      	beq.n	8003c7a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	699a      	ldr	r2, [r3, #24]
 8003c5c:	4b64      	ldr	r3, [pc, #400]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d908      	bls.n	8003c7a <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8003c68:	4b61      	ldr	r3, [pc, #388]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	495e      	ldr	r1, [pc, #376]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0320 	and.w	r3, r3, #32
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d010      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	69da      	ldr	r2, [r3, #28]
 8003c8a:	4b59      	ldr	r3, [pc, #356]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d908      	bls.n	8003ca8 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8003c96:	4b56      	ldr	r3, [pc, #344]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69db      	ldr	r3, [r3, #28]
 8003ca2:	4953      	ldr	r1, [pc, #332]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d010      	beq.n	8003cd6 <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	4b4d      	ldr	r3, [pc, #308]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	f003 030f 	and.w	r3, r3, #15
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d908      	bls.n	8003cd6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cc4:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	f023 020f 	bic.w	r2, r3, #15
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4947      	ldr	r1, [pc, #284]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d055      	beq.n	8003d8e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003ce2:	4b43      	ldr	r3, [pc, #268]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	f023 020f 	bic.w	r2, r3, #15
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	4940      	ldr	r1, [pc, #256]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d107      	bne.n	8003d0c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cfc:	4b3c      	ldr	r3, [pc, #240]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d121      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e0dc      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	2b03      	cmp	r3, #3
 8003d12:	d107      	bne.n	8003d24 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d14:	4b36      	ldr	r3, [pc, #216]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d115      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0d0      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d107      	bne.n	8003d3c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003d2c:	4b30      	ldr	r3, [pc, #192]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d109      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e0c4      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e0bc      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d4c:	4b28      	ldr	r3, [pc, #160]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	f023 0207 	bic.w	r2, r3, #7
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	4925      	ldr	r1, [pc, #148]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d5e:	f7fd fb8f 	bl	8001480 <HAL_GetTick>
 8003d62:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d64:	e00a      	b.n	8003d7c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003d66:	f7fd fb8b 	bl	8001480 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e0a4      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	00db      	lsls	r3, r3, #3
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d1eb      	bne.n	8003d66 <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d010      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68da      	ldr	r2, [r3, #12]
 8003d9e:	4b14      	ldr	r3, [pc, #80]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d208      	bcs.n	8003dbc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003daa:	4b11      	ldr	r3, [pc, #68]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003dac:	69db      	ldr	r3, [r3, #28]
 8003dae:	f023 020f 	bic.w	r2, r3, #15
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	490e      	ldr	r1, [pc, #56]	@ (8003df0 <HAL_RCC_ClockConfig+0x244>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003dc4:	683a      	ldr	r2, [r7, #0]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d214      	bcs.n	8003df4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dca:	4b08      	ldr	r3, [pc, #32]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003dd2:	4906      	ldr	r1, [pc, #24]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dda:	4b04      	ldr	r3, [pc, #16]	@ (8003dec <HAL_RCC_ClockConfig+0x240>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d005      	beq.n	8003df4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e06c      	b.n	8003ec6 <HAL_RCC_ClockConfig+0x31a>
 8003dec:	52002000 	.word	0x52002000
 8003df0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d010      	beq.n	8003e22 <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	691a      	ldr	r2, [r3, #16]
 8003e04:	4b32      	ldr	r3, [pc, #200]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d208      	bcs.n	8003e22 <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e10:	4b2f      	ldr	r3, [pc, #188]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	f023 0207 	bic.w	r2, r3, #7
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	492c      	ldr	r1, [pc, #176]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d010      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695a      	ldr	r2, [r3, #20]
 8003e32:	4b27      	ldr	r3, [pc, #156]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d208      	bcs.n	8003e50 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003e3e:	4b24      	ldr	r3, [pc, #144]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	4921      	ldr	r1, [pc, #132]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0310 	and.w	r3, r3, #16
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d010      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	699a      	ldr	r2, [r3, #24]
 8003e60:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e62:	6a1b      	ldr	r3, [r3, #32]
 8003e64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d208      	bcs.n	8003e7e <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8003e6c:	4b18      	ldr	r3, [pc, #96]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	4915      	ldr	r1, [pc, #84]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d010      	beq.n	8003eac <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	69da      	ldr	r2, [r3, #28]
 8003e8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d208      	bcs.n	8003eac <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	490a      	ldr	r1, [pc, #40]	@ (8003ed0 <HAL_RCC_ClockConfig+0x324>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
 8003eac:	f000 f816 	bl	8003edc <HAL_RCC_GetSysClockFreq>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	4a08      	ldr	r2, [pc, #32]	@ (8003ed4 <HAL_RCC_ClockConfig+0x328>)
 8003eb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003eb6:	4b08      	ldr	r3, [pc, #32]	@ (8003ed8 <HAL_RCC_ClockConfig+0x32c>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fd fa90 	bl	80013e0 <HAL_InitTick>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003ec4:	7afb      	ldrb	r3, [r7, #11]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3710      	adds	r7, #16
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	58024400 	.word	0x58024400
 8003ed4:	24000000 	.word	0x24000000
 8003ed8:	24000004 	.word	0x24000004

08003edc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b08b      	sub	sp, #44	@ 0x2c
 8003ee0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ee2:	4baa      	ldr	r3, [pc, #680]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003eea:	2b18      	cmp	r3, #24
 8003eec:	f200 8136 	bhi.w	800415c <HAL_RCC_GetSysClockFreq+0x280>
 8003ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef6:	bf00      	nop
 8003ef8:	08003f5d 	.word	0x08003f5d
 8003efc:	0800415d 	.word	0x0800415d
 8003f00:	0800415d 	.word	0x0800415d
 8003f04:	0800415d 	.word	0x0800415d
 8003f08:	0800415d 	.word	0x0800415d
 8003f0c:	0800415d 	.word	0x0800415d
 8003f10:	0800415d 	.word	0x0800415d
 8003f14:	0800415d 	.word	0x0800415d
 8003f18:	08003f83 	.word	0x08003f83
 8003f1c:	0800415d 	.word	0x0800415d
 8003f20:	0800415d 	.word	0x0800415d
 8003f24:	0800415d 	.word	0x0800415d
 8003f28:	0800415d 	.word	0x0800415d
 8003f2c:	0800415d 	.word	0x0800415d
 8003f30:	0800415d 	.word	0x0800415d
 8003f34:	0800415d 	.word	0x0800415d
 8003f38:	08003f89 	.word	0x08003f89
 8003f3c:	0800415d 	.word	0x0800415d
 8003f40:	0800415d 	.word	0x0800415d
 8003f44:	0800415d 	.word	0x0800415d
 8003f48:	0800415d 	.word	0x0800415d
 8003f4c:	0800415d 	.word	0x0800415d
 8003f50:	0800415d 	.word	0x0800415d
 8003f54:	0800415d 	.word	0x0800415d
 8003f58:	08003f8f 	.word	0x08003f8f
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8003f5c:	4b8b      	ldr	r3, [pc, #556]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0320 	and.w	r3, r3, #32
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d009      	beq.n	8003f7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f68:	4b88      	ldr	r3, [pc, #544]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	08db      	lsrs	r3, r3, #3
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	4a87      	ldr	r2, [pc, #540]	@ (8004190 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003f74:	fa22 f303 	lsr.w	r3, r2, r3
 8003f78:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
 8003f7a:	e0f2      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	623b      	str	r3, [r7, #32]
      break;
 8003f80:	e0ef      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003f82:	4b84      	ldr	r3, [pc, #528]	@ (8004194 <HAL_RCC_GetSysClockFreq+0x2b8>)
 8003f84:	623b      	str	r3, [r7, #32]
      break;
 8003f86:	e0ec      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003f88:	4b83      	ldr	r3, [pc, #524]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x2bc>)
 8003f8a:	623b      	str	r3, [r7, #32]
      break;
 8003f8c:	e0e9      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003f8e:	4b7f      	ldr	r3, [pc, #508]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
 8003f98:	4b7c      	ldr	r3, [pc, #496]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9c:	091b      	lsrs	r3, r3, #4
 8003f9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fa2:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003fa4:	4b79      	ldr	r3, [pc, #484]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
 8003fae:	4b77      	ldr	r3, [pc, #476]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003fb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fb2:	08db      	lsrs	r3, r3, #3
 8003fb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	fb02 f303 	mul.w	r3, r2, r3
 8003fbe:	ee07 3a90 	vmov	s15, r3
 8003fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fc6:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 80c2 	beq.w	8004156 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d064      	beq.n	80040a2 <HAL_RCC_GetSysClockFreq+0x1c6>
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	f200 8083 	bhi.w	80040e6 <HAL_RCC_GetSysClockFreq+0x20a>
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_RCC_GetSysClockFreq+0x112>
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d038      	beq.n	800405e <HAL_RCC_GetSysClockFreq+0x182>
 8003fec:	e07b      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8003fee:	4b67      	ldr	r3, [pc, #412]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0320 	and.w	r3, r3, #32
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d02d      	beq.n	8004056 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ffa:	4b64      	ldr	r3, [pc, #400]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	08db      	lsrs	r3, r3, #3
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	4a62      	ldr	r2, [pc, #392]	@ (8004190 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8004006:	fa22 f303 	lsr.w	r3, r2, r3
 800400a:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	ee07 3a90 	vmov	s15, r3
 8004012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	ee07 3a90 	vmov	s15, r3
 800401c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004020:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004024:	4b59      	ldr	r3, [pc, #356]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402c:	ee07 3a90 	vmov	s15, r3
 8004030:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004034:	ed97 6a04 	vldr	s12, [r7, #16]
 8004038:	eddf 5a58 	vldr	s11, [pc, #352]	@ 800419c <HAL_RCC_GetSysClockFreq+0x2c0>
 800403c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004040:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004044:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004048:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800404c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004050:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
 8004054:	e069      	b.n	800412a <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
 8004056:	f04f 0300 	mov.w	r3, #0
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800405c:	e065      	b.n	800412a <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	ee07 3a90 	vmov	s15, r3
 8004064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004068:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 80041a0 <HAL_RCC_GetSysClockFreq+0x2c4>
 800406c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004070:	4b46      	ldr	r3, [pc, #280]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004074:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004078:	ee07 3a90 	vmov	s15, r3
 800407c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004080:	ed97 6a04 	vldr	s12, [r7, #16]
 8004084:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800419c <HAL_RCC_GetSysClockFreq+0x2c0>
 8004088:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800408c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004090:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004094:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800409c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 80040a0:	e043      	b.n	800412a <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	ee07 3a90 	vmov	s15, r3
 80040a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ac:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80041a4 <HAL_RCC_GetSysClockFreq+0x2c8>
 80040b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040b4:	4b35      	ldr	r3, [pc, #212]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 80040b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040bc:	ee07 3a90 	vmov	s15, r3
 80040c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040c4:	ed97 6a04 	vldr	s12, [r7, #16]
 80040c8:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800419c <HAL_RCC_GetSysClockFreq+0x2c0>
 80040cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040e0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 80040e4:	e021      	b.n	800412a <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	ee07 3a90 	vmov	s15, r3
 80040ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040f0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 80041a0 <HAL_RCC_GetSysClockFreq+0x2c4>
 80040f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040f8:	4b24      	ldr	r3, [pc, #144]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004100:	ee07 3a90 	vmov	s15, r3
 8004104:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004108:	ed97 6a04 	vldr	s12, [r7, #16]
 800410c:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800419c <HAL_RCC_GetSysClockFreq+0x2c0>
 8004110:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004114:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004118:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800411c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004120:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004124:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8004128:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
 800412a:	4b18      	ldr	r3, [pc, #96]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 800412c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412e:	0a5b      	lsrs	r3, r3, #9
 8004130:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004134:	3301      	adds	r3, #1
 8004136:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	ee07 3a90 	vmov	s15, r3
 800413e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004142:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004146:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800414a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800414e:	ee17 3a90 	vmov	r3, s15
 8004152:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004154:	e005      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
      break;
 800415a:	e002      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
 800415c:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <HAL_RCC_GetSysClockFreq+0x2b8>)
 800415e:	623b      	str	r3, [r7, #32]
      break;
 8004160:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
 8004162:	4b0a      	ldr	r3, [pc, #40]	@ (800418c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b07      	cmp	r3, #7
 8004170:	d905      	bls.n	800417e <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	3b07      	subs	r3, #7
 8004176:	6a3a      	ldr	r2, [r7, #32]
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
 800417c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800417e:	6a3b      	ldr	r3, [r7, #32]
}
 8004180:	4618      	mov	r0, r3
 8004182:	372c      	adds	r7, #44	@ 0x2c
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	58024400 	.word	0x58024400
 8004190:	03d09000 	.word	0x03d09000
 8004194:	003d0900 	.word	0x003d0900
 8004198:	016e3600 	.word	0x016e3600
 800419c:	46000000 	.word	0x46000000
 80041a0:	4a742400 	.word	0x4a742400
 80041a4:	4bb71b00 	.word	0x4bb71b00

080041a8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
 80041ae:	4a10      	ldr	r2, [pc, #64]	@ (80041f0 <HAL_RCC_GetHCLKFreq+0x48>)
 80041b0:	463b      	mov	r3, r7
 80041b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041b6:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
 80041ba:	f7ff fe8f 	bl	8003edc <HAL_RCC_GetSysClockFreq>
 80041be:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
 80041c0:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <HAL_RCC_GetHCLKFreq+0x4c>)
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b07      	cmp	r3, #7
 80041ce:	d909      	bls.n	80041e4 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	3b08      	subs	r3, #8
 80041d4:	3310      	adds	r3, #16
 80041d6:	443b      	add	r3, r7
 80041d8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041dc:	461a      	mov	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	40d3      	lsrs	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
 80041e4:	68fb      	ldr	r3, [r7, #12]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	0800eb80 	.word	0x0800eb80
 80041f4:	58024400 	.word	0x58024400

080041f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 80041fe:	f7ff ffd3 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8004202:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
 8004204:	4b09      	ldr	r3, [pc, #36]	@ (800422c <HAL_RCC_GetPCLK1Freq+0x34>)
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b03      	cmp	r3, #3
 8004212:	d905      	bls.n	8004220 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	3b03      	subs	r3, #3
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	fa22 f303 	lsr.w	r3, r2, r3
 800421e:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 8004220:	687b      	ldr	r3, [r7, #4]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	58024400 	.word	0x58024400

08004230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 8004236:	f7ff ffb7 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 800423a:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
 800423c:	4b09      	ldr	r3, [pc, #36]	@ (8004264 <HAL_RCC_GetPCLK2Freq+0x34>)
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	091b      	lsrs	r3, r3, #4
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	2b03      	cmp	r3, #3
 800424c:	d905      	bls.n	800425a <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	3b03      	subs	r3, #3
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	fa22 f303 	lsr.w	r3, r2, r3
 8004258:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 800425a:	687b      	ldr	r3, [r7, #4]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	58024400 	.word	0x58024400

08004268 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b082      	sub	sp, #8
 800426c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 800426e:	f7ff ff9b 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8004272:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
 8004274:	4b09      	ldr	r3, [pc, #36]	@ (800429c <HAL_RCC_GetPCLK4Freq+0x34>)
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	0a1b      	lsrs	r3, r3, #8
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	2b03      	cmp	r3, #3
 8004284:	d905      	bls.n	8004292 <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	3b03      	subs	r3, #3
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	fa22 f303 	lsr.w	r3, r2, r3
 8004290:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 8004292:	687b      	ldr	r3, [r7, #4]
}
 8004294:	4618      	mov	r0, r3
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	58024400 	.word	0x58024400

080042a0 <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
 80042a6:	4b08      	ldr	r3, [pc, #32]	@ (80042c8 <HAL_RCC_GetPLL1QFreq+0x28>)
 80042a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042aa:	0c1b      	lsrs	r3, r3, #16
 80042ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042b0:	3301      	adds	r3, #1
 80042b2:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
 80042b4:	f000 fa28 	bl	8004708 <RCC_PLL1_GetVCOOutputFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3708      	adds	r7, #8
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	58024400 	.word	0x58024400

080042cc <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b082      	sub	sp, #8
 80042d0:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
 80042d2:	4b08      	ldr	r3, [pc, #32]	@ (80042f4 <HAL_RCC_GetPLL2PFreq+0x28>)
 80042d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d6:	0a5b      	lsrs	r3, r3, #9
 80042d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042dc:	3301      	adds	r3, #1
 80042de:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
 80042e0:	f000 fa98 	bl	8004814 <RCC_PLL2_GetVCOOutputFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3708      	adds	r7, #8
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	58024400 	.word	0x58024400

080042f8 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
 80042fe:	4b08      	ldr	r3, [pc, #32]	@ (8004320 <HAL_RCC_GetPLL2QFreq+0x28>)
 8004300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004302:	0c1b      	lsrs	r3, r3, #16
 8004304:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004308:	3301      	adds	r3, #1
 800430a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
 800430c:	f000 fa82 	bl	8004814 <RCC_PLL2_GetVCOOutputFreq>
 8004310:	4602      	mov	r2, r0
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004318:	4618      	mov	r0, r3
 800431a:	3708      	adds	r7, #8
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	58024400 	.word	0x58024400

08004324 <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b082      	sub	sp, #8
 8004328:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
 800432a:	4b08      	ldr	r3, [pc, #32]	@ (800434c <HAL_RCC_GetPLL2RFreq+0x28>)
 800432c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432e:	0e1b      	lsrs	r3, r3, #24
 8004330:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004334:	3301      	adds	r3, #1
 8004336:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
 8004338:	f000 fa6c 	bl	8004814 <RCC_PLL2_GetVCOOutputFreq>
 800433c:	4602      	mov	r2, r0
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004344:	4618      	mov	r0, r3
 8004346:	3708      	adds	r7, #8
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	58024400 	.word	0x58024400

08004350 <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
 8004356:	4b08      	ldr	r3, [pc, #32]	@ (8004378 <HAL_RCC_GetPLL2SFreq+0x28>)
 8004358:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800435c:	f003 0307 	and.w	r3, r3, #7
 8004360:	3301      	adds	r3, #1
 8004362:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
 8004364:	f000 fa56 	bl	8004814 <RCC_PLL2_GetVCOOutputFreq>
 8004368:	4602      	mov	r2, r0
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004370:	4618      	mov	r0, r3
 8004372:	3708      	adds	r7, #8
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	58024400 	.word	0x58024400

0800437c <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
 8004382:	4b09      	ldr	r3, [pc, #36]	@ (80043a8 <HAL_RCC_GetPLL2TFreq+0x2c>)
 8004384:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004388:	0a1b      	lsrs	r3, r3, #8
 800438a:	f003 0307 	and.w	r3, r3, #7
 800438e:	3301      	adds	r3, #1
 8004390:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
 8004392:	f000 fa3f 	bl	8004814 <RCC_PLL2_GetVCOOutputFreq>
 8004396:	4602      	mov	r2, r0
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	58024400 	.word	0x58024400

080043ac <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
 80043b2:	4b08      	ldr	r3, [pc, #32]	@ (80043d4 <HAL_RCC_GetPLL3PFreq+0x28>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b6:	0a5b      	lsrs	r3, r3, #9
 80043b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043bc:	3301      	adds	r3, #1
 80043be:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
 80043c0:	f000 faae 	bl	8004920 <RCC_PLL3_GetVCOOutputFreq>
 80043c4:	4602      	mov	r2, r0
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	58024400 	.word	0x58024400

080043d8 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
 80043de:	4b08      	ldr	r3, [pc, #32]	@ (8004400 <HAL_RCC_GetPLL3QFreq+0x28>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	0c1b      	lsrs	r3, r3, #16
 80043e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043e8:	3301      	adds	r3, #1
 80043ea:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
 80043ec:	f000 fa98 	bl	8004920 <RCC_PLL3_GetVCOOutputFreq>
 80043f0:	4602      	mov	r2, r0
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	58024400 	.word	0x58024400

08004404 <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
 800440a:	4b08      	ldr	r3, [pc, #32]	@ (800442c <HAL_RCC_GetPLL3RFreq+0x28>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	0e1b      	lsrs	r3, r3, #24
 8004410:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004414:	3301      	adds	r3, #1
 8004416:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
 8004418:	f000 fa82 	bl	8004920 <RCC_PLL3_GetVCOOutputFreq>
 800441c:	4602      	mov	r2, r0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004424:	4618      	mov	r0, r3
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	58024400 	.word	0x58024400

08004430 <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
 8004436:	4b08      	ldr	r3, [pc, #32]	@ (8004458 <HAL_RCC_GetPLL3SFreq+0x28>)
 8004438:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	3301      	adds	r3, #1
 8004442:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
 8004444:	f000 fa6c 	bl	8004920 <RCC_PLL3_GetVCOOutputFreq>
 8004448:	4602      	mov	r2, r0
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004450:	4618      	mov	r0, r3
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	58024400 	.word	0x58024400

0800445c <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b08a      	sub	sp, #40	@ 0x28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	00da      	lsls	r2, r3, #3
 8004470:	4b9a      	ldr	r3, [pc, #616]	@ (80046dc <RCC_PLL_Config+0x280>)
 8004472:	4413      	add	r3, r2
 8004474:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	009a      	lsls	r2, r3, #2
 800447a:	4b99      	ldr	r3, [pc, #612]	@ (80046e0 <RCC_PLL_Config+0x284>)
 800447c:	4413      	add	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
 8004480:	4b98      	ldr	r3, [pc, #608]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004482:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	4413      	add	r3, r2
 8004490:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	43db      	mvns	r3, r3
 800449a:	4a92      	ldr	r2, [pc, #584]	@ (80046e4 <RCC_PLL_Config+0x288>)
 800449c:	400b      	ands	r3, r1
 800449e:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 80044a0:	4b90      	ldr	r3, [pc, #576]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80044ac:	fa01 f303 	lsl.w	r3, r1, r3
 80044b0:	43db      	mvns	r3, r3
 80044b2:	498c      	ldr	r1, [pc, #560]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80044b4:	4013      	ands	r3, r2
 80044b6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80044b8:	f7fc ffe2 	bl	8001480 <HAL_GetTick>
 80044bc:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 80044be:	e008      	b.n	80044d2 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80044c0:	f7fc ffde 	bl	8001480 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b32      	cmp	r3, #50	@ 0x32
 80044cc:	d901      	bls.n	80044d2 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e0ff      	b.n	80046d2 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 80044d2:	4b84      	ldr	r3, [pc, #528]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80044de:	fa01 f303 	lsl.w	r3, r1, r3
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1eb      	bne.n	80044c0 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	f040 80dd 	bne.w	80046ac <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d109      	bne.n	8004512 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 80044fe:	4b79      	ldr	r3, [pc, #484]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	08db      	lsrs	r3, r3, #3
 8004504:	f003 0303 	and.w	r3, r3, #3
 8004508:	4a77      	ldr	r2, [pc, #476]	@ (80046e8 <RCC_PLL_Config+0x28c>)
 800450a:	fa22 f303 	lsr.w	r3, r2, r3
 800450e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004510:	e007      	b.n	8004522 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d102      	bne.n	800451e <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
 8004518:	4b74      	ldr	r3, [pc, #464]	@ (80046ec <RCC_PLL_Config+0x290>)
 800451a:	627b      	str	r3, [r7, #36]	@ 0x24
 800451c:	e001      	b.n	8004522 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
 800451e:	4b74      	ldr	r3, [pc, #464]	@ (80046f0 <RCC_PLL_Config+0x294>)
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004528:	fbb2 f3f3 	udiv	r3, r2, r3
 800452c:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	4a70      	ldr	r2, [pc, #448]	@ (80046f4 <RCC_PLL_Config+0x298>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d302      	bcc.n	800453c <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
 8004536:	2318      	movs	r3, #24
 8004538:	627b      	str	r3, [r7, #36]	@ 0x24
 800453a:	e00f      	b.n	800455c <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	4a6e      	ldr	r2, [pc, #440]	@ (80046f8 <RCC_PLL_Config+0x29c>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d902      	bls.n	800454a <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
 8004544:	2310      	movs	r3, #16
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
 8004548:	e008      	b.n	800455c <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	4a6b      	ldr	r2, [pc, #428]	@ (80046fc <RCC_PLL_Config+0x2a0>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d902      	bls.n	8004558 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
 8004552:	2308      	movs	r3, #8
 8004554:	627b      	str	r3, [r7, #36]	@ 0x24
 8004556:	e001      	b.n	800455c <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
 8004558:	2302      	movs	r3, #2
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	4413      	add	r3, r2
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	4413      	add	r3, r2
 8004568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800456a:	fa02 f303 	lsl.w	r3, r2, r3
 800456e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
 8004570:	4b5c      	ldr	r3, [pc, #368]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004572:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	00db      	lsls	r3, r3, #3
 8004578:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800457c:	fa01 f303 	lsl.w	r3, r1, r3
 8004580:	f043 0303 	orr.w	r3, r3, #3
 8004584:	43db      	mvns	r3, r3
 8004586:	401a      	ands	r2, r3
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	6899      	ldr	r1, [r3, #8]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	3304      	adds	r3, #4
 8004592:	4099      	lsls	r1, r3
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	430b      	orrs	r3, r1
 8004598:	4952      	ldr	r1, [pc, #328]	@ (80046e4 <RCC_PLL_Config+0x288>)
 800459a:	4313      	orrs	r3, r2
 800459c:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
 800459e:	4b51      	ldr	r3, [pc, #324]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80045a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d001      	beq.n	80045b0 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e090      	b.n	80046d2 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
 80045b0:	4b4c      	ldr	r3, [pc, #304]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80045b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	4613      	mov	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4413      	add	r3, r2
 80045bc:	005b      	lsls	r3, r3, #1
 80045be:	4413      	add	r3, r2
 80045c0:	221b      	movs	r2, #27
 80045c2:	fa02 f303 	lsl.w	r3, r2, r3
 80045c6:	43db      	mvns	r3, r3
 80045c8:	ea01 0203 	and.w	r2, r1, r3
 80045cc:	4945      	ldr	r1, [pc, #276]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80045ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d0:	4313      	orrs	r3, r2
 80045d2:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	1e5a      	subs	r2, r3, #1
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	3b01      	subs	r3, #1
 80045e0:	025b      	lsls	r3, r3, #9
 80045e2:	431a      	orrs	r2, r3
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	3b01      	subs	r3, #1
 80045ea:	041b      	lsls	r3, r3, #16
 80045ec:	431a      	orrs	r2, r3
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	061b      	lsls	r3, r3, #24
 80045f6:	431a      	orrs	r2, r3
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	69db      	ldr	r3, [r3, #28]
 8004600:	1e5a      	subs	r2, r3, #1
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	3b01      	subs	r3, #1
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	431a      	orrs	r2, r3
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d105      	bne.n	8004622 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
 8004616:	4b33      	ldr	r3, [pc, #204]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461a:	4a32      	ldr	r2, [pc, #200]	@ (80046e4 <RCC_PLL_Config+0x288>)
 800461c:	f043 0320 	orr.w	r3, r3, #32
 8004620:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004626:	2b00      	cmp	r3, #0
 8004628:	d01c      	beq.n	8004664 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	00da      	lsls	r2, r3, #3
 800462e:	4b34      	ldr	r3, [pc, #208]	@ (8004700 <RCC_PLL_Config+0x2a4>)
 8004630:	4413      	add	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	4b32      	ldr	r3, [pc, #200]	@ (8004704 <RCC_PLL_Config+0x2a8>)
 800463a:	4013      	ands	r3, r2
 800463c:	683a      	ldr	r2, [r7, #0]
 800463e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004640:	00d2      	lsls	r2, r2, #3
 8004642:	431a      	orrs	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
 8004648:	4b26      	ldr	r3, [pc, #152]	@ (80046e4 <RCC_PLL_Config+0x288>)
 800464a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	4613      	mov	r3, r2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	4413      	add	r3, r2
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	4413      	add	r3, r2
 8004658:	2201      	movs	r2, #1
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	4a21      	ldr	r2, [pc, #132]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004660:	430b      	orrs	r3, r1
 8004662:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8004664:	4b1f      	ldr	r3, [pc, #124]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8004670:	fa01 f303 	lsl.w	r3, r1, r3
 8004674:	491b      	ldr	r1, [pc, #108]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004676:	4313      	orrs	r3, r2
 8004678:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800467a:	f7fc ff01 	bl	8001480 <HAL_GetTick>
 800467e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8004680:	e008      	b.n	8004694 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004682:	f7fc fefd 	bl	8001480 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b32      	cmp	r3, #50	@ 0x32
 800468e:	d901      	bls.n	8004694 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e01e      	b.n	80046d2 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8004694:	4b13      	ldr	r3, [pc, #76]	@ (80046e4 <RCC_PLL_Config+0x288>)
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	005b      	lsls	r3, r3, #1
 800469c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80046a0:	fa01 f303 	lsl.w	r3, r1, r3
 80046a4:	4013      	ands	r3, r2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0eb      	beq.n	8004682 <RCC_PLL_Config+0x226>
 80046aa:	e010      	b.n	80046ce <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
 80046ac:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80046ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	00db      	lsls	r3, r3, #3
 80046b4:	3304      	adds	r3, #4
 80046b6:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 80046ba:	fa01 f303 	lsl.w	r3, r1, r3
 80046be:	f043 0303 	orr.w	r3, r3, #3
 80046c2:	43db      	mvns	r3, r3
 80046c4:	4013      	ands	r3, r2
 80046c6:	4a07      	ldr	r2, [pc, #28]	@ (80046e4 <RCC_PLL_Config+0x288>)
 80046c8:	f043 0303 	orr.w	r3, r3, #3
 80046cc:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
 80046ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3728      	adds	r7, #40	@ 0x28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	58024430 	.word	0x58024430
 80046e0:	580244c0 	.word	0x580244c0
 80046e4:	58024400 	.word	0x58024400
 80046e8:	03d09000 	.word	0x03d09000
 80046ec:	016e3600 	.word	0x016e3600
 80046f0:	003d0900 	.word	0x003d0900
 80046f4:	007a1200 	.word	0x007a1200
 80046f8:	003d08ff 	.word	0x003d08ff
 80046fc:	001e847f 	.word	0x001e847f
 8004700:	58024434 	.word	0x58024434
 8004704:	ffff0007 	.word	0xffff0007

08004708 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
 8004708:	b480      	push	{r7}
 800470a:	b089      	sub	sp, #36	@ 0x24
 800470c:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 800470e:	4b3c      	ldr	r3, [pc, #240]	@ (8004800 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8004710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004712:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
 8004714:	4b3a      	ldr	r3, [pc, #232]	@ (8004800 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8004716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004718:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004722:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472a:	3301      	adds	r3, #1
 800472c:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	e05c      	b.n	80047f2 <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
 8004738:	4b31      	ldr	r3, [pc, #196]	@ (8004800 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 800473a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b00      	cmp	r3, #0
 8004742:	d006      	beq.n	8004752 <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
 8004744:	4b2e      	ldr	r3, [pc, #184]	@ (8004800 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8004746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004748:	08db      	lsrs	r3, r3, #3
 800474a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800474e:	61bb      	str	r3, [r7, #24]
 8004750:	e001      	b.n	8004756 <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 0303 	and.w	r3, r3, #3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d019      	beq.n	8004794 <RCC_PLL1_GetVCOOutputFreq+0x8c>
 8004760:	2b02      	cmp	r3, #2
 8004762:	d81d      	bhi.n	80047a0 <RCC_PLL1_GetVCOOutputFreq+0x98>
 8004764:	2b00      	cmp	r3, #0
 8004766:	d002      	beq.n	800476e <RCC_PLL1_GetVCOOutputFreq+0x66>
 8004768:	2b01      	cmp	r3, #1
 800476a:	d016      	beq.n	800479a <RCC_PLL1_GetVCOOutputFreq+0x92>
 800476c:	e018      	b.n	80047a0 <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800476e:	4b24      	ldr	r3, [pc, #144]	@ (8004800 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f003 0320 	and.w	r3, r3, #32
 8004776:	2b00      	cmp	r3, #0
 8004778:	d009      	beq.n	800478e <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 800477a:	4b21      	ldr	r3, [pc, #132]	@ (8004800 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	08db      	lsrs	r3, r3, #3
 8004780:	f003 0303 	and.w	r3, r3, #3
 8004784:	4a1f      	ldr	r2, [pc, #124]	@ (8004804 <RCC_PLL1_GetVCOOutputFreq+0xfc>)
 8004786:	fa22 f303 	lsr.w	r3, r2, r3
 800478a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 800478c:	e00b      	b.n	80047a6 <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
      break;
 8004792:	e008      	b.n	80047a6 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8004794:	4b1c      	ldr	r3, [pc, #112]	@ (8004808 <RCC_PLL1_GetVCOOutputFreq+0x100>)
 8004796:	61fb      	str	r3, [r7, #28]
      break;
 8004798:	e005      	b.n	80047a6 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 800479a:	4b1c      	ldr	r3, [pc, #112]	@ (800480c <RCC_PLL1_GetVCOOutputFreq+0x104>)
 800479c:	61fb      	str	r3, [r7, #28]
      break;
 800479e:	e002      	b.n	80047a6 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 80047a0:	2300      	movs	r3, #0
 80047a2:	61fb      	str	r3, [r7, #28]
      break;
 80047a4:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	ee07 3a90 	vmov	s15, r3
 80047ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	ee07 3a90 	vmov	s15, r3
 80047b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	ee07 3a90 	vmov	s15, r3
 80047c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	ee07 3a90 	vmov	s15, r3
 80047ce:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80047d2:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 8004810 <RCC_PLL1_GetVCOOutputFreq+0x108>
 80047d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e2:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 80047e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80047ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ee:	ee17 3a90 	vmov	r3, s15
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3724      	adds	r7, #36	@ 0x24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	58024400 	.word	0x58024400
 8004804:	03d09000 	.word	0x03d09000
 8004808:	016e3600 	.word	0x016e3600
 800480c:	003d0900 	.word	0x003d0900
 8004810:	46000000 	.word	0x46000000

08004814 <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
 8004814:	b480      	push	{r7}
 8004816:	b089      	sub	sp, #36	@ 0x24
 8004818:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 800481a:	4b3c      	ldr	r3, [pc, #240]	@ (800490c <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 800481c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481e:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
 8004820:	4b3a      	ldr	r3, [pc, #232]	@ (800490c <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8004822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004824:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	0b1b      	lsrs	r3, r3, #12
 800482a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800482e:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004836:	3301      	adds	r3, #1
 8004838:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	e05c      	b.n	80048fe <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
 8004844:	4b31      	ldr	r3, [pc, #196]	@ (800490c <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8004846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800484c:	2b00      	cmp	r3, #0
 800484e:	d006      	beq.n	800485e <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
 8004850:	4b2e      	ldr	r3, [pc, #184]	@ (800490c <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8004852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004854:	08db      	lsrs	r3, r3, #3
 8004856:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800485a:	61bb      	str	r3, [r7, #24]
 800485c:	e001      	b.n	8004862 <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 800485e:	2300      	movs	r3, #0
 8004860:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f003 0303 	and.w	r3, r3, #3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d019      	beq.n	80048a0 <RCC_PLL2_GetVCOOutputFreq+0x8c>
 800486c:	2b02      	cmp	r3, #2
 800486e:	d81d      	bhi.n	80048ac <RCC_PLL2_GetVCOOutputFreq+0x98>
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <RCC_PLL2_GetVCOOutputFreq+0x66>
 8004874:	2b01      	cmp	r3, #1
 8004876:	d016      	beq.n	80048a6 <RCC_PLL2_GetVCOOutputFreq+0x92>
 8004878:	e018      	b.n	80048ac <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800487a:	4b24      	ldr	r3, [pc, #144]	@ (800490c <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0320 	and.w	r3, r3, #32
 8004882:	2b00      	cmp	r3, #0
 8004884:	d009      	beq.n	800489a <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8004886:	4b21      	ldr	r3, [pc, #132]	@ (800490c <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	08db      	lsrs	r3, r3, #3
 800488c:	f003 0303 	and.w	r3, r3, #3
 8004890:	4a1f      	ldr	r2, [pc, #124]	@ (8004910 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
 8004892:	fa22 f303 	lsr.w	r3, r2, r3
 8004896:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8004898:	e00b      	b.n	80048b2 <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 800489a:	2300      	movs	r3, #0
 800489c:	61fb      	str	r3, [r7, #28]
      break;
 800489e:	e008      	b.n	80048b2 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 80048a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004914 <RCC_PLL2_GetVCOOutputFreq+0x100>)
 80048a2:	61fb      	str	r3, [r7, #28]
      break;
 80048a4:	e005      	b.n	80048b2 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 80048a6:	4b1c      	ldr	r3, [pc, #112]	@ (8004918 <RCC_PLL2_GetVCOOutputFreq+0x104>)
 80048a8:	61fb      	str	r3, [r7, #28]
      break;
 80048aa:	e002      	b.n	80048b2 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	61fb      	str	r3, [r7, #28]
      break;
 80048b0:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	ee07 3a90 	vmov	s15, r3
 80048b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	ee07 3a90 	vmov	s15, r3
 80048d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80048de:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 800491c <RCC_PLL2_GetVCOOutputFreq+0x108>
 80048e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ee:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 80048f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80048f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048fa:	ee17 3a90 	vmov	r3, s15
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3724      	adds	r7, #36	@ 0x24
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	58024400 	.word	0x58024400
 8004910:	03d09000 	.word	0x03d09000
 8004914:	016e3600 	.word	0x016e3600
 8004918:	003d0900 	.word	0x003d0900
 800491c:	46000000 	.word	0x46000000

08004920 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
 8004920:	b480      	push	{r7}
 8004922:	b089      	sub	sp, #36	@ 0x24
 8004924:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 8004926:	4b3c      	ldr	r3, [pc, #240]	@ (8004a18 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8004928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492a:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
 800492c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a18 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 800492e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004930:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	0d1b      	lsrs	r3, r3, #20
 8004936:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800493a:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004942:	3301      	adds	r3, #1
 8004944:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	e05c      	b.n	8004a0a <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
 8004950:	4b31      	ldr	r3, [pc, #196]	@ (8004a18 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8004952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004954:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d006      	beq.n	800496a <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
 800495c:	4b2e      	ldr	r3, [pc, #184]	@ (8004a18 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 800495e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004960:	08db      	lsrs	r3, r3, #3
 8004962:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004966:	61bb      	str	r3, [r7, #24]
 8004968:	e001      	b.n	800496e <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	f003 0303 	and.w	r3, r3, #3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d019      	beq.n	80049ac <RCC_PLL3_GetVCOOutputFreq+0x8c>
 8004978:	2b02      	cmp	r3, #2
 800497a:	d81d      	bhi.n	80049b8 <RCC_PLL3_GetVCOOutputFreq+0x98>
 800497c:	2b00      	cmp	r3, #0
 800497e:	d002      	beq.n	8004986 <RCC_PLL3_GetVCOOutputFreq+0x66>
 8004980:	2b01      	cmp	r3, #1
 8004982:	d016      	beq.n	80049b2 <RCC_PLL3_GetVCOOutputFreq+0x92>
 8004984:	e018      	b.n	80049b8 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004986:	4b24      	ldr	r3, [pc, #144]	@ (8004a18 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	2b00      	cmp	r3, #0
 8004990:	d009      	beq.n	80049a6 <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8004992:	4b21      	ldr	r3, [pc, #132]	@ (8004a18 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	08db      	lsrs	r3, r3, #3
 8004998:	f003 0303 	and.w	r3, r3, #3
 800499c:	4a1f      	ldr	r2, [pc, #124]	@ (8004a1c <RCC_PLL3_GetVCOOutputFreq+0xfc>)
 800499e:	fa22 f303 	lsr.w	r3, r2, r3
 80049a2:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 80049a4:	e00b      	b.n	80049be <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	61fb      	str	r3, [r7, #28]
      break;
 80049aa:	e008      	b.n	80049be <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 80049ac:	4b1c      	ldr	r3, [pc, #112]	@ (8004a20 <RCC_PLL3_GetVCOOutputFreq+0x100>)
 80049ae:	61fb      	str	r3, [r7, #28]
      break;
 80049b0:	e005      	b.n	80049be <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 80049b2:	4b1c      	ldr	r3, [pc, #112]	@ (8004a24 <RCC_PLL3_GetVCOOutputFreq+0x104>)
 80049b4:	61fb      	str	r3, [r7, #28]
      break;
 80049b6:	e002      	b.n	80049be <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	61fb      	str	r3, [r7, #28]
      break;
 80049bc:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	ee07 3a90 	vmov	s15, r3
 80049c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	ee07 3a90 	vmov	s15, r3
 80049dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80049ea:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 8004a28 <RCC_PLL3_GetVCOOutputFreq+0x108>
 80049ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049fa:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 80049fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a06:	ee17 3a90 	vmov	r3, s15
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3724      	adds	r7, #36	@ 0x24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	58024400 	.word	0x58024400
 8004a1c:	03d09000 	.word	0x03d09000
 8004a20:	016e3600 	.word	0x016e3600
 8004a24:	003d0900 	.word	0x003d0900
 8004a28:	46000000 	.word	0x46000000

08004a2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a34:	2300      	movs	r3, #0
 8004a36:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a38:	2300      	movs	r3, #0
 8004a3a:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 8081 	beq.w	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a4a:	4b8c      	ldr	r3, [pc, #560]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a52:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d029      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x82>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d022      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a68:	4b85      	ldr	r3, [pc, #532]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a84      	ldr	r2, [pc, #528]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a72:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a74:	4b82      	ldr	r3, [pc, #520]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d102      	bne.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	75fb      	strb	r3, [r7, #23]
 8004a84:	e013      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a86:	4b7d      	ldr	r3, [pc, #500]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004a88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a8e:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a90:	4b7a      	ldr	r3, [pc, #488]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a94:	4a79      	ldr	r2, [pc, #484]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004a96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a9a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a9c:	4b77      	ldr	r3, [pc, #476]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa0:	4a76      	ldr	r2, [pc, #472]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aa6:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
 8004aa8:	4a74      	ldr	r2, [pc, #464]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
 8004aae:	7dfb      	ldrb	r3, [r7, #23]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d149      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ab8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004abc:	d115      	bne.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004abe:	f7fc fcdf 	bl	8001480 <HAL_GetTick>
 8004ac2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac4:	e00b      	b.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac6:	f7fc fcdb 	bl	8001480 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d902      	bls.n	8004ade <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	75fb      	strb	r3, [r7, #23]
            break;
 8004adc:	e005      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ade:	4b67      	ldr	r3, [pc, #412]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d0ed      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
 8004aea:	7dfb      	ldrb	r3, [r7, #23]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d128      	bne.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004af4:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00c      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8004afc:	4b5f      	ldr	r3, [pc, #380]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b08:	0919      	lsrs	r1, r3, #4
 8004b0a:	4b5e      	ldr	r3, [pc, #376]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b0c:	400b      	ands	r3, r1
 8004b0e:	495b      	ldr	r1, [pc, #364]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	610b      	str	r3, [r1, #16]
 8004b14:	e005      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8004b16:	4b59      	ldr	r3, [pc, #356]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	4a58      	ldr	r2, [pc, #352]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b20:	6113      	str	r3, [r2, #16]
 8004b22:	4b56      	ldr	r3, [pc, #344]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b24:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b2e:	4953      	ldr	r1, [pc, #332]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b30:	4313      	orrs	r3, r2
 8004b32:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
 8004b34:	4b51      	ldr	r3, [pc, #324]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b38:	4a50      	ldr	r2, [pc, #320]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b40:	e004      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b42:	7dfb      	ldrb	r3, [r7, #23]
 8004b44:	75bb      	strb	r3, [r7, #22]
 8004b46:	e001      	b.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b48:	7dfb      	ldrb	r3, [r7, #23]
 8004b4a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d030      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	2b03      	cmp	r3, #3
 8004b5e:	d819      	bhi.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004b60:	a201      	add	r2, pc, #4	@ (adr r2, 8004b68 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b66:	bf00      	nop
 8004b68:	08004b9b 	.word	0x08004b9b
 8004b6c:	08004b79 	.word	0x08004b79
 8004b70:	08004b87 	.word	0x08004b87
 8004b74:	08004b9b 	.word	0x08004b9b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004b78:	4b40      	ldr	r3, [pc, #256]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b82:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8004b84:	e00a      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004b86:	4b3d      	ldr	r3, [pc, #244]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8a:	4a3c      	ldr	r2, [pc, #240]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b90:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8004b92:	e003      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	75fb      	strb	r3, [r7, #23]
        break;
 8004b98:	e000      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
 8004b9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b9c:	7dfb      	ldrb	r3, [r7, #23]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d109      	bne.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004ba2:	4b36      	ldr	r3, [pc, #216]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ba6:	f023 0203 	bic.w	r2, r3, #3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	4933      	ldr	r1, [pc, #204]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004bb4:	e001      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb6:	7dfb      	ldrb	r3, [r7, #23]
 8004bb8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0302 	and.w	r3, r3, #2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d02a      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	2b20      	cmp	r3, #32
 8004bcc:	d00c      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
 8004bce:	2b20      	cmp	r3, #32
 8004bd0:	d811      	bhi.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d012      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8004bd6:	2b10      	cmp	r3, #16
 8004bd8:	d10d      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004bda:	4b28      	ldr	r3, [pc, #160]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bde:	4a27      	ldr	r2, [pc, #156]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004be0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004be4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8004be6:	e00a      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8004be8:	4b24      	ldr	r3, [pc, #144]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bec:	4a23      	ldr	r2, [pc, #140]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8004bf4:	e003      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	75fb      	strb	r3, [r7, #23]
        break;
 8004bfa:	e000      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
 8004bfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bfe:	7dfb      	ldrb	r3, [r7, #23]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d109      	bne.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
 8004c04:	4b1d      	ldr	r3, [pc, #116]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c08:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	491a      	ldr	r1, [pc, #104]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004c16:	e001      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c18:	7dfb      	ldrb	r3, [r7, #23]
 8004c1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d031      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	2b80      	cmp	r3, #128	@ 0x80
 8004c2e:	d00c      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004c30:	2b80      	cmp	r3, #128	@ 0x80
 8004c32:	d811      	bhi.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d012      	beq.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x232>
 8004c38:	2b40      	cmp	r3, #64	@ 0x40
 8004c3a:	d10d      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	4a0e      	ldr	r2, [pc, #56]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c46:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8004c48:	e00a      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8004c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	4a0b      	ldr	r2, [pc, #44]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c54:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8004c56:	e003      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	75fb      	strb	r3, [r7, #23]
        break;
 8004c5c:	e000      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
 8004c5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c60:	7dfb      	ldrb	r3, [r7, #23]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d110      	bne.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
 8004c66:	4b05      	ldr	r3, [pc, #20]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	4902      	ldr	r1, [pc, #8]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004c78:	e008      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x260>
 8004c7a:	bf00      	nop
 8004c7c:	58024400 	.word	0x58024400
 8004c80:	58024800 	.word	0x58024800
 8004c84:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c88:	7dfb      	ldrb	r3, [r7, #23]
 8004c8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0308 	and.w	r3, r3, #8
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d008      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004c98:	4b93      	ldr	r3, [pc, #588]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c9c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	4990      	ldr	r1, [pc, #576]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d026      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004cbe:	2b04      	cmp	r3, #4
 8004cc0:	d007      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004cc2:	e00d      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004cc4:	4b88      	ldr	r3, [pc, #544]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc8:	4a87      	ldr	r2, [pc, #540]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004cca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8004cd0:	e009      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8004cd2:	4b85      	ldr	r3, [pc, #532]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd6:	4a84      	ldr	r2, [pc, #528]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004cd8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8004cde:	e002      	b.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	75fb      	strb	r3, [r7, #23]
        break;
 8004ce4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ce6:	7dfb      	ldrb	r3, [r7, #23]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d109      	bne.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
 8004cec:	4b7e      	ldr	r3, [pc, #504]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf0:	f023 0204 	bic.w	r2, r3, #4
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf8:	497b      	ldr	r1, [pc, #492]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004cfe:	e001      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d00:	7dfb      	ldrb	r3, [r7, #23]
 8004d02:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0310 	and.w	r3, r3, #16
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d02e      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	695b      	ldr	r3, [r3, #20]
 8004d14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d18:	d019      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x322>
 8004d1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d1e:	d813      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x300>
 8004d24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d28:	d007      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8004d2a:	e00d      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004d2c:	4b6e      	ldr	r3, [pc, #440]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	4a6d      	ldr	r2, [pc, #436]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d36:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d38:	e00a      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3e:	4a6a      	ldr	r2, [pc, #424]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004d44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 8004d46:	e003      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	75fb      	strb	r3, [r7, #23]
        break;
 8004d4c:	e000      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
 8004d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d50:	7dfb      	ldrb	r3, [r7, #23]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d109      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d56:	4b64      	ldr	r3, [pc, #400]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	4961      	ldr	r1, [pc, #388]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004d68:	e001      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d6a:	7dfb      	ldrb	r3, [r7, #23]
 8004d6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0320 	and.w	r3, r3, #32
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d03f      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004d82:	d02a      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004d84:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004d88:	d824      	bhi.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004d8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d8e:	d024      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004d90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d94:	d81e      	bhi.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004d96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004d9a:	d01e      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004d9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004da0:	d818      	bhi.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004da2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004da6:	d00e      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8004da8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004dac:	d812      	bhi.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d013      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004db2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004db6:	d10d      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004db8:	4b4b      	ldr	r3, [pc, #300]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dbc:	4a4a      	ldr	r2, [pc, #296]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8004dc4:	e00a      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004dc6:	4b48      	ldr	r3, [pc, #288]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dca:	4a47      	ldr	r2, [pc, #284]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dcc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004dd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8004dd2:	e003      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	75fb      	strb	r3, [r7, #23]
        break;
 8004dd8:	e000      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
 8004dda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ddc:	7dfb      	ldrb	r3, [r7, #23]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d109      	bne.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 8004de2:	4b41      	ldr	r3, [pc, #260]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de6:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	493e      	ldr	r1, [pc, #248]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004df0:	4313      	orrs	r3, r2
 8004df2:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004df4:	e001      	b.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df6:	7dfb      	ldrb	r3, [r7, #23]
 8004df8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d008      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e06:	4b38      	ldr	r3, [pc, #224]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	69db      	ldr	r3, [r3, #28]
 8004e12:	4935      	ldr	r1, [pc, #212]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d008      	beq.n	8004e36 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
 8004e24:	4b30      	ldr	r3, [pc, #192]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	492d      	ldr	r1, [pc, #180]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d020      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00c      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8004e4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e4e:	d106      	bne.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004e50:	4b25      	ldr	r3, [pc, #148]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e54:	4a24      	ldr	r2, [pc, #144]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
 8004e5c:	e003      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	75fb      	strb	r3, [r7, #23]
        break;
 8004e62:	e000      	b.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
 8004e64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e66:	7dfb      	ldrb	r3, [r7, #23]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d109      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
 8004e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e70:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	491b      	ldr	r1, [pc, #108]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004e7e:	e001      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e80:	7dfb      	ldrb	r3, [r7, #23]
 8004e82:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d02f      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e98:	d00e      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004e9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e9e:	d812      	bhi.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d013      	beq.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8004ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ea8:	d10d      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	4a0e      	ldr	r2, [pc, #56]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004eb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004eb6:	e00a      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004ec4:	e003      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	75fb      	strb	r3, [r7, #23]
        break;
 8004eca:	e000      	b.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
 8004ecc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ece:	7dfb      	ldrb	r3, [r7, #23]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10b      	bne.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ed4:	4b04      	ldr	r3, [pc, #16]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ed6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	4901      	ldr	r1, [pc, #4]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	650b      	str	r3, [r1, #80]	@ 0x50
 8004ee6:	e003      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8004ee8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eec:	7dfb      	ldrb	r3, [r7, #23]
 8004eee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d02c      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f00:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f04:	d017      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004f06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f0a:	d811      	bhi.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f10:	d011      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f16:	d80b      	bhi.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00c      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004f1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f20:	d106      	bne.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004f22:	4b97      	ldr	r3, [pc, #604]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f26:	4a96      	ldr	r2, [pc, #600]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004f28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
 8004f2e:	e003      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	75fb      	strb	r3, [r7, #23]
        break;
 8004f34:	e000      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f38:	7dfb      	ldrb	r3, [r7, #23]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d109      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
 8004f3e:	4b90      	ldr	r3, [pc, #576]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f42:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4a:	498d      	ldr	r1, [pc, #564]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	650b      	str	r3, [r1, #80]	@ 0x50
 8004f50:	e001      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f52:	7dfb      	ldrb	r3, [r7, #23]
 8004f54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d02c      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f6a:	d017      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004f6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f70:	d811      	bhi.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8004f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f76:	d011      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f7c:	d80b      	bhi.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00c      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f86:	d106      	bne.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004f88:	4b7d      	ldr	r3, [pc, #500]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f8c:	4a7c      	ldr	r2, [pc, #496]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004f8e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f92:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
 8004f94:	e003      	b.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	75fb      	strb	r3, [r7, #23]
        break;
 8004f9a:	e000      	b.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
 8004f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f9e:	7dfb      	ldrb	r3, [r7, #23]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d109      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
 8004fa4:	4b76      	ldr	r3, [pc, #472]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb0:	4973      	ldr	r1, [pc, #460]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	650b      	str	r3, [r1, #80]	@ 0x50
 8004fb6:	e001      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb8:	7dfb      	ldrb	r3, [r7, #23]
 8004fba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d045      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fd0:	d02a      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 8004fd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fd6:	d824      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8004fd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fdc:	d026      	beq.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x600>
 8004fde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fe2:	d81e      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8004fe4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fe8:	d022      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004fea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fee:	d818      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8004ff0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ff4:	d00e      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8004ff6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ffa:	d812      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d019      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005004:	d10d      	bne.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005006:	4b5e      	ldr	r3, [pc, #376]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	4a5d      	ldr	r2, [pc, #372]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005010:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005012:	e010      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005014:	4b5a      	ldr	r3, [pc, #360]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005018:	4a59      	ldr	r2, [pc, #356]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800501a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800501e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005020:	e009      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	75fb      	strb	r3, [r7, #23]
        break;
 8005026:	e006      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8005028:	bf00      	nop
 800502a:	e004      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 800502c:	bf00      	nop
 800502e:	e002      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8005030:	bf00      	nop
 8005032:	e000      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8005034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005036:	7dfb      	ldrb	r3, [r7, #23]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d109      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800503c:	4b50      	ldr	r3, [pc, #320]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800503e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005040:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005048:	494d      	ldr	r1, [pc, #308]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800504a:	4313      	orrs	r3, r2
 800504c:	650b      	str	r3, [r1, #80]	@ 0x50
 800504e:	e001      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005050:	7dfb      	ldrb	r3, [r7, #23]
 8005052:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d045      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005064:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005068:	d02a      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800506a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800506e:	d824      	bhi.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005074:	d026      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x698>
 8005076:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800507a:	d81e      	bhi.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800507c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005080:	d022      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8005082:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005086:	d818      	bhi.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800508c:	d00e      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x680>
 800508e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005092:	d812      	bhi.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005094:	2b00      	cmp	r3, #0
 8005096:	d019      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 8005098:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800509c:	d10d      	bne.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 800509e:	4b38      	ldr	r3, [pc, #224]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a2:	4a37      	ldr	r2, [pc, #220]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 80050aa:	e010      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80050ac:	4b34      	ldr	r3, [pc, #208]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b0:	4a33      	ldr	r2, [pc, #204]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80050b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 80050b8:	e009      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	75fb      	strb	r3, [r7, #23]
        break;
 80050be:	e006      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 80050c0:	bf00      	nop
 80050c2:	e004      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 80050c4:	bf00      	nop
 80050c6:	e002      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 80050c8:	bf00      	nop
 80050ca:	e000      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 80050cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ce:	7dfb      	ldrb	r3, [r7, #23]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d109      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
 80050d4:	4b2a      	ldr	r3, [pc, #168]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e0:	4927      	ldr	r1, [pc, #156]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	658b      	str	r3, [r1, #88]	@ 0x58
 80050e6:	e001      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e8:	7dfb      	ldrb	r3, [r7, #23]
 80050ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d047      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050fc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005100:	d02a      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8005102:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005106:	d824      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8005108:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800510c:	d026      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x730>
 800510e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005112:	d81e      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8005114:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005118:	d022      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x734>
 800511a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800511e:	d818      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8005120:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005124:	d00e      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x718>
 8005126:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800512a:	d812      	bhi.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x726>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d019      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x738>
 8005130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005134:	d10d      	bne.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005136:	4b12      	ldr	r3, [pc, #72]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513a:	4a11      	ldr	r2, [pc, #68]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800513c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005140:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 8005142:	e010      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005144:	4b0e      	ldr	r3, [pc, #56]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005148:	4a0d      	ldr	r2, [pc, #52]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800514a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800514e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 8005150:	e009      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	75fb      	strb	r3, [r7, #23]
        break;
 8005156:	e006      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8005158:	bf00      	nop
 800515a:	e004      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 800515c:	bf00      	nop
 800515e:	e002      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8005160:	bf00      	nop
 8005162:	e000      	b.n	8005166 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8005164:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005166:	7dfb      	ldrb	r3, [r7, #23]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10b      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
 800516c:	4b04      	ldr	r3, [pc, #16]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800516e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005170:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005178:	4901      	ldr	r1, [pc, #4]	@ (8005180 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800517a:	4313      	orrs	r3, r2
 800517c:	658b      	str	r3, [r1, #88]	@ 0x58
 800517e:	e003      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8005180:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d034      	beq.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005198:	2b05      	cmp	r3, #5
 800519a:	d81d      	bhi.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 800519c:	a201      	add	r2, pc, #4	@ (adr r2, 80051a4 <HAL_RCCEx_PeriphCLKConfig+0x778>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	080051df 	.word	0x080051df
 80051a8:	080051bd 	.word	0x080051bd
 80051ac:	080051cb 	.word	0x080051cb
 80051b0:	080051df 	.word	0x080051df
 80051b4:	080051df 	.word	0x080051df
 80051b8:	080051df 	.word	0x080051df
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 80051bc:	4b91      	ldr	r3, [pc, #580]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80051be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c0:	4a90      	ldr	r2, [pc, #576]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80051c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80051c8:	e00a      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80051ca:	4b8e      	ldr	r3, [pc, #568]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80051cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ce:	4a8d      	ldr	r2, [pc, #564]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80051d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80051d6:	e003      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	75fb      	strb	r3, [r7, #23]
        break;
 80051dc:	e000      	b.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
 80051de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051e0:	7dfb      	ldrb	r3, [r7, #23]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d109      	bne.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80051e6:	4b87      	ldr	r3, [pc, #540]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80051e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ea:	f023 0207 	bic.w	r2, r3, #7
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f2:	4984      	ldr	r1, [pc, #528]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	658b      	str	r3, [r1, #88]	@ 0x58
 80051f8:	e001      	b.n	80051fe <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051fa:	7dfb      	ldrb	r3, [r7, #23]
 80051fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 800520a:	4b7e      	ldr	r3, [pc, #504]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800520c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520e:	4a7d      	ldr	r2, [pc, #500]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005210:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005214:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d021      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x806>
 800522a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800522e:	d00a      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005230:	e006      	b.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005232:	4b74      	ldr	r3, [pc, #464]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005236:	4a73      	ldr	r2, [pc, #460]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005238:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800523c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
 800523e:	e003      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	75fb      	strb	r3, [r7, #23]
        break;
 8005244:	e000      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8005246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005248:	7dfb      	ldrb	r3, [r7, #23]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d109      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
 800524e:	4b6d      	ldr	r3, [pc, #436]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005252:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800525a:	496a      	ldr	r1, [pc, #424]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800525c:	4313      	orrs	r3, r2
 800525e:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8005260:	e001      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005262:	7dfb      	ldrb	r3, [r7, #23]
 8005264:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d043      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005276:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800527a:	d02c      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 800527c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005280:	d826      	bhi.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8005282:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005286:	d028      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8005288:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800528c:	d820      	bhi.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800528e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005292:	d016      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x896>
 8005294:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005298:	d81a      	bhi.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 800529e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a2:	d007      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x888>
 80052a4:	e014      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80052a6:	4b57      	ldr	r3, [pc, #348]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052aa:	4a56      	ldr	r2, [pc, #344]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052b2:	e013      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80052b4:	4b53      	ldr	r3, [pc, #332]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b8:	4a52      	ldr	r2, [pc, #328]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052be:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052c0:	e00c      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 80052c2:	4b50      	ldr	r3, [pc, #320]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c6:	4a4f      	ldr	r2, [pc, #316]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052c8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80052cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052ce:	e005      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	75fb      	strb	r3, [r7, #23]
        break;
 80052d4:	e002      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 80052d6:	bf00      	nop
 80052d8:	e000      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 80052da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052dc:	7dfb      	ldrb	r3, [r7, #23]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d109      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052e2:	4b48      	ldr	r3, [pc, #288]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ee:	4945      	ldr	r1, [pc, #276]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	654b      	str	r3, [r1, #84]	@ 0x54
 80052f4:	e001      	b.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052f6:	7dfb      	ldrb	r3, [r7, #23]
 80052f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d04b      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800530a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800530e:	d032      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8005310:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005314:	d82c      	bhi.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8005316:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800531a:	d02e      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x94e>
 800531c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005320:	d826      	bhi.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8005322:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005326:	d02a      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8005328:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800532c:	d820      	bhi.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800532e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005332:	d016      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x936>
 8005334:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005338:	d81a      	bhi.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 800533e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005342:	d007      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x928>
 8005344:	e014      	b.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005346:	4b2f      	ldr	r3, [pc, #188]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534a:	4a2e      	ldr	r2, [pc, #184]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800534c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005350:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005352:	e015      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005354:	4b2b      	ldr	r3, [pc, #172]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005358:	4a2a      	ldr	r2, [pc, #168]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800535a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800535e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005360:	e00e      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005362:	4b28      	ldr	r3, [pc, #160]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005366:	4a27      	ldr	r2, [pc, #156]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005368:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800536c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800536e:	e007      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	75fb      	strb	r3, [r7, #23]
        break;
 8005374:	e004      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8005376:	bf00      	nop
 8005378:	e002      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 800537a:	bf00      	nop
 800537c:	e000      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 800537e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005380:	7dfb      	ldrb	r3, [r7, #23]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005386:	4b1f      	ldr	r3, [pc, #124]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005392:	491c      	ldr	r1, [pc, #112]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005394:	4313      	orrs	r3, r2
 8005396:	654b      	str	r3, [r1, #84]	@ 0x54
 8005398:	e001      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539a:	7dfb      	ldrb	r3, [r7, #23]
 800539c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d03e      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053b2:	d029      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 80053b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053b8:	d820      	bhi.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80053ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053be:	d016      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80053c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053c4:	d81a      	bhi.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 80053ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053ce:	d007      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 80053d0:	e014      	b.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80053d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d6:	4a0b      	ldr	r2, [pc, #44]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80053de:	e014      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 80053e0:	4b08      	ldr	r3, [pc, #32]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e4:	4a07      	ldr	r2, [pc, #28]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80053ec:	e00d      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80053ee:	4b05      	ldr	r3, [pc, #20]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f2:	4a04      	ldr	r2, [pc, #16]	@ (8005404 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80053f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80053fa:	e006      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	75fb      	strb	r3, [r7, #23]
        break;
 8005400:	e003      	b.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8005402:	bf00      	nop
 8005404:	58024400 	.word	0x58024400
        break;
 8005408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d109      	bne.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005410:	4b8e      	ldr	r3, [pc, #568]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005412:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005414:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800541c:	498b      	ldr	r1, [pc, #556]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800541e:	4313      	orrs	r3, r2
 8005420:	650b      	str	r3, [r1, #80]	@ 0x50
 8005422:	e001      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005424:	7dfb      	ldrb	r3, [r7, #23]
 8005426:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d043      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800543c:	d02c      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 800543e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005442:	d826      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8005444:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005448:	d028      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800544a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800544e:	d820      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8005450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005454:	d016      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8005456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800545a:	d81a      	bhi.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 8005460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005464:	d007      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
 8005466:	e014      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005468:	4b78      	ldr	r3, [pc, #480]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800546a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546c:	4a77      	ldr	r2, [pc, #476]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800546e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005472:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005474:	e013      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005476:	4b75      	ldr	r3, [pc, #468]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547a:	4a74      	ldr	r2, [pc, #464]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800547c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005480:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005482:	e00c      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005484:	4b71      	ldr	r3, [pc, #452]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005488:	4a70      	ldr	r2, [pc, #448]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800548a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800548e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005490:	e005      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	75fb      	strb	r3, [r7, #23]
        break;
 8005496:	e002      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8005498:	bf00      	nop
 800549a:	e000      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 800549c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800549e:	7dfb      	ldrb	r3, [r7, #23]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d109      	bne.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 80054a4:	4b69      	ldr	r3, [pc, #420]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b0:	4966      	ldr	r1, [pc, #408]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	654b      	str	r3, [r1, #84]	@ 0x54
 80054b6:	e001      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054b8:	7dfb      	ldrb	r3, [r7, #23]
 80054ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d03c      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054cc:	2b40      	cmp	r3, #64	@ 0x40
 80054ce:	d026      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80054d0:	2b40      	cmp	r3, #64	@ 0x40
 80054d2:	d821      	bhi.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80054d4:	2b30      	cmp	r3, #48	@ 0x30
 80054d6:	d024      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 80054d8:	2b30      	cmp	r3, #48	@ 0x30
 80054da:	d81d      	bhi.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d014      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0xade>
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d819      	bhi.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d002      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0xac2>
 80054e8:	2b10      	cmp	r3, #16
 80054ea:	d007      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0xad0>
 80054ec:	e014      	b.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80054ee:	4b57      	ldr	r3, [pc, #348]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f2:	4a56      	ldr	r2, [pc, #344]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 80054fa:	e013      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80054fc:	4b53      	ldr	r3, [pc, #332]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005500:	4a52      	ldr	r2, [pc, #328]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005506:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8005508:	e00c      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 800550a:	4b50      	ldr	r3, [pc, #320]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	4a4f      	ldr	r2, [pc, #316]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005510:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005514:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8005516:	e005      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	75fb      	strb	r3, [r7, #23]
        break;
 800551c:	e002      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 800551e:	bf00      	nop
 8005520:	e000      	b.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8005522:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005524:	7dfb      	ldrb	r3, [r7, #23]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
 800552a:	4b48      	ldr	r3, [pc, #288]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800552c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800552e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005536:	4945      	ldr	r1, [pc, #276]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005538:	4313      	orrs	r3, r2
 800553a:	650b      	str	r3, [r1, #80]	@ 0x50
 800553c:	e001      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553e:	7dfb      	ldrb	r3, [r7, #23]
 8005540:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d03c      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005552:	2b50      	cmp	r3, #80	@ 0x50
 8005554:	d022      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8005556:	2b50      	cmp	r3, #80	@ 0x50
 8005558:	d81d      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 800555a:	2b40      	cmp	r3, #64	@ 0x40
 800555c:	d020      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800555e:	2b40      	cmp	r3, #64	@ 0x40
 8005560:	d819      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8005562:	2b30      	cmp	r3, #48	@ 0x30
 8005564:	d01e      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8005566:	2b30      	cmp	r3, #48	@ 0x30
 8005568:	d815      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 800556a:	2b20      	cmp	r3, #32
 800556c:	d00c      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 800556e:	2b20      	cmp	r3, #32
 8005570:	d811      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8005572:	2b00      	cmp	r3, #0
 8005574:	d018      	beq.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005576:	2b10      	cmp	r3, #16
 8005578:	d10d      	bne.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 800557a:	4b34      	ldr	r3, [pc, #208]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800557c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557e:	4a33      	ldr	r2, [pc, #204]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005584:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8005586:	e010      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005588:	4b30      	ldr	r3, [pc, #192]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	4a2f      	ldr	r2, [pc, #188]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800558e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005592:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8005594:	e009      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	75fb      	strb	r3, [r7, #23]
        break;
 800559a:	e006      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800559c:	bf00      	nop
 800559e:	e004      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80055a0:	bf00      	nop
 80055a2:	e002      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80055a4:	bf00      	nop
 80055a6:	e000      	b.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80055a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055aa:	7dfb      	ldrb	r3, [r7, #23]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d109      	bne.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80055b0:	4b26      	ldr	r3, [pc, #152]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80055b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055bc:	4923      	ldr	r1, [pc, #140]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	654b      	str	r3, [r1, #84]	@ 0x54
 80055c2:	e001      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c4:	7dfb      	ldrb	r3, [r7, #23]
 80055c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d03f      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055d8:	2b50      	cmp	r3, #80	@ 0x50
 80055da:	d022      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 80055dc:	2b50      	cmp	r3, #80	@ 0x50
 80055de:	d81d      	bhi.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 80055e0:	2b40      	cmp	r3, #64	@ 0x40
 80055e2:	d020      	beq.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 80055e4:	2b40      	cmp	r3, #64	@ 0x40
 80055e6:	d819      	bhi.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 80055e8:	2b30      	cmp	r3, #48	@ 0x30
 80055ea:	d01e      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80055ec:	2b30      	cmp	r3, #48	@ 0x30
 80055ee:	d815      	bhi.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	d00c      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 80055f4:	2b20      	cmp	r3, #32
 80055f6:	d811      	bhi.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d018      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80055fc:	2b10      	cmp	r3, #16
 80055fe:	d10d      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005600:	4b12      	ldr	r3, [pc, #72]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005604:	4a11      	ldr	r2, [pc, #68]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005606:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800560a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800560c:	e010      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 800560e:	4b0f      	ldr	r3, [pc, #60]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005612:	4a0e      	ldr	r2, [pc, #56]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005618:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800561a:	e009      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	75fb      	strb	r3, [r7, #23]
        break;
 8005620:	e006      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 8005622:	bf00      	nop
 8005624:	e004      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 8005626:	bf00      	nop
 8005628:	e002      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 800562a:	bf00      	nop
 800562c:	e000      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 800562e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005630:	7dfb      	ldrb	r3, [r7, #23]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10c      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005636:	4b05      	ldr	r3, [pc, #20]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005642:	4902      	ldr	r1, [pc, #8]	@ (800564c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005644:	4313      	orrs	r3, r2
 8005646:	658b      	str	r3, [r1, #88]	@ 0x58
 8005648:	e004      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800564a:	bf00      	nop
 800564c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005650:	7dfb      	ldrb	r3, [r7, #23]
 8005652:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d034      	beq.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005664:	2b05      	cmp	r3, #5
 8005666:	d81d      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005668:	a201      	add	r2, pc, #4	@ (adr r2, 8005670 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800566a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566e:	bf00      	nop
 8005670:	080056ab 	.word	0x080056ab
 8005674:	08005689 	.word	0x08005689
 8005678:	08005697 	.word	0x08005697
 800567c:	080056ab 	.word	0x080056ab
 8005680:	080056ab 	.word	0x080056ab
 8005684:	080056ab 	.word	0x080056ab
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005688:	4b69      	ldr	r3, [pc, #420]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800568a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800568c:	4a68      	ldr	r2, [pc, #416]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800568e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005692:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8005694:	e00a      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005696:	4b66      	ldr	r3, [pc, #408]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569a:	4a65      	ldr	r2, [pc, #404]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800569c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 80056a2:	e003      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	75fb      	strb	r3, [r7, #23]
        break;
 80056a8:	e000      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
 80056aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ac:	7dfb      	ldrb	r3, [r7, #23]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d109      	bne.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056b2:	4b5f      	ldr	r3, [pc, #380]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80056b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b6:	f023 0207 	bic.w	r2, r3, #7
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056be:	495c      	ldr	r1, [pc, #368]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80056c0:	4313      	orrs	r3, r2
 80056c2:	654b      	str	r3, [r1, #84]	@ 0x54
 80056c4:	e001      	b.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c6:	7dfb      	ldrb	r3, [r7, #23]
 80056c8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d033      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056da:	2b05      	cmp	r3, #5
 80056dc:	d81c      	bhi.n	8005718 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 80056de:	a201      	add	r2, pc, #4	@ (adr r2, 80056e4 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
 80056e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e4:	0800571f 	.word	0x0800571f
 80056e8:	080056fd 	.word	0x080056fd
 80056ec:	0800570b 	.word	0x0800570b
 80056f0:	0800571f 	.word	0x0800571f
 80056f4:	0800571f 	.word	0x0800571f
 80056f8:	0800571f 	.word	0x0800571f
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 80056fc:	4b4c      	ldr	r3, [pc, #304]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80056fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005700:	4a4b      	ldr	r2, [pc, #300]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005702:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005706:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 8005708:	e00a      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 800570a:	4b49      	ldr	r3, [pc, #292]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800570c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800570e:	4a48      	ldr	r2, [pc, #288]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005714:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 8005716:	e003      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	75fb      	strb	r3, [r7, #23]
        break;
 800571c:	e000      	b.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
 800571e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005720:	7dfb      	ldrb	r3, [r7, #23]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d109      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005726:	4b42      	ldr	r3, [pc, #264]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005728:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800572a:	f023 0207 	bic.w	r2, r3, #7
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005732:	493f      	ldr	r1, [pc, #252]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005734:	4313      	orrs	r3, r2
 8005736:	650b      	str	r3, [r1, #80]	@ 0x50
 8005738:	e001      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	7dfb      	ldrb	r3, [r7, #23]
 800573c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d027      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800574e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005752:	d008      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005754:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005758:	d80c      	bhi.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00d      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800575e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005762:	d00a      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8005764:	e006      	b.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005766:	4b32      	ldr	r3, [pc, #200]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576a:	4a31      	ldr	r2, [pc, #196]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800576c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005770:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
 8005772:	e003      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	75fb      	strb	r3, [r7, #23]
        break;
 8005778:	e000      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800577a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800577c:	7dfb      	ldrb	r3, [r7, #23]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d109      	bne.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
 8005782:	4b2b      	ldr	r3, [pc, #172]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005786:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800578e:	4928      	ldr	r1, [pc, #160]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005790:	4313      	orrs	r3, r2
 8005792:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8005794:	e001      	b.n	800579a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005796:	7dfb      	ldrb	r3, [r7, #23]
 8005798:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	da2c      	bge.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057a6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80057aa:	d017      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 80057ac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80057b0:	d811      	bhi.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 80057b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057b6:	d011      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 80057b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057bc:	d80b      	bhi.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00c      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 80057c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057c6:	d106      	bne.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80057c8:	4b19      	ldr	r3, [pc, #100]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057cc:	4a18      	ldr	r2, [pc, #96]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
 80057d4:	e003      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	75fb      	strb	r3, [r7, #23]
        break;
 80057da:	e000      	b.n	80057de <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
 80057dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057de:	7dfb      	ldrb	r3, [r7, #23]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d109      	bne.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
 80057e4:	4b12      	ldr	r3, [pc, #72]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057f0:	490f      	ldr	r1, [pc, #60]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80057f6:	e001      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f8:	7dfb      	ldrb	r3, [r7, #23]
 80057fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d009      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
 8005808:	4b09      	ldr	r3, [pc, #36]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005816:	4906      	ldr	r1, [pc, #24]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005818:	4313      	orrs	r3, r2
 800581a:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
 800581c:	7dbb      	ldrb	r3, [r7, #22]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	e000      	b.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
}
 8005828:	4618      	mov	r0, r3
 800582a:	3718      	adds	r7, #24
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	58024400 	.word	0x58024400

08005834 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
 800583c:	2300      	movs	r3, #0
 800583e:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005846:	f001 82db 	beq.w	8006e00 <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005850:	f201 8326 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585a:	f001 8298 	beq.w	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005864:	f201 831c 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800586e:	f001 822a 	beq.w	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005878:	f201 8312 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005882:	f001 81bb 	beq.w	8006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800588c:	f201 8308 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005896:	f001 8139 	beq.w	8006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058a0:	f201 82fe 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058aa:	f001 80bf 	beq.w	8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058b4:	f201 82f4 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058be:	f001 8069 	beq.w	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80058c8:	f201 82ea 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058d2:	f001 8007 	beq.w	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80058dc:	f201 82e0 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058e6:	f000 87a2 	beq.w	800682e <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058f0:	f201 82d6 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058fa:	f000 877a 	beq.w	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005904:	f201 82cc 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800590e:	f000 8713 	beq.w	8006738 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005918:	f201 82c2 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005922:	f000 86ad 	beq.w	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800592c:	f201 82b8 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005936:	f000 8644 	beq.w	80065c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005940:	f201 82ae 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800594a:	f000 861c 	beq.w	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005954:	f201 82a4 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800595e:	f000 8606 	beq.w	800656e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005968:	f201 829a 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005972:	f000 8592 	beq.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800597c:	f201 8290 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005986:	f000 8519 	beq.w	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005990:	f201 8286 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800599a:	f000 84a3 	beq.w	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059a4:	f201 827c 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059ae:	f000 842d 	beq.w	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b8:	f201 8272 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059c2:	f000 83c5 	beq.w	8006150 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059cc:	f201 8268 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059d6:	f000 8365 	beq.w	80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e0:	f201 825e 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059ea:	f000 831d 	beq.w	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059f4:	f201 8254 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059fe:	f000 82ed 	beq.w	8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a08:	f201 824a 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2b80      	cmp	r3, #128	@ 0x80
 8005a10:	f000 8291 	beq.w	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b80      	cmp	r3, #128	@ 0x80
 8005a18:	f201 8242 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b20      	cmp	r3, #32
 8005a20:	d84c      	bhi.n	8005abc <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f001 823b 	beq.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	2b1f      	cmp	r3, #31
 8005a30:	f201 8236 	bhi.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a34:	a201      	add	r2, pc, #4	@ (adr r2, 8005a3c <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
 8005a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a3a:	bf00      	nop
 8005a3c:	08005ac9 	.word	0x08005ac9
 8005a40:	08005b97 	.word	0x08005b97
 8005a44:	08006ea1 	.word	0x08006ea1
 8005a48:	08005c27 	.word	0x08005c27
 8005a4c:	08006ea1 	.word	0x08006ea1
 8005a50:	08006ea1 	.word	0x08006ea1
 8005a54:	08006ea1 	.word	0x08006ea1
 8005a58:	08005cbf 	.word	0x08005cbf
 8005a5c:	08006ea1 	.word	0x08006ea1
 8005a60:	08006ea1 	.word	0x08006ea1
 8005a64:	08006ea1 	.word	0x08006ea1
 8005a68:	08006ea1 	.word	0x08006ea1
 8005a6c:	08006ea1 	.word	0x08006ea1
 8005a70:	08006ea1 	.word	0x08006ea1
 8005a74:	08006ea1 	.word	0x08006ea1
 8005a78:	08005d61 	.word	0x08005d61
 8005a7c:	08006ea1 	.word	0x08006ea1
 8005a80:	08006ea1 	.word	0x08006ea1
 8005a84:	08006ea1 	.word	0x08006ea1
 8005a88:	08006ea1 	.word	0x08006ea1
 8005a8c:	08006ea1 	.word	0x08006ea1
 8005a90:	08006ea1 	.word	0x08006ea1
 8005a94:	08006ea1 	.word	0x08006ea1
 8005a98:	08006ea1 	.word	0x08006ea1
 8005a9c:	08006ea1 	.word	0x08006ea1
 8005aa0:	08006ea1 	.word	0x08006ea1
 8005aa4:	08006ea1 	.word	0x08006ea1
 8005aa8:	08006ea1 	.word	0x08006ea1
 8005aac:	08006ea1 	.word	0x08006ea1
 8005ab0:	08006ea1 	.word	0x08006ea1
 8005ab4:	08006ea1 	.word	0x08006ea1
 8005ab8:	08005dcd 	.word	0x08005dcd
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b40      	cmp	r3, #64	@ 0x40
 8005ac0:	f000 81fb 	beq.w	8005eba <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
 8005ac4:	f001 b9ec 	b.w	8006ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
 8005ac8:	4ba1      	ldr	r3, [pc, #644]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005aca:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005ace:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005ad2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005ad6:	d004      	beq.n	8005ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8005ad8:	4b9d      	ldr	r3, [pc, #628]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005adc:	f003 0303 	and.w	r3, r3, #3
 8005ae0:	e001      	b.n	8005ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
 8005ae2:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005ae6:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	2b03      	cmp	r3, #3
 8005aec:	d80e      	bhi.n	8005b0c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	2b03      	cmp	r3, #3
 8005af2:	d844      	bhi.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8005af4:	a201      	add	r2, pc, #4	@ (adr r2, 8005afc <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8005af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afa:	bf00      	nop
 8005afc:	08005b17 	.word	0x08005b17
 8005b00:	08005b1f 	.word	0x08005b1f
 8005b04:	08005b33 	.word	0x08005b33
 8005b08:	08005b47 	.word	0x08005b47
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005b12:	d02e      	beq.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
 8005b14:	e033      	b.n	8005b7e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
 8005b16:	f7fe fb47 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005b1a:	6178      	str	r0, [r7, #20]
          break;
 8005b1c:	e039      	b.n	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005b1e:	4b8c      	ldr	r3, [pc, #560]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d02c      	beq.n	8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
 8005b2a:	f7fe fbb9 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 8005b2e:	6178      	str	r0, [r7, #20]
          break;
 8005b30:	e028      	b.n	8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8005b32:	4b87      	ldr	r3, [pc, #540]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d025      	beq.n	8005b8a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
 8005b3e:	f7fe fbf1 	bl	8004324 <HAL_RCC_GetPLL2RFreq>
 8005b42:	6178      	str	r0, [r7, #20]
          break;
 8005b44:	e021      	b.n	8005b8a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b46:	4b82      	ldr	r3, [pc, #520]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0304 	and.w	r3, r3, #4
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d01e      	beq.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005b52:	4b7f      	ldr	r3, [pc, #508]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d018      	beq.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b5e:	4b7c      	ldr	r3, [pc, #496]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	08db      	lsrs	r3, r3, #3
 8005b64:	f003 0303 	and.w	r3, r3, #3
 8005b68:	4a7a      	ldr	r2, [pc, #488]	@ (8005d54 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8005b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b6e:	617b      	str	r3, [r7, #20]
          break;
 8005b70:	e00e      	b.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8005b72:	f7fe fb19 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005b76:	4603      	mov	r3, r0
 8005b78:	089b      	lsrs	r3, r3, #2
 8005b7a:	617b      	str	r3, [r7, #20]
          break;
 8005b7c:	e009      	b.n	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 8005b7e:	bf00      	nop
 8005b80:	f001 b993 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005b84:	bf00      	nop
 8005b86:	f001 b990 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005b8a:	bf00      	nop
 8005b8c:	f001 b98d 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005b90:	bf00      	nop
      break;
 8005b92:	f001 b98a 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
 8005b96:	4b6e      	ldr	r3, [pc, #440]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b98:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005b9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ba0:	2b40      	cmp	r3, #64	@ 0x40
 8005ba2:	d004      	beq.n	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8005ba4:	4b6a      	ldr	r3, [pc, #424]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ba8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005bac:	e000      	b.n	8005bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8005bae:	2340      	movs	r3, #64	@ 0x40
 8005bb0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	2b40      	cmp	r3, #64	@ 0x40
 8005bb6:	d027      	beq.n	8005c08 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	2b40      	cmp	r3, #64	@ 0x40
 8005bbc:	d82a      	bhi.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	2b20      	cmp	r3, #32
 8005bc2:	d017      	beq.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	2b20      	cmp	r3, #32
 8005bc8:	d824      	bhi.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d003      	beq.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	2b10      	cmp	r3, #16
 8005bd4:	d004      	beq.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
 8005bd6:	e01d      	b.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
 8005bd8:	f7fe fae6 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005bdc:	6178      	str	r0, [r7, #20]
          break;
 8005bde:	e020      	b.n	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8005be0:	4b5b      	ldr	r3, [pc, #364]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d016      	beq.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
 8005bec:	f7fe fbb0 	bl	8004350 <HAL_RCC_GetPLL2SFreq>
 8005bf0:	6178      	str	r0, [r7, #20]
          break;
 8005bf2:	e012      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8005bf4:	4b56      	ldr	r3, [pc, #344]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00f      	beq.n	8005c20 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
 8005c00:	f7fe fbbc 	bl	800437c <HAL_RCC_GetPLL2TFreq>
 8005c04:	6178      	str	r0, [r7, #20]
          break;
 8005c06:	e00b      	b.n	8005c20 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8005c08:	f7fe face 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	089b      	lsrs	r3, r3, #2
 8005c10:	617b      	str	r3, [r7, #20]
          break;
 8005c12:	e006      	b.n	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
 8005c14:	bf00      	nop
 8005c16:	f001 b948 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005c1a:	bf00      	nop
 8005c1c:	f001 b945 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005c20:	bf00      	nop
      break;
 8005c22:	f001 b942 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
 8005c26:	4b4a      	ldr	r3, [pc, #296]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c28:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005c2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c34:	d004      	beq.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
 8005c36:	4b46      	ldr	r3, [pc, #280]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c3e:	e001      	b.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8005c40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c44:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c4c:	d028      	beq.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c54:	d82a      	bhi.n	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	2b80      	cmp	r3, #128	@ 0x80
 8005c5a:	d017      	beq.n	8005c8c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	2b80      	cmp	r3, #128	@ 0x80
 8005c60:	d824      	bhi.n	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d003      	beq.n	8005c70 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	2b40      	cmp	r3, #64	@ 0x40
 8005c6c:	d004      	beq.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
 8005c6e:	e01d      	b.n	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
 8005c70:	f7fe fa9a 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005c74:	6178      	str	r0, [r7, #20]
          break;
 8005c76:	e020      	b.n	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8005c78:	4b35      	ldr	r3, [pc, #212]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d016      	beq.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
 8005c84:	f7fe fb64 	bl	8004350 <HAL_RCC_GetPLL2SFreq>
 8005c88:	6178      	str	r0, [r7, #20]
          break;
 8005c8a:	e012      	b.n	8005cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8005c8c:	4b30      	ldr	r3, [pc, #192]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00f      	beq.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
 8005c98:	f7fe fb70 	bl	800437c <HAL_RCC_GetPLL2TFreq>
 8005c9c:	6178      	str	r0, [r7, #20]
          break;
 8005c9e:	e00b      	b.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8005ca0:	f7fe fa82 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	089b      	lsrs	r3, r3, #2
 8005ca8:	617b      	str	r3, [r7, #20]
          break;
 8005caa:	e006      	b.n	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
 8005cac:	bf00      	nop
 8005cae:	f001 b8fc 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005cb2:	bf00      	nop
 8005cb4:	f001 b8f9 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005cb8:	bf00      	nop
      break;
 8005cba:	f001 b8f6 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005cbe:	4b24      	ldr	r3, [pc, #144]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005cc6:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cce:	d02a      	beq.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cd6:	d82f      	bhi.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d004      	beq.n	8005ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ce4:	d016      	beq.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
 8005ce6:	e027      	b.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ce8:	4b19      	ldr	r3, [pc, #100]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0304 	and.w	r3, r3, #4
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d024      	beq.n	8005d3e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005cf4:	4b16      	ldr	r3, [pc, #88]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0320 	and.w	r3, r3, #32
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d01e      	beq.n	8005d3e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d00:	4b13      	ldr	r3, [pc, #76]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	08db      	lsrs	r3, r3, #3
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	4a12      	ldr	r2, [pc, #72]	@ (8005d54 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8005d0c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d10:	617b      	str	r3, [r7, #20]
          break;
 8005d12:	e014      	b.n	8005d3e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005d14:	4b0e      	ldr	r3, [pc, #56]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d011      	beq.n	8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
 8005d20:	4b0d      	ldr	r3, [pc, #52]	@ (8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005d22:	617b      	str	r3, [r7, #20]
          break;
 8005d24:	e00e      	b.n	8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005d26:	4b0a      	ldr	r3, [pc, #40]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00b      	beq.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
 8005d32:	4b0a      	ldr	r3, [pc, #40]	@ (8005d5c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8005d34:	617b      	str	r3, [r7, #20]
          break;
 8005d36:	e008      	b.n	8005d4a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8005d38:	bf00      	nop
 8005d3a:	f001 b8b6 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005d3e:	bf00      	nop
 8005d40:	f001 b8b3 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005d44:	bf00      	nop
 8005d46:	f001 b8b0 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005d4a:	bf00      	nop
      break;
 8005d4c:	f001 b8ad 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8005d50:	58024400 	.word	0x58024400
 8005d54:	03d09000 	.word	0x03d09000
 8005d58:	003d0900 	.word	0x003d0900
 8005d5c:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
 8005d60:	4b9a      	ldr	r3, [pc, #616]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d64:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005d68:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d70:	d01f      	beq.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005d78:	d81f      	bhi.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d004      	beq.n	8005d8a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d86:	d00a      	beq.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
 8005d88:	e017      	b.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005d8a:	4b90      	ldr	r3, [pc, #576]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d014      	beq.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
 8005d96:	f7fe fa99 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 8005d9a:	6178      	str	r0, [r7, #20]
          break;
 8005d9c:	e010      	b.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8005d9e:	4b8b      	ldr	r3, [pc, #556]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005da0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00d      	beq.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
 8005daa:	f7fe fb2b 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 8005dae:	6178      	str	r0, [r7, #20]
          break;
 8005db0:	e009      	b.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
 8005db2:	f001 f87f 	bl	8006eb4 <RCC_GetCLKPFreq>
 8005db6:	6178      	str	r0, [r7, #20]
          break;
 8005db8:	e006      	b.n	8005dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
 8005dba:	bf00      	nop
 8005dbc:	f001 b875 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005dc0:	bf00      	nop
 8005dc2:	f001 b872 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005dc6:	bf00      	nop
      break;
 8005dc8:	f001 b86f 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
 8005dcc:	4b7f      	ldr	r3, [pc, #508]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd0:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8005dd4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005ddc:	d048      	beq.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005de4:	d85a      	bhi.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dec:	d037      	beq.n	8005e5e <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005df4:	d852      	bhi.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005dfc:	d02b      	beq.n	8005e56 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e04:	d84a      	bhi.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e0c:	d019      	beq.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e14:	d842      	bhi.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d004      	beq.n	8005e26 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e22:	d004      	beq.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
 8005e24:	e03a      	b.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
 8005e26:	f7fe f9bf 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 8005e2a:	6178      	str	r0, [r7, #20]
          break;
 8005e2c:	e043      	b.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005e2e:	4b67      	ldr	r3, [pc, #412]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d033      	beq.n	8005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
 8005e3a:	f7fe fa47 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 8005e3e:	6178      	str	r0, [r7, #20]
          break;
 8005e40:	e02f      	b.n	8005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005e42:	4b62      	ldr	r3, [pc, #392]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d02c      	beq.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
 8005e4e:	f7fe faad 	bl	80043ac <HAL_RCC_GetPLL3PFreq>
 8005e52:	6178      	str	r0, [r7, #20]
          break;
 8005e54:	e028      	b.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005e56:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005e5a:	617b      	str	r3, [r7, #20]
          break;
 8005e5c:	e02b      	b.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005e5e:	4b5b      	ldr	r3, [pc, #364]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d021      	beq.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
 8005e6a:	4b59      	ldr	r3, [pc, #356]	@ (8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8005e6c:	617b      	str	r3, [r7, #20]
          break;
 8005e6e:	e01e      	b.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e70:	4b56      	ldr	r3, [pc, #344]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d01b      	beq.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005e7c:	4b53      	ldr	r3, [pc, #332]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 0320 	and.w	r3, r3, #32
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d015      	beq.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005e88:	4b50      	ldr	r3, [pc, #320]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	08db      	lsrs	r3, r3, #3
 8005e8e:	f003 0303 	and.w	r3, r3, #3
 8005e92:	4a50      	ldr	r2, [pc, #320]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8005e94:	fa22 f303 	lsr.w	r3, r2, r3
 8005e98:	617b      	str	r3, [r7, #20]
          break;
 8005e9a:	e00b      	b.n	8005eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
 8005e9c:	bf00      	nop
 8005e9e:	f001 b804 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005ea2:	bf00      	nop
 8005ea4:	f001 b801 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005ea8:	bf00      	nop
 8005eaa:	f000 bffe 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005eae:	bf00      	nop
 8005eb0:	f000 bffb 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005eb4:	bf00      	nop
      break;
 8005eb6:	f000 bff8 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
 8005eba:	4b44      	ldr	r3, [pc, #272]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ebe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ec2:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eca:	d01f      	beq.n	8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ed2:	d824      	bhi.n	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d004      	beq.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
 8005ee2:	e01c      	b.n	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ee4:	4b39      	ldr	r3, [pc, #228]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005ee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d019      	beq.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
 8005ef0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ef4:	617b      	str	r3, [r7, #20]
          break;
 8005ef6:	e015      	b.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ef8:	4b34      	ldr	r3, [pc, #208]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d012      	beq.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
 8005f04:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005f08:	617b      	str	r3, [r7, #20]
          break;
 8005f0a:	e00e      	b.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005f0c:	4b2f      	ldr	r3, [pc, #188]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00b      	beq.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
 8005f18:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8005f1a:	617b      	str	r3, [r7, #20]
          break;
 8005f1c:	e008      	b.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
 8005f1e:	bf00      	nop
 8005f20:	f000 bfc3 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f24:	bf00      	nop
 8005f26:	f000 bfc0 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f2a:	bf00      	nop
 8005f2c:	f000 bfbd 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f30:	bf00      	nop
      break;
 8005f32:	f000 bfba 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
 8005f36:	4b25      	ldr	r3, [pc, #148]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f3a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f3e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f46:	d014      	beq.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f4e:	d834      	bhi.n	8005fba <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d034      	beq.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f5c:	d000      	beq.n	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8005f5e:	e02c      	b.n	8005fba <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f60:	4b1a      	ldr	r3, [pc, #104]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d02c      	beq.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSE_VALUE;
 8005f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8005f6e:	617b      	str	r3, [r7, #20]
          break;
 8005f70:	e029      	b.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8005f72:	4b16      	ldr	r3, [pc, #88]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f7a:	60bb      	str	r3, [r7, #8]
          switch (ethclocksource)
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d004      	beq.n	8005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f88:	d009      	beq.n	8005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
              break;
 8005f8a:	e015      	b.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00c      	beq.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
                frequency = HSE_VALUE;
 8005f98:	4b0f      	ldr	r3, [pc, #60]	@ (8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8005f9a:	617b      	str	r3, [r7, #20]
              break;
 8005f9c:	e009      	b.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8005f9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005fcc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d005      	beq.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
                frequency = HAL_RCC_GetPLL3SFreq();
 8005faa:	f7fe fa41 	bl	8004430 <HAL_RCC_GetPLL3SFreq>
 8005fae:	6178      	str	r0, [r7, #20]
              break;
 8005fb0:	e001      	b.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              break;
 8005fb2:	bf00      	nop
 8005fb4:	e008      	b.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
              break;
 8005fb6:	bf00      	nop
          break;
 8005fb8:	e006      	b.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          break;
 8005fba:	bf00      	nop
 8005fbc:	f000 bf75 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005fc0:	bf00      	nop
 8005fc2:	f000 bf72 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005fc6:	bf00      	nop
      break;
 8005fc8:	f000 bf6f 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8005fcc:	58024400 	.word	0x58024400
 8005fd0:	003d0900 	.word	0x003d0900
 8005fd4:	03d09000 	.word	0x03d09000
 8005fd8:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8005fdc:	4b87      	ldr	r3, [pc, #540]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8005fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fe0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fe4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d004      	beq.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ff2:	d009      	beq.n	8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
 8005ff4:	e016      	b.n	8006024 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ff6:	4b81      	ldr	r3, [pc, #516]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d00c      	beq.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
 8006002:	4b7f      	ldr	r3, [pc, #508]	@ (8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 8006004:	617b      	str	r3, [r7, #20]
          break;
 8006006:	e009      	b.n	800601c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8006008:	4b7c      	ldr	r3, [pc, #496]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800600a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800600c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d006      	beq.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
 8006014:	f7fe fa0c 	bl	8004430 <HAL_RCC_GetPLL3SFreq>
 8006018:	6178      	str	r0, [r7, #20]
          break;
 800601a:	e002      	b.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800601c:	bf00      	nop
 800601e:	f000 bf44 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006022:	bf00      	nop
      break;
 8006024:	f000 bf41 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
 8006028:	4b74      	ldr	r3, [pc, #464]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800602a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800602c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006030:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006038:	d01e      	beq.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006040:	d824      	bhi.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d004      	beq.n	8006052 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800604e:	d009      	beq.n	8006064 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
 8006050:	e01c      	b.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006052:	4b6a      	ldr	r3, [pc, #424]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800605a:	2b00      	cmp	r3, #0
 800605c:	d019      	beq.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
 800605e:	4b68      	ldr	r3, [pc, #416]	@ (8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 8006060:	617b      	str	r3, [r7, #20]
          break;
 8006062:	e016      	b.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006064:	4b65      	ldr	r3, [pc, #404]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800606c:	2b00      	cmp	r3, #0
 800606e:	d013      	beq.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
 8006070:	f7fe f916 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 8006074:	6178      	str	r0, [r7, #20]
          break;
 8006076:	e00f      	b.n	8006098 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006078:	4b60      	ldr	r3, [pc, #384]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800607a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00c      	beq.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
 8006084:	f7fe f922 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 8006088:	6178      	str	r0, [r7, #20]
          break;
 800608a:	e008      	b.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
 800608c:	bf00      	nop
 800608e:	f000 bf0c 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006092:	bf00      	nop
 8006094:	f000 bf09 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006098:	bf00      	nop
 800609a:	f000 bf06 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800609e:	bf00      	nop
      break;
 80060a0:	f000 bf03 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
 80060a4:	4b55      	ldr	r3, [pc, #340]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80060a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ac:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060b4:	d037      	beq.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060bc:	d83c      	bhi.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060c4:	d019      	beq.n	80060fa <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060cc:	d834      	bhi.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d004      	beq.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060da:	d004      	beq.n	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
 80060dc:	e02c      	b.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
 80060de:	f7fe f88b 	bl	80041f8 <HAL_RCC_GetPCLK1Freq>
 80060e2:	6178      	str	r0, [r7, #20]
          break;
 80060e4:	e032      	b.n	800614c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80060e6:	4b45      	ldr	r3, [pc, #276]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80060e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d025      	beq.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
 80060f2:	f7fe f987 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 80060f6:	6178      	str	r0, [r7, #20]
          break;
 80060f8:	e021      	b.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060fa:	4b40      	ldr	r3, [pc, #256]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0304 	and.w	r3, r3, #4
 8006102:	2b00      	cmp	r3, #0
 8006104:	d01e      	beq.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006106:	4b3d      	ldr	r3, [pc, #244]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0320 	and.w	r3, r3, #32
 800610e:	2b00      	cmp	r3, #0
 8006110:	d018      	beq.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006112:	4b3a      	ldr	r3, [pc, #232]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	08db      	lsrs	r3, r3, #3
 8006118:	f003 0303 	and.w	r3, r3, #3
 800611c:	4a39      	ldr	r2, [pc, #228]	@ (8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 800611e:	fa22 f303 	lsr.w	r3, r2, r3
 8006122:	617b      	str	r3, [r7, #20]
          break;
 8006124:	e00e      	b.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006126:	4b35      	ldr	r3, [pc, #212]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00b      	beq.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
 8006132:	4b35      	ldr	r3, [pc, #212]	@ (8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 8006134:	617b      	str	r3, [r7, #20]
          break;
 8006136:	e008      	b.n	800614a <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
 8006138:	bf00      	nop
 800613a:	f000 beb6 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800613e:	bf00      	nop
 8006140:	f000 beb3 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006144:	bf00      	nop
 8006146:	f000 beb0 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800614a:	bf00      	nop
      break;
 800614c:	f000 bead 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
 8006150:	4b2a      	ldr	r3, [pc, #168]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006154:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006158:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006160:	d037      	beq.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006168:	d83c      	bhi.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006170:	d019      	beq.n	80061a6 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006178:	d834      	bhi.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d004      	beq.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006186:	d004      	beq.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
 8006188:	e02c      	b.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800618a:	f7fe f835 	bl	80041f8 <HAL_RCC_GetPCLK1Freq>
 800618e:	6178      	str	r0, [r7, #20]
          break;
 8006190:	e032      	b.n	80061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006192:	4b1a      	ldr	r3, [pc, #104]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006196:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d025      	beq.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
 800619e:	f7fe f931 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 80061a2:	6178      	str	r0, [r7, #20]
          break;
 80061a4:	e021      	b.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061a6:	4b15      	ldr	r3, [pc, #84]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f003 0304 	and.w	r3, r3, #4
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d01e      	beq.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80061b2:	4b12      	ldr	r3, [pc, #72]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0320 	and.w	r3, r3, #32
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d018      	beq.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061be:	4b0f      	ldr	r3, [pc, #60]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	08db      	lsrs	r3, r3, #3
 80061c4:	f003 0303 	and.w	r3, r3, #3
 80061c8:	4a0e      	ldr	r2, [pc, #56]	@ (8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 80061ca:	fa22 f303 	lsr.w	r3, r2, r3
 80061ce:	617b      	str	r3, [r7, #20]
          break;
 80061d0:	e00e      	b.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80061d2:	4b0a      	ldr	r3, [pc, #40]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00b      	beq.n	80061f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
 80061de:	4b0a      	ldr	r3, [pc, #40]	@ (8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 80061e0:	617b      	str	r3, [r7, #20]
          break;
 80061e2:	e008      	b.n	80061f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
 80061e4:	bf00      	nop
 80061e6:	f000 be60 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80061ea:	bf00      	nop
 80061ec:	f000 be5d 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80061f0:	bf00      	nop
 80061f2:	f000 be5a 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80061f6:	bf00      	nop
      break;
 80061f8:	f000 be57 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 80061fc:	58024400 	.word	0x58024400
 8006200:	016e3600 	.word	0x016e3600
 8006204:	03d09000 	.word	0x03d09000
 8006208:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800620c:	4ba0      	ldr	r3, [pc, #640]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800620e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006210:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006214:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800621c:	d04f      	beq.n	80062be <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006224:	d84f      	bhi.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800622c:	d03d      	beq.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006234:	d847      	bhi.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800623c:	d02b      	beq.n	8006296 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006244:	d83f      	bhi.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800624c:	d019      	beq.n	8006282 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006254:	d837      	bhi.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d004      	beq.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006262:	d004      	beq.n	800626e <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
 8006264:	e02f      	b.n	80062c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006266:	f7fd ffc7 	bl	80041f8 <HAL_RCC_GetPCLK1Freq>
 800626a:	6178      	str	r0, [r7, #20]
          break;
 800626c:	e038      	b.n	80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800626e:	4b88      	ldr	r3, [pc, #544]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006272:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d028      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
 800627a:	f7fe f827 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 800627e:	6178      	str	r0, [r7, #20]
          break;
 8006280:	e024      	b.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006282:	4b83      	ldr	r3, [pc, #524]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006286:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800628a:	2b00      	cmp	r3, #0
 800628c:	d021      	beq.n	80062d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
 800628e:	f7fe f8b9 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 8006292:	6178      	str	r0, [r7, #20]
          break;
 8006294:	e01d      	b.n	80062d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006296:	4b7e      	ldr	r3, [pc, #504]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800629a:	f003 0302 	and.w	r3, r3, #2
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d01a      	beq.n	80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
 80062a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062a6:	617b      	str	r3, [r7, #20]
          break;
 80062a8:	e016      	b.n	80062d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062aa:	4b79      	ldr	r3, [pc, #484]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80062ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062ae:	f003 0302 	and.w	r3, r3, #2
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d013      	beq.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
 80062b6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80062ba:	617b      	str	r3, [r7, #20]
          break;
 80062bc:	e00f      	b.n	80062de <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
 80062be:	f000 fdf9 	bl	8006eb4 <RCC_GetCLKPFreq>
 80062c2:	6178      	str	r0, [r7, #20]
          break;
 80062c4:	e00c      	b.n	80062e0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
 80062c6:	bf00      	nop
 80062c8:	f000 bdef 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80062cc:	bf00      	nop
 80062ce:	f000 bdec 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80062d2:	bf00      	nop
 80062d4:	f000 bde9 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80062d8:	bf00      	nop
 80062da:	f000 bde6 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80062de:	bf00      	nop
      break;
 80062e0:	f000 bde3 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
 80062e4:	4b6a      	ldr	r3, [pc, #424]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80062e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80062ec:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80062f4:	d04f      	beq.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80062fc:	d84f      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006304:	d03d      	beq.n	8006382 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800630c:	d847      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006314:	d02b      	beq.n	800636e <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800631c:	d83f      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006324:	d019      	beq.n	800635a <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800632c:	d837      	bhi.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d004      	beq.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800633a:	d004      	beq.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
 800633c:	e02f      	b.n	800639e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
 800633e:	f7fd ff93 	bl	8004268 <HAL_RCC_GetPCLK4Freq>
 8006342:	6178      	str	r0, [r7, #20]
          break;
 8006344:	e038      	b.n	80063b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006346:	4b52      	ldr	r3, [pc, #328]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d028      	beq.n	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
 8006352:	f7fd ffbb 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 8006356:	6178      	str	r0, [r7, #20]
          break;
 8006358:	e024      	b.n	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800635a:	4b4d      	ldr	r3, [pc, #308]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800635c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d021      	beq.n	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
 8006366:	f7fe f84d 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 800636a:	6178      	str	r0, [r7, #20]
          break;
 800636c:	e01d      	b.n	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800636e:	4b48      	ldr	r3, [pc, #288]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006372:	f003 0302 	and.w	r3, r3, #2
 8006376:	2b00      	cmp	r3, #0
 8006378:	d01a      	beq.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
 800637a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800637e:	617b      	str	r3, [r7, #20]
          break;
 8006380:	e016      	b.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006382:	4b43      	ldr	r3, [pc, #268]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d013      	beq.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
 800638e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006392:	617b      	str	r3, [r7, #20]
          break;
 8006394:	e00f      	b.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
 8006396:	f000 fd8d 	bl	8006eb4 <RCC_GetCLKPFreq>
 800639a:	6178      	str	r0, [r7, #20]
          break;
 800639c:	e00c      	b.n	80063b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
 800639e:	bf00      	nop
 80063a0:	f000 bd83 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80063a4:	bf00      	nop
 80063a6:	f000 bd80 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80063aa:	bf00      	nop
 80063ac:	f000 bd7d 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80063b0:	bf00      	nop
 80063b2:	f000 bd7a 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80063b6:	bf00      	nop
      break;
 80063b8:	f000 bd77 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
 80063bc:	4b34      	ldr	r3, [pc, #208]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80063be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063c0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80063c4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80063cc:	d04f      	beq.n	800646e <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80063d4:	d84f      	bhi.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063dc:	d03d      	beq.n	800645a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063e4:	d847      	bhi.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063ec:	d02b      	beq.n	8006446 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063f4:	d83f      	bhi.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063fc:	d019      	beq.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006404:	d837      	bhi.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d004      	beq.n	8006416 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006412:	d004      	beq.n	800641e <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
 8006414:	e02f      	b.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
 8006416:	f7fd ff27 	bl	8004268 <HAL_RCC_GetPCLK4Freq>
 800641a:	6178      	str	r0, [r7, #20]
          break;
 800641c:	e03b      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800641e:	4b1c      	ldr	r3, [pc, #112]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006422:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006426:	2b00      	cmp	r3, #0
 8006428:	d028      	beq.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
 800642a:	f7fd ff4f 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 800642e:	6178      	str	r0, [r7, #20]
          break;
 8006430:	e024      	b.n	800647c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006432:	4b17      	ldr	r3, [pc, #92]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006436:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d021      	beq.n	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
 800643e:	f7fd ffe1 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 8006442:	6178      	str	r0, [r7, #20]
          break;
 8006444:	e01d      	b.n	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006446:	4b12      	ldr	r3, [pc, #72]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800644a:	f003 0302 	and.w	r3, r3, #2
 800644e:	2b00      	cmp	r3, #0
 8006450:	d01a      	beq.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
 8006452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006456:	617b      	str	r3, [r7, #20]
          break;
 8006458:	e016      	b.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800645a:	4b0d      	ldr	r3, [pc, #52]	@ (8006490 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800645c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d016      	beq.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
 8006466:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800646a:	617b      	str	r3, [r7, #20]
          break;
 800646c:	e012      	b.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
 800646e:	f000 fd21 	bl	8006eb4 <RCC_GetCLKPFreq>
 8006472:	6178      	str	r0, [r7, #20]
          break;
 8006474:	e00f      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
 8006476:	bf00      	nop
 8006478:	f000 bd17 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800647c:	bf00      	nop
 800647e:	f000 bd14 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006482:	bf00      	nop
 8006484:	f000 bd11 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006488:	bf00      	nop
 800648a:	f000 bd0e 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 800648e:	bf00      	nop
 8006490:	58024400 	.word	0x58024400
          break;
 8006494:	bf00      	nop
      break;
 8006496:	f000 bd08 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
 800649a:	4ba3      	ldr	r3, [pc, #652]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800649c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800649e:	f003 0307 	and.w	r3, r3, #7
 80064a2:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	2b05      	cmp	r3, #5
 80064a8:	d84f      	bhi.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
 80064aa:	a201      	add	r2, pc, #4	@ (adr r2, 80064b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
 80064ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b0:	080064c9 	.word	0x080064c9
 80064b4:	080064d1 	.word	0x080064d1
 80064b8:	080064e5 	.word	0x080064e5
 80064bc:	080064f9 	.word	0x080064f9
 80064c0:	08006525 	.word	0x08006525
 80064c4:	08006537 	.word	0x08006537
          frequency = HAL_RCC_GetPCLK4Freq();
 80064c8:	f7fd fece 	bl	8004268 <HAL_RCC_GetPCLK4Freq>
 80064cc:	6178      	str	r0, [r7, #20]
          break;
 80064ce:	e04c      	b.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80064d0:	4b95      	ldr	r3, [pc, #596]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80064d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d039      	beq.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
 80064dc:	f7fd ff0c 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 80064e0:	6178      	str	r0, [r7, #20]
          break;
 80064e2:	e035      	b.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80064e4:	4b90      	ldr	r3, [pc, #576]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80064e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d032      	beq.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
 80064f0:	f7fd ff72 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 80064f4:	6178      	str	r0, [r7, #20]
          break;
 80064f6:	e02e      	b.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80064f8:	4b8b      	ldr	r3, [pc, #556]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0304 	and.w	r3, r3, #4
 8006500:	2b00      	cmp	r3, #0
 8006502:	d02b      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006504:	4b88      	ldr	r3, [pc, #544]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b00      	cmp	r3, #0
 800650e:	d025      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006510:	4b85      	ldr	r3, [pc, #532]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	08db      	lsrs	r3, r3, #3
 8006516:	f003 0303 	and.w	r3, r3, #3
 800651a:	4a84      	ldr	r2, [pc, #528]	@ (800672c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
 800651c:	fa22 f303 	lsr.w	r3, r2, r3
 8006520:	617b      	str	r3, [r7, #20]
          break;
 8006522:	e01b      	b.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006524:	4b80      	ldr	r3, [pc, #512]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652c:	2b00      	cmp	r3, #0
 800652e:	d018      	beq.n	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
 8006530:	4b7f      	ldr	r3, [pc, #508]	@ (8006730 <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
 8006532:	617b      	str	r3, [r7, #20]
          break;
 8006534:	e015      	b.n	8006562 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006536:	4b7c      	ldr	r3, [pc, #496]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d012      	beq.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
 8006542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006546:	617b      	str	r3, [r7, #20]
          break;
 8006548:	e00e      	b.n	8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
 800654a:	bf00      	nop
 800654c:	f000 bcad 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006550:	bf00      	nop
 8006552:	f000 bcaa 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006556:	bf00      	nop
 8006558:	f000 bca7 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800655c:	bf00      	nop
 800655e:	f000 bca4 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006562:	bf00      	nop
 8006564:	f000 bca1 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006568:	bf00      	nop
      break;
 800656a:	f000 bc9e 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800656e:	4b6e      	ldr	r3, [pc, #440]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006572:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006576:	2b00      	cmp	r3, #0
 8006578:	f000 8494 	beq.w	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
 800657c:	f7fd ff42 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 8006580:	6178      	str	r0, [r7, #20]
      break;
 8006582:	f000 bc8f 	b.w	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
 8006586:	4b68      	ldr	r3, [pc, #416]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800658a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800658e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d004      	beq.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800659c:	d00a      	beq.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
 800659e:	e00e      	b.n	80065be <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80065a0:	4b61      	ldr	r3, [pc, #388]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d007      	beq.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
 80065ac:	f7fd ff2a 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 80065b0:	6178      	str	r0, [r7, #20]
          break;
 80065b2:	e003      	b.n	80065bc <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
 80065b4:	f000 fc7e 	bl	8006eb4 <RCC_GetCLKPFreq>
 80065b8:	6178      	str	r0, [r7, #20]
          break;
 80065ba:	e000      	b.n	80065be <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
 80065bc:	bf00      	nop
      break;
 80065be:	f000 bc74 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
 80065c2:	4b59      	ldr	r3, [pc, #356]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065ce:	d107      	bne.n	80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
 80065d0:	4b55      	ldr	r3, [pc, #340]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	011b      	lsls	r3, r3, #4
 80065d6:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 80065da:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80065de:	e003      	b.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80065e0:	4b51      	ldr	r3, [pc, #324]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065e8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065f0:	d014      	beq.n	800661c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80065f8:	d81a      	bhi.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d033      	beq.n	8006668 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006606:	d113      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006608:	4b47      	ldr	r3, [pc, #284]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800660a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	d02c      	beq.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
 8006614:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006618:	617b      	str	r3, [r7, #20]
          break;
 800661a:	e028      	b.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800661c:	4b42      	ldr	r3, [pc, #264]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800661e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006620:	f003 0302 	and.w	r3, r3, #2
 8006624:	2b00      	cmp	r3, #0
 8006626:	d025      	beq.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
 8006628:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800662c:	617b      	str	r3, [r7, #20]
          break;
 800662e:	e021      	b.n	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
 8006630:	4b3d      	ldr	r3, [pc, #244]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006634:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006638:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800663c:	d11d      	bne.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800663e:	4b3a      	ldr	r3, [pc, #232]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d017      	beq.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
 800664a:	4b37      	ldr	r3, [pc, #220]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	0a1b      	lsrs	r3, r3, #8
 8006650:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006654:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d90e      	bls.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
 800665c:	4a35      	ldr	r2, [pc, #212]	@ (8006734 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	fbb2 f3f3 	udiv	r3, r2, r3
 8006664:	617b      	str	r3, [r7, #20]
          break;
 8006666:	e008      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
 8006668:	bf00      	nop
 800666a:	f000 bc1e 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800666e:	bf00      	nop
 8006670:	f000 bc1b 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006674:	bf00      	nop
 8006676:	f000 bc18 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800667a:	bf00      	nop
      break;
 800667c:	f000 bc15 	b.w	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006680:	4b29      	ldr	r3, [pc, #164]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006684:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006688:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006690:	d039      	beq.n	8006706 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006698:	d83d      	bhi.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80066a0:	d035      	beq.n	800670e <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80066a8:	d835      	bhi.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066b0:	d01f      	beq.n	80066f2 <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066b8:	d82d      	bhi.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c6:	d00a      	beq.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
 80066c8:	e025      	b.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80066ca:	4b17      	ldr	r3, [pc, #92]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d021      	beq.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
 80066d6:	f7fd fde3 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 80066da:	6178      	str	r0, [r7, #20]
          break;
 80066dc:	e01d      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80066de:	4b12      	ldr	r3, [pc, #72]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d019      	beq.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
 80066ea:	f7fd fdef 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 80066ee:	6178      	str	r0, [r7, #20]
          break;
 80066f0:	e015      	b.n	800671e <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80066f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006728 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d011      	beq.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
 80066fe:	f7fd fe55 	bl	80043ac <HAL_RCC_GetPLL3PFreq>
 8006702:	6178      	str	r0, [r7, #20]
          break;
 8006704:	e00d      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
 8006706:	f000 fbd5 	bl	8006eb4 <RCC_GetCLKPFreq>
 800670a:	6178      	str	r0, [r7, #20]
          break;
 800670c:	e00a      	b.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
 800670e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006712:	617b      	str	r3, [r7, #20]
          break;
 8006714:	e006      	b.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
 8006716:	bf00      	nop
 8006718:	e3c7      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800671a:	bf00      	nop
 800671c:	e3c5      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800671e:	bf00      	nop
 8006720:	e3c3      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006722:	bf00      	nop
      break;
 8006724:	e3c1      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006726:	bf00      	nop
 8006728:	58024400 	.word	0x58024400
 800672c:	03d09000 	.word	0x03d09000
 8006730:	003d0900 	.word	0x003d0900
 8006734:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
 8006738:	4b94      	ldr	r3, [pc, #592]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800673a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800673c:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8006740:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006748:	d049      	beq.n	80067de <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006750:	d847      	bhi.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006758:	d039      	beq.n	80067ce <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006760:	d83f      	bhi.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006768:	d035      	beq.n	80067d6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006770:	d837      	bhi.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006778:	d01f      	beq.n	80067ba <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006780:	d82f      	bhi.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d004      	beq.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800678e:	d00a      	beq.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
 8006790:	e027      	b.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006792:	4b7e      	ldr	r3, [pc, #504]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800679a:	2b00      	cmp	r3, #0
 800679c:	d023      	beq.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
 800679e:	f7fd fd7f 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 80067a2:	6178      	str	r0, [r7, #20]
          break;
 80067a4:	e01f      	b.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80067a6:	4b79      	ldr	r3, [pc, #484]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80067a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d01b      	beq.n	80067ea <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
 80067b2:	f7fd fd8b 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 80067b6:	6178      	str	r0, [r7, #20]
          break;
 80067b8:	e017      	b.n	80067ea <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80067ba:	4b74      	ldr	r3, [pc, #464]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d013      	beq.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
 80067c6:	f7fd fdf1 	bl	80043ac <HAL_RCC_GetPLL3PFreq>
 80067ca:	6178      	str	r0, [r7, #20]
          break;
 80067cc:	e00f      	b.n	80067ee <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
 80067ce:	f000 fb71 	bl	8006eb4 <RCC_GetCLKPFreq>
 80067d2:	6178      	str	r0, [r7, #20]
          break;
 80067d4:	e00c      	b.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
 80067d6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80067da:	617b      	str	r3, [r7, #20]
          break;
 80067dc:	e008      	b.n	80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
 80067de:	bf00      	nop
 80067e0:	e363      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067e2:	bf00      	nop
 80067e4:	e361      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067e6:	bf00      	nop
 80067e8:	e35f      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067ea:	bf00      	nop
 80067ec:	e35d      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067ee:	bf00      	nop
      break;
 80067f0:	e35b      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
 80067f2:	4b66      	ldr	r3, [pc, #408]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80067f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067f6:	f003 0304 	and.w	r3, r3, #4
 80067fa:	613b      	str	r3, [r7, #16]
      if (clocksource ==
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10a      	bne.n	8006818 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8006802:	4b62      	ldr	r3, [pc, #392]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006806:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 834c 	beq.w	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
 8006810:	f7fd fd9e 	bl	8004350 <HAL_RCC_GetPLL2SFreq>
 8006814:	6178      	str	r0, [r7, #20]
      break;
 8006816:	e347      	b.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8006818:	4b5c      	ldr	r3, [pc, #368]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800681a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 8341 	beq.w	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
 8006826:	f7fd fda9 	bl	800437c <HAL_RCC_GetPLL2TFreq>
 800682a:	6178      	str	r0, [r7, #20]
      break;
 800682c:	e33c      	b.n	8006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
 800682e:	4b57      	ldr	r3, [pc, #348]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006832:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006836:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800683e:	d031      	beq.n	80068a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006846:	d843      	bhi.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 8006848:	693b      	ldr	r3, [r7, #16]
 800684a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800684e:	d01f      	beq.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006856:	d83b      	bhi.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d004      	beq.n	8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006864:	d00a      	beq.n	800687c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
 8006866:	e033      	b.n	80068d0 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006868:	4b48      	ldr	r3, [pc, #288]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800686a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006870:	2b00      	cmp	r3, #0
 8006872:	d02f      	beq.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
 8006874:	f7fd fd14 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 8006878:	6178      	str	r0, [r7, #20]
          break;
 800687a:	e02b      	b.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800687c:	4b43      	ldr	r3, [pc, #268]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800687e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006880:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006884:	2b00      	cmp	r3, #0
 8006886:	d027      	beq.n	80068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
 8006888:	f7fd fd4c 	bl	8004324 <HAL_RCC_GetPLL2RFreq>
 800688c:	6178      	str	r0, [r7, #20]
          break;
 800688e:	e023      	b.n	80068d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006890:	4b3e      	ldr	r3, [pc, #248]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006894:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01f      	beq.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
 800689c:	f7fd fdb2 	bl	8004404 <HAL_RCC_GetPLL3RFreq>
 80068a0:	6178      	str	r0, [r7, #20]
          break;
 80068a2:	e01b      	b.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068a4:	4b39      	ldr	r3, [pc, #228]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d017      	beq.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80068b0:	4b36      	ldr	r3, [pc, #216]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0320 	and.w	r3, r3, #32
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d011      	beq.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80068bc:	4b33      	ldr	r3, [pc, #204]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	08db      	lsrs	r3, r3, #3
 80068c2:	f003 0303 	and.w	r3, r3, #3
 80068c6:	4a32      	ldr	r2, [pc, #200]	@ (8006990 <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
 80068c8:	fa22 f303 	lsr.w	r3, r2, r3
 80068cc:	617b      	str	r3, [r7, #20]
          break;
 80068ce:	e007      	b.n	80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
 80068d0:	bf00      	nop
 80068d2:	e2ea      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80068d4:	bf00      	nop
 80068d6:	e2e8      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80068d8:	bf00      	nop
 80068da:	e2e6      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80068dc:	bf00      	nop
 80068de:	e2e4      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80068e0:	bf00      	nop
      break;
 80068e2:	e2e2      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
 80068e4:	4b29      	ldr	r3, [pc, #164]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80068ec:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068f4:	d039      	beq.n	800696a <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068fc:	d83d      	bhi.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006904:	d035      	beq.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800690c:	d835      	bhi.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006914:	d01f      	beq.n	8006956 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800691c:	d82d      	bhi.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d004      	beq.n	800692e <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800692a:	d00a      	beq.n	8006942 <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
 800692c:	e025      	b.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800692e:	4b17      	ldr	r3, [pc, #92]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006936:	2b00      	cmp	r3, #0
 8006938:	d021      	beq.n	800697e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
 800693a:	f7fd fcb1 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 800693e:	6178      	str	r0, [r7, #20]
          break;
 8006940:	e01d      	b.n	800697e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006942:	4b12      	ldr	r3, [pc, #72]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006946:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800694a:	2b00      	cmp	r3, #0
 800694c:	d019      	beq.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
 800694e:	f7fd fcbd 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 8006952:	6178      	str	r0, [r7, #20]
          break;
 8006954:	e015      	b.n	8006982 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006956:	4b0d      	ldr	r3, [pc, #52]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800695a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d011      	beq.n	8006986 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
 8006962:	f7fd fd23 	bl	80043ac <HAL_RCC_GetPLL3PFreq>
 8006966:	6178      	str	r0, [r7, #20]
          break;
 8006968:	e00d      	b.n	8006986 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
 800696a:	f000 faa3 	bl	8006eb4 <RCC_GetCLKPFreq>
 800696e:	6178      	str	r0, [r7, #20]
          break;
 8006970:	e00a      	b.n	8006988 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
 8006972:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006976:	617b      	str	r3, [r7, #20]
          break;
 8006978:	e006      	b.n	8006988 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
 800697a:	bf00      	nop
 800697c:	e295      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800697e:	bf00      	nop
 8006980:	e293      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006982:	bf00      	nop
 8006984:	e291      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006986:	bf00      	nop
      break;
 8006988:	e28f      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 800698a:	bf00      	nop
 800698c:	58024400 	.word	0x58024400
 8006990:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
 8006994:	4b92      	ldr	r3, [pc, #584]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006998:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800699c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	2b40      	cmp	r3, #64	@ 0x40
 80069a2:	d033      	beq.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	2b40      	cmp	r3, #64	@ 0x40
 80069a8:	d838      	bhi.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	2b30      	cmp	r3, #48	@ 0x30
 80069ae:	d031      	beq.n	8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b30      	cmp	r3, #48	@ 0x30
 80069b4:	d832      	bhi.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d01d      	beq.n	80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	2b20      	cmp	r3, #32
 80069c0:	d82c      	bhi.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d003      	beq.n	80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	2b10      	cmp	r3, #16
 80069cc:	d00a      	beq.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
 80069ce:	e025      	b.n	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80069d0:	4b83      	ldr	r3, [pc, #524]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 80069d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d021      	beq.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
 80069dc:	f7fd fc60 	bl	80042a0 <HAL_RCC_GetPLL1QFreq>
 80069e0:	6178      	str	r0, [r7, #20]
          break;
 80069e2:	e01d      	b.n	8006a20 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80069e4:	4b7e      	ldr	r3, [pc, #504]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 80069e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d019      	beq.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
 80069f0:	f7fd fc6c 	bl	80042cc <HAL_RCC_GetPLL2PFreq>
 80069f4:	6178      	str	r0, [r7, #20]
          break;
 80069f6:	e015      	b.n	8006a24 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80069f8:	4b79      	ldr	r3, [pc, #484]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 80069fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d011      	beq.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
 8006a04:	f7fd fcd2 	bl	80043ac <HAL_RCC_GetPLL3PFreq>
 8006a08:	6178      	str	r0, [r7, #20]
          break;
 8006a0a:	e00d      	b.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
 8006a0c:	f000 fa52 	bl	8006eb4 <RCC_GetCLKPFreq>
 8006a10:	6178      	str	r0, [r7, #20]
          break;
 8006a12:	e00a      	b.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
 8006a14:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006a18:	617b      	str	r3, [r7, #20]
          break;
 8006a1a:	e006      	b.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
 8006a1c:	bf00      	nop
 8006a1e:	e244      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006a20:	bf00      	nop
 8006a22:	e242      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006a24:	bf00      	nop
 8006a26:	e240      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006a28:	bf00      	nop
      break;
 8006a2a:	e23e      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
 8006a2c:	4b6c      	ldr	r3, [pc, #432]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a34:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	2b50      	cmp	r3, #80	@ 0x50
 8006a3a:	d052      	beq.n	8006ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	2b50      	cmp	r3, #80	@ 0x50
 8006a40:	d858      	bhi.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006a42:	693b      	ldr	r3, [r7, #16]
 8006a44:	2b40      	cmp	r3, #64	@ 0x40
 8006a46:	d043      	beq.n	8006ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	2b40      	cmp	r3, #64	@ 0x40
 8006a4c:	d852      	bhi.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	2b30      	cmp	r3, #48	@ 0x30
 8006a52:	d027      	beq.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	2b30      	cmp	r3, #48	@ 0x30
 8006a58:	d84c      	bhi.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	2b20      	cmp	r3, #32
 8006a5e:	d017      	beq.n	8006a90 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	2b20      	cmp	r3, #32
 8006a64:	d846      	bhi.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d003      	beq.n	8006a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	2b10      	cmp	r3, #16
 8006a70:	d004      	beq.n	8006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
 8006a72:	e03f      	b.n	8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006a74:	f7fd fbdc 	bl	8004230 <HAL_RCC_GetPCLK2Freq>
 8006a78:	6178      	str	r0, [r7, #20]
          break;
 8006a7a:	e046      	b.n	8006b0a <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006a7c:	4b58      	ldr	r3, [pc, #352]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d037      	beq.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006a88:	f7fd fc36 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 8006a8c:	6178      	str	r0, [r7, #20]
          break;
 8006a8e:	e033      	b.n	8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006a90:	4b53      	ldr	r3, [pc, #332]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d02f      	beq.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006a9c:	f7fd fc9c 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 8006aa0:	6178      	str	r0, [r7, #20]
          break;
 8006aa2:	e02b      	b.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006aa4:	4b4e      	ldr	r3, [pc, #312]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0304 	and.w	r3, r3, #4
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d027      	beq.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006ab0:	4b4b      	ldr	r3, [pc, #300]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 0320 	and.w	r3, r3, #32
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d021      	beq.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006abc:	4b48      	ldr	r3, [pc, #288]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	08db      	lsrs	r3, r3, #3
 8006ac2:	f003 0303 	and.w	r3, r3, #3
 8006ac6:	4a47      	ldr	r2, [pc, #284]	@ (8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8006ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8006acc:	617b      	str	r3, [r7, #20]
          break;
 8006ace:	e017      	b.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006ad0:	4b43      	ldr	r3, [pc, #268]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d013      	beq.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
 8006adc:	4b42      	ldr	r3, [pc, #264]	@ (8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006ade:	617b      	str	r3, [r7, #20]
          break;
 8006ae0:	e010      	b.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ae2:	4b3f      	ldr	r3, [pc, #252]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00c      	beq.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
 8006aee:	4b3f      	ldr	r3, [pc, #252]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8006af0:	617b      	str	r3, [r7, #20]
          break;
 8006af2:	e009      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
 8006af4:	bf00      	nop
 8006af6:	e1d8      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006af8:	bf00      	nop
 8006afa:	e1d6      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006afc:	bf00      	nop
 8006afe:	e1d4      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b00:	bf00      	nop
 8006b02:	e1d2      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b04:	bf00      	nop
 8006b06:	e1d0      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b08:	bf00      	nop
      break;
 8006b0a:	e1ce      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
 8006b0c:	4b34      	ldr	r3, [pc, #208]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b14:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	2b50      	cmp	r3, #80	@ 0x50
 8006b1a:	d052      	beq.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	2b50      	cmp	r3, #80	@ 0x50
 8006b20:	d858      	bhi.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	2b40      	cmp	r3, #64	@ 0x40
 8006b26:	d043      	beq.n	8006bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	2b40      	cmp	r3, #64	@ 0x40
 8006b2c:	d852      	bhi.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	2b30      	cmp	r3, #48	@ 0x30
 8006b32:	d027      	beq.n	8006b84 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	2b30      	cmp	r3, #48	@ 0x30
 8006b38:	d84c      	bhi.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	2b20      	cmp	r3, #32
 8006b3e:	d017      	beq.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	2b20      	cmp	r3, #32
 8006b44:	d846      	bhi.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	2b10      	cmp	r3, #16
 8006b50:	d004      	beq.n	8006b5c <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
 8006b52:	e03f      	b.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
 8006b54:	f7fd fb88 	bl	8004268 <HAL_RCC_GetPCLK4Freq>
 8006b58:	6178      	str	r0, [r7, #20]
          break;
 8006b5a:	e04e      	b.n	8006bfa <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006b5c:	4b20      	ldr	r3, [pc, #128]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d037      	beq.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006b68:	f7fd fbc6 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 8006b6c:	6178      	str	r0, [r7, #20]
          break;
 8006b6e:	e033      	b.n	8006bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006b70:	4b1b      	ldr	r3, [pc, #108]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d02f      	beq.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006b7c:	f7fd fc2c 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 8006b80:	6178      	str	r0, [r7, #20]
          break;
 8006b82:	e02b      	b.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b84:	4b16      	ldr	r3, [pc, #88]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0304 	and.w	r3, r3, #4
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d02f      	beq.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006b90:	4b13      	ldr	r3, [pc, #76]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0320 	and.w	r3, r3, #32
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d029      	beq.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b9c:	4b10      	ldr	r3, [pc, #64]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	08db      	lsrs	r3, r3, #3
 8006ba2:	f003 0303 	and.w	r3, r3, #3
 8006ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8006ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8006bac:	617b      	str	r3, [r7, #20]
          break;
 8006bae:	e01f      	b.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d01b      	beq.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
 8006bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006bbe:	617b      	str	r3, [r7, #20]
          break;
 8006bc0:	e018      	b.n	8006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bc2:	4b07      	ldr	r3, [pc, #28]	@ (8006be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d014      	beq.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
 8006bce:	4b07      	ldr	r3, [pc, #28]	@ (8006bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8006bd0:	617b      	str	r3, [r7, #20]
          break;
 8006bd2:	e011      	b.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
 8006bd4:	bf00      	nop
 8006bd6:	e168      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006bd8:	bf00      	nop
 8006bda:	e166      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006bdc:	bf00      	nop
 8006bde:	e164      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006be0:	58024400 	.word	0x58024400
 8006be4:	03d09000 	.word	0x03d09000
 8006be8:	003d0900 	.word	0x003d0900
 8006bec:	016e3600 	.word	0x016e3600
          break;
 8006bf0:	bf00      	nop
 8006bf2:	e15a      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006bf4:	bf00      	nop
 8006bf6:	e158      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006bf8:	bf00      	nop
      break;
 8006bfa:	e156      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
 8006bfc:	4b9e      	ldr	r3, [pc, #632]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	2b05      	cmp	r3, #5
 8006c0a:	d850      	bhi.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
 8006c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c14 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
 8006c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c12:	bf00      	nop
 8006c14:	08006c2d 	.word	0x08006c2d
 8006c18:	08006c35 	.word	0x08006c35
 8006c1c:	08006c49 	.word	0x08006c49
 8006c20:	08006c5d 	.word	0x08006c5d
 8006c24:	08006c89 	.word	0x08006c89
 8006c28:	08006c9b 	.word	0x08006c9b
          frequency = HAL_RCC_GetPCLK2Freq();
 8006c2c:	f7fd fb00 	bl	8004230 <HAL_RCC_GetPCLK2Freq>
 8006c30:	6178      	str	r0, [r7, #20]
          break;
 8006c32:	e047      	b.n	8006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006c34:	4b90      	ldr	r3, [pc, #576]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d038      	beq.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006c40:	f7fd fb5a 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 8006c44:	6178      	str	r0, [r7, #20]
          break;
 8006c46:	e034      	b.n	8006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006c48:	4b8b      	ldr	r3, [pc, #556]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d030      	beq.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006c54:	f7fd fbc0 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 8006c58:	6178      	str	r0, [r7, #20]
          break;
 8006c5a:	e02c      	b.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c5c:	4b86      	ldr	r3, [pc, #536]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d028      	beq.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006c68:	4b83      	ldr	r3, [pc, #524]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0320 	and.w	r3, r3, #32
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d022      	beq.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c74:	4b80      	ldr	r3, [pc, #512]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	08db      	lsrs	r3, r3, #3
 8006c7a:	f003 0303 	and.w	r3, r3, #3
 8006c7e:	4a7f      	ldr	r2, [pc, #508]	@ (8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8006c80:	fa22 f303 	lsr.w	r3, r2, r3
 8006c84:	617b      	str	r3, [r7, #20]
          break;
 8006c86:	e018      	b.n	8006cba <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006c88:	4b7b      	ldr	r3, [pc, #492]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d014      	beq.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
 8006c94:	4b7a      	ldr	r3, [pc, #488]	@ (8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8006c96:	617b      	str	r3, [r7, #20]
          break;
 8006c98:	e011      	b.n	8006cbe <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c9a:	4b77      	ldr	r3, [pc, #476]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c9e:	f003 0302 	and.w	r3, r3, #2
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00d      	beq.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
 8006ca6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006caa:	617b      	str	r3, [r7, #20]
          break;
 8006cac:	e009      	b.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
 8006cae:	bf00      	nop
 8006cb0:	e0fb      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006cb2:	bf00      	nop
 8006cb4:	e0f9      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006cb6:	bf00      	nop
 8006cb8:	e0f7      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006cba:	bf00      	nop
 8006cbc:	e0f5      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006cbe:	bf00      	nop
 8006cc0:	e0f3      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006cc2:	bf00      	nop
      break;
 8006cc4:	e0f1      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
 8006cc6:	4b6c      	ldr	r3, [pc, #432]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cca:	f003 0307 	and.w	r3, r3, #7
 8006cce:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	2b05      	cmp	r3, #5
 8006cd4:	d84f      	bhi.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
 8006cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
 8006cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cdc:	08006cf5 	.word	0x08006cf5
 8006ce0:	08006cfd 	.word	0x08006cfd
 8006ce4:	08006d11 	.word	0x08006d11
 8006ce8:	08006d25 	.word	0x08006d25
 8006cec:	08006d51 	.word	0x08006d51
 8006cf0:	08006d63 	.word	0x08006d63
          frequency = HAL_RCC_GetPCLK1Freq();
 8006cf4:	f7fd fa80 	bl	80041f8 <HAL_RCC_GetPCLK1Freq>
 8006cf8:	6178      	str	r0, [r7, #20]
          break;
 8006cfa:	e047      	b.n	8006d8c <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006cfc:	4b5e      	ldr	r3, [pc, #376]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d038      	beq.n	8006d7a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006d08:	f7fd faf6 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 8006d0c:	6178      	str	r0, [r7, #20]
          break;
 8006d0e:	e034      	b.n	8006d7a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006d10:	4b59      	ldr	r3, [pc, #356]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d030      	beq.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006d1c:	f7fd fb5c 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 8006d20:	6178      	str	r0, [r7, #20]
          break;
 8006d22:	e02c      	b.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d24:	4b54      	ldr	r3, [pc, #336]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d028      	beq.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006d30:	4b51      	ldr	r3, [pc, #324]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0320 	and.w	r3, r3, #32
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d022      	beq.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d3c:	4b4e      	ldr	r3, [pc, #312]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	08db      	lsrs	r3, r3, #3
 8006d42:	f003 0303 	and.w	r3, r3, #3
 8006d46:	4a4d      	ldr	r2, [pc, #308]	@ (8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8006d48:	fa22 f303 	lsr.w	r3, r2, r3
 8006d4c:	617b      	str	r3, [r7, #20]
          break;
 8006d4e:	e018      	b.n	8006d82 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006d50:	4b49      	ldr	r3, [pc, #292]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d014      	beq.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
 8006d5c:	4b48      	ldr	r3, [pc, #288]	@ (8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8006d5e:	617b      	str	r3, [r7, #20]
          break;
 8006d60:	e011      	b.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d62:	4b45      	ldr	r3, [pc, #276]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d66:	f003 0302 	and.w	r3, r3, #2
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00d      	beq.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
 8006d6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d72:	617b      	str	r3, [r7, #20]
          break;
 8006d74:	e009      	b.n	8006d8a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
 8006d76:	bf00      	nop
 8006d78:	e097      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d7a:	bf00      	nop
 8006d7c:	e095      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d7e:	bf00      	nop
 8006d80:	e093      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d82:	bf00      	nop
 8006d84:	e091      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d86:	bf00      	nop
 8006d88:	e08f      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d8a:	bf00      	nop
      break;
 8006d8c:	e08d      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
 8006d8e:	4b3a      	ldr	r3, [pc, #232]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d92:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006d96:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006d98:	693b      	ldr	r3, [r7, #16]
 8006d9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d9e:	d01d      	beq.n	8006ddc <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006da6:	d823      	bhi.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d004      	beq.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006db4:	d009      	beq.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
 8006db6:	e01b      	b.n	8006df0 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006db8:	4b2f      	ldr	r3, [pc, #188]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d017      	beq.n	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
 8006dc4:	4b2f      	ldr	r3, [pc, #188]	@ (8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 8006dc6:	617b      	str	r3, [r7, #20]
          break;
 8006dc8:	e014      	b.n	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006dca:	4b2b      	ldr	r3, [pc, #172]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d010      	beq.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
 8006dd6:	4b2c      	ldr	r3, [pc, #176]	@ (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
 8006dd8:	617b      	str	r3, [r7, #20]
          break;
 8006dda:	e00d      	b.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006ddc:	4b26      	ldr	r3, [pc, #152]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d009      	beq.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006de8:	f7fd faf6 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 8006dec:	6178      	str	r0, [r7, #20]
          break;
 8006dee:	e005      	b.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
 8006df0:	bf00      	nop
 8006df2:	e05a      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006df4:	bf00      	nop
 8006df6:	e058      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006df8:	bf00      	nop
 8006dfa:	e056      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006dfc:	bf00      	nop
      break;
 8006dfe:	e054      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
 8006e00:	4b1d      	ldr	r3, [pc, #116]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006e08:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006e10:	d02f      	beq.n	8006e72 <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006e18:	d83a      	bhi.n	8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e20:	d01e      	beq.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e28:	d832      	bhi.n	8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d004      	beq.n	8006e3a <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e36:	d009      	beq.n	8006e4c <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
 8006e38:	e02a      	b.n	8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d026      	beq.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
 8006e46:	4b11      	ldr	r3, [pc, #68]	@ (8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
 8006e48:	617b      	str	r3, [r7, #20]
          break;
 8006e4a:	e023      	b.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d01f      	beq.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006e58:	f7fd fabe 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 8006e5c:	6178      	str	r0, [r7, #20]
          break;
 8006e5e:	e01b      	b.n	8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e60:	4b05      	ldr	r3, [pc, #20]	@ (8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d017      	beq.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
 8006e6c:	4b05      	ldr	r3, [pc, #20]	@ (8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 8006e6e:	617b      	str	r3, [r7, #20]
          break;
 8006e70:	e014      	b.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
 8006e72:	bf00      	nop
 8006e74:	e019      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006e76:	bf00      	nop
 8006e78:	58024400 	.word	0x58024400
 8006e7c:	03d09000 	.word	0x03d09000
 8006e80:	003d0900 	.word	0x003d0900
 8006e84:	016e3600 	.word	0x016e3600
 8006e88:	00b71b00 	.word	0x00b71b00
 8006e8c:	02dc6c00 	.word	0x02dc6c00
          break;
 8006e90:	bf00      	nop
 8006e92:	e00a      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e94:	bf00      	nop
 8006e96:	e008      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e98:	bf00      	nop
 8006e9a:	e006      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e9c:	bf00      	nop
      break;
 8006e9e:	e004      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8006ea0:	bf00      	nop
 8006ea2:	e002      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8006ea4:	bf00      	nop
 8006ea6:	e000      	b.n	8006eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8006ea8:	bf00      	nop
  }

  return frequency;
 8006eaa:	697b      	ldr	r3, [r7, #20]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3718      	adds	r7, #24
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8006f3c <RCC_GetCLKPFreq+0x88>)
 8006ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ec2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006ec6:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d115      	bne.n	8006efa <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ece:	4b1b      	ldr	r3, [pc, #108]	@ (8006f3c <RCC_GetCLKPFreq+0x88>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0304 	and.w	r3, r3, #4
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d028      	beq.n	8006f2c <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006eda:	4b18      	ldr	r3, [pc, #96]	@ (8006f3c <RCC_GetCLKPFreq+0x88>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0320 	and.w	r3, r3, #32
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d022      	beq.n	8006f2c <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ee6:	4b15      	ldr	r3, [pc, #84]	@ (8006f3c <RCC_GetCLKPFreq+0x88>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	08db      	lsrs	r3, r3, #3
 8006eec:	f003 0303 	and.w	r3, r3, #3
 8006ef0:	4a13      	ldr	r2, [pc, #76]	@ (8006f40 <RCC_GetCLKPFreq+0x8c>)
 8006ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef6:	607b      	str	r3, [r7, #4]
 8006ef8:	e018      	b.n	8006f2c <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f00:	d108      	bne.n	8006f14 <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006f02:	4b0e      	ldr	r3, [pc, #56]	@ (8006f3c <RCC_GetCLKPFreq+0x88>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00e      	beq.n	8006f2c <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <RCC_GetCLKPFreq+0x90>)
 8006f10:	607b      	str	r3, [r7, #4]
 8006f12:	e00b      	b.n	8006f2c <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f1a:	d107      	bne.n	8006f2c <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006f1c:	4b07      	ldr	r3, [pc, #28]	@ (8006f3c <RCC_GetCLKPFreq+0x88>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d001      	beq.n	8006f2c <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
 8006f28:	4b07      	ldr	r3, [pc, #28]	@ (8006f48 <RCC_GetCLKPFreq+0x94>)
 8006f2a:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
 8006f2c:	687b      	ldr	r3, [r7, #4]
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	370c      	adds	r7, #12
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	58024400 	.word	0x58024400
 8006f40:	03d09000 	.word	0x03d09000
 8006f44:	003d0900 	.word	0x003d0900
 8006f48:	016e3600 	.word	0x016e3600

08006f4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e042      	b.n	8006fe4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d106      	bne.n	8006f76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f7fa f81b 	bl	8000fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2224      	movs	r2, #36	@ 0x24
 8006f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 0201 	bic.w	r2, r2, #1
 8006f8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 fc4c 	bl	8007834 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 f8b3 	bl	8007108 <UART_SetConfig>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d101      	bne.n	8006fac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e01b      	b.n	8006fe4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	685a      	ldr	r2, [r3, #4]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006fba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689a      	ldr	r2, [r3, #8]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006fca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
 8006fda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fccb 	bl	8007978 <UART_CheckIdleState>
 8006fe2:	4603      	mov	r3, r0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}

08006fec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b08a      	sub	sp, #40	@ 0x28
 8006ff0:	af02      	add	r7, sp, #8
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	603b      	str	r3, [r7, #0]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007002:	2b20      	cmp	r3, #32
 8007004:	d17b      	bne.n	80070fe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <HAL_UART_Transmit+0x26>
 800700c:	88fb      	ldrh	r3, [r7, #6]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d101      	bne.n	8007016 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e074      	b.n	8007100 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2221      	movs	r2, #33	@ 0x21
 8007022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007026:	f7fa fa2b 	bl	8001480 <HAL_GetTick>
 800702a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	88fa      	ldrh	r2, [r7, #6]
 8007030:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	88fa      	ldrh	r2, [r7, #6]
 8007038:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007044:	d108      	bne.n	8007058 <HAL_UART_Transmit+0x6c>
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d104      	bne.n	8007058 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800704e:	2300      	movs	r3, #0
 8007050:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	61bb      	str	r3, [r7, #24]
 8007056:	e003      	b.n	8007060 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800705c:	2300      	movs	r3, #0
 800705e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007060:	e030      	b.n	80070c4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2200      	movs	r2, #0
 800706a:	2180      	movs	r1, #128	@ 0x80
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 fd2d 	bl	8007acc <UART_WaitOnFlagUntilTimeout>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d005      	beq.n	8007084 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2220      	movs	r2, #32
 800707c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e03d      	b.n	8007100 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10b      	bne.n	80070a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	881b      	ldrh	r3, [r3, #0]
 800708e:	461a      	mov	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007098:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	3302      	adds	r3, #2
 800709e:	61bb      	str	r3, [r7, #24]
 80070a0:	e007      	b.n	80070b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	781a      	ldrb	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	3301      	adds	r3, #1
 80070b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	3b01      	subs	r3, #1
 80070bc:	b29a      	uxth	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1c8      	bne.n	8007062 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	2200      	movs	r2, #0
 80070d8:	2140      	movs	r1, #64	@ 0x40
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f000 fcf6 	bl	8007acc <UART_WaitOnFlagUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d005      	beq.n	80070f2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2220      	movs	r2, #32
 80070ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e006      	b.n	8007100 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	e000      	b.n	8007100 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80070fe:	2302      	movs	r3, #2
  }
}
 8007100:	4618      	mov	r0, r3
 8007102:	3720      	adds	r7, #32
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800710c:	b08c      	sub	sp, #48	@ 0x30
 800710e:	af00      	add	r7, sp, #0
 8007110:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007112:	2300      	movs	r3, #0
 8007114:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	689a      	ldr	r2, [r3, #8]
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	691b      	ldr	r3, [r3, #16]
 8007120:	431a      	orrs	r2, r3
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	431a      	orrs	r2, r3
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	69db      	ldr	r3, [r3, #28]
 800712c:	4313      	orrs	r3, r2
 800712e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	4bb3      	ldr	r3, [pc, #716]	@ (8007404 <UART_SetConfig+0x2fc>)
 8007138:	4013      	ands	r3, r2
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	6812      	ldr	r2, [r2, #0]
 800713e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007140:	430b      	orrs	r3, r1
 8007142:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	68da      	ldr	r2, [r3, #12]
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	430a      	orrs	r2, r1
 8007158:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4aa8      	ldr	r2, [pc, #672]	@ (8007408 <UART_SetConfig+0x300>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d004      	beq.n	8007174 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007170:	4313      	orrs	r3, r2
 8007172:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	689a      	ldr	r2, [r3, #8]
 800717a:	4ba4      	ldr	r3, [pc, #656]	@ (800740c <UART_SetConfig+0x304>)
 800717c:	4013      	ands	r3, r2
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	6812      	ldr	r2, [r2, #0]
 8007182:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007184:	430b      	orrs	r3, r1
 8007186:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800718e:	f023 010f 	bic.w	r1, r3, #15
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	430a      	orrs	r2, r1
 800719c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a9b      	ldr	r2, [pc, #620]	@ (8007410 <UART_SetConfig+0x308>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d131      	bne.n	800720c <UART_SetConfig+0x104>
 80071a8:	4b9a      	ldr	r3, [pc, #616]	@ (8007414 <UART_SetConfig+0x30c>)
 80071aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ac:	f003 0307 	and.w	r3, r3, #7
 80071b0:	2b05      	cmp	r3, #5
 80071b2:	d827      	bhi.n	8007204 <UART_SetConfig+0xfc>
 80071b4:	a201      	add	r2, pc, #4	@ (adr r2, 80071bc <UART_SetConfig+0xb4>)
 80071b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ba:	bf00      	nop
 80071bc:	080071d5 	.word	0x080071d5
 80071c0:	080071dd 	.word	0x080071dd
 80071c4:	080071e5 	.word	0x080071e5
 80071c8:	080071ed 	.word	0x080071ed
 80071cc:	080071f5 	.word	0x080071f5
 80071d0:	080071fd 	.word	0x080071fd
 80071d4:	2301      	movs	r3, #1
 80071d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071da:	e0a0      	b.n	800731e <UART_SetConfig+0x216>
 80071dc:	2304      	movs	r3, #4
 80071de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071e2:	e09c      	b.n	800731e <UART_SetConfig+0x216>
 80071e4:	2308      	movs	r3, #8
 80071e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ea:	e098      	b.n	800731e <UART_SetConfig+0x216>
 80071ec:	2310      	movs	r3, #16
 80071ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f2:	e094      	b.n	800731e <UART_SetConfig+0x216>
 80071f4:	2320      	movs	r3, #32
 80071f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fa:	e090      	b.n	800731e <UART_SetConfig+0x216>
 80071fc:	2340      	movs	r3, #64	@ 0x40
 80071fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007202:	e08c      	b.n	800731e <UART_SetConfig+0x216>
 8007204:	2380      	movs	r3, #128	@ 0x80
 8007206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800720a:	e088      	b.n	800731e <UART_SetConfig+0x216>
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a81      	ldr	r2, [pc, #516]	@ (8007418 <UART_SetConfig+0x310>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d018      	beq.n	8007248 <UART_SetConfig+0x140>
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a80      	ldr	r2, [pc, #512]	@ (800741c <UART_SetConfig+0x314>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d013      	beq.n	8007248 <UART_SetConfig+0x140>
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a7e      	ldr	r2, [pc, #504]	@ (8007420 <UART_SetConfig+0x318>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d00e      	beq.n	8007248 <UART_SetConfig+0x140>
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a7d      	ldr	r2, [pc, #500]	@ (8007424 <UART_SetConfig+0x31c>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d009      	beq.n	8007248 <UART_SetConfig+0x140>
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a7b      	ldr	r2, [pc, #492]	@ (8007428 <UART_SetConfig+0x320>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d004      	beq.n	8007248 <UART_SetConfig+0x140>
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a7a      	ldr	r2, [pc, #488]	@ (800742c <UART_SetConfig+0x324>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d131      	bne.n	80072ac <UART_SetConfig+0x1a4>
 8007248:	4b72      	ldr	r3, [pc, #456]	@ (8007414 <UART_SetConfig+0x30c>)
 800724a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800724c:	f003 0307 	and.w	r3, r3, #7
 8007250:	2b05      	cmp	r3, #5
 8007252:	d827      	bhi.n	80072a4 <UART_SetConfig+0x19c>
 8007254:	a201      	add	r2, pc, #4	@ (adr r2, 800725c <UART_SetConfig+0x154>)
 8007256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725a:	bf00      	nop
 800725c:	08007275 	.word	0x08007275
 8007260:	0800727d 	.word	0x0800727d
 8007264:	08007285 	.word	0x08007285
 8007268:	0800728d 	.word	0x0800728d
 800726c:	08007295 	.word	0x08007295
 8007270:	0800729d 	.word	0x0800729d
 8007274:	2300      	movs	r3, #0
 8007276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800727a:	e016      	b.n	80072aa <UART_SetConfig+0x1a2>
 800727c:	2304      	movs	r3, #4
 800727e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007282:	e012      	b.n	80072aa <UART_SetConfig+0x1a2>
 8007284:	2308      	movs	r3, #8
 8007286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800728a:	e00e      	b.n	80072aa <UART_SetConfig+0x1a2>
 800728c:	2310      	movs	r3, #16
 800728e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007292:	e00a      	b.n	80072aa <UART_SetConfig+0x1a2>
 8007294:	2320      	movs	r3, #32
 8007296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800729a:	e006      	b.n	80072aa <UART_SetConfig+0x1a2>
 800729c:	2340      	movs	r3, #64	@ 0x40
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072a2:	e002      	b.n	80072aa <UART_SetConfig+0x1a2>
 80072a4:	2380      	movs	r3, #128	@ 0x80
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072aa:	e038      	b.n	800731e <UART_SetConfig+0x216>
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a55      	ldr	r2, [pc, #340]	@ (8007408 <UART_SetConfig+0x300>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d130      	bne.n	8007318 <UART_SetConfig+0x210>
 80072b6:	4b57      	ldr	r3, [pc, #348]	@ (8007414 <UART_SetConfig+0x30c>)
 80072b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072ba:	f003 0307 	and.w	r3, r3, #7
 80072be:	2b05      	cmp	r3, #5
 80072c0:	d826      	bhi.n	8007310 <UART_SetConfig+0x208>
 80072c2:	a201      	add	r2, pc, #4	@ (adr r2, 80072c8 <UART_SetConfig+0x1c0>)
 80072c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c8:	080072e1 	.word	0x080072e1
 80072cc:	080072e9 	.word	0x080072e9
 80072d0:	080072f1 	.word	0x080072f1
 80072d4:	080072f9 	.word	0x080072f9
 80072d8:	08007301 	.word	0x08007301
 80072dc:	08007309 	.word	0x08007309
 80072e0:	2302      	movs	r3, #2
 80072e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072e6:	e01a      	b.n	800731e <UART_SetConfig+0x216>
 80072e8:	2304      	movs	r3, #4
 80072ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ee:	e016      	b.n	800731e <UART_SetConfig+0x216>
 80072f0:	2308      	movs	r3, #8
 80072f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072f6:	e012      	b.n	800731e <UART_SetConfig+0x216>
 80072f8:	2310      	movs	r3, #16
 80072fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072fe:	e00e      	b.n	800731e <UART_SetConfig+0x216>
 8007300:	2320      	movs	r3, #32
 8007302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007306:	e00a      	b.n	800731e <UART_SetConfig+0x216>
 8007308:	2340      	movs	r3, #64	@ 0x40
 800730a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800730e:	e006      	b.n	800731e <UART_SetConfig+0x216>
 8007310:	2380      	movs	r3, #128	@ 0x80
 8007312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007316:	e002      	b.n	800731e <UART_SetConfig+0x216>
 8007318:	2380      	movs	r3, #128	@ 0x80
 800731a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	4a39      	ldr	r2, [pc, #228]	@ (8007408 <UART_SetConfig+0x300>)
 8007324:	4293      	cmp	r3, r2
 8007326:	f040 80fe 	bne.w	8007526 <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800732a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800732e:	2b20      	cmp	r3, #32
 8007330:	dc48      	bgt.n	80073c4 <UART_SetConfig+0x2bc>
 8007332:	2b02      	cmp	r3, #2
 8007334:	f2c0 8088 	blt.w	8007448 <UART_SetConfig+0x340>
 8007338:	3b02      	subs	r3, #2
 800733a:	2b1e      	cmp	r3, #30
 800733c:	f200 8084 	bhi.w	8007448 <UART_SetConfig+0x340>
 8007340:	a201      	add	r2, pc, #4	@ (adr r2, 8007348 <UART_SetConfig+0x240>)
 8007342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007346:	bf00      	nop
 8007348:	080073db 	.word	0x080073db
 800734c:	08007449 	.word	0x08007449
 8007350:	080073cb 	.word	0x080073cb
 8007354:	08007449 	.word	0x08007449
 8007358:	08007449 	.word	0x08007449
 800735c:	08007449 	.word	0x08007449
 8007360:	080073d3 	.word	0x080073d3
 8007364:	08007449 	.word	0x08007449
 8007368:	08007449 	.word	0x08007449
 800736c:	08007449 	.word	0x08007449
 8007370:	08007449 	.word	0x08007449
 8007374:	08007449 	.word	0x08007449
 8007378:	08007449 	.word	0x08007449
 800737c:	08007449 	.word	0x08007449
 8007380:	080073e3 	.word	0x080073e3
 8007384:	08007449 	.word	0x08007449
 8007388:	08007449 	.word	0x08007449
 800738c:	08007449 	.word	0x08007449
 8007390:	08007449 	.word	0x08007449
 8007394:	08007449 	.word	0x08007449
 8007398:	08007449 	.word	0x08007449
 800739c:	08007449 	.word	0x08007449
 80073a0:	08007449 	.word	0x08007449
 80073a4:	08007449 	.word	0x08007449
 80073a8:	08007449 	.word	0x08007449
 80073ac:	08007449 	.word	0x08007449
 80073b0:	08007449 	.word	0x08007449
 80073b4:	08007449 	.word	0x08007449
 80073b8:	08007449 	.word	0x08007449
 80073bc:	08007449 	.word	0x08007449
 80073c0:	0800743b 	.word	0x0800743b
 80073c4:	2b40      	cmp	r3, #64	@ 0x40
 80073c6:	d03b      	beq.n	8007440 <UART_SetConfig+0x338>
 80073c8:	e03e      	b.n	8007448 <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 80073ca:	f7fc ff95 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 80073ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073d0:	e040      	b.n	8007454 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 80073d2:	f7fd f801 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 80073d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073d8:	e03c      	b.n	8007454 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
 80073da:	f7fc ff45 	bl	8004268 <HAL_RCC_GetPCLK4Freq>
 80073de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073e0:	e038      	b.n	8007454 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007414 <UART_SetConfig+0x30c>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d022      	beq.n	8007434 <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80073ee:	4b09      	ldr	r3, [pc, #36]	@ (8007414 <UART_SetConfig+0x30c>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	08db      	lsrs	r3, r3, #3
 80073f4:	f003 0303 	and.w	r3, r3, #3
 80073f8:	4a0d      	ldr	r2, [pc, #52]	@ (8007430 <UART_SetConfig+0x328>)
 80073fa:	fa22 f303 	lsr.w	r3, r2, r3
 80073fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007400:	e028      	b.n	8007454 <UART_SetConfig+0x34c>
 8007402:	bf00      	nop
 8007404:	cfff69f3 	.word	0xcfff69f3
 8007408:	58000c00 	.word	0x58000c00
 800740c:	11fff4ff 	.word	0x11fff4ff
 8007410:	42001000 	.word	0x42001000
 8007414:	58024400 	.word	0x58024400
 8007418:	40004400 	.word	0x40004400
 800741c:	40004800 	.word	0x40004800
 8007420:	40004c00 	.word	0x40004c00
 8007424:	40005000 	.word	0x40005000
 8007428:	40007800 	.word	0x40007800
 800742c:	40007c00 	.word	0x40007c00
 8007430:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007434:	4b99      	ldr	r3, [pc, #612]	@ (800769c <UART_SetConfig+0x594>)
 8007436:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007438:	e00c      	b.n	8007454 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800743a:	4b99      	ldr	r3, [pc, #612]	@ (80076a0 <UART_SetConfig+0x598>)
 800743c:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800743e:	e009      	b.n	8007454 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007440:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007446:	e005      	b.n	8007454 <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
 8007448:	2300      	movs	r3, #0
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007452:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 81ce 	beq.w	80077f8 <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007460:	4a90      	ldr	r2, [pc, #576]	@ (80076a4 <UART_SetConfig+0x59c>)
 8007462:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007466:	461a      	mov	r2, r3
 8007468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746a:	fbb3 f3f2 	udiv	r3, r3, r2
 800746e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	685a      	ldr	r2, [r3, #4]
 8007474:	4613      	mov	r3, r2
 8007476:	005b      	lsls	r3, r3, #1
 8007478:	4413      	add	r3, r2
 800747a:	69ba      	ldr	r2, [r7, #24]
 800747c:	429a      	cmp	r2, r3
 800747e:	d305      	bcc.n	800748c <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007486:	69ba      	ldr	r2, [r7, #24]
 8007488:	429a      	cmp	r2, r3
 800748a:	d903      	bls.n	8007494 <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007492:	e1b1      	b.n	80077f8 <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007496:	2200      	movs	r2, #0
 8007498:	60bb      	str	r3, [r7, #8]
 800749a:	60fa      	str	r2, [r7, #12]
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a0:	4a80      	ldr	r2, [pc, #512]	@ (80076a4 <UART_SetConfig+0x59c>)
 80074a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	2200      	movs	r2, #0
 80074aa:	603b      	str	r3, [r7, #0]
 80074ac:	607a      	str	r2, [r7, #4]
 80074ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80074b6:	f7f8 ff73 	bl	80003a0 <__aeabi_uldivmod>
 80074ba:	4602      	mov	r2, r0
 80074bc:	460b      	mov	r3, r1
 80074be:	4610      	mov	r0, r2
 80074c0:	4619      	mov	r1, r3
 80074c2:	f04f 0200 	mov.w	r2, #0
 80074c6:	f04f 0300 	mov.w	r3, #0
 80074ca:	020b      	lsls	r3, r1, #8
 80074cc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80074d0:	0202      	lsls	r2, r0, #8
 80074d2:	6979      	ldr	r1, [r7, #20]
 80074d4:	6849      	ldr	r1, [r1, #4]
 80074d6:	0849      	lsrs	r1, r1, #1
 80074d8:	2000      	movs	r0, #0
 80074da:	460c      	mov	r4, r1
 80074dc:	4605      	mov	r5, r0
 80074de:	eb12 0804 	adds.w	r8, r2, r4
 80074e2:	eb43 0905 	adc.w	r9, r3, r5
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	469a      	mov	sl, r3
 80074ee:	4693      	mov	fp, r2
 80074f0:	4652      	mov	r2, sl
 80074f2:	465b      	mov	r3, fp
 80074f4:	4640      	mov	r0, r8
 80074f6:	4649      	mov	r1, r9
 80074f8:	f7f8 ff52 	bl	80003a0 <__aeabi_uldivmod>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	4613      	mov	r3, r2
 8007502:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800750a:	d308      	bcc.n	800751e <UART_SetConfig+0x416>
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007512:	d204      	bcs.n	800751e <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6a3a      	ldr	r2, [r7, #32]
 800751a:	60da      	str	r2, [r3, #12]
 800751c:	e16c      	b.n	80077f8 <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007524:	e168      	b.n	80077f8 <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	69db      	ldr	r3, [r3, #28]
 800752a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800752e:	f040 80bd 	bne.w	80076ac <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
 8007532:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007536:	2b20      	cmp	r3, #32
 8007538:	dc48      	bgt.n	80075cc <UART_SetConfig+0x4c4>
 800753a:	2b00      	cmp	r3, #0
 800753c:	db73      	blt.n	8007626 <UART_SetConfig+0x51e>
 800753e:	2b20      	cmp	r3, #32
 8007540:	d871      	bhi.n	8007626 <UART_SetConfig+0x51e>
 8007542:	a201      	add	r2, pc, #4	@ (adr r2, 8007548 <UART_SetConfig+0x440>)
 8007544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007548:	080075d3 	.word	0x080075d3
 800754c:	080075db 	.word	0x080075db
 8007550:	08007627 	.word	0x08007627
 8007554:	08007627 	.word	0x08007627
 8007558:	080075e3 	.word	0x080075e3
 800755c:	08007627 	.word	0x08007627
 8007560:	08007627 	.word	0x08007627
 8007564:	08007627 	.word	0x08007627
 8007568:	080075eb 	.word	0x080075eb
 800756c:	08007627 	.word	0x08007627
 8007570:	08007627 	.word	0x08007627
 8007574:	08007627 	.word	0x08007627
 8007578:	08007627 	.word	0x08007627
 800757c:	08007627 	.word	0x08007627
 8007580:	08007627 	.word	0x08007627
 8007584:	08007627 	.word	0x08007627
 8007588:	080075f3 	.word	0x080075f3
 800758c:	08007627 	.word	0x08007627
 8007590:	08007627 	.word	0x08007627
 8007594:	08007627 	.word	0x08007627
 8007598:	08007627 	.word	0x08007627
 800759c:	08007627 	.word	0x08007627
 80075a0:	08007627 	.word	0x08007627
 80075a4:	08007627 	.word	0x08007627
 80075a8:	08007627 	.word	0x08007627
 80075ac:	08007627 	.word	0x08007627
 80075b0:	08007627 	.word	0x08007627
 80075b4:	08007627 	.word	0x08007627
 80075b8:	08007627 	.word	0x08007627
 80075bc:	08007627 	.word	0x08007627
 80075c0:	08007627 	.word	0x08007627
 80075c4:	08007627 	.word	0x08007627
 80075c8:	08007619 	.word	0x08007619
 80075cc:	2b40      	cmp	r3, #64	@ 0x40
 80075ce:	d026      	beq.n	800761e <UART_SetConfig+0x516>
 80075d0:	e029      	b.n	8007626 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075d2:	f7fc fe11 	bl	80041f8 <HAL_RCC_GetPCLK1Freq>
 80075d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075d8:	e02b      	b.n	8007632 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075da:	f7fc fe29 	bl	8004230 <HAL_RCC_GetPCLK2Freq>
 80075de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075e0:	e027      	b.n	8007632 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 80075e2:	f7fc fe89 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 80075e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075e8:	e023      	b.n	8007632 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 80075ea:	f7fc fef5 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 80075ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075f0:	e01f      	b.n	8007632 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075f2:	4b2d      	ldr	r3, [pc, #180]	@ (80076a8 <UART_SetConfig+0x5a0>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 0320 	and.w	r3, r3, #32
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d009      	beq.n	8007612 <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80075fe:	4b2a      	ldr	r3, [pc, #168]	@ (80076a8 <UART_SetConfig+0x5a0>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	08db      	lsrs	r3, r3, #3
 8007604:	f003 0303 	and.w	r3, r3, #3
 8007608:	4a24      	ldr	r2, [pc, #144]	@ (800769c <UART_SetConfig+0x594>)
 800760a:	fa22 f303 	lsr.w	r3, r2, r3
 800760e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007610:	e00f      	b.n	8007632 <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
 8007612:	4b22      	ldr	r3, [pc, #136]	@ (800769c <UART_SetConfig+0x594>)
 8007614:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007616:	e00c      	b.n	8007632 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007618:	4b21      	ldr	r3, [pc, #132]	@ (80076a0 <UART_SetConfig+0x598>)
 800761a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800761c:	e009      	b.n	8007632 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800761e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007622:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007624:	e005      	b.n	8007632 <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
 8007626:	2300      	movs	r3, #0
 8007628:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007630:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 80df 	beq.w	80077f8 <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763e:	4a19      	ldr	r2, [pc, #100]	@ (80076a4 <UART_SetConfig+0x59c>)
 8007640:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007644:	461a      	mov	r2, r3
 8007646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007648:	fbb3 f3f2 	udiv	r3, r3, r2
 800764c:	005a      	lsls	r2, r3, #1
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	085b      	lsrs	r3, r3, #1
 8007654:	441a      	add	r2, r3
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	fbb2 f3f3 	udiv	r3, r2, r3
 800765e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007660:	6a3b      	ldr	r3, [r7, #32]
 8007662:	2b0f      	cmp	r3, #15
 8007664:	d916      	bls.n	8007694 <UART_SetConfig+0x58c>
 8007666:	6a3b      	ldr	r3, [r7, #32]
 8007668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800766c:	d212      	bcs.n	8007694 <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800766e:	6a3b      	ldr	r3, [r7, #32]
 8007670:	b29b      	uxth	r3, r3
 8007672:	f023 030f 	bic.w	r3, r3, #15
 8007676:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007678:	6a3b      	ldr	r3, [r7, #32]
 800767a:	085b      	lsrs	r3, r3, #1
 800767c:	b29b      	uxth	r3, r3
 800767e:	f003 0307 	and.w	r3, r3, #7
 8007682:	b29a      	uxth	r2, r3
 8007684:	8bfb      	ldrh	r3, [r7, #30]
 8007686:	4313      	orrs	r3, r2
 8007688:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	8bfa      	ldrh	r2, [r7, #30]
 8007690:	60da      	str	r2, [r3, #12]
 8007692:	e0b1      	b.n	80077f8 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800769a:	e0ad      	b.n	80077f8 <UART_SetConfig+0x6f0>
 800769c:	03d09000 	.word	0x03d09000
 80076a0:	003d0900 	.word	0x003d0900
 80076a4:	0800ef8c 	.word	0x0800ef8c
 80076a8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80076ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076b0:	2b20      	cmp	r3, #32
 80076b2:	dc49      	bgt.n	8007748 <UART_SetConfig+0x640>
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	db74      	blt.n	80077a2 <UART_SetConfig+0x69a>
 80076b8:	2b20      	cmp	r3, #32
 80076ba:	d872      	bhi.n	80077a2 <UART_SetConfig+0x69a>
 80076bc:	a201      	add	r2, pc, #4	@ (adr r2, 80076c4 <UART_SetConfig+0x5bc>)
 80076be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c2:	bf00      	nop
 80076c4:	0800774f 	.word	0x0800774f
 80076c8:	08007757 	.word	0x08007757
 80076cc:	080077a3 	.word	0x080077a3
 80076d0:	080077a3 	.word	0x080077a3
 80076d4:	0800775f 	.word	0x0800775f
 80076d8:	080077a3 	.word	0x080077a3
 80076dc:	080077a3 	.word	0x080077a3
 80076e0:	080077a3 	.word	0x080077a3
 80076e4:	08007767 	.word	0x08007767
 80076e8:	080077a3 	.word	0x080077a3
 80076ec:	080077a3 	.word	0x080077a3
 80076f0:	080077a3 	.word	0x080077a3
 80076f4:	080077a3 	.word	0x080077a3
 80076f8:	080077a3 	.word	0x080077a3
 80076fc:	080077a3 	.word	0x080077a3
 8007700:	080077a3 	.word	0x080077a3
 8007704:	0800776f 	.word	0x0800776f
 8007708:	080077a3 	.word	0x080077a3
 800770c:	080077a3 	.word	0x080077a3
 8007710:	080077a3 	.word	0x080077a3
 8007714:	080077a3 	.word	0x080077a3
 8007718:	080077a3 	.word	0x080077a3
 800771c:	080077a3 	.word	0x080077a3
 8007720:	080077a3 	.word	0x080077a3
 8007724:	080077a3 	.word	0x080077a3
 8007728:	080077a3 	.word	0x080077a3
 800772c:	080077a3 	.word	0x080077a3
 8007730:	080077a3 	.word	0x080077a3
 8007734:	080077a3 	.word	0x080077a3
 8007738:	080077a3 	.word	0x080077a3
 800773c:	080077a3 	.word	0x080077a3
 8007740:	080077a3 	.word	0x080077a3
 8007744:	08007795 	.word	0x08007795
 8007748:	2b40      	cmp	r3, #64	@ 0x40
 800774a:	d026      	beq.n	800779a <UART_SetConfig+0x692>
 800774c:	e029      	b.n	80077a2 <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800774e:	f7fc fd53 	bl	80041f8 <HAL_RCC_GetPCLK1Freq>
 8007752:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007754:	e02b      	b.n	80077ae <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007756:	f7fc fd6b 	bl	8004230 <HAL_RCC_GetPCLK2Freq>
 800775a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800775c:	e027      	b.n	80077ae <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 800775e:	f7fc fdcb 	bl	80042f8 <HAL_RCC_GetPLL2QFreq>
 8007762:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007764:	e023      	b.n	80077ae <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 8007766:	f7fc fe37 	bl	80043d8 <HAL_RCC_GetPLL3QFreq>
 800776a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800776c:	e01f      	b.n	80077ae <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800776e:	4b2d      	ldr	r3, [pc, #180]	@ (8007824 <UART_SetConfig+0x71c>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0320 	and.w	r3, r3, #32
 8007776:	2b00      	cmp	r3, #0
 8007778:	d009      	beq.n	800778e <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800777a:	4b2a      	ldr	r3, [pc, #168]	@ (8007824 <UART_SetConfig+0x71c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	08db      	lsrs	r3, r3, #3
 8007780:	f003 0303 	and.w	r3, r3, #3
 8007784:	4a28      	ldr	r2, [pc, #160]	@ (8007828 <UART_SetConfig+0x720>)
 8007786:	fa22 f303 	lsr.w	r3, r2, r3
 800778a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800778c:	e00f      	b.n	80077ae <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
 800778e:	4b26      	ldr	r3, [pc, #152]	@ (8007828 <UART_SetConfig+0x720>)
 8007790:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007792:	e00c      	b.n	80077ae <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007794:	4b25      	ldr	r3, [pc, #148]	@ (800782c <UART_SetConfig+0x724>)
 8007796:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007798:	e009      	b.n	80077ae <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800779a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800779e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077a0:	e005      	b.n	80077ae <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
 80077a2:	2300      	movs	r3, #0
 80077a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80077ac:	bf00      	nop
    }

    if (pclk != 0U)
 80077ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d021      	beq.n	80077f8 <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007830 <UART_SetConfig+0x728>)
 80077ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077be:	461a      	mov	r2, r3
 80077c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	085b      	lsrs	r3, r3, #1
 80077cc:	441a      	add	r2, r3
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077d8:	6a3b      	ldr	r3, [r7, #32]
 80077da:	2b0f      	cmp	r3, #15
 80077dc:	d909      	bls.n	80077f2 <UART_SetConfig+0x6ea>
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077e4:	d205      	bcs.n	80077f2 <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80077e6:	6a3b      	ldr	r3, [r7, #32]
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60da      	str	r2, [r3, #12]
 80077f0:	e002      	b.n	80077f8 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	2201      	movs	r2, #1
 8007804:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	2200      	movs	r2, #0
 800780c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	2200      	movs	r2, #0
 8007812:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007814:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007818:	4618      	mov	r0, r3
 800781a:	3730      	adds	r7, #48	@ 0x30
 800781c:	46bd      	mov	sp, r7
 800781e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007822:	bf00      	nop
 8007824:	58024400 	.word	0x58024400
 8007828:	03d09000 	.word	0x03d09000
 800782c:	003d0900 	.word	0x003d0900
 8007830:	0800ef8c 	.word	0x0800ef8c

08007834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007834:	b480      	push	{r7}
 8007836:	b083      	sub	sp, #12
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007840:	f003 0308 	and.w	r3, r3, #8
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00a      	beq.n	800785e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	430a      	orrs	r2, r1
 800785c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00a      	beq.n	8007880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	430a      	orrs	r2, r1
 800787e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00a      	beq.n	80078a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a6:	f003 0304 	and.w	r3, r3, #4
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00a      	beq.n	80078c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c8:	f003 0310 	and.w	r3, r3, #16
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00a      	beq.n	80078e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ea:	f003 0320 	and.w	r3, r3, #32
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00a      	beq.n	8007908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	430a      	orrs	r2, r1
 8007906:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007910:	2b00      	cmp	r3, #0
 8007912:	d01a      	beq.n	800794a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800792e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007932:	d10a      	bne.n	800794a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	430a      	orrs	r2, r1
 8007948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800794e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00a      	beq.n	800796c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	605a      	str	r2, [r3, #4]
  }
}
 800796c:	bf00      	nop
 800796e:	370c      	adds	r7, #12
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr

08007978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b098      	sub	sp, #96	@ 0x60
 800797c:	af02      	add	r7, sp, #8
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007988:	f7f9 fd7a 	bl	8001480 <HAL_GetTick>
 800798c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f003 0308 	and.w	r3, r3, #8
 8007998:	2b08      	cmp	r3, #8
 800799a:	d12f      	bne.n	80079fc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800799c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079a4:	2200      	movs	r2, #0
 80079a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f88e 	bl	8007acc <UART_WaitOnFlagUntilTimeout>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d022      	beq.n	80079fc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	461a      	mov	r2, r3
 80079d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80079d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079dc:	e841 2300 	strex	r3, r2, [r1]
 80079e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e6      	bne.n	80079b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2220      	movs	r2, #32
 80079ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079f8:	2303      	movs	r3, #3
 80079fa:	e063      	b.n	8007ac4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f003 0304 	and.w	r3, r3, #4
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	d149      	bne.n	8007a9e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a0a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a12:	2200      	movs	r2, #0
 8007a14:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 f857 	bl	8007acc <UART_WaitOnFlagUntilTimeout>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d03c      	beq.n	8007a9e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a2c:	e853 3f00 	ldrex	r3, [r3]
 8007a30:	623b      	str	r3, [r7, #32]
   return(result);
 8007a32:	6a3b      	ldr	r3, [r7, #32]
 8007a34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a42:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a44:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a4a:	e841 2300 	strex	r3, r2, [r1]
 8007a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d1e6      	bne.n	8007a24 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	3308      	adds	r3, #8
 8007a5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	e853 3f00 	ldrex	r3, [r3]
 8007a64:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	f023 0301 	bic.w	r3, r3, #1
 8007a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3308      	adds	r3, #8
 8007a74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a76:	61fa      	str	r2, [r7, #28]
 8007a78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7a:	69b9      	ldr	r1, [r7, #24]
 8007a7c:	69fa      	ldr	r2, [r7, #28]
 8007a7e:	e841 2300 	strex	r3, r2, [r1]
 8007a82:	617b      	str	r3, [r7, #20]
   return(result);
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d1e5      	bne.n	8007a56 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2220      	movs	r2, #32
 8007a8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e012      	b.n	8007ac4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3758      	adds	r7, #88	@ 0x58
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	603b      	str	r3, [r7, #0]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007adc:	e04f      	b.n	8007b7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae4:	d04b      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ae6:	f7f9 fccb 	bl	8001480 <HAL_GetTick>
 8007aea:	4602      	mov	r2, r0
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	1ad3      	subs	r3, r2, r3
 8007af0:	69ba      	ldr	r2, [r7, #24]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d302      	bcc.n	8007afc <UART_WaitOnFlagUntilTimeout+0x30>
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007afc:	2303      	movs	r3, #3
 8007afe:	e04e      	b.n	8007b9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f003 0304 	and.w	r3, r3, #4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d037      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2b80      	cmp	r3, #128	@ 0x80
 8007b12:	d034      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	2b40      	cmp	r3, #64	@ 0x40
 8007b18:	d031      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	69db      	ldr	r3, [r3, #28]
 8007b20:	f003 0308 	and.w	r3, r3, #8
 8007b24:	2b08      	cmp	r3, #8
 8007b26:	d110      	bne.n	8007b4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2208      	movs	r2, #8
 8007b2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	f000 f839 	bl	8007ba8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2208      	movs	r2, #8
 8007b3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e029      	b.n	8007b9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	69db      	ldr	r3, [r3, #28]
 8007b50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b58:	d111      	bne.n	8007b7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b64:	68f8      	ldr	r0, [r7, #12]
 8007b66:	f000 f81f 	bl	8007ba8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2220      	movs	r2, #32
 8007b6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e00f      	b.n	8007b9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	69da      	ldr	r2, [r3, #28]
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	4013      	ands	r3, r2
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	bf0c      	ite	eq
 8007b8e:	2301      	moveq	r3, #1
 8007b90:	2300      	movne	r3, #0
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	461a      	mov	r2, r3
 8007b96:	79fb      	ldrb	r3, [r7, #7]
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d0a0      	beq.n	8007ade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
	...

08007ba8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b095      	sub	sp, #84	@ 0x54
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bb8:	e853 3f00 	ldrex	r3, [r3]
 8007bbc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	461a      	mov	r2, r3
 8007bcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bce:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1e6      	bne.n	8007bb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3308      	adds	r3, #8
 8007be8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bea:	6a3b      	ldr	r3, [r7, #32]
 8007bec:	e853 3f00 	ldrex	r3, [r3]
 8007bf0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8007c70 <UART_EndRxTransfer+0xc8>)
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	3308      	adds	r3, #8
 8007c00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c0a:	e841 2300 	strex	r3, r2, [r1]
 8007c0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1e5      	bne.n	8007be2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d118      	bne.n	8007c50 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	e853 3f00 	ldrex	r3, [r3]
 8007c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	f023 0310 	bic.w	r3, r3, #16
 8007c32:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	461a      	mov	r2, r3
 8007c3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c3c:	61bb      	str	r3, [r7, #24]
 8007c3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c40:	6979      	ldr	r1, [r7, #20]
 8007c42:	69ba      	ldr	r2, [r7, #24]
 8007c44:	e841 2300 	strex	r3, r2, [r1]
 8007c48:	613b      	str	r3, [r7, #16]
   return(result);
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1e6      	bne.n	8007c1e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2220      	movs	r2, #32
 8007c54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007c64:	bf00      	nop
 8007c66:	3754      	adds	r7, #84	@ 0x54
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr
 8007c70:	effffffe 	.word	0xeffffffe

08007c74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d101      	bne.n	8007c8a <HAL_UARTEx_DisableFifoMode+0x16>
 8007c86:	2302      	movs	r3, #2
 8007c88:	e027      	b.n	8007cda <HAL_UARTEx_DisableFifoMode+0x66>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2224      	movs	r2, #36	@ 0x24
 8007c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 0201 	bic.w	r2, r2, #1
 8007cb0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007cb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b084      	sub	sp, #16
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
 8007cee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d101      	bne.n	8007cfe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	e02d      	b.n	8007d5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2224      	movs	r2, #36	@ 0x24
 8007d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 0201 	bic.w	r2, r2, #1
 8007d24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	430a      	orrs	r2, r1
 8007d38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 f850 	bl	8007de0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d101      	bne.n	8007d7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d76:	2302      	movs	r3, #2
 8007d78:	e02d      	b.n	8007dd6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2224      	movs	r2, #36	@ 0x24
 8007d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f022 0201 	bic.w	r2, r2, #1
 8007da0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	683a      	ldr	r2, [r7, #0]
 8007db2:	430a      	orrs	r2, r1
 8007db4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f812 	bl	8007de0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2220      	movs	r2, #32
 8007dc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
	...

08007de0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d108      	bne.n	8007e02 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e00:	e031      	b.n	8007e66 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e02:	2310      	movs	r3, #16
 8007e04:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e06:	2310      	movs	r3, #16
 8007e08:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	0e5b      	lsrs	r3, r3, #25
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	0f5b      	lsrs	r3, r3, #29
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	f003 0307 	and.w	r3, r3, #7
 8007e28:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
 8007e2c:	7b3a      	ldrb	r2, [r7, #12]
 8007e2e:	4911      	ldr	r1, [pc, #68]	@ (8007e74 <UARTEx_SetNbDataToProcess+0x94>)
 8007e30:	5c8a      	ldrb	r2, [r1, r2]
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e36:	7b3a      	ldrb	r2, [r7, #12]
 8007e38:	490f      	ldr	r1, [pc, #60]	@ (8007e78 <UARTEx_SetNbDataToProcess+0x98>)
 8007e3a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e3c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
 8007e4a:	7b7a      	ldrb	r2, [r7, #13]
 8007e4c:	4909      	ldr	r1, [pc, #36]	@ (8007e74 <UARTEx_SetNbDataToProcess+0x94>)
 8007e4e:	5c8a      	ldrb	r2, [r1, r2]
 8007e50:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e54:	7b7a      	ldrb	r2, [r7, #13]
 8007e56:	4908      	ldr	r1, [pc, #32]	@ (8007e78 <UARTEx_SetNbDataToProcess+0x98>)
 8007e58:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007e66:	bf00      	nop
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	0800efa4 	.word	0x0800efa4
 8007e78:	0800efac 	.word	0x0800efac

08007e7c <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b086      	sub	sp, #24
 8007e80:	af02      	add	r7, sp, #8
 8007e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8007e88:	f7f9 fafa 	bl	8001480 <HAL_GetTick>
 8007e8c:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d102      	bne.n	8007e9a <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	73fb      	strb	r3, [r7, #15]
 8007e98:	e0cb      	b.n	8008032 <HAL_XSPI_Init+0x1b6>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	f040 80c4 	bne.w	8008032 <HAL_XSPI_Init+0x1b6>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f7f9 f8e0 	bl	8001070 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007eb0:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 fbf6 	bl	80086a6 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	689a      	ldr	r2, [r3, #8]
 8007ec0:	4b5e      	ldr	r3, [pc, #376]	@ (800803c <HAL_XSPI_Init+0x1c0>)
 8007ec2:	4013      	ands	r3, r2
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	68d1      	ldr	r1, [r2, #12]
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	6912      	ldr	r2, [r2, #16]
 8007ecc:	0412      	lsls	r2, r2, #16
 8007ece:	4311      	orrs	r1, r2
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	6952      	ldr	r2, [r2, #20]
 8007ed4:	3a01      	subs	r2, #1
 8007ed6:	0212      	lsls	r2, r2, #8
 8007ed8:	4311      	orrs	r1, r2
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	69d2      	ldr	r2, [r2, #28]
 8007ede:	4311      	orrs	r1, r2
 8007ee0:	687a      	ldr	r2, [r7, #4]
 8007ee2:	6812      	ldr	r2, [r2, #0]
 8007ee4:	430b      	orrs	r3, r1
 8007ee6:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a1a      	ldr	r2, [r3, #32]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f0c:	041a      	lsls	r2, r3, #16
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	430a      	orrs	r2, r1
 8007f2a:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007f34:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	021a      	lsls	r2, r3, #8
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	430a      	orrs	r2, r1
 8007f4e:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f54:	9300      	str	r3, [sp, #0]
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	2120      	movs	r1, #32
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 fd05 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8007f62:	4603      	mov	r3, r0
 8007f64:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007f66:	7bfb      	ldrb	r3, [r7, #15]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d162      	bne.n	8008032 <HAL_XSPI_Init+0x1b6>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	430a      	orrs	r2, r1
 8007f80:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	4a2e      	ldr	r2, [pc, #184]	@ (8008040 <HAL_XSPI_Init+0x1c4>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d004      	beq.n	8007f96 <HAL_XSPI_Init+0x11a>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a2c      	ldr	r2, [pc, #176]	@ (8008044 <HAL_XSPI_Init+0x1c8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d10f      	bne.n	8007fb6 <HAL_XSPI_Init+0x13a>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	2120      	movs	r1, #32
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fce2 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d001      	beq.n	8007fb6 <HAL_XSPI_Init+0x13a>
          {
            return status;
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
 8007fb4:	e03e      	b.n	8008034 <HAL_XSPI_Init+0x1b8>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	4b22      	ldr	r3, [pc, #136]	@ (8008048 <HAL_XSPI_Init+0x1cc>)
 8007fbe:	4013      	ands	r3, r2
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6891      	ldr	r1, [r2, #8]
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007fc8:	4311      	orrs	r1, r2
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	6812      	ldr	r2, [r2, #0]
 8007fce:	430b      	orrs	r3, r1
 8007fd0:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007fda:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe6:	431a      	orrs	r2, r3
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	430a      	orrs	r2, r1
 8007fee:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f042 0201 	orr.w	r2, r2, #1
 8008000:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	699b      	ldr	r3, [r3, #24]
 8008006:	2b02      	cmp	r3, #2
 8008008:	d107      	bne.n	800801a <HAL_XSPI_Init+0x19e>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	689a      	ldr	r2, [r3, #8]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f042 0202 	orr.w	r2, r2, #2
 8008018:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008022:	d103      	bne.n	800802c <HAL_XSPI_Init+0x1b0>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	655a      	str	r2, [r3, #84]	@ 0x54
 800802a:	e002      	b.n	8008032 <HAL_XSPI_Init+0x1b6>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2202      	movs	r2, #2
 8008030:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
 8008032:	7bfb      	ldrb	r3, [r7, #15]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3710      	adds	r7, #16
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	f8e0c0fc 	.word	0xf8e0c0fc
 8008040:	52005000 	.word	0x52005000
 8008044:	5200a000 	.word	0x5200a000
 8008048:	feffffbf 	.word	0xfeffffbf

0800804c <HAL_XSPI_DeInit>:
  * @brief  De-Initialize the XSPI peripheral.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_DeInit(XSPI_HandleTypeDef *hxspi)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b084      	sub	sp, #16
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	73fb      	strb	r3, [r7, #15]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d102      	bne.n	8008064 <HAL_XSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	73fb      	strb	r3, [r7, #15]
 8008062:	e015      	b.n	8008090 <HAL_XSPI_DeInit+0x44>
    /* No error code can be set as the handler is null */
  }
  else
  {
    /* Disable XSPI */
    HAL_XSPI_DISABLE(hxspi);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f022 0201 	bic.w	r2, r2, #1
 8008072:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after XSPI disable */
    CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689a      	ldr	r2, [r3, #8]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f022 0202 	bic.w	r2, r2, #2
 8008082:	609a      	str	r2, [r3, #8]

    /* De-initialize the low level hardware */
    hxspi->MspDeInitCallback(hxspi);
#else
    /* De-initialize the low-level hardware */
    HAL_XSPI_MspDeInit(hxspi);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7f9 f907 	bl	8001298 <HAL_XSPI_MspDeInit>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hxspi->State = HAL_XSPI_STATE_RESET;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
 8008090:	7bfb      	ldrb	r3, [r7, #15]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3710      	adds	r7, #16
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}

0800809a <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
 800809a:	b580      	push	{r7, lr}
 800809c:	b08a      	sub	sp, #40	@ 0x28
 800809e:	af02      	add	r7, sp, #8
 80080a0:	60f8      	str	r0, [r7, #12]
 80080a2:	60b9      	str	r1, [r7, #8]
 80080a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80080a6:	f7f9 f9eb 	bl	8001480 <HAL_GetTick>
 80080aa:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080b0:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080b6:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	2b02      	cmp	r3, #2
 80080bc:	d104      	bne.n	80080c8 <HAL_XSPI_Command+0x2e>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080c6:	d115      	bne.n	80080f4 <HAL_XSPI_Command+0x5a>
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	2b14      	cmp	r3, #20
 80080cc:	d107      	bne.n	80080de <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b02      	cmp	r3, #2
 80080d4:	d00e      	beq.n	80080f4 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 80080da:	2b03      	cmp	r3, #3
 80080dc:	d00a      	beq.n	80080f4 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	2b24      	cmp	r3, #36	@ 0x24
 80080e2:	d15e      	bne.n	80081a2 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d003      	beq.n	80080f4 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 80080f0:	2b03      	cmp	r3, #3
 80080f2:	d156      	bne.n	80081a2 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	2200      	movs	r2, #0
 80080fc:	2120      	movs	r1, #32
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 fc34 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8008104:	4603      	mov	r3, r0
 8008106:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8008108:	7ffb      	ldrb	r3, [r7, #31]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d146      	bne.n	800819c <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 8008114:	68b9      	ldr	r1, [r7, #8]
 8008116:	68f8      	ldr	r0, [r7, #12]
 8008118:	f000 fc5e 	bl	80089d8 <XSPI_ConfigCmd>
 800811c:	4603      	mov	r3, r0
 800811e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8008120:	7ffb      	ldrb	r3, [r7, #31]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d143      	bne.n	80081ae <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10e      	bne.n	800814c <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	2200      	movs	r2, #0
 8008136:	2120      	movs	r1, #32
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f000 fc17 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 800813e:	4603      	mov	r3, r0
 8008140:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	2202      	movs	r2, #2
 8008148:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800814a:	e030      	b.n	80081ae <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d103      	bne.n	800815c <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2204      	movs	r2, #4
 8008158:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 800815a:	e028      	b.n	80081ae <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d10b      	bne.n	800817c <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008168:	2b24      	cmp	r3, #36	@ 0x24
 800816a:	d103      	bne.n	8008174 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2204      	movs	r2, #4
 8008170:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8008172:	e01c      	b.n	80081ae <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2214      	movs	r2, #20
 8008178:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 800817a:	e018      	b.n	80081ae <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b02      	cmp	r3, #2
 8008182:	d114      	bne.n	80081ae <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008188:	2b14      	cmp	r3, #20
 800818a:	d103      	bne.n	8008194 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2204      	movs	r2, #4
 8008190:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8008192:	e00c      	b.n	80081ae <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2224      	movs	r2, #36	@ 0x24
 8008198:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 800819a:	e008      	b.n	80081ae <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 800819c:	2302      	movs	r3, #2
 800819e:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 80081a0:	e005      	b.n	80081ae <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2210      	movs	r2, #16
 80081aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80081ac:	e000      	b.n	80081b0 <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 80081ae:	bf00      	nop
  }

  return status;
 80081b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3720      	adds	r7, #32
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b08a      	sub	sp, #40	@ 0x28
 80081be:	af02      	add	r7, sp, #8
 80081c0:	60f8      	str	r0, [r7, #12]
 80081c2:	60b9      	str	r1, [r7, #8]
 80081c4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80081c6:	f7f9 f95b 	bl	8001480 <HAL_GetTick>
 80081ca:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3350      	adds	r3, #80	@ 0x50
 80081d2:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d105      	bne.n	80081e6 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2208      	movs	r2, #8
 80081e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80081e4:	e057      	b.n	8008296 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081ea:	2b04      	cmp	r3, #4
 80081ec:	d14e      	bne.n	800828c <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f4:	1c5a      	adds	r2, r3, #1
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = (uint8_t *)pData;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	68ba      	ldr	r2, [r7, #8]
 8008206:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008216:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	9300      	str	r3, [sp, #0]
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	2201      	movs	r2, #1
 8008220:	2104      	movs	r1, #4
 8008222:	68f8      	ldr	r0, [r7, #12]
 8008224:	f000 fba2 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8008228:	4603      	mov	r3, r0
 800822a:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800822c:	7ffb      	ldrb	r3, [r7, #31]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d113      	bne.n	800825a <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008236:	781a      	ldrb	r2, [r3, #0]
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008240:	1c5a      	adds	r2, r3, #1
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800824a:	1e5a      	subs	r2, r3, #1
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1df      	bne.n	8008218 <HAL_XSPI_Transmit+0x5e>
 8008258:	e000      	b.n	800825c <HAL_XSPI_Transmit+0xa2>
          break;
 800825a:	bf00      	nop

      if (status == HAL_OK)
 800825c:	7ffb      	ldrb	r3, [r7, #31]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d119      	bne.n	8008296 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	2201      	movs	r2, #1
 800826a:	2102      	movs	r1, #2
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f000 fb7d 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8008272:	4603      	mov	r3, r0
 8008274:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8008276:	7ffb      	ldrb	r3, [r7, #31]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d10c      	bne.n	8008296 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2202      	movs	r2, #2
 8008282:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2202      	movs	r2, #2
 8008288:	655a      	str	r2, [r3, #84]	@ 0x54
 800828a:	e004      	b.n	8008296 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2210      	movs	r2, #16
 8008294:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8008296:	7ffb      	ldrb	r3, [r7, #31]
}
 8008298:	4618      	mov	r0, r3
 800829a:	3720      	adds	r7, #32
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b08c      	sub	sp, #48	@ 0x30
 80082a4:	af02      	add	r7, sp, #8
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80082ac:	f7f9 f8e8 	bl	8001480 <HAL_GetTick>
 80082b0:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	3350      	adds	r3, #80	@ 0x50
 80082b8:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082c0:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80082ca:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d106      	bne.n	80082e0 <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2208      	movs	r2, #8
 80082dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80082de:	e07c      	b.n	80083da <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082e4:	2b04      	cmp	r3, #4
 80082e6:	d172      	bne.n	80083ce <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ee:	1c5a      	adds	r2, r3, #1
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = pData;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008314:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800831e:	d104      	bne.n	800832a <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	69ba      	ldr	r2, [r7, #24]
 8008326:	649a      	str	r2, [r3, #72]	@ 0x48
 8008328:	e011      	b.n	800834e <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8008332:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008336:	2b00      	cmp	r3, #0
 8008338:	d004      	beq.n	8008344 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	69ba      	ldr	r2, [r7, #24]
 8008340:	649a      	str	r2, [r3, #72]	@ 0x48
 8008342:	e004      	b.n	800834e <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	697a      	ldr	r2, [r7, #20]
 800834a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	6a3b      	ldr	r3, [r7, #32]
 8008354:	2201      	movs	r2, #1
 8008356:	2106      	movs	r1, #6
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f000 fb07 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 800835e:	4603      	mov	r3, r0
 8008360:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8008364:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008368:	2b00      	cmp	r3, #0
 800836a:	d114      	bne.n	8008396 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008370:	69fa      	ldr	r2, [r7, #28]
 8008372:	7812      	ldrb	r2, [r2, #0]
 8008374:	b2d2      	uxtb	r2, r2
 8008376:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837c:	1c5a      	adds	r2, r3, #1
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008386:	1e5a      	subs	r2, r3, #1
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008390:	2b00      	cmp	r3, #0
 8008392:	d1dc      	bne.n	800834e <HAL_XSPI_Receive+0xae>
 8008394:	e000      	b.n	8008398 <HAL_XSPI_Receive+0xf8>
          break;
 8008396:	bf00      	nop

      if (status == HAL_OK)
 8008398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800839c:	2b00      	cmp	r3, #0
 800839e:	d11c      	bne.n	80083da <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	6a3b      	ldr	r3, [r7, #32]
 80083a6:	2201      	movs	r2, #1
 80083a8:	2102      	movs	r1, #2
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f000 fade 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80083b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10d      	bne.n	80083da <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	2202      	movs	r2, #2
 80083c4:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2202      	movs	r2, #2
 80083ca:	655a      	str	r2, [r3, #84]	@ 0x54
 80083cc:	e005      	b.n	80083da <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2210      	movs	r2, #16
 80083d8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 80083da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3728      	adds	r7, #40	@ 0x28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b08a      	sub	sp, #40	@ 0x28
 80083ea:	af02      	add	r7, sp, #8
 80083ec:	60f8      	str	r0, [r7, #12]
 80083ee:	60b9      	str	r1, [r7, #8]
 80083f0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80083f2:	f7f9 f845 	bl	8001480 <HAL_GetTick>
 80083f6:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083fe:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8008408:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800840e:	2b04      	cmp	r3, #4
 8008410:	d167      	bne.n	80084e2 <HAL_XSPI_AutoPolling+0xfc>
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800841a:	d162      	bne.n	80084e2 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	9300      	str	r3, [sp, #0]
 8008420:	69bb      	ldr	r3, [r7, #24]
 8008422:	2200      	movs	r2, #0
 8008424:	2120      	movs	r1, #32
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 faa0 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 800842c:	4603      	mov	r3, r0
 800842e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8008430:	7ffb      	ldrb	r3, [r7, #31]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d152      	bne.n	80084dc <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	68ba      	ldr	r2, [r7, #8]
 800843c:	6812      	ldr	r2, [r2, #0]
 800843e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	6852      	ldr	r2, [r2, #4]
 800844a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68ba      	ldr	r2, [r7, #8]
 8008454:	6912      	ldr	r2, [r2, #16]
 8008456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8008464:	68bb      	ldr	r3, [r7, #8]
 8008466:	6899      	ldr	r1, [r3, #8]
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	430b      	orrs	r3, r1
 800846e:	431a      	orrs	r2, r3
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8008478:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	68db      	ldr	r3, [r3, #12]
 800847e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008482:	d104      	bne.n	800848e <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	649a      	str	r2, [r3, #72]	@ 0x48
 800848c:	e011      	b.n	80084b2 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8008496:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800849a:	2b00      	cmp	r3, #0
 800849c:	d004      	beq.n	80084a8 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	697a      	ldr	r2, [r7, #20]
 80084a4:	649a      	str	r2, [r3, #72]	@ 0x48
 80084a6:	e004      	b.n	80084b2 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	693a      	ldr	r2, [r7, #16]
 80084ae:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	9300      	str	r3, [sp, #0]
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	2201      	movs	r2, #1
 80084ba:	2108      	movs	r1, #8
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f000 fa55 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 80084c2:	4603      	mov	r3, r0
 80084c4:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80084c6:	7ffb      	ldrb	r3, [r7, #31]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d110      	bne.n	80084ee <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2208      	movs	r2, #8
 80084d2:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2202      	movs	r2, #2
 80084d8:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80084da:	e008      	b.n	80084ee <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 80084dc:	2302      	movs	r3, #2
 80084de:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 80084e0:	e005      	b.n	80084ee <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2210      	movs	r2, #16
 80084ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80084ec:	e000      	b.n	80084f0 <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 80084ee:	bf00      	nop
  }

  return status;
 80084f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3720      	adds	r7, #32
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
	...

080084fc <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, XSPI_MemoryMappedTypeDef *const pCfg)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b086      	sub	sp, #24
 8008500:	af02      	add	r7, sp, #8
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008506:	f7f8 ffbb 	bl	8001480 <HAL_GetTick>
 800850a:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008510:	2b04      	cmp	r3, #4
 8008512:	d134      	bne.n	800857e <HAL_XSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	2200      	movs	r2, #0
 800851e:	2120      	movs	r1, #32
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 fa23 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8008526:	4603      	mov	r3, r0
 8008528:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800852a:	7bfb      	ldrb	r3, [r7, #15]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d12b      	bne.n	8008588 <HAL_XSPI_MemoryMapped+0x8c>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2288      	movs	r2, #136	@ 0x88
 8008534:	655a      	str	r2, [r3, #84]	@ 0x54

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2b08      	cmp	r3, #8
 800853c:	d111      	bne.n	8008562 <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	683a      	ldr	r2, [r7, #0]
 8008544:	6852      	ldr	r2, [r2, #4]
 8008546:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2210      	movs	r2, #16
 8008550:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008560:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	4b0a      	ldr	r3, [pc, #40]	@ (8008594 <HAL_XSPI_MemoryMapped+0x98>)
 800856a:	4013      	ands	r3, r2
 800856c:	683a      	ldr	r2, [r7, #0]
 800856e:	6812      	ldr	r2, [r2, #0]
 8008570:	431a      	orrs	r2, r3
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 800857a:	601a      	str	r2, [r3, #0]
 800857c:	e004      	b.n	8008588 <HAL_XSPI_MemoryMapped+0x8c>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2210      	movs	r2, #16
 8008586:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8008588:	7bfb      	ldrb	r3, [r7, #15]
}
 800858a:	4618      	mov	r0, r3
 800858c:	3710      	adds	r7, #16
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
 8008592:	bf00      	nop
 8008594:	cffffff7 	.word	0xcffffff7

08008598 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b086      	sub	sp, #24
 800859c:	af02      	add	r7, sp, #8
 800859e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085a0:	2300      	movs	r3, #0
 80085a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80085a4:	f7f8 ff6c 	bl	8001480 <HAL_GetTick>
 80085a8:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d06f      	beq.n	8008692 <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 0304 	and.w	r3, r3, #4
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d021      	beq.n	8008604 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 0204 	bic.w	r2, r2, #4
 80085ce:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085d4:	4618      	mov	r0, r3
 80085d6:	f7fa f920 	bl	800281a <HAL_DMA_Abort>
 80085da:	4603      	mov	r3, r0
 80085dc:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 80085de:	7bfb      	ldrb	r3, [r7, #15]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d002      	beq.n	80085ea <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2204      	movs	r2, #4
 80085e8:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7fa f913 	bl	800281a <HAL_DMA_Abort>
 80085f4:	4603      	mov	r3, r0
 80085f6:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 80085f8:	7bfb      	ldrb	r3, [r7, #15]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d002      	beq.n	8008604 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2204      	movs	r2, #4
 8008602:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	f003 0320 	and.w	r3, r3, #32
 800860e:	2b00      	cmp	r3, #0
 8008610:	d033      	beq.n	800867a <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f042 0202 	orr.w	r2, r2, #2
 8008620:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008626:	9300      	str	r3, [sp, #0]
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	2201      	movs	r2, #1
 800862c:	2102      	movs	r1, #2
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 f99c 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8008634:	4603      	mov	r3, r0
 8008636:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8008638:	7bfb      	ldrb	r3, [r7, #15]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d12e      	bne.n	800869c <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	2202      	movs	r2, #2
 8008644:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	2200      	movs	r2, #0
 8008650:	2120      	movs	r1, #32
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 f98a 	bl	800896c <XSPI_WaitFlagStateUntilTimeout>
 8008658:	4603      	mov	r3, r0
 800865a:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 800865c:	7bfb      	ldrb	r3, [r7, #15]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d11c      	bne.n	800869c <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008670:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2202      	movs	r2, #2
 8008676:	655a      	str	r2, [r3, #84]	@ 0x54
 8008678:	e010      	b.n	800869c <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008688:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2202      	movs	r2, #2
 800868e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008690:	e004      	b.n	800869c <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2210      	movs	r2, #16
 800869a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 800869c:	7bfb      	ldrb	r3, [r7, #15]
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}

080086a6 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 80086a6:	b480      	push	{r7}
 80086a8:	b083      	sub	sp, #12
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	6078      	str	r0, [r7, #4]
 80086ae:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
 80086b6:	2300      	movs	r3, #0
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *const hxspi, XSPIM_CfgTypeDef *const pCfg, uint32_t Timeout)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b08c      	sub	sp, #48	@ 0x30
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	60b9      	str	r1, [r7, #8]
 80086ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086d0:	2300      	movs	r3, #0
 80086d2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t index;
  uint8_t xspi_enabled = 0U;
 80086d6:	2300      	movs	r3, #0
 80086d8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
 80086dc:	f107 0314 	add.w	r3, r7, #20
 80086e0:	2200      	movs	r2, #0
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	605a      	str	r2, [r3, #4]
 80086e6:	609a      	str	r2, [r3, #8]
 80086e8:	60da      	str	r2, [r3, #12]
 80086ea:	611a      	str	r2, [r3, #16]
 80086ec:	615a      	str	r2, [r3, #20]
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 80086ee:	2300      	movs	r3, #0
 80086f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80086f4:	e014      	b.n	8008720 <HAL_XSPIM_Config+0x5c>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
 80086f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80086fa:	3301      	adds	r3, #1
 80086fc:	b2d8      	uxtb	r0, r3
 80086fe:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008702:	f107 0114 	add.w	r1, r7, #20
 8008706:	4613      	mov	r3, r2
 8008708:	005b      	lsls	r3, r3, #1
 800870a:	4413      	add	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	440b      	add	r3, r1
 8008710:	4619      	mov	r1, r3
 8008712:	f000 fafb 	bl	8008d0c <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 8008716:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800871a:	3301      	adds	r3, #1
 800871c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008724:	2b01      	cmp	r3, #1
 8008726:	d9e6      	bls.n	80086f6 <HAL_XSPIM_Config+0x32>
  }

  /********** Disable both XSPI to configure XSPI IO Manager **********/
  if ((XSPI1->CR & XSPI_CR_EN) != 0U)
 8008728:	4b5b      	ldr	r3, [pc, #364]	@ (8008898 <HAL_XSPIM_Config+0x1d4>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f003 0301 	and.w	r3, r3, #1
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00b      	beq.n	800874c <HAL_XSPIM_Config+0x88>
  {
    CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
 8008734:	4b58      	ldr	r3, [pc, #352]	@ (8008898 <HAL_XSPIM_Config+0x1d4>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a57      	ldr	r2, [pc, #348]	@ (8008898 <HAL_XSPIM_Config+0x1d4>)
 800873a:	f023 0301 	bic.w	r3, r3, #1
 800873e:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x1U;
 8008740:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008744:	f043 0301 	orr.w	r3, r3, #1
 8008748:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }
  if ((XSPI2->CR & XSPI_CR_EN) != 0U)
 800874c:	4b53      	ldr	r3, [pc, #332]	@ (800889c <HAL_XSPIM_Config+0x1d8>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f003 0301 	and.w	r3, r3, #1
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00b      	beq.n	8008770 <HAL_XSPIM_Config+0xac>
  {
    CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
 8008758:	4b50      	ldr	r3, [pc, #320]	@ (800889c <HAL_XSPIM_Config+0x1d8>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a4f      	ldr	r2, [pc, #316]	@ (800889c <HAL_XSPIM_Config+0x1d8>)
 800875e:	f023 0301 	bic.w	r3, r3, #1
 8008762:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x2U;
 8008764:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008768:	f043 0302 	orr.w	r3, r3, #2
 800876c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
 8008770:	4b4b      	ldr	r3, [pc, #300]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 8008772:	2200      	movs	r2, #0
 8008774:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
 8008776:	4b4a      	ldr	r3, [pc, #296]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	689b      	ldr	r3, [r3, #8]
 8008782:	3b01      	subs	r3, #1
 8008784:	041b      	lsls	r3, r3, #16
 8008786:	4946      	ldr	r1, [pc, #280]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 8008788:	4313      	orrs	r3, r2
 800878a:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a41      	ldr	r2, [pc, #260]	@ (8008898 <HAL_XSPIM_Config+0x1d4>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d110      	bne.n	80087b8 <HAL_XSPIM_Config+0xf4>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	61bb      	str	r3, [r7, #24]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d027      	beq.n	80087f4 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 80087a4:	4b3e      	ldr	r3, [pc, #248]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	493b      	ldr	r1, [pc, #236]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	600b      	str	r3, [r1, #0]
 80087b6:	e01d      	b.n	80087f4 <HAL_XSPIM_Config+0x130>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a37      	ldr	r2, [pc, #220]	@ (800889c <HAL_XSPIM_Config+0x1d8>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d110      	bne.n	80087e4 <HAL_XSPIM_Config+0x120>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 80087c8:	68bb      	ldr	r3, [r7, #8]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d011      	beq.n	80087f4 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 80087d0:	4b33      	ldr	r3, [pc, #204]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4930      	ldr	r1, [pc, #192]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	600b      	str	r3, [r1, #0]
 80087e2:	e007      	b.n	80087f4 <HAL_XSPIM_Config+0x130>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087e8:	f043 0208 	orr.w	r2, r3, #8
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	659a      	str	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e04c      	b.n	800888e <HAL_XSPIM_Config+0x1ca>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 80087f4:	2300      	movs	r3, #0
 80087f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80087fa:	e02a      	b.n	8008852 <HAL_XSPIM_Config+0x18e>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
 80087fc:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008800:	4613      	mov	r3, r2
 8008802:	005b      	lsls	r3, r3, #1
 8008804:	4413      	add	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	3330      	adds	r3, #48	@ 0x30
 800880a:	443b      	add	r3, r7
 800880c:	3b18      	subs	r3, #24
 800880e:	6819      	ldr	r1, [r3, #0]
 8008810:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008814:	1c5a      	adds	r2, r3, #1
 8008816:	4613      	mov	r3, r2
 8008818:	005b      	lsls	r3, r3, #1
 800881a:	4413      	add	r3, r2
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	3330      	adds	r3, #48	@ 0x30
 8008820:	443b      	add	r3, r7
 8008822:	3b18      	subs	r3, #24
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4299      	cmp	r1, r3
 8008828:	d105      	bne.n	8008836 <HAL_XSPIM_Config+0x172>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
 800882a:	4b1d      	ldr	r3, [pc, #116]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a1c      	ldr	r2, [pc, #112]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 8008830:	f043 0301 	orr.w	r3, r3, #1
 8008834:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	2b01      	cmp	r3, #1
 800883a:	d105      	bne.n	8008848 <HAL_XSPIM_Config+0x184>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
 800883c:	4b18      	ldr	r3, [pc, #96]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a17      	ldr	r2, [pc, #92]	@ (80088a0 <HAL_XSPIM_Config+0x1dc>)
 8008842:	f043 0302 	orr.w	r3, r3, #2
 8008846:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 8008848:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800884c:	3301      	adds	r3, #1
 800884e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008852:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008856:	2b00      	cmp	r3, #0
 8008858:	d0d0      	beq.n	80087fc <HAL_XSPIM_Config+0x138>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
 800885a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800885e:	f003 0301 	and.w	r3, r3, #1
 8008862:	2b00      	cmp	r3, #0
 8008864:	d005      	beq.n	8008872 <HAL_XSPIM_Config+0x1ae>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
 8008866:	4b0c      	ldr	r3, [pc, #48]	@ (8008898 <HAL_XSPIM_Config+0x1d4>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a0b      	ldr	r2, [pc, #44]	@ (8008898 <HAL_XSPIM_Config+0x1d4>)
 800886c:	f043 0301 	orr.w	r3, r3, #1
 8008870:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
 8008872:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008876:	f003 0302 	and.w	r3, r3, #2
 800887a:	2b00      	cmp	r3, #0
 800887c:	d005      	beq.n	800888a <HAL_XSPIM_Config+0x1c6>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
 800887e:	4b07      	ldr	r3, [pc, #28]	@ (800889c <HAL_XSPIM_Config+0x1d8>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a06      	ldr	r2, [pc, #24]	@ (800889c <HAL_XSPIM_Config+0x1d8>)
 8008884:	f043 0301 	orr.w	r3, r3, #1
 8008888:	6013      	str	r3, [r2, #0]
  }

  return status;
 800888a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
}
 800888e:	4618      	mov	r0, r3
 8008890:	3730      	adds	r7, #48	@ 0x30
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	52005000 	.word	0x52005000
 800889c:	5200a000 	.word	0x5200a000
 80088a0:	5200b400 	.word	0x5200b400

080088a4 <HAL_XSPI_GetDelayValue>:
  * @param  hxspi : XSPI handle
  * @param  pCfg   : Current delay values corresponding to the DelayValueType field.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_GetDelayValue(XSPI_HandleTypeDef *hxspi, XSPI_HSCalTypeDef *const pCfg)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80088ae:	2300      	movs	r3, #0
 80088b0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t reg = 0;
 80088b2:	2300      	movs	r3, #0
 80088b4:	60bb      	str	r3, [r7, #8]

  if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	4a2a      	ldr	r2, [pc, #168]	@ (8008964 <HAL_XSPI_GetDelayValue+0xc0>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d004      	beq.n	80088ca <HAL_XSPI_GetDelayValue+0x26>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a28      	ldr	r2, [pc, #160]	@ (8008968 <HAL_XSPI_GetDelayValue+0xc4>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d140      	bne.n	800894c <HAL_XSPI_GetDelayValue+0xa8>
  {
    /* Check the parameter specified in the structure */
    assert_param(IS_XSPI_DELAY_TYPE(pCfg->DelayValueType));

    switch (pCfg->DelayValueType)
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2b03      	cmp	r3, #3
 80088d0:	d827      	bhi.n	8008922 <HAL_XSPI_GetDelayValue+0x7e>
 80088d2:	a201      	add	r2, pc, #4	@ (adr r2, 80088d8 <HAL_XSPI_GetDelayValue+0x34>)
 80088d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d8:	080088e9 	.word	0x080088e9
 80088dc:	080088ff 	.word	0x080088ff
 80088e0:	0800890b 	.word	0x0800890b
 80088e4:	08008917 	.word	0x08008917
    {
      case HAL_XSPI_CAL_FULL_CYCLE_DELAY:
        reg = hxspi->Instance->CALFCR;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80088f0:	60bb      	str	r3, [r7, #8]
        pCfg->MaxCalibration = (reg & XSPI_CALFCR_CALMAX);
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	60da      	str	r2, [r3, #12]
        break;
 80088fc:	e017      	b.n	800892e <HAL_XSPI_GetDelayValue+0x8a>
      case HAL_XSPI_CAL_FEEDBACK_CLK_DELAY:
        reg = hxspi->Instance->CALMR;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8008906:	60bb      	str	r3, [r7, #8]
        break;
 8008908:	e011      	b.n	800892e <HAL_XSPI_GetDelayValue+0x8a>
      case HAL_XSPI_CAL_DATA_OUTPUT_DELAY:
        reg = hxspi->Instance->CALSOR;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8008912:	60bb      	str	r3, [r7, #8]
        break;
 8008914:	e00b      	b.n	800892e <HAL_XSPI_GetDelayValue+0x8a>
      case HAL_XSPI_CAL_DQS_INPUT_DELAY:
        reg = hxspi->Instance->CALSIR;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 800891e:	60bb      	str	r3, [r7, #8]
        break;
 8008920:	e005      	b.n	800892e <HAL_XSPI_GetDelayValue+0x8a>
      default:
        status = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	73fb      	strb	r3, [r7, #15]
        hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2208      	movs	r2, #8
 800892a:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800892c:	bf00      	nop
    }

    if (status == HAL_OK)
 800892e:	7bfb      	ldrb	r3, [r7, #15]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d110      	bne.n	8008956 <HAL_XSPI_GetDelayValue+0xb2>
    {
      pCfg->FineCalibrationUnit = (reg & XSPI_CALFCR_FINE);
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	605a      	str	r2, [r3, #4]
      pCfg->CoarseCalibrationUnit = ((reg & XSPI_CALFCR_COARSE) >> XSPI_CALFCR_COARSE_Pos);
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	0c1b      	lsrs	r3, r3, #16
 8008942:	f003 021f 	and.w	r2, r3, #31
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	609a      	str	r2, [r3, #8]
    if (status == HAL_OK)
 800894a:	e004      	b.n	8008956 <HAL_XSPI_GetDelayValue+0xb2>
    }
  }
  else
  {
    status = HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2208      	movs	r2, #8
 8008954:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8008956:	7bfb      	ldrb	r3, [r7, #15]
}
 8008958:	4618      	mov	r0, r3
 800895a:	3714      	adds	r7, #20
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr
 8008964:	52005000 	.word	0x52005000
 8008968:	5200a000 	.word	0x5200a000

0800896c <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	603b      	str	r3, [r7, #0]
 8008978:	4613      	mov	r3, r2
 800897a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 800897c:	e019      	b.n	80089b2 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800897e:	69bb      	ldr	r3, [r7, #24]
 8008980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008984:	d015      	beq.n	80089b2 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008986:	f7f8 fd7b 	bl	8001480 <HAL_GetTick>
 800898a:	4602      	mov	r2, r0
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	1ad3      	subs	r3, r2, r3
 8008990:	69ba      	ldr	r2, [r7, #24]
 8008992:	429a      	cmp	r2, r3
 8008994:	d302      	bcc.n	800899c <XSPI_WaitFlagStateUntilTimeout+0x30>
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d10a      	bne.n	80089b2 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2202      	movs	r2, #2
 80089a0:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089a6:	f043 0201 	orr.w	r2, r3, #1
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e00e      	b.n	80089d0 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	6a1a      	ldr	r2, [r3, #32]
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	4013      	ands	r3, r2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	bf14      	ite	ne
 80089c0:	2301      	movne	r3, #1
 80089c2:	2300      	moveq	r3, #0
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	461a      	mov	r2, r3
 80089c8:	79fb      	ldrb	r3, [r7, #7]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d1d7      	bne.n	800897e <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3710      	adds	r7, #16
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
 80089d8:	b480      	push	{r7}
 80089da:	b089      	sub	sp, #36	@ 0x24
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089e2:	2300      	movs	r3, #0
 80089e4:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80089f4:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10a      	bne.n	8008a14 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	685a      	ldr	r2, [r3, #4]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	430a      	orrs	r2, r1
 8008a12:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d114      	bne.n	8008a46 <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008a24:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8008a2e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8008a38:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8008a42:	60fb      	str	r3, [r7, #12]
 8008a44:	e02c      	b.n	8008aa0 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2b03      	cmp	r3, #3
 8008a4c:	d114      	bne.n	8008a78 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8008a56:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8008a60:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a6a:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	e013      	b.n	8008aa0 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008a80:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8008a8a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8008a94:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8008a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d012      	beq.n	8008ad6 <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac8:	4319      	orrs	r1, r3
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ace:	430b      	orrs	r3, r1
 8008ad0:	431a      	orrs	r2, r3
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f023 021f 	bic.w	r2, r3, #31
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d009      	beq.n	8008b04 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d105      	bne.n	8008b04 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	3a01      	subs	r2, #1
 8008b02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d01e      	beq.n	8008b4a <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b14:	d10a      	bne.n	8008b2c <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8008b26:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8008b2a:	e00e      	b.n	8008b4a <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b34:	d109      	bne.n	8008b4a <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008b46:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f000 8095 	beq.w	8008c7e <XSPI_ConfigCmd+0x2a6>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	69db      	ldr	r3, [r3, #28]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d053      	beq.n	8008c04 <XSPI_ConfigCmd+0x22c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d01e      	beq.n	8008ba2 <XSPI_ConfigCmd+0x1ca>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8008b64:	69bb      	ldr	r3, [r7, #24]
 8008b66:	681a      	ldr	r2, [r3, #0]
 8008b68:	4b64      	ldr	r3, [pc, #400]	@ (8008cfc <XSPI_ConfigCmd+0x324>)
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	683a      	ldr	r2, [r7, #0]
 8008b6e:	68d1      	ldr	r1, [r2, #12]
 8008b70:	683a      	ldr	r2, [r7, #0]
 8008b72:	6952      	ldr	r2, [r2, #20]
 8008b74:	4311      	orrs	r1, r2
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	6912      	ldr	r2, [r2, #16]
 8008b7a:	4311      	orrs	r1, r2
 8008b7c:	683a      	ldr	r2, [r7, #0]
 8008b7e:	69d2      	ldr	r2, [r2, #28]
 8008b80:	4311      	orrs	r1, r2
 8008b82:	683a      	ldr	r2, [r7, #0]
 8008b84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008b86:	4311      	orrs	r1, r2
 8008b88:	683a      	ldr	r2, [r7, #0]
 8008b8a:	6a12      	ldr	r2, [r2, #32]
 8008b8c:	4311      	orrs	r1, r2
 8008b8e:	683a      	ldr	r2, [r7, #0]
 8008b90:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008b92:	4311      	orrs	r1, r2
 8008b94:	683a      	ldr	r2, [r7, #0]
 8008b96:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008b98:	430a      	orrs	r2, r1
 8008b9a:	431a      	orrs	r2, r3
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	601a      	str	r2, [r3, #0]
 8008ba0:	e026      	b.n	8008bf0 <XSPI_ConfigCmd+0x218>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	4b56      	ldr	r3, [pc, #344]	@ (8008d00 <XSPI_ConfigCmd+0x328>)
 8008ba8:	4013      	ands	r3, r2
 8008baa:	683a      	ldr	r2, [r7, #0]
 8008bac:	68d1      	ldr	r1, [r2, #12]
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	6952      	ldr	r2, [r2, #20]
 8008bb2:	4311      	orrs	r1, r2
 8008bb4:	683a      	ldr	r2, [r7, #0]
 8008bb6:	6912      	ldr	r2, [r2, #16]
 8008bb8:	4311      	orrs	r1, r2
 8008bba:	683a      	ldr	r2, [r7, #0]
 8008bbc:	69d2      	ldr	r2, [r2, #28]
 8008bbe:	4311      	orrs	r1, r2
 8008bc0:	683a      	ldr	r2, [r7, #0]
 8008bc2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008bc4:	4311      	orrs	r1, r2
 8008bc6:	683a      	ldr	r2, [r7, #0]
 8008bc8:	6a12      	ldr	r2, [r2, #32]
 8008bca:	430a      	orrs	r2, r1
 8008bcc:	431a      	orrs	r2, r3
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bda:	d109      	bne.n	8008bf0 <XSPI_ConfigCmd+0x218>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008be0:	2b08      	cmp	r3, #8
 8008be2:	d105      	bne.n	8008bf0 <XSPI_ConfigCmd+0x218>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8008be4:	69bb      	ldr	r3, [r7, #24]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	689a      	ldr	r2, [r3, #8]
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	683a      	ldr	r2, [r7, #0]
 8008bfe:	6992      	ldr	r2, [r2, #24]
 8008c00:	649a      	str	r2, [r3, #72]	@ 0x48
 8008c02:	e074      	b.n	8008cee <XSPI_ConfigCmd+0x316>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d015      	beq.n	8008c38 <XSPI_ConfigCmd+0x260>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 8008c0c:	69bb      	ldr	r3, [r7, #24]
 8008c0e:	681a      	ldr	r2, [r3, #0]
 8008c10:	4b3c      	ldr	r3, [pc, #240]	@ (8008d04 <XSPI_ConfigCmd+0x32c>)
 8008c12:	4013      	ands	r3, r2
 8008c14:	683a      	ldr	r2, [r7, #0]
 8008c16:	68d1      	ldr	r1, [r2, #12]
 8008c18:	683a      	ldr	r2, [r7, #0]
 8008c1a:	6952      	ldr	r2, [r2, #20]
 8008c1c:	4311      	orrs	r1, r2
 8008c1e:	683a      	ldr	r2, [r7, #0]
 8008c20:	6912      	ldr	r2, [r2, #16]
 8008c22:	4311      	orrs	r1, r2
 8008c24:	683a      	ldr	r2, [r7, #0]
 8008c26:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008c28:	4311      	orrs	r1, r2
 8008c2a:	683a      	ldr	r2, [r7, #0]
 8008c2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008c2e:	430a      	orrs	r2, r1
 8008c30:	431a      	orrs	r2, r3
 8008c32:	69bb      	ldr	r3, [r7, #24]
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	e01d      	b.n	8008c74 <XSPI_ConfigCmd+0x29c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 8008c38:	69bb      	ldr	r3, [r7, #24]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	68d9      	ldr	r1, [r3, #12]
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	695b      	ldr	r3, [r3, #20]
 8008c48:	4319      	orrs	r1, r3
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	430b      	orrs	r3, r1
 8008c50:	431a      	orrs	r2, r3
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c5e:	d109      	bne.n	8008c74 <XSPI_ConfigCmd+0x29c>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008c64:	2b08      	cmp	r3, #8
 8008c66:	d105      	bne.n	8008c74 <XSPI_ConfigCmd+0x29c>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	689a      	ldr	r2, [r3, #8]
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	601a      	str	r2, [r3, #0]
 8008c7c:	e037      	b.n	8008cee <XSPI_ConfigCmd+0x316>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	69db      	ldr	r3, [r3, #28]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d02e      	beq.n	8008ce4 <XSPI_ConfigCmd+0x30c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d015      	beq.n	8008cba <XSPI_ConfigCmd+0x2e2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	4b1d      	ldr	r3, [pc, #116]	@ (8008d08 <XSPI_ConfigCmd+0x330>)
 8008c94:	4013      	ands	r3, r2
 8008c96:	683a      	ldr	r2, [r7, #0]
 8008c98:	69d1      	ldr	r1, [r2, #28]
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008c9e:	4311      	orrs	r1, r2
 8008ca0:	683a      	ldr	r2, [r7, #0]
 8008ca2:	6a12      	ldr	r2, [r2, #32]
 8008ca4:	4311      	orrs	r1, r2
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008caa:	4311      	orrs	r1, r2
 8008cac:	683a      	ldr	r2, [r7, #0]
 8008cae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008cb0:	430a      	orrs	r2, r1
 8008cb2:	431a      	orrs	r2, r3
 8008cb4:	69bb      	ldr	r3, [r7, #24]
 8008cb6:	601a      	str	r2, [r3, #0]
 8008cb8:	e00e      	b.n	8008cd8 <XSPI_ConfigCmd+0x300>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	69d9      	ldr	r1, [r3, #28]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cca:	4319      	orrs	r1, r3
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	430b      	orrs	r3, r1
 8008cd2:	431a      	orrs	r2, r3
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	683a      	ldr	r2, [r7, #0]
 8008cde:	6992      	ldr	r2, [r2, #24]
 8008ce0:	649a      	str	r2, [r3, #72]	@ 0x48
 8008ce2:	e004      	b.n	8008cee <XSPI_ConfigCmd+0x316>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2208      	movs	r2, #8
 8008cec:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8008cee:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3724      	adds	r7, #36	@ 0x24
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfa:	4770      	bx	lr
 8008cfc:	f0ffc0c0 	.word	0xf0ffc0c0
 8008d00:	ffffc0c0 	.word	0xffffc0c0
 8008d04:	f0ffffc0 	.word	0xf0ffffc0
 8008d08:	f0ffc0ff 	.word	0xf0ffc0ff

08008d0c <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *const pCfg)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b085      	sub	sp, #20
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	4603      	mov	r3, r0
 8008d14:	6039      	str	r1, [r7, #0]
 8008d16:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
 8008d18:	79fb      	ldrb	r3, [r7, #7]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d124      	bne.n	8008d68 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
 8008d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d103      	bne.n	8008d32 <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	605a      	str	r2, [r3, #4]
 8008d30:	e002      	b.n	8008d38 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	2201      	movs	r2, #1
 8008d36:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8008d38:	4b25      	ldr	r3, [pc, #148]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f003 0310 	and.w	r3, r3, #16
 8008d40:	2b10      	cmp	r3, #16
 8008d42:	d003      	beq.n	8008d4c <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	2200      	movs	r2, #0
 8008d48:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
 8008d4a:	e03a      	b.n	8008dc2 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
 8008d4c:	4b20      	ldr	r3, [pc, #128]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f003 0320 	and.w	r3, r3, #32
 8008d54:	2b20      	cmp	r3, #32
 8008d56:	d103      	bne.n	8008d60 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	2270      	movs	r2, #112	@ 0x70
 8008d5c:	601a      	str	r2, [r3, #0]
}
 8008d5e:	e030      	b.n	8008dc2 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2210      	movs	r2, #16
 8008d64:	601a      	str	r2, [r3, #0]
}
 8008d66:	e02c      	b.n	8008dc2 <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
 8008d68:	4b19      	ldr	r3, [pc, #100]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 0301 	and.w	r3, r3, #1
 8008d70:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
 8008d72:	4b17      	ldr	r3, [pc, #92]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	085b      	lsrs	r3, r3, #1
 8008d78:	f003 0301 	and.w	r3, r3, #1
 8008d7c:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d003      	beq.n	8008d8e <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	605a      	str	r2, [r3, #4]
 8008d8c:	e002      	b.n	8008d94 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	2201      	movs	r2, #1
 8008d92:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8008d94:	4b0e      	ldr	r3, [pc, #56]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0310 	and.w	r3, r3, #16
 8008d9c:	2b10      	cmp	r3, #16
 8008d9e:	d003      	beq.n	8008da8 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	2200      	movs	r2, #0
 8008da4:	601a      	str	r2, [r3, #0]
}
 8008da6:	e00c      	b.n	8008dc2 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
 8008da8:	4b09      	ldr	r3, [pc, #36]	@ (8008dd0 <XSPIM_GetConfig+0xc4>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db0:	2b40      	cmp	r3, #64	@ 0x40
 8008db2:	d103      	bne.n	8008dbc <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	2270      	movs	r2, #112	@ 0x70
 8008db8:	601a      	str	r2, [r3, #0]
}
 8008dba:	e002      	b.n	8008dc2 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	2210      	movs	r2, #16
 8008dc0:	601a      	str	r2, [r3, #0]
}
 8008dc2:	bf00      	nop
 8008dc4:	3714      	adds	r7, #20
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr
 8008dce:	bf00      	nop
 8008dd0:	5200b400 	.word	0x5200b400

08008dd4 <bsp_exception_handler>:
  * @param  _line_: Line number
  * @param  _level_: Exception level
  * @retval None
  */
void bsp_exception_handler(const char *_func_, int _line_, int _level_)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	607a      	str	r2, [r7, #4]

}
 8008de0:	bf00      	nop
 8008de2:	3714      	adds	r7, #20
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <bsp_flash_OB_init>:
  * @brief FLASH Initialization Function
  * @param None
  * @retval None
  */
void bsp_flash_OB_init(void)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b08c      	sub	sp, #48	@ 0x30
 8008df0:	af00      	add	r7, sp, #0
    FLASH_OBProgramInitTypeDef pOBInit = {0};
 8008df2:	1d3b      	adds	r3, r7, #4
 8008df4:	222c      	movs	r2, #44	@ 0x2c
 8008df6:	2100      	movs	r1, #0
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f001 fd00 	bl	800a7fe <memset>

    if (HAL_FLASH_Unlock() != HAL_OK) {
 8008dfe:	f7f9 fe23 	bl	8002a48 <HAL_FLASH_Unlock>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d004      	beq.n	8008e12 <bsp_flash_OB_init+0x26>
        BSP_EXCEP_HANDLER();
 8008e08:	2200      	movs	r2, #0
 8008e0a:	212f      	movs	r1, #47	@ 0x2f
 8008e0c:	481d      	ldr	r0, [pc, #116]	@ (8008e84 <bsp_flash_OB_init+0x98>)
 8008e0e:	f7ff ffe1 	bl	8008dd4 <bsp_exception_handler>
    }

    if (HAL_FLASH_OB_Unlock() != HAL_OK) {
 8008e12:	f7f9 fe53 	bl	8002abc <HAL_FLASH_OB_Unlock>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d004      	beq.n	8008e26 <bsp_flash_OB_init+0x3a>
        BSP_EXCEP_HANDLER();
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	2133      	movs	r1, #51	@ 0x33
 8008e20:	4818      	ldr	r0, [pc, #96]	@ (8008e84 <bsp_flash_OB_init+0x98>)
 8008e22:	f7ff ffd7 	bl	8008dd4 <bsp_exception_handler>
    }

    pOBInit.OptionType = OPTIONBYTE_USER;
 8008e26:	2302      	movs	r3, #2
 8008e28:	607b      	str	r3, [r7, #4]
    pOBInit.USERType = OB_USER_IWDG_SW | OB_USER_NRST_STOP
 8008e2a:	f241 13fe 	movw	r3, #4606	@ 0x11fe
 8008e2e:	613b      	str	r3, [r7, #16]
                       | OB_USER_NRST_STDBY | OB_USER_VDDIO_HSLV
                       | OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY
                       | OB_USER_XSPI1_HSLV | OB_USER_XSPI2_HSLV
                       | OB_USER_I2C_NI3C;
    pOBInit.USERConfig1 = OB_IWDG_SW | OB_STOP_NORST
 8008e30:	4b15      	ldr	r3, [pc, #84]	@ (8008e88 <bsp_flash_OB_init+0x9c>)
 8008e32:	617b      	str	r3, [r7, #20]
                          | OB_STANDBY_NORST | OB_VDDIO_HSLV_DISABLE
                          | OB_IWDG_STOP_RUN | OB_IWDG_STDBY_RUN
                          | OB_XSPI1_HSLV_ENABLE | OB_XSPI2_HSLV_ENABLE;
    pOBInit.USERConfig2 = OB_I2C_NI3C_I2C;
 8008e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e38:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_OBProgram(&pOBInit) != HAL_OK) {
 8008e3a:	1d3b      	adds	r3, r7, #4
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	f7f9 fed5 	bl	8002bec <HAL_FLASHEx_OBProgram>
 8008e42:	4603      	mov	r3, r0
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d004      	beq.n	8008e52 <bsp_flash_OB_init+0x66>
        BSP_EXCEP_HANDLER();
 8008e48:	2200      	movs	r2, #0
 8008e4a:	2143      	movs	r1, #67	@ 0x43
 8008e4c:	480d      	ldr	r0, [pc, #52]	@ (8008e84 <bsp_flash_OB_init+0x98>)
 8008e4e:	f7ff ffc1 	bl	8008dd4 <bsp_exception_handler>
    }

    if (HAL_FLASH_OB_Lock() != HAL_OK) {
 8008e52:	f7f9 fe59 	bl	8002b08 <HAL_FLASH_OB_Lock>
 8008e56:	4603      	mov	r3, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d004      	beq.n	8008e66 <bsp_flash_OB_init+0x7a>
        BSP_EXCEP_HANDLER();
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2147      	movs	r1, #71	@ 0x47
 8008e60:	4808      	ldr	r0, [pc, #32]	@ (8008e84 <bsp_flash_OB_init+0x98>)
 8008e62:	f7ff ffb7 	bl	8008dd4 <bsp_exception_handler>
    }

    if (HAL_FLASH_Lock() != HAL_OK) {
 8008e66:	f7f9 fe11 	bl	8002a8c <HAL_FLASH_Lock>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d004      	beq.n	8008e7a <bsp_flash_OB_init+0x8e>
        BSP_EXCEP_HANDLER();
 8008e70:	2200      	movs	r2, #0
 8008e72:	214b      	movs	r1, #75	@ 0x4b
 8008e74:	4803      	ldr	r0, [pc, #12]	@ (8008e84 <bsp_flash_OB_init+0x98>)
 8008e76:	f7ff ffad 	bl	8008dd4 <bsp_exception_handler>
    }

}
 8008e7a:	bf00      	nop
 8008e7c:	3730      	adds	r7, #48	@ 0x30
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	0800efb4 	.word	0x0800efb4
 8008e88:	000603d0 	.word	0x000603d0

08008e8c <bsp_xspi1_init>:
 * @brief XSPI1 Initialization Function
 * @param None
 * @retval None
 */
static void bsp_xspi1_init(void) // PSRAM
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
    XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 8008e92:	463b      	mov	r3, r7
 8008e94:	2200      	movs	r2, #0
 8008e96:	601a      	str	r2, [r3, #0]
 8008e98:	605a      	str	r2, [r3, #4]
 8008e9a:	609a      	str	r2, [r3, #8]
    uint32_t xspi1_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI1);
 8008e9c:	2002      	movs	r0, #2
 8008e9e:	f7fc fcc9 	bl	8005834 <HAL_RCCEx_GetPeriphCLKFreq>
 8008ea2:	60f8      	str	r0, [r7, #12]

    /* XSPI1 parameter configuration*/
    hxspi1.Instance = XSPI1;
 8008ea4:	4b2f      	ldr	r3, [pc, #188]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ea6:	4a30      	ldr	r2, [pc, #192]	@ (8008f68 <bsp_xspi1_init+0xdc>)
 8008ea8:	601a      	str	r2, [r3, #0]
    hxspi1.Init.FifoThresholdByte = 2;
 8008eaa:	4b2e      	ldr	r3, [pc, #184]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008eac:	2202      	movs	r2, #2
 8008eae:	605a      	str	r2, [r3, #4]
    hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 8008eb0:	4b2c      	ldr	r3, [pc, #176]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	609a      	str	r2, [r3, #8]
    hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_APMEM_16BITS;
 8008eb6:	4b2b      	ldr	r3, [pc, #172]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008eb8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8008ebc:	60da      	str	r2, [r3, #12]
    hxspi1.Init.MemorySize = HAL_XSPI_SIZE_256MB;//HAL_XSPI_SIZE_32GB;
 8008ebe:	4b29      	ldr	r3, [pc, #164]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ec0:	2218      	movs	r2, #24
 8008ec2:	611a      	str	r2, [r3, #16]
    hxspi1.Init.ChipSelectHighTimeCycle = 1;
 8008ec4:	4b27      	ldr	r3, [pc, #156]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	615a      	str	r2, [r3, #20]
    hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 8008eca:	4b26      	ldr	r3, [pc, #152]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ecc:	2200      	movs	r2, #0
 8008ece:	619a      	str	r2, [r3, #24]
    hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 8008ed0:	4b24      	ldr	r3, [pc, #144]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	61da      	str	r2, [r3, #28]
    hxspi1.Init.WrapSize = HAL_XSPI_WRAP_32_BYTES;
 8008ed6:	4b23      	ldr	r3, [pc, #140]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ed8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8008edc:	621a      	str	r2, [r3, #32]
    hxspi1.Init.ClockPrescaler = 0;
 8008ede:	4b21      	ldr	r3, [pc, #132]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	625a      	str	r2, [r3, #36]	@ 0x24
    hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;  // HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE; HAL_XSPI_SAMPLE_SHIFT_NONE
 8008ee4:	4b1f      	ldr	r3, [pc, #124]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	629a      	str	r2, [r3, #40]	@ 0x28
    hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE; //  HAL_XSPI_DHQC_ENABLE HAL_XSPI_DHQC_DISABLE
 8008eea:	4b1e      	ldr	r3, [pc, #120]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008eec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_8KB;
 8008ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008ef4:	220a      	movs	r2, #10
 8008ef6:	631a      	str	r2, [r3, #48]	@ 0x30
    hxspi1.Init.MaxTran = 0;
 8008ef8:	4b1a      	ldr	r3, [pc, #104]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	635a      	str	r2, [r3, #52]	@ 0x34
    hxspi1.Init.Refresh = ((2U * (xspi1_clk / (hxspi1.Init.ClockPrescaler + 1U))) / 1000000U) - 4U;
 8008efe:	4b19      	ldr	r3, [pc, #100]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f02:	3301      	adds	r3, #1
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0a:	005b      	lsls	r3, r3, #1
 8008f0c:	4a17      	ldr	r2, [pc, #92]	@ (8008f6c <bsp_xspi1_init+0xe0>)
 8008f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f12:	0c9b      	lsrs	r3, r3, #18
 8008f14:	3b04      	subs	r3, #4
 8008f16:	4a13      	ldr	r2, [pc, #76]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008f18:	6393      	str	r3, [r2, #56]	@ 0x38
    hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 8008f1a:	4b12      	ldr	r3, [pc, #72]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_XSPI_Init(&hxspi1) != HAL_OK) {
 8008f20:	4810      	ldr	r0, [pc, #64]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008f22:	f7fe ffab 	bl	8007e7c <HAL_XSPI_Init>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d004      	beq.n	8008f36 <bsp_xspi1_init+0xaa>
        BSP_EXCEP_HANDLER();
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	2148      	movs	r1, #72	@ 0x48
 8008f30:	480f      	ldr	r0, [pc, #60]	@ (8008f70 <bsp_xspi1_init+0xe4>)
 8008f32:	f7ff ff4f 	bl	8008dd4 <bsp_exception_handler>
    }
    sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008f36:	2310      	movs	r3, #16
 8008f38:	603b      	str	r3, [r7, #0]
    sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	607b      	str	r3, [r7, #4]
    if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8008f3e:	463b      	mov	r3, r7
 8008f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f44:	4619      	mov	r1, r3
 8008f46:	4807      	ldr	r0, [pc, #28]	@ (8008f64 <bsp_xspi1_init+0xd8>)
 8008f48:	f7ff fbbc 	bl	80086c4 <HAL_XSPIM_Config>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d004      	beq.n	8008f5c <bsp_xspi1_init+0xd0>
        BSP_EXCEP_HANDLER();
 8008f52:	2200      	movs	r2, #0
 8008f54:	214d      	movs	r1, #77	@ 0x4d
 8008f56:	4806      	ldr	r0, [pc, #24]	@ (8008f70 <bsp_xspi1_init+0xe4>)
 8008f58:	f7ff ff3c 	bl	8008dd4 <bsp_exception_handler>
    }
}
 8008f5c:	bf00      	nop
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	24000830 	.word	0x24000830
 8008f68:	52005000 	.word	0x52005000
 8008f6c:	431bde83 	.word	0x431bde83
 8008f70:	0800efc8 	.word	0x0800efc8

08008f74 <bsp_xspi2_init>:
 * @brief XSPI2 Initialization Function
 * @param None
 * @retval None
 */
static void bsp_xspi2_init(void) // Octal Flash
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
    XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 8008f7a:	1d3b      	adds	r3, r7, #4
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	601a      	str	r2, [r3, #0]
 8008f80:	605a      	str	r2, [r3, #4]
 8008f82:	609a      	str	r2, [r3, #8]

    /* XSPI2 parameter configuration*/
    hxspi2.Instance = XSPI2;
 8008f84:	4b29      	ldr	r3, [pc, #164]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008f86:	4a2a      	ldr	r2, [pc, #168]	@ (8009030 <bsp_xspi2_init+0xbc>)
 8008f88:	601a      	str	r2, [r3, #0]
    hxspi2.Init.FifoThresholdByte = 4;
 8008f8a:	4b28      	ldr	r3, [pc, #160]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008f8c:	2204      	movs	r2, #4
 8008f8e:	605a      	str	r2, [r3, #4]
    hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 8008f90:	4b26      	ldr	r3, [pc, #152]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008f92:	2200      	movs	r2, #0
 8008f94:	609a      	str	r2, [r3, #8]
    hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
 8008f96:	4b25      	ldr	r3, [pc, #148]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008f98:	2200      	movs	r2, #0
 8008f9a:	60da      	str	r2, [r3, #12]
    hxspi2.Init.MemorySize = HAL_XSPI_SIZE_512MB; //HAL_XSPI_SIZE_32GB;
 8008f9c:	4b23      	ldr	r3, [pc, #140]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008f9e:	2219      	movs	r2, #25
 8008fa0:	611a      	str	r2, [r3, #16]
    hxspi2.Init.ChipSelectHighTimeCycle = 2;
 8008fa2:	4b22      	ldr	r3, [pc, #136]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fa4:	2202      	movs	r2, #2
 8008fa6:	615a      	str	r2, [r3, #20]
    hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 8008fa8:	4b20      	ldr	r3, [pc, #128]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008faa:	2200      	movs	r2, #0
 8008fac:	619a      	str	r2, [r3, #24]
    hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 8008fae:	4b1f      	ldr	r3, [pc, #124]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	61da      	str	r2, [r3, #28]
    hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 8008fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	621a      	str	r2, [r3, #32]
    hxspi2.Init.ClockPrescaler = 0;
 8008fba:	4b1c      	ldr	r3, [pc, #112]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 8008fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	629a      	str	r2, [r3, #40]	@ 0x28
    hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 8008fc6:	4b19      	ldr	r3, [pc, #100]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 8008fce:	4b17      	ldr	r3, [pc, #92]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	631a      	str	r2, [r3, #48]	@ 0x30
    hxspi2.Init.MaxTran = 0;
 8008fd4:	4b15      	ldr	r3, [pc, #84]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	635a      	str	r2, [r3, #52]	@ 0x34
    hxspi2.Init.Refresh = 0;
 8008fda:	4b14      	ldr	r3, [pc, #80]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fdc:	2200      	movs	r2, #0
 8008fde:	639a      	str	r2, [r3, #56]	@ 0x38
    hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 8008fe0:	4b12      	ldr	r3, [pc, #72]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_XSPI_Init(&hxspi2) != HAL_OK) {
 8008fe6:	4811      	ldr	r0, [pc, #68]	@ (800902c <bsp_xspi2_init+0xb8>)
 8008fe8:	f7fe ff48 	bl	8007e7c <HAL_XSPI_Init>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d004      	beq.n	8008ffc <bsp_xspi2_init+0x88>
        BSP_EXCEP_HANDLER();
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	216c      	movs	r1, #108	@ 0x6c
 8008ff6:	480f      	ldr	r0, [pc, #60]	@ (8009034 <bsp_xspi2_init+0xc0>)
 8008ff8:	f7ff feec 	bl	8008dd4 <bsp_exception_handler>
    }
    sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008ffc:	2310      	movs	r3, #16
 8008ffe:	607b      	str	r3, [r7, #4]
    sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
 8009000:	2301      	movs	r3, #1
 8009002:	60bb      	str	r3, [r7, #8]
    if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8009004:	1d3b      	adds	r3, r7, #4
 8009006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800900a:	4619      	mov	r1, r3
 800900c:	4807      	ldr	r0, [pc, #28]	@ (800902c <bsp_xspi2_init+0xb8>)
 800900e:	f7ff fb59 	bl	80086c4 <HAL_XSPIM_Config>
 8009012:	4603      	mov	r3, r0
 8009014:	2b00      	cmp	r3, #0
 8009016:	d004      	beq.n	8009022 <bsp_xspi2_init+0xae>
        BSP_EXCEP_HANDLER();
 8009018:	2200      	movs	r2, #0
 800901a:	2171      	movs	r1, #113	@ 0x71
 800901c:	4805      	ldr	r0, [pc, #20]	@ (8009034 <bsp_xspi2_init+0xc0>)
 800901e:	f7ff fed9 	bl	8008dd4 <bsp_exception_handler>
    }
}
 8009022:	bf00      	nop
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	24000890 	.word	0x24000890
 8009030:	5200a000 	.word	0x5200a000
 8009034:	0800efd8 	.word	0x0800efd8

08009038 <bsp_xspi_memory_init>:
  * @brief  Initialize XSPI memories
  * @param  None
  * @retval None
  */
void bsp_xspi_memory_init(void)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	af00      	add	r7, sp, #0
    bsp_xspi1_init();
 800903c:	f7ff ff26 	bl	8008e8c <bsp_xspi1_init>
    bsp_xspi2_init();
 8009040:	f7ff ff98 	bl	8008f74 <bsp_xspi2_init>
}
 8009044:	bf00      	nop
 8009046:	bd80      	pop	{r7, pc}

08009048 <bsp_extmem_flash_probe>:
 * @brief  Probe the external flash memory and configure it to octal DTR mode
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_flash_probe(void)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af02      	add	r7, sp, #8
    uint8_t device_id[3];
    int retr = 0;
 800904e:	2300      	movs	r3, #0
 8009050:	607b      	str	r3, [r7, #4]

    if (W35T51NWTBIE_OK != W35T51NWTBIE_ReadID(&hxspi2,
 8009052:	463b      	mov	r3, r7
 8009054:	2200      	movs	r2, #0
 8009056:	9200      	str	r2, [sp, #0]
 8009058:	2200      	movs	r2, #0
 800905a:	2100      	movs	r1, #0
 800905c:	483d      	ldr	r0, [pc, #244]	@ (8009154 <bsp_extmem_flash_probe+0x10c>)
 800905e:	f000 fb5e 	bl	800971e <W35T51NWTBIE_ReadID>
 8009062:	4603      	mov	r3, r0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00b      	beq.n	8009080 <bsp_extmem_flash_probe+0x38>
                                               W35T51NWTBIE_SPI_MODE,
                                               W35T51NWTBIE_STR_TRANSFER,
                                               device_id, W35T51NWTBIE_3BYTES_SIZE))
    {
        LOG_E("Read Flash ID Fail");
 8009068:	483b      	ldr	r0, [pc, #236]	@ (8009158 <bsp_extmem_flash_probe+0x110>)
 800906a:	f001 fb7d 	bl	800a768 <puts>
 800906e:	4b3b      	ldr	r3, [pc, #236]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	4618      	mov	r0, r3
 8009076:	f001 fa45 	bl	800a504 <fflush>
        return bsp_error;
 800907a:	f04f 33ff 	mov.w	r3, #4294967295
 800907e:	e064      	b.n	800914a <bsp_extmem_flash_probe+0x102>
    }
    else
    {
        LOG_I("Read Flash ID success:0x%.2x 0x%.2x 0x%.2x", device_id[0], device_id[1], device_id[2]);
 8009080:	783b      	ldrb	r3, [r7, #0]
 8009082:	4619      	mov	r1, r3
 8009084:	787b      	ldrb	r3, [r7, #1]
 8009086:	461a      	mov	r2, r3
 8009088:	78bb      	ldrb	r3, [r7, #2]
 800908a:	4835      	ldr	r0, [pc, #212]	@ (8009160 <bsp_extmem_flash_probe+0x118>)
 800908c:	f001 fb10 	bl	800a6b0 <printf>
 8009090:	4b32      	ldr	r3, [pc, #200]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	4618      	mov	r0, r3
 8009098:	f001 fa34 	bl	800a504 <fflush>

        /* stage 1. enter octal mode and set flash register max speed and other configs */
        retr = W35T51NWTBIE_EnterOctal_DTR_Mode(&hxspi2);
 800909c:	482d      	ldr	r0, [pc, #180]	@ (8009154 <bsp_extmem_flash_probe+0x10c>)
 800909e:	f000 fbb6 	bl	800980e <W35T51NWTBIE_EnterOctal_DTR_Mode>
 80090a2:	6078      	str	r0, [r7, #4]
        if (retr != W35T51NWTBIE_OK)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d00c      	beq.n	80090c4 <bsp_extmem_flash_probe+0x7c>
        {
            LOG_E("Flash Enter Octal mode Fail, errno:%d", retr);
 80090aa:	6879      	ldr	r1, [r7, #4]
 80090ac:	482d      	ldr	r0, [pc, #180]	@ (8009164 <bsp_extmem_flash_probe+0x11c>)
 80090ae:	f001 faff 	bl	800a6b0 <printf>
 80090b2:	4b2a      	ldr	r3, [pc, #168]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	4618      	mov	r0, r3
 80090ba:	f001 fa23 	bl	800a504 <fflush>
            return bsp_error;
 80090be:	f04f 33ff 	mov.w	r3, #4294967295
 80090c2:	e042      	b.n	800914a <bsp_extmem_flash_probe+0x102>
        }

        if (HAL_XSPI_DeInit(&hxspi2) != HAL_OK)
 80090c4:	4823      	ldr	r0, [pc, #140]	@ (8009154 <bsp_extmem_flash_probe+0x10c>)
 80090c6:	f7fe ffc1 	bl	800804c <HAL_XSPI_DeInit>
 80090ca:	4603      	mov	r3, r0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d00b      	beq.n	80090e8 <bsp_extmem_flash_probe+0xa0>
        {
            LOG_E("Flash deinit error");
 80090d0:	4825      	ldr	r0, [pc, #148]	@ (8009168 <bsp_extmem_flash_probe+0x120>)
 80090d2:	f001 fb49 	bl	800a768 <puts>
 80090d6:	4b21      	ldr	r3, [pc, #132]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	4618      	mov	r0, r3
 80090de:	f001 fa11 	bl	800a504 <fflush>
            return bsp_error;
 80090e2:	f04f 33ff 	mov.w	r3, #4294967295
 80090e6:	e030      	b.n	800914a <bsp_extmem_flash_probe+0x102>
        }

        /* stage 2. reinit and use new configs to achieve maxim speed */
        LOG_I("Reconfigure Flash clock");
 80090e8:	4820      	ldr	r0, [pc, #128]	@ (800916c <bsp_extmem_flash_probe+0x124>)
 80090ea:	f001 fb3d 	bl	800a768 <puts>
 80090ee:	4b1b      	ldr	r3, [pc, #108]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	4618      	mov	r0, r3
 80090f6:	f001 fa05 	bl	800a504 <fflush>
        bsp_xspi2_init();
 80090fa:	f7ff ff3b 	bl	8008f74 <bsp_xspi2_init>

        if (W35T51NWTBIE_OK != W35T51NWTBIE_ReadID(&hxspi2,
 80090fe:	463b      	mov	r3, r7
 8009100:	2201      	movs	r2, #1
 8009102:	9200      	str	r2, [sp, #0]
 8009104:	2201      	movs	r2, #1
 8009106:	2101      	movs	r1, #1
 8009108:	4812      	ldr	r0, [pc, #72]	@ (8009154 <bsp_extmem_flash_probe+0x10c>)
 800910a:	f000 fb08 	bl	800971e <W35T51NWTBIE_ReadID>
 800910e:	4603      	mov	r3, r0
 8009110:	2b00      	cmp	r3, #0
 8009112:	d00b      	beq.n	800912c <bsp_extmem_flash_probe+0xe4>
                                                   W35T51NWTBIE_OPI_MODE,
                                                   W35T51NWTBIE_DTR_TRANSFER,
                                                   device_id, W35T51NWTBIE_4BYTES_SIZE))
        {
            LOG_E("Flash Re-Enter octal failed");
 8009114:	4816      	ldr	r0, [pc, #88]	@ (8009170 <bsp_extmem_flash_probe+0x128>)
 8009116:	f001 fb27 	bl	800a768 <puts>
 800911a:	4b10      	ldr	r3, [pc, #64]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	4618      	mov	r0, r3
 8009122:	f001 f9ef 	bl	800a504 <fflush>
            return bsp_error;
 8009126:	f04f 33ff 	mov.w	r3, #4294967295
 800912a:	e00e      	b.n	800914a <bsp_extmem_flash_probe+0x102>
        }
        else
        {
            LOG_I("Read Flash ID success:0x%.2x 0x%.2x 0x%.2x", device_id[0], device_id[1], device_id[2]);
 800912c:	783b      	ldrb	r3, [r7, #0]
 800912e:	4619      	mov	r1, r3
 8009130:	787b      	ldrb	r3, [r7, #1]
 8009132:	461a      	mov	r2, r3
 8009134:	78bb      	ldrb	r3, [r7, #2]
 8009136:	480a      	ldr	r0, [pc, #40]	@ (8009160 <bsp_extmem_flash_probe+0x118>)
 8009138:	f001 faba 	bl	800a6b0 <printf>
 800913c:	4b07      	ldr	r3, [pc, #28]	@ (800915c <bsp_extmem_flash_probe+0x114>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	689b      	ldr	r3, [r3, #8]
 8009142:	4618      	mov	r0, r3
 8009144:	f001 f9de 	bl	800a504 <fflush>
            return bsp_ok;
 8009148:	2300      	movs	r3, #0
        }
    }
}
 800914a:	4618      	mov	r0, r3
 800914c:	3708      	adds	r7, #8
 800914e:	46bd      	mov	sp, r7
 8009150:	bd80      	pop	{r7, pc}
 8009152:	bf00      	nop
 8009154:	24000890 	.word	0x24000890
 8009158:	0800eb88 	.word	0x0800eb88
 800915c:	24000028 	.word	0x24000028
 8009160:	0800eba8 	.word	0x0800eba8
 8009164:	0800ebe0 	.word	0x0800ebe0
 8009168:	0800ec14 	.word	0x0800ec14
 800916c:	0800ec34 	.word	0x0800ec34
 8009170:	0800ec58 	.word	0x0800ec58

08009174 <bsp_extmem_flash_enter_xip>:
 * @brief  Configure the external flash memory in memory-mapped mode
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_flash_enter_xip(void)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	af00      	add	r7, sp, #0
    if (W35T51NWTBIE_OK != W35T51NWTBIE_EnableMemoryMappedModeDTR(&hxspi2, 0))
 8009178:	2100      	movs	r1, #0
 800917a:	480f      	ldr	r0, [pc, #60]	@ (80091b8 <bsp_extmem_flash_enter_xip+0x44>)
 800917c:	f000 fceb 	bl	8009b56 <W35T51NWTBIE_EnableMemoryMappedModeDTR>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00b      	beq.n	800919e <bsp_extmem_flash_enter_xip+0x2a>
    {
        LOG_E("Flash XIP failed");
 8009186:	480d      	ldr	r0, [pc, #52]	@ (80091bc <bsp_extmem_flash_enter_xip+0x48>)
 8009188:	f001 faee 	bl	800a768 <puts>
 800918c:	4b0c      	ldr	r3, [pc, #48]	@ (80091c0 <bsp_extmem_flash_enter_xip+0x4c>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	4618      	mov	r0, r3
 8009194:	f001 f9b6 	bl	800a504 <fflush>
        return bsp_error;
 8009198:	f04f 33ff 	mov.w	r3, #4294967295
 800919c:	e009      	b.n	80091b2 <bsp_extmem_flash_enter_xip+0x3e>
    }
    else
    {
        LOG_I("Flash XIP success");
 800919e:	4809      	ldr	r0, [pc, #36]	@ (80091c4 <bsp_extmem_flash_enter_xip+0x50>)
 80091a0:	f001 fae2 	bl	800a768 <puts>
 80091a4:	4b06      	ldr	r3, [pc, #24]	@ (80091c0 <bsp_extmem_flash_enter_xip+0x4c>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	4618      	mov	r0, r3
 80091ac:	f001 f9aa 	bl	800a504 <fflush>
        return bsp_ok;
 80091b0:	2300      	movs	r3, #0
    }
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	24000890 	.word	0x24000890
 80091bc:	0800ec80 	.word	0x0800ec80
 80091c0:	24000028 	.word	0x24000028
 80091c4:	0800eca0 	.word	0x0800eca0

080091c8 <bsp_extmem_psram_probe>:
 * @brief  Probe the external PSRAM memory and configure it
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_psram_probe(void)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af02      	add	r7, sp, #8
    uint8_t reg[2];

    if (APS256XX_OK != APS256XX_Reset(&hxspi1))
 80091ce:	4877      	ldr	r0, [pc, #476]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 80091d0:	f000 fa66 	bl	80096a0 <APS256XX_Reset>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00b      	beq.n	80091f2 <bsp_extmem_psram_probe+0x2a>
    {
        LOG_E("PSRAM Reset error");
 80091da:	4875      	ldr	r0, [pc, #468]	@ (80093b0 <bsp_extmem_psram_probe+0x1e8>)
 80091dc:	f001 fac4 	bl	800a768 <puts>
 80091e0:	4b74      	ldr	r3, [pc, #464]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	4618      	mov	r0, r3
 80091e8:	f001 f98c 	bl	800a504 <fflush>
        return bsp_error;
 80091ec:	f04f 33ff 	mov.w	r3, #4294967295
 80091f0:	e0d7      	b.n	80093a2 <bsp_extmem_psram_probe+0x1da>
    }
    HAL_Delay(20);
 80091f2:	2014      	movs	r0, #20
 80091f4:	f7f8 f950 	bl	8001498 <HAL_Delay>

    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR0_ADDRESS, reg, 5))
 80091f8:	1d3a      	adds	r2, r7, #4
 80091fa:	2305      	movs	r3, #5
 80091fc:	2100      	movs	r1, #0
 80091fe:	486b      	ldr	r0, [pc, #428]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 8009200:	f000 f9ab 	bl	800955a <APS256XX_ReadReg>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10c      	bne.n	8009224 <bsp_extmem_psram_probe+0x5c>
    {
        LOG_I("PSRAM MR0: 0x%.2x, MR1: 0x%.2x", reg[0], reg[1]);
 800920a:	793b      	ldrb	r3, [r7, #4]
 800920c:	4619      	mov	r1, r3
 800920e:	797b      	ldrb	r3, [r7, #5]
 8009210:	461a      	mov	r2, r3
 8009212:	4869      	ldr	r0, [pc, #420]	@ (80093b8 <bsp_extmem_psram_probe+0x1f0>)
 8009214:	f001 fa4c 	bl	800a6b0 <printf>
 8009218:	4b66      	ldr	r3, [pc, #408]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	689b      	ldr	r3, [r3, #8]
 800921e:	4618      	mov	r0, r3
 8009220:	f001 f970 	bl	800a504 <fflush>
    }

    MODIFY_REG(reg[0], ((uint8_t)APS256XX_MR0_LATENCY_TYPE | (uint8_t)APS256XX_MR0_READ_LATENCY_CODE | (uint8_t)APS256XX_MR0_DRIVE_STRENGTH),
 8009224:	793b      	ldrb	r3, [r7, #4]
 8009226:	b25b      	sxtb	r3, r3
 8009228:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800922c:	b25b      	sxtb	r3, r3
 800922e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8009232:	b25b      	sxtb	r3, r3
 8009234:	b2db      	uxtb	r3, r3
 8009236:	713b      	strb	r3, [r7, #4]
               ((uint8_t)APS256XX_MR0_LATENCY_TYPE_FIXED |
                (uint8_t)APS256XX_MR0_RLC_7 |
                (uint8_t)APS256XX_MR0_DS_FULL));
    if (APS256XX_OK == APS256XX_WriteReg(&hxspi1, APS256XX_MR0_ADDRESS, reg[0]))
 8009238:	793b      	ldrb	r3, [r7, #4]
 800923a:	461a      	mov	r2, r3
 800923c:	2100      	movs	r1, #0
 800923e:	485b      	ldr	r0, [pc, #364]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 8009240:	f000 f9dd 	bl	80095fe <APS256XX_WriteReg>
 8009244:	4603      	mov	r3, r0
 8009246:	2b00      	cmp	r3, #0
 8009248:	d108      	bne.n	800925c <bsp_extmem_psram_probe+0x94>
    {
        LOG_I("PSRAM MR0 SET");
 800924a:	485c      	ldr	r0, [pc, #368]	@ (80093bc <bsp_extmem_psram_probe+0x1f4>)
 800924c:	f001 fa8c 	bl	800a768 <puts>
 8009250:	4b58      	ldr	r3, [pc, #352]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	4618      	mov	r0, r3
 8009258:	f001 f954 	bl	800a504 <fflush>
    }

    MODIFY_REG(reg[0], (uint8_t)(APS256XX_MR4_WRITE_LATENCY_CODE | APS256XX_MR4_RF_RATE | APS256XX_MR4_PASR),
 800925c:	2320      	movs	r3, #32
 800925e:	713b      	strb	r3, [r7, #4]
               ((uint8_t)APS256XX_MR4_WLC_7 |
                APS256XX_MR4_RF_4X |
                APS256XX_MR4_PASR_FULL));
    if (APS256XX_OK == APS256XX_WriteReg(&hxspi1, APS256XX_MR4_ADDRESS, reg[0]))
 8009260:	793b      	ldrb	r3, [r7, #4]
 8009262:	461a      	mov	r2, r3
 8009264:	2104      	movs	r1, #4
 8009266:	4851      	ldr	r0, [pc, #324]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 8009268:	f000 f9c9 	bl	80095fe <APS256XX_WriteReg>
 800926c:	4603      	mov	r3, r0
 800926e:	2b00      	cmp	r3, #0
 8009270:	d108      	bne.n	8009284 <bsp_extmem_psram_probe+0xbc>
    {
        LOG_I("PSRAM MR4 SET");
 8009272:	4853      	ldr	r0, [pc, #332]	@ (80093c0 <bsp_extmem_psram_probe+0x1f8>)
 8009274:	f001 fa78 	bl	800a768 <puts>
 8009278:	4b4e      	ldr	r3, [pc, #312]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	4618      	mov	r0, r3
 8009280:	f001 f940 	bl	800a504 <fflush>
    }
    reg[0] = 0;
 8009284:	2300      	movs	r3, #0
 8009286:	713b      	strb	r3, [r7, #4]
    MODIFY_REG(reg[0], ((uint8_t)APS256XX_MR8_X8_X16 | (uint8_t)APS256XX_MR8_RBX | (uint8_t)APS256XX_MR8_BT | (uint8_t)APS256XX_MR8_BL),
 8009288:	793b      	ldrb	r3, [r7, #4]
 800928a:	b25b      	sxtb	r3, r3
 800928c:	f023 034f 	bic.w	r3, r3, #79	@ 0x4f
 8009290:	b25b      	sxtb	r3, r3
 8009292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009296:	b25b      	sxtb	r3, r3
 8009298:	b2db      	uxtb	r3, r3
 800929a:	713b      	strb	r3, [r7, #4]
               ((uint8_t)APS256XX_MR8_X16 |
                (uint8_t)APS256XX_MR8_HYBRID_NONE_BURST_WRAP |
                (uint8_t)APS256XX_MR8_RBX_NOT_SUPPORT |
                (uint8_t)APS256XX_MR8_BL_16_BYTES));
    // reg[0] = 0x40;
    if (APS256XX_OK == APS256XX_WriteReg(&hxspi1, APS256XX_MR8_ADDRESS, reg[0]))
 800929c:	793b      	ldrb	r3, [r7, #4]
 800929e:	461a      	mov	r2, r3
 80092a0:	2108      	movs	r1, #8
 80092a2:	4842      	ldr	r0, [pc, #264]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 80092a4:	f000 f9ab 	bl	80095fe <APS256XX_WriteReg>
 80092a8:	4603      	mov	r3, r0
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d108      	bne.n	80092c0 <bsp_extmem_psram_probe+0xf8>
    {
        LOG_I("PSRAM MR8 SET");
 80092ae:	4845      	ldr	r0, [pc, #276]	@ (80093c4 <bsp_extmem_psram_probe+0x1fc>)
 80092b0:	f001 fa5a 	bl	800a768 <puts>
 80092b4:	4b3f      	ldr	r3, [pc, #252]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	4618      	mov	r0, r3
 80092bc:	f001 f922 	bl	800a504 <fflush>
    }

    HAL_XSPI_GetDelayValue(&hxspi1, &cal);
 80092c0:	4941      	ldr	r1, [pc, #260]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 80092c2:	483a      	ldr	r0, [pc, #232]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 80092c4:	f7ff faee 	bl	80088a4 <HAL_XSPI_GetDelayValue>
    LOG_D("cal delay: 0x%.2lx, fine: 0x%.2lx, coarse 0x%.2lx, max 0x%.2lx", cal.DelayValueType, cal.FineCalibrationUnit, cal.CoarseCalibrationUnit, cal.MaxCalibration);
 80092c8:	4b3f      	ldr	r3, [pc, #252]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 80092ca:	6819      	ldr	r1, [r3, #0]
 80092cc:	4b3e      	ldr	r3, [pc, #248]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 80092ce:	685a      	ldr	r2, [r3, #4]
 80092d0:	4b3d      	ldr	r3, [pc, #244]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 80092d2:	6898      	ldr	r0, [r3, #8]
 80092d4:	4b3c      	ldr	r3, [pc, #240]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	4603      	mov	r3, r0
 80092dc:	483b      	ldr	r0, [pc, #236]	@ (80093cc <bsp_extmem_psram_probe+0x204>)
 80092de:	f001 f9e7 	bl	800a6b0 <printf>
 80092e2:	4b34      	ldr	r3, [pc, #208]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	689b      	ldr	r3, [r3, #8]
 80092e8:	4618      	mov	r0, r3
 80092ea:	f001 f90b 	bl	800a504 <fflush>

    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR0_ADDRESS, reg, 7))
 80092ee:	1d3a      	adds	r2, r7, #4
 80092f0:	2307      	movs	r3, #7
 80092f2:	2100      	movs	r1, #0
 80092f4:	482d      	ldr	r0, [pc, #180]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 80092f6:	f000 f930 	bl	800955a <APS256XX_ReadReg>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10c      	bne.n	800931a <bsp_extmem_psram_probe+0x152>
    {
        LOG_D("PSRAM MR0: 0x%.2x, MR1: 0x%.2x", reg[0], reg[1]);
 8009300:	793b      	ldrb	r3, [r7, #4]
 8009302:	4619      	mov	r1, r3
 8009304:	797b      	ldrb	r3, [r7, #5]
 8009306:	461a      	mov	r2, r3
 8009308:	4831      	ldr	r0, [pc, #196]	@ (80093d0 <bsp_extmem_psram_probe+0x208>)
 800930a:	f001 f9d1 	bl	800a6b0 <printf>
 800930e:	4b29      	ldr	r3, [pc, #164]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	4618      	mov	r0, r3
 8009316:	f001 f8f5 	bl	800a504 <fflush>
    }
    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR4_ADDRESS, reg, 7))
 800931a:	1d3a      	adds	r2, r7, #4
 800931c:	2307      	movs	r3, #7
 800931e:	2104      	movs	r1, #4
 8009320:	4822      	ldr	r0, [pc, #136]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 8009322:	f000 f91a 	bl	800955a <APS256XX_ReadReg>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d10c      	bne.n	8009346 <bsp_extmem_psram_probe+0x17e>
    {
        LOG_D("PSRAM MR4: 0x%.2x, MR5: 0x%.2x", reg[0], reg[1]);
 800932c:	793b      	ldrb	r3, [r7, #4]
 800932e:	4619      	mov	r1, r3
 8009330:	797b      	ldrb	r3, [r7, #5]
 8009332:	461a      	mov	r2, r3
 8009334:	4827      	ldr	r0, [pc, #156]	@ (80093d4 <bsp_extmem_psram_probe+0x20c>)
 8009336:	f001 f9bb 	bl	800a6b0 <printf>
 800933a:	4b1e      	ldr	r3, [pc, #120]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	4618      	mov	r0, r3
 8009342:	f001 f8df 	bl	800a504 <fflush>
    }
    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR8_ADDRESS, reg, 7))
 8009346:	1d3a      	adds	r2, r7, #4
 8009348:	2307      	movs	r3, #7
 800934a:	2108      	movs	r1, #8
 800934c:	4817      	ldr	r0, [pc, #92]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 800934e:	f000 f904 	bl	800955a <APS256XX_ReadReg>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10c      	bne.n	8009372 <bsp_extmem_psram_probe+0x1aa>
    {
        LOG_D("PSRAM MR8: 0x%.2x, MR1: 0x%.2x", reg[0], reg[1]);
 8009358:	793b      	ldrb	r3, [r7, #4]
 800935a:	4619      	mov	r1, r3
 800935c:	797b      	ldrb	r3, [r7, #5]
 800935e:	461a      	mov	r2, r3
 8009360:	481d      	ldr	r0, [pc, #116]	@ (80093d8 <bsp_extmem_psram_probe+0x210>)
 8009362:	f001 f9a5 	bl	800a6b0 <printf>
 8009366:	4b13      	ldr	r3, [pc, #76]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	4618      	mov	r0, r3
 800936e:	f001 f8c9 	bl	800a504 <fflush>
    }

    HAL_XSPI_GetDelayValue(&hxspi1, &cal);
 8009372:	4915      	ldr	r1, [pc, #84]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 8009374:	480d      	ldr	r0, [pc, #52]	@ (80093ac <bsp_extmem_psram_probe+0x1e4>)
 8009376:	f7ff fa95 	bl	80088a4 <HAL_XSPI_GetDelayValue>
    LOG_D("cal delay: 0x%.2lx, fine: 0x%.2lx, coarse 0x%.2lx, max 0x%.2lx", cal.DelayValueType, cal.FineCalibrationUnit, cal.CoarseCalibrationUnit, cal.MaxCalibration);
 800937a:	4b13      	ldr	r3, [pc, #76]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 800937c:	6819      	ldr	r1, [r3, #0]
 800937e:	4b12      	ldr	r3, [pc, #72]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 8009380:	685a      	ldr	r2, [r3, #4]
 8009382:	4b11      	ldr	r3, [pc, #68]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 8009384:	6898      	ldr	r0, [r3, #8]
 8009386:	4b10      	ldr	r3, [pc, #64]	@ (80093c8 <bsp_extmem_psram_probe+0x200>)
 8009388:	68db      	ldr	r3, [r3, #12]
 800938a:	9300      	str	r3, [sp, #0]
 800938c:	4603      	mov	r3, r0
 800938e:	480f      	ldr	r0, [pc, #60]	@ (80093cc <bsp_extmem_psram_probe+0x204>)
 8009390:	f001 f98e 	bl	800a6b0 <printf>
 8009394:	4b07      	ldr	r3, [pc, #28]	@ (80093b4 <bsp_extmem_psram_probe+0x1ec>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	4618      	mov	r0, r3
 800939c:	f001 f8b2 	bl	800a504 <fflush>
    return bsp_ok;
 80093a0:	2300      	movs	r3, #0
}
 80093a2:	4618      	mov	r0, r3
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	24000830 	.word	0x24000830
 80093b0:	0800ecc0 	.word	0x0800ecc0
 80093b4:	24000028 	.word	0x24000028
 80093b8:	0800ece0 	.word	0x0800ece0
 80093bc:	0800ed0c 	.word	0x0800ed0c
 80093c0:	0800ed28 	.word	0x0800ed28
 80093c4:	0800ed44 	.word	0x0800ed44
 80093c8:	24000914 	.word	0x24000914
 80093cc:	0800ed60 	.word	0x0800ed60
 80093d0:	0800edac 	.word	0x0800edac
 80093d4:	0800edd8 	.word	0x0800edd8
 80093d8:	0800ee04 	.word	0x0800ee04

080093dc <bsp_extmem_psram_enter_xip>:
 * @brief  Configure the external PSRAM memory in memory-mapped mode
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_psram_enter_xip(void)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af02      	add	r7, sp, #8
    uint32_t ReadLatencyVal = 7;
 80093e2:	2307      	movs	r3, #7
 80093e4:	607b      	str	r3, [r7, #4]
    uint32_t WriteLatencyVal = 7;
 80093e6:	2307      	movs	r3, #7
 80093e8:	603b      	str	r3, [r7, #0]

    /*Configure Memory Mapped mode*/
    if (APS256XX_OK != APS256XX_EnableMemoryMappedMode(&hxspi1, ReadLatencyVal, WriteLatencyVal, HAL_XSPI_DATA_16_LINES, 0)) // Liner Burst
 80093ea:	2300      	movs	r3, #0
 80093ec:	9300      	str	r3, [sp, #0]
 80093ee:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
 80093f2:	683a      	ldr	r2, [r7, #0]
 80093f4:	6879      	ldr	r1, [r7, #4]
 80093f6:	4810      	ldr	r0, [pc, #64]	@ (8009438 <bsp_extmem_psram_enter_xip+0x5c>)
 80093f8:	f000 f832 	bl	8009460 <APS256XX_EnableMemoryMappedMode>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00b      	beq.n	800941a <bsp_extmem_psram_enter_xip+0x3e>
    {
        LOG_E("PSRAM XIP Fail\n");
 8009402:	480e      	ldr	r0, [pc, #56]	@ (800943c <bsp_extmem_psram_enter_xip+0x60>)
 8009404:	f001 f9b0 	bl	800a768 <puts>
 8009408:	4b0d      	ldr	r3, [pc, #52]	@ (8009440 <bsp_extmem_psram_enter_xip+0x64>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	4618      	mov	r0, r3
 8009410:	f001 f878 	bl	800a504 <fflush>
        return bsp_error;
 8009414:	f04f 33ff 	mov.w	r3, #4294967295
 8009418:	e009      	b.n	800942e <bsp_extmem_psram_enter_xip+0x52>
    }
    else
    {
        LOG_I("PSRAM XIP Success\n");
 800941a:	480a      	ldr	r0, [pc, #40]	@ (8009444 <bsp_extmem_psram_enter_xip+0x68>)
 800941c:	f001 f9a4 	bl	800a768 <puts>
 8009420:	4b07      	ldr	r3, [pc, #28]	@ (8009440 <bsp_extmem_psram_enter_xip+0x64>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	4618      	mov	r0, r3
 8009428:	f001 f86c 	bl	800a504 <fflush>
        return bsp_ok;
 800942c:	2300      	movs	r3, #0
    }
}
 800942e:	4618      	mov	r0, r3
 8009430:	3708      	adds	r7, #8
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	24000830 	.word	0x24000830
 800943c:	0800ee30 	.word	0x0800ee30
 8009440:	24000028 	.word	0x24000028
 8009444:	0800ee4c 	.word	0x0800ee4c

08009448 <bsp_xspi_memory_mapped>:
  * @brief  Initialize XSPI memories in memory-mapped mode
  * @param  None
  * @retval None
  */
void bsp_xspi_memory_mapped(void)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	af00      	add	r7, sp, #0
    bsp_extmem_flash_probe();
 800944c:	f7ff fdfc 	bl	8009048 <bsp_extmem_flash_probe>
    bsp_extmem_psram_probe();
 8009450:	f7ff feba 	bl	80091c8 <bsp_extmem_psram_probe>
    bsp_extmem_flash_enter_xip();
 8009454:	f7ff fe8e 	bl	8009174 <bsp_extmem_flash_enter_xip>
    bsp_extmem_psram_enter_xip();
 8009458:	f7ff ffc0 	bl	80093dc <bsp_extmem_psram_enter_xip>
}
 800945c:	bf00      	nop
 800945e:	bd80      	pop	{r7, pc}

08009460 <APS256XX_EnableMemoryMappedMode>:
  * @param  BurstType Type of burst used for the access
  * @retval Memory status
  */
int32_t APS256XX_EnableMemoryMappedMode(XSPI_HandleTypeDef *Ctx, uint32_t ReadLatencyCode, uint32_t WriteLatencyCode,
                                        uint32_t IOMode, uint32_t BurstType)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b09a      	sub	sp, #104	@ 0x68
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
 800946c:	603b      	str	r3, [r7, #0]
  XSPI_RegularCmdTypeDef   sCommand = {0};
 800946e:	f107 031c 	add.w	r3, r7, #28
 8009472:	224c      	movs	r2, #76	@ 0x4c
 8009474:	2100      	movs	r1, #0
 8009476:	4618      	mov	r0, r3
 8009478:	f001 f9c1 	bl	800a7fe <memset>
  XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 800947c:	f107 0314 	add.w	r3, r7, #20
 8009480:	2200      	movs	r2, #0
 8009482:	601a      	str	r2, [r3, #0]
 8009484:	605a      	str	r2, [r3, #4]

  /* Initialize the write command */
  sCommand.OperationType       = HAL_XSPI_OPTYPE_WRITE_CFG;
 8009486:	2302      	movs	r3, #2
 8009488:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 800948a:	2304      	movs	r3, #4
 800948c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 800948e:	2300      	movs	r3, #0
 8009490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009492:	2300      	movs	r3, #0
 8009494:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.Instruction         = ((BurstType == 0U) ? APS256XX_WRITE_LINEAR_BURST_CMD : APS256XX_WRITE_CMD);
 8009496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009498:	2b00      	cmp	r3, #0
 800949a:	d101      	bne.n	80094a0 <APS256XX_EnableMemoryMappedMode+0x40>
 800949c:	23a0      	movs	r3, #160	@ 0xa0
 800949e:	e000      	b.n	80094a2 <APS256XX_EnableMemoryMappedMode+0x42>
 80094a0:	2380      	movs	r3, #128	@ 0x80
 80094a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 80094a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 80094aa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80094ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 80094b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80094b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesMode  = HAL_XSPI_ALT_BYTES_NONE;
 80094b6:	2300      	movs	r3, #0
 80094b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataMode            = ((IOMode == 0U) ? HAL_XSPI_DATA_8_LINES : HAL_XSPI_DATA_16_LINES);
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d102      	bne.n	80094c6 <APS256XX_EnableMemoryMappedMode+0x66>
 80094c0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80094c4:	e001      	b.n	80094ca <APS256XX_EnableMemoryMappedMode+0x6a>
 80094c6:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
 80094ca:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 80094cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80094d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DummyCycles         = (WriteLatencyCode - 1U);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	3b01      	subs	r3, #1
 80094d6:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DQSMode             = HAL_XSPI_DQS_ENABLE;
 80094d8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80094dc:	667b      	str	r3, [r7, #100]	@ 0x64
 #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80094de:	f107 031c 	add.w	r3, r7, #28
 80094e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80094e6:	4619      	mov	r1, r3
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f7fe fdd6 	bl	800809a <HAL_XSPI_Command>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d002      	beq.n	80094fa <APS256XX_EnableMemoryMappedMode+0x9a>
  {
    return APS256XX_ERROR;
 80094f4:	f04f 33ff 	mov.w	r3, #4294967295
 80094f8:	e02b      	b.n	8009552 <APS256XX_EnableMemoryMappedMode+0xf2>
  }

  /* Initialize the read command */
  sCommand.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
 80094fa:	2301      	movs	r3, #1
 80094fc:	61fb      	str	r3, [r7, #28]
  sCommand.Instruction   = ((BurstType == 0U) ? APS256XX_READ_LINEAR_BURST_CMD : APS256XX_READ_CMD);
 80094fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009500:	2b00      	cmp	r3, #0
 8009502:	d101      	bne.n	8009508 <APS256XX_EnableMemoryMappedMode+0xa8>
 8009504:	2320      	movs	r3, #32
 8009506:	e000      	b.n	800950a <APS256XX_EnableMemoryMappedMode+0xaa>
 8009508:	2300      	movs	r3, #0
 800950a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.DummyCycles   = (ReadLatencyCode - 1U);
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	3b01      	subs	r3, #1
 8009510:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009512:	f107 031c 	add.w	r3, r7, #28
 8009516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800951a:	4619      	mov	r1, r3
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f7fe fdbc 	bl	800809a <HAL_XSPI_Command>
 8009522:	4603      	mov	r3, r0
 8009524:	2b00      	cmp	r3, #0
 8009526:	d002      	beq.n	800952e <APS256XX_EnableMemoryMappedMode+0xce>
  {
    return APS256XX_ERROR;
 8009528:	f04f 33ff 	mov.w	r3, #4294967295
 800952c:	e011      	b.n	8009552 <APS256XX_EnableMemoryMappedMode+0xf2>
  }

  /* Activation of memory-mapped mode */
  sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_ENABLE;
 800952e:	2308      	movs	r3, #8
 8009530:	617b      	str	r3, [r7, #20]
  sMemMappedCfg.TimeoutPeriodClock = 396;
 8009532:	f44f 73c6 	mov.w	r3, #396	@ 0x18c
 8009536:	61bb      	str	r3, [r7, #24]
  if (HAL_XSPI_MemoryMapped(Ctx, &sMemMappedCfg) != HAL_OK)
 8009538:	f107 0314 	add.w	r3, r7, #20
 800953c:	4619      	mov	r1, r3
 800953e:	68f8      	ldr	r0, [r7, #12]
 8009540:	f7fe ffdc 	bl	80084fc <HAL_XSPI_MemoryMapped>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d002      	beq.n	8009550 <APS256XX_EnableMemoryMappedMode+0xf0>
  {
    return APS256XX_ERROR;
 800954a:	f04f 33ff 	mov.w	r3, #4294967295
 800954e:	e000      	b.n	8009552 <APS256XX_EnableMemoryMappedMode+0xf2>
  }

  return APS256XX_OK;
 8009550:	2300      	movs	r3, #0
}
 8009552:	4618      	mov	r0, r3
 8009554:	3768      	adds	r7, #104	@ 0x68
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}

0800955a <APS256XX_ReadReg>:
  * @param  Value Register value pointer
  * @param  LatencyCode Latency used for the access
  * @retval error status
  */
int32_t APS256XX_ReadReg(XSPI_HandleTypeDef *Ctx, uint32_t Address, uint8_t *Value, uint32_t LatencyCode)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b098      	sub	sp, #96	@ 0x60
 800955e:	af00      	add	r7, sp, #0
 8009560:	60f8      	str	r0, [r7, #12]
 8009562:	60b9      	str	r1, [r7, #8]
 8009564:	607a      	str	r2, [r7, #4]
 8009566:	603b      	str	r3, [r7, #0]
  XSPI_RegularCmdTypeDef sCommand = {0};
 8009568:	f107 0314 	add.w	r3, r7, #20
 800956c:	224c      	movs	r2, #76	@ 0x4c
 800956e:	2100      	movs	r1, #0
 8009570:	4618      	mov	r0, r3
 8009572:	f001 f944 	bl	800a7fe <memset>

  /* Initialize the read register command */
  sCommand.OperationType       = HAL_XSPI_OPTYPE_COMMON_CFG;
 8009576:	2300      	movs	r3, #0
 8009578:	617b      	str	r3, [r7, #20]
  sCommand.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 800957a:	2304      	movs	r3, #4
 800957c:	623b      	str	r3, [r7, #32]
  sCommand.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 800957e:	2300      	movs	r3, #0
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009582:	2300      	movs	r3, #0
 8009584:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.Instruction         = APS256XX_READ_REG_CMD;
 8009586:	2340      	movs	r3, #64	@ 0x40
 8009588:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 800958a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800958e:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8009590:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8009594:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8009596:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800959a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.Address             = Address;
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode  = HAL_XSPI_ALT_BYTES_NONE;
 80095a0:	2300      	movs	r3, #0
 80095a2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode            = HAL_XSPI_DATA_8_LINES;
 80095a4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80095a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 80095aa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80095ae:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DataLength          = 2;
 80095b0:	2302      	movs	r3, #2
 80095b2:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles         = (LatencyCode - 1U);
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	3b01      	subs	r3, #1
 80095b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode             = HAL_XSPI_DQS_ENABLE;
 80095ba:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80095be:	65fb      	str	r3, [r7, #92]	@ 0x5c
  #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80095c0:	f107 0314 	add.w	r3, r7, #20
 80095c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095c8:	4619      	mov	r1, r3
 80095ca:	68f8      	ldr	r0, [r7, #12]
 80095cc:	f7fe fd65 	bl	800809a <HAL_XSPI_Command>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d002      	beq.n	80095dc <APS256XX_ReadReg+0x82>
  {
    return APS256XX_ERROR;
 80095d6:	f04f 33ff 	mov.w	r3, #4294967295
 80095da:	e00c      	b.n	80095f6 <APS256XX_ReadReg+0x9c>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, (uint8_t *)Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80095dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095e0:	6879      	ldr	r1, [r7, #4]
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f7fe fe5c 	bl	80082a0 <HAL_XSPI_Receive>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d002      	beq.n	80095f4 <APS256XX_ReadReg+0x9a>
  {
    return APS256XX_ERROR;
 80095ee:	f04f 33ff 	mov.w	r3, #4294967295
 80095f2:	e000      	b.n	80095f6 <APS256XX_ReadReg+0x9c>
  }

  return APS256XX_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3760      	adds	r7, #96	@ 0x60
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <APS256XX_WriteReg>:
  * @param  Address Register address
  * @param  Value Value to write to register
  * @retval error status
  */
int32_t APS256XX_WriteReg(XSPI_HandleTypeDef *Ctx, uint32_t Address, uint8_t Value)
{
 80095fe:	b580      	push	{r7, lr}
 8009600:	b098      	sub	sp, #96	@ 0x60
 8009602:	af00      	add	r7, sp, #0
 8009604:	60f8      	str	r0, [r7, #12]
 8009606:	60b9      	str	r1, [r7, #8]
 8009608:	4613      	mov	r3, r2
 800960a:	71fb      	strb	r3, [r7, #7]
  XSPI_RegularCmdTypeDef sCommand = {0};
 800960c:	f107 0314 	add.w	r3, r7, #20
 8009610:	224c      	movs	r2, #76	@ 0x4c
 8009612:	2100      	movs	r1, #0
 8009614:	4618      	mov	r0, r3
 8009616:	f001 f8f2 	bl	800a7fe <memset>

  /* Initialize the write register command */
  sCommand.OperationType       = HAL_XSPI_OPTYPE_COMMON_CFG;
 800961a:	2300      	movs	r3, #0
 800961c:	617b      	str	r3, [r7, #20]
  sCommand.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 800961e:	2304      	movs	r3, #4
 8009620:	623b      	str	r3, [r7, #32]
  sCommand.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8009622:	2300      	movs	r3, #0
 8009624:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009626:	2300      	movs	r3, #0
 8009628:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.Instruction         = APS256XX_WRITE_REG_CMD;
 800962a:	23c0      	movs	r3, #192	@ 0xc0
 800962c:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 800962e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009632:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8009634:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8009638:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 800963a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800963e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.Address             = Address;
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode  = HAL_XSPI_ALT_BYTES_NONE;
 8009644:	2300      	movs	r3, #0
 8009646:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode            = HAL_XSPI_DATA_8_LINES;
 8009648:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800964c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 800964e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009652:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DataLength          = 2;
 8009654:	2302      	movs	r3, #2
 8009656:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles         = 0;
 8009658:	2300      	movs	r3, #0
 800965a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode             = HAL_XSPI_DQS_DISABLE;
 800965c:	2300      	movs	r3, #0
 800965e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009660:	f107 0314 	add.w	r3, r7, #20
 8009664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009668:	4619      	mov	r1, r3
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f7fe fd15 	bl	800809a <HAL_XSPI_Command>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d002      	beq.n	800967c <APS256XX_WriteReg+0x7e>
  {
    return APS256XX_ERROR;
 8009676:	f04f 33ff 	mov.w	r3, #4294967295
 800967a:	e00d      	b.n	8009698 <APS256XX_WriteReg+0x9a>
  }

  /* Transmission of the data */
  if (HAL_XSPI_Transmit(Ctx, (uint8_t *)(&Value), HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800967c:	1dfb      	adds	r3, r7, #7
 800967e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009682:	4619      	mov	r1, r3
 8009684:	68f8      	ldr	r0, [r7, #12]
 8009686:	f7fe fd98 	bl	80081ba <HAL_XSPI_Transmit>
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d002      	beq.n	8009696 <APS256XX_WriteReg+0x98>
  {
    return APS256XX_ERROR;
 8009690:	f04f 33ff 	mov.w	r3, #4294967295
 8009694:	e000      	b.n	8009698 <APS256XX_WriteReg+0x9a>
  }

  return APS256XX_OK;
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	3760      	adds	r7, #96	@ 0x60
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}

080096a0 <APS256XX_Reset>:
  * @brief  Reset the memory
  * @param  Ctx Component object pointer
  * @retval error status
  */
int32_t APS256XX_Reset(XSPI_HandleTypeDef *Ctx)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b096      	sub	sp, #88	@ 0x58
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  XSPI_RegularCmdTypeDef sCommand = {0};
 80096a8:	f107 030c 	add.w	r3, r7, #12
 80096ac:	224c      	movs	r2, #76	@ 0x4c
 80096ae:	2100      	movs	r1, #0
 80096b0:	4618      	mov	r0, r3
 80096b2:	f001 f8a4 	bl	800a7fe <memset>

  /* Initialize the command */
  sCommand.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80096b6:	2300      	movs	r3, #0
 80096b8:	60fb      	str	r3, [r7, #12]
  sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 80096ba:	2304      	movs	r3, #4
 80096bc:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 80096be:	2300      	movs	r3, #0
 80096c0:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80096c2:	2300      	movs	r3, #0
 80096c4:	623b      	str	r3, [r7, #32]
  sCommand.Instruction        = APS256XX_RESET_CMD;
 80096c6:	23ff      	movs	r3, #255	@ 0xff
 80096c8:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 80096ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 80096d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80096d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 80096d6:	2300      	movs	r3, #0
 80096d8:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.Address            = 0;
 80096da:	2300      	movs	r3, #0
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 80096de:	2300      	movs	r3, #0
 80096e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.DataMode           = HAL_XSPI_DATA_NONE;
 80096e2:	2300      	movs	r3, #0
 80096e4:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataLength         = 0;
 80096e6:	2300      	movs	r3, #0
 80096e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles        = 0;
 80096ea:	2300      	movs	r3, #0
 80096ec:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 80096ee:	2300      	movs	r3, #0
 80096f0:	657b      	str	r3, [r7, #84]	@ 0x54
 #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80096f2:	f107 030c 	add.w	r3, r7, #12
 80096f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096fa:	4619      	mov	r1, r3
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f7fe fccc 	bl	800809a <HAL_XSPI_Command>
 8009702:	4603      	mov	r3, r0
 8009704:	2b00      	cmp	r3, #0
 8009706:	d002      	beq.n	800970e <APS256XX_Reset+0x6e>
  {
    return APS256XX_ERROR;
 8009708:	f04f 33ff 	mov.w	r3, #4294967295
 800970c:	e003      	b.n	8009716 <APS256XX_Reset+0x76>
  }

  /* Need to wait tRST */
  HAL_Delay(1);
 800970e:	2001      	movs	r0, #1
 8009710:	f7f7 fec2 	bl	8001498 <HAL_Delay>
  return 0/*APS256XX_OK*/;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3758      	adds	r7, #88	@ 0x58
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <W35T51NWTBIE_ReadID>:
  * @param  DualFlash Dual flash mode state
  * @retval error status
  */
int32_t W35T51NWTBIE_ReadID(XSPI_HandleTypeDef *Ctx, W35T51NWTBIE_Interface_t Mode, W35T51NWTBIE_Transfer_t Rate,
                            uint8_t *ID, W35T51NWTBIE_AddressSize_t AddressSize)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b098      	sub	sp, #96	@ 0x60
 8009722:	af00      	add	r7, sp, #0
 8009724:	60f8      	str	r0, [r7, #12]
 8009726:	607b      	str	r3, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	72fb      	strb	r3, [r7, #11]
 800972c:	4613      	mov	r3, r2
 800972e:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 8009730:	f107 0314 	add.w	r3, r7, #20
 8009734:	224c      	movs	r2, #76	@ 0x4c
 8009736:	2100      	movs	r1, #0
 8009738:	4618      	mov	r0, r3
 800973a:	f001 f860 	bl	800a7fe <memset>
  {
    // return W35T51NWTBIE_ERROR;
  }

  /* Initialize the read ID command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 800973e:	2300      	movs	r3, #0
 8009740:	617b      	str	r3, [r7, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 8009742:	2300      	movs	r3, #0
 8009744:	61bb      	str	r3, [r7, #24]
  s_command.InstructionMode    = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 8009746:	7afb      	ldrb	r3, [r7, #11]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d101      	bne.n	8009750 <W35T51NWTBIE_ReadID+0x32>
 800974c:	2301      	movs	r3, #1
 800974e:	e000      	b.n	8009752 <W35T51NWTBIE_ReadID+0x34>
 8009750:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == W35T51NWTBIE_SPI_MODE)
 8009752:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = (Rate == W35T51NWTBIE_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009754:	7abb      	ldrb	r3, [r7, #10]
 8009756:	2b01      	cmp	r3, #1
 8009758:	d101      	bne.n	800975e <W35T51NWTBIE_ReadID+0x40>
 800975a:	2308      	movs	r3, #8
 800975c:	e000      	b.n	8009760 <W35T51NWTBIE_ReadID+0x42>
 800975e:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == W35T51NWTBIE_DTR_TRANSFER)
 8009760:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionWidth    = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 8009762:	7afb      	ldrb	r3, [r7, #11]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d101      	bne.n	800976c <W35T51NWTBIE_ReadID+0x4e>
 8009768:	2300      	movs	r3, #0
 800976a:	e000      	b.n	800976e <W35T51NWTBIE_ReadID+0x50>
 800976c:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == W35T51NWTBIE_SPI_MODE)
 800976e:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? W35T51NWTBIE_READ_ID_CMD
                                 : W35T51NWTBIE_OCTA_READ_ID_CMD;
 8009770:	7afb      	ldrb	r3, [r7, #11]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d101      	bne.n	800977a <W35T51NWTBIE_ReadID+0x5c>
 8009776:	239e      	movs	r3, #158	@ 0x9e
 8009778:	e001      	b.n	800977e <W35T51NWTBIE_ReadID+0x60>
 800977a:	f649 639e 	movw	r3, #40606	@ 0x9e9e
  s_command.Instruction        = (Mode == W35T51NWTBIE_SPI_MODE)
 800977e:	61fb      	str	r3, [r7, #28]
  // s_command.AddressMode        = (Mode == W35T51NWTBIE_SPI_MODE)
  //                                ? HAL_XSPI_ADDRESS_NONE
  //                                : HAL_XSPI_ADDRESS_8_LINES;
  s_command.AddressMode        =  HAL_XSPI_ADDRESS_NONE;
 8009780:	2300      	movs	r3, #0
 8009782:	633b      	str	r3, [r7, #48]	@ 0x30
  //                                : HAL_XSPI_ADDRESS_DTR_DISABLE;
  // s_command.AddressWidth        = (AddressSize == W35T51NWTBIE_3BYTES_SIZE)
  //                                ? HAL_XSPI_ADDRESS_24_BITS
  //                                : HAL_XSPI_ADDRESS_32_BITS;
  // s_command.Address            = 0U;
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009784:	2300      	movs	r3, #0
 8009786:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode           = (Mode == W35T51NWTBIE_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8009788:	7afb      	ldrb	r3, [r7, #11]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d102      	bne.n	8009794 <W35T51NWTBIE_ReadID+0x76>
 800978e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009792:	e001      	b.n	8009798 <W35T51NWTBIE_ReadID+0x7a>
 8009794:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 800979a:	2300      	movs	r3, #0
 800979c:	657b      	str	r3, [r7, #84]	@ 0x54
  //s_command.DataDTRMode        = (Rate == W35T51NWTBIE_DTR_TRANSFER)
  //                                 ? HAL_XSPI_DATA_DTR_ENABLE
  //                                 : HAL_XSPI_DATA_DTR_DISABLE;
  s_command.DummyCycles        = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? 0U
                                 : ((Rate == W35T51NWTBIE_DTR_TRANSFER)
 800979e:	7afb      	ldrb	r3, [r7, #11]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d006      	beq.n	80097b2 <W35T51NWTBIE_ReadID+0x94>
 80097a4:	7abb      	ldrb	r3, [r7, #10]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d101      	bne.n	80097ae <W35T51NWTBIE_ReadID+0x90>
 80097aa:	2308      	movs	r3, #8
 80097ac:	e002      	b.n	80097b4 <W35T51NWTBIE_ReadID+0x96>
 80097ae:	2304      	movs	r3, #4
 80097b0:	e000      	b.n	80097b4 <W35T51NWTBIE_ReadID+0x96>
 80097b2:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == W35T51NWTBIE_SPI_MODE)
 80097b4:	65bb      	str	r3, [r7, #88]	@ 0x58
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = 3U;
 80097b6:	2303      	movs	r3, #3
 80097b8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = (Rate == W35T51NWTBIE_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 80097ba:	7abb      	ldrb	r3, [r7, #10]
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d102      	bne.n	80097c6 <W35T51NWTBIE_ReadID+0xa8>
 80097c0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80097c4:	e000      	b.n	80097c8 <W35T51NWTBIE_ReadID+0xaa>
 80097c6:	2300      	movs	r3, #0
 80097c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80097ca:	f107 0314 	add.w	r3, r7, #20
 80097ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097d2:	4619      	mov	r1, r3
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	f7fe fc60 	bl	800809a <HAL_XSPI_Command>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d10a      	bne.n	80097f6 <W35T51NWTBIE_ReadID+0xd8>
  {
    goto error;
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, ID, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80097e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097e4:	6879      	ldr	r1, [r7, #4]
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f7fe fd5a 	bl	80082a0 <HAL_XSPI_Receive>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d103      	bne.n	80097fa <W35T51NWTBIE_ReadID+0xdc>
  {
    goto error;
  }
  return W35T51NWTBIE_OK;
 80097f2:	2300      	movs	r3, #0
 80097f4:	e007      	b.n	8009806 <W35T51NWTBIE_ReadID+0xe8>
    goto error;
 80097f6:	bf00      	nop
 80097f8:	e000      	b.n	80097fc <W35T51NWTBIE_ReadID+0xde>
    goto error;
 80097fa:	bf00      	nop

error:
  //if (retr != HAL_OK )
  //{
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(Ctx);
 80097fc:	68f8      	ldr	r0, [r7, #12]
 80097fe:	f7fe fecb 	bl	8008598 <HAL_XSPI_Abort>
  //}

  return W35T51NWTBIE_ERROR;
 8009802:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009806:	4618      	mov	r0, r3
 8009808:	3760      	adds	r7, #96	@ 0x60
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}

0800980e <W35T51NWTBIE_EnterOctal_DTR_Mode>:

  return W35T51NWTBIE_OK;
}

int32_t W35T51NWTBIE_EnterOctal_DTR_Mode(XSPI_HandleTypeDef *Ctx)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	b09c      	sub	sp, #112	@ 0x70
 8009812:	af00      	add	r7, sp, #0
 8009814:	6078      	str	r0, [r7, #4]
  uint8_t reg = 0;
 8009816:	2300      	movs	r3, #0
 8009818:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  int32_t retr = W35T51NWTBIE_OK;
 800981c:	2300      	movs	r3, #0
 800981e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  XSPI_RegularCmdTypeDef  sCommand = {0};
 8009820:	f107 031c 	add.w	r3, r7, #28
 8009824:	224c      	movs	r2, #76	@ 0x4c
 8009826:	2100      	movs	r1, #0
 8009828:	4618      	mov	r0, r3
 800982a:	f000 ffe8 	bl	800a7fe <memset>
  XSPI_AutoPollingTypeDef sConfig  = {0};
 800982e:	f107 0308 	add.w	r3, r7, #8
 8009832:	2200      	movs	r2, #0
 8009834:	601a      	str	r2, [r3, #0]
 8009836:	605a      	str	r2, [r3, #4]
 8009838:	609a      	str	r2, [r3, #8]
 800983a:	60da      	str	r2, [r3, #12]
 800983c:	611a      	str	r2, [r3, #16]

  sCommand.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 800983e:	2300      	movs	r3, #0
 8009840:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 8009842:	2301      	movs	r3, #1
 8009844:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8009846:	2300      	movs	r3, #0
 8009848:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 800984a:	2300      	movs	r3, #0
 800984c:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 800984e:	2300      	movs	r3, #0
 8009850:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009852:	2300      	movs	r3, #0
 8009854:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009856:	2300      	movs	r3, #0
 8009858:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DummyCycles        = 0;
 800985a:	2300      	movs	r3, #0
 800985c:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 800985e:	2300      	movs	r3, #0
 8009860:	667b      	str	r3, [r7, #100]	@ 0x64
  sConfig.MatchMode           = HAL_XSPI_MATCH_MODE_AND;
 8009862:	2300      	movs	r3, #0
 8009864:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop       = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 8009866:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800986a:	617b      	str	r3, [r7, #20]
  sConfig.IntervalTime        = 0x10;
 800986c:	2310      	movs	r3, #16
 800986e:	61bb      	str	r3, [r7, #24]

  {
    /* Enable write operations */
    sCommand.Instruction = W35T51NWTBIE_WRITE_ENABLE_CMD;    // 1-0-0
 8009870:	2306      	movs	r3, #6
 8009872:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode    = HAL_XSPI_DATA_NONE;
 8009874:	2300      	movs	r3, #0
 8009876:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AddressMode = HAL_XSPI_ADDRESS_NONE;
 8009878:	2300      	movs	r3, #0
 800987a:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800987c:	f107 031c 	add.w	r3, r7, #28
 8009880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009884:	4619      	mov	r1, r3
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f7fe fc07 	bl	800809a <HAL_XSPI_Command>
 800988c:	4603      	mov	r3, r0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d002      	beq.n	8009898 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x8a>
    {
      retr = -1;
 8009892:	f04f 33ff 	mov.w	r3, #4294967295
 8009896:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Reconfigure XSPI to automatic polling mode to wait for write enabling */
    sConfig.MatchMask       = 0x02;
 8009898:	2302      	movs	r3, #2
 800989a:	60fb      	str	r3, [r7, #12]
    sConfig.MatchValue      = 0x02;
 800989c:	2302      	movs	r3, #2
 800989e:	60bb      	str	r3, [r7, #8]

    sCommand.Instruction    = W35T51NWTBIE_READ_STATUS_REG_CMD;  // 1-0-1
 80098a0:	2305      	movs	r3, #5
 80098a2:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode       = HAL_XSPI_DATA_1_LINE;
 80098a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80098a8:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength     = 1;
 80098aa:	2301      	movs	r3, #1
 80098ac:	65bb      	str	r3, [r7, #88]	@ 0x58

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80098ae:	f107 031c 	add.w	r3, r7, #28
 80098b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098b6:	4619      	mov	r1, r3
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7fe fbee 	bl	800809a <HAL_XSPI_Command>
 80098be:	4603      	mov	r3, r0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d002      	beq.n	80098ca <W35T51NWTBIE_EnterOctal_DTR_Mode+0xbc>
    {
      retr = -2;
 80098c4:	f06f 0301 	mvn.w	r3, #1
 80098c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_AutoPolling(Ctx, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80098ca:	f107 0308 	add.w	r3, r7, #8
 80098ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098d2:	4619      	mov	r1, r3
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7fe fd86 	bl	80083e6 <HAL_XSPI_AutoPolling>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <W35T51NWTBIE_EnterOctal_DTR_Mode+0xd8>
    {
      retr = -3;
 80098e0:	f06f 0302 	mvn.w	r3, #2
 80098e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
  }

  {
    sCommand.Instruction        = W35T51NWTBIE_WRITE_VOLATILE_CFG_REG_CMD;    //set 22 dummy cycles for fast read
 80098e6:	2381      	movs	r3, #129	@ 0x81
 80098e8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 80098ea:	2301      	movs	r3, #1
 80098ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 80098ee:	2300      	movs	r3, #0
 80098f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80098f2:	2300      	movs	r3, #0
 80098f4:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_1_LINE;
 80098f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80098fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Address            = 0x1;
 80098fc:	2301      	movs	r3, #1
 80098fe:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 8009900:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009904:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8009906:	2300      	movs	r3, #0
 8009908:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
 800990a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800990e:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009910:	2300      	movs	r3, #0
 8009912:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
 8009914:	2301      	movs	r3, #1
 8009916:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009918:	2300      	movs	r3, #0
 800991a:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles        = 0;
 800991c:	2300      	movs	r3, #0
 800991e:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8009920:	2300      	movs	r3, #0
 8009922:	667b      	str	r3, [r7, #100]	@ 0x64

    reg = 0x16;   // 22 dummy cycles
 8009924:	2316      	movs	r3, #22
 8009926:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800992a:	f107 031c 	add.w	r3, r7, #28
 800992e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009932:	4619      	mov	r1, r3
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f7fe fbb0 	bl	800809a <HAL_XSPI_Command>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d002      	beq.n	8009946 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x138>
    {
      retr = -8;
 8009940:	f06f 0307 	mvn.w	r3, #7
 8009944:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_Transmit(Ctx, &reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009946:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 800994a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800994e:	4619      	mov	r1, r3
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f7fe fc32 	bl	80081ba <HAL_XSPI_Transmit>
 8009956:	4603      	mov	r3, r0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d002      	beq.n	8009962 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x154>
    {
      retr = -9;
 800995c:	f06f 0308 	mvn.w	r3, #8
 8009960:	66fb      	str	r3, [r7, #108]	@ 0x6c

  }

    {
    /* Enable write operations */
    sCommand.Instruction = W35T51NWTBIE_WRITE_ENABLE_CMD;    // 1-0-0
 8009962:	2306      	movs	r3, #6
 8009964:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode    = HAL_XSPI_DATA_NONE;
 8009966:	2300      	movs	r3, #0
 8009968:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AddressMode = HAL_XSPI_ADDRESS_NONE;
 800996a:	2300      	movs	r3, #0
 800996c:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800996e:	f107 031c 	add.w	r3, r7, #28
 8009972:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009976:	4619      	mov	r1, r3
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f7fe fb8e 	bl	800809a <HAL_XSPI_Command>
 800997e:	4603      	mov	r3, r0
 8009980:	2b00      	cmp	r3, #0
 8009982:	d002      	beq.n	800998a <W35T51NWTBIE_EnterOctal_DTR_Mode+0x17c>
    {
      retr = -1;
 8009984:	f04f 33ff 	mov.w	r3, #4294967295
 8009988:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Reconfigure XSPI to automatic polling mode to wait for write enabling */
    sConfig.MatchMask       = 0x02;
 800998a:	2302      	movs	r3, #2
 800998c:	60fb      	str	r3, [r7, #12]
    sConfig.MatchValue      = 0x02;
 800998e:	2302      	movs	r3, #2
 8009990:	60bb      	str	r3, [r7, #8]

    sCommand.Instruction    = W35T51NWTBIE_READ_STATUS_REG_CMD;  // 1-0-1
 8009992:	2305      	movs	r3, #5
 8009994:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode       = HAL_XSPI_DATA_1_LINE;
 8009996:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800999a:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength     = 1;
 800999c:	2301      	movs	r3, #1
 800999e:	65bb      	str	r3, [r7, #88]	@ 0x58

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80099a0:	f107 031c 	add.w	r3, r7, #28
 80099a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099a8:	4619      	mov	r1, r3
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f7fe fb75 	bl	800809a <HAL_XSPI_Command>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d002      	beq.n	80099bc <W35T51NWTBIE_EnterOctal_DTR_Mode+0x1ae>
    {
      retr = -2;
 80099b6:	f06f 0301 	mvn.w	r3, #1
 80099ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_AutoPolling(Ctx, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80099bc:	f107 0308 	add.w	r3, r7, #8
 80099c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099c4:	4619      	mov	r1, r3
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f7fe fd0d 	bl	80083e6 <HAL_XSPI_AutoPolling>
 80099cc:	4603      	mov	r3, r0
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d002      	beq.n	80099d8 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x1ca>
    {
      retr = -3;
 80099d2:	f06f 0302 	mvn.w	r3, #2
 80099d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
  }

  {
    sCommand.Instruction        = W35T51NWTBIE_WRITE_VOLATILE_CFG_REG_CMD;    //set impedence of driver strength
 80099d8:	2381      	movs	r3, #129	@ 0x81
 80099da:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 80099dc:	2301      	movs	r3, #1
 80099de:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 80099e0:	2300      	movs	r3, #0
 80099e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80099e4:	2300      	movs	r3, #0
 80099e6:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_1_LINE;
 80099e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80099ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Address            = 0x03;
 80099ee:	2303      	movs	r3, #3
 80099f0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 80099f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80099f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 80099f8:	2300      	movs	r3, #0
 80099fa:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
 80099fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a00:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009a02:	2300      	movs	r3, #0
 8009a04:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
 8009a06:	2301      	movs	r3, #1
 8009a08:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles        = 0;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8009a12:	2300      	movs	r3, #0
 8009a14:	667b      	str	r3, [r7, #100]	@ 0x64

    reg = 0xFF;   // 50R
 8009a16:	23ff      	movs	r3, #255	@ 0xff
 8009a18:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a1c:	f107 031c 	add.w	r3, r7, #28
 8009a20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a24:	4619      	mov	r1, r3
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f7fe fb37 	bl	800809a <HAL_XSPI_Command>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x22a>
    {
      retr = -8;
 8009a32:	f06f 0307 	mvn.w	r3, #7
 8009a36:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_Transmit(Ctx, &reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a38:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8009a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a40:	4619      	mov	r1, r3
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f7fe fbb9 	bl	80081ba <HAL_XSPI_Transmit>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d002      	beq.n	8009a54 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x246>
    {
      retr = -9;
 8009a4e:	f06f 0308 	mvn.w	r3, #8
 8009a52:	66fb      	str	r3, [r7, #108]	@ 0x6c

  }

  {
    /* Enable write operations */
    sCommand.Instruction = W35T51NWTBIE_WRITE_ENABLE_CMD;    // 1-0-0
 8009a54:	2306      	movs	r3, #6
 8009a56:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode    = HAL_XSPI_DATA_NONE;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AddressMode = HAL_XSPI_ADDRESS_NONE;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a60:	f107 031c 	add.w	r3, r7, #28
 8009a64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a68:	4619      	mov	r1, r3
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f7fe fb15 	bl	800809a <HAL_XSPI_Command>
 8009a70:	4603      	mov	r3, r0
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d002      	beq.n	8009a7c <W35T51NWTBIE_EnterOctal_DTR_Mode+0x26e>
    {
      retr = -1;
 8009a76:	f04f 33ff 	mov.w	r3, #4294967295
 8009a7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Reconfigure XSPI to automatic polling mode to wait for write enabling */
    sConfig.MatchMask       = 0x02;
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	60fb      	str	r3, [r7, #12]
    sConfig.MatchValue      = 0x02;
 8009a80:	2302      	movs	r3, #2
 8009a82:	60bb      	str	r3, [r7, #8]

    sCommand.Instruction    = W35T51NWTBIE_READ_STATUS_REG_CMD;  // 1-0-1
 8009a84:	2305      	movs	r3, #5
 8009a86:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode       = HAL_XSPI_DATA_1_LINE;
 8009a88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a8c:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength     = 1;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	65bb      	str	r3, [r7, #88]	@ 0x58

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a92:	f107 031c 	add.w	r3, r7, #28
 8009a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	6878      	ldr	r0, [r7, #4]
 8009a9e:	f7fe fafc 	bl	800809a <HAL_XSPI_Command>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d002      	beq.n	8009aae <W35T51NWTBIE_EnterOctal_DTR_Mode+0x2a0>
    {
      retr = -2;
 8009aa8:	f06f 0301 	mvn.w	r3, #1
 8009aac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_AutoPolling(Ctx, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009aae:	f107 0308 	add.w	r3, r7, #8
 8009ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f7fe fc94 	bl	80083e6 <HAL_XSPI_AutoPolling>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d002      	beq.n	8009aca <W35T51NWTBIE_EnterOctal_DTR_Mode+0x2bc>
    {
      retr = -3;
 8009ac4:	f06f 0302 	mvn.w	r3, #2
 8009ac8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
  }

  {
    sCommand.Instruction        = W35T51NWTBIE_WRITE_VOLATILE_CFG_REG_CMD;    // 1-1-1
 8009aca:	2381      	movs	r3, #129	@ 0x81
 8009acc:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 8009ace:	2301      	movs	r3, #1
 8009ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_1_LINE;
 8009ada:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009ade:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Address            = 0x0;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 8009ae4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8009aea:	2300      	movs	r3, #0
 8009aec:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
 8009aee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009af2:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009af4:	2300      	movs	r3, #0
 8009af6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
 8009af8:	2301      	movs	r3, #1
 8009afa:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009afc:	2300      	movs	r3, #0
 8009afe:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles        = 0;
 8009b00:	2300      	movs	r3, #0
 8009b02:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8009b04:	2300      	movs	r3, #0
 8009b06:	667b      	str	r3, [r7, #100]	@ 0x64
    // reg = 0xDF;   // standard SPI
    reg = 0xE7;   // with in DQS IO Enabled
 8009b08:	23e7      	movs	r3, #231	@ 0xe7
 8009b0a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    // reg = 0xC7;   // with in DQS IO disabled

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009b0e:	f107 031c 	add.w	r3, r7, #28
 8009b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b16:	4619      	mov	r1, r3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f7fe fabe 	bl	800809a <HAL_XSPI_Command>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d002      	beq.n	8009b2a <W35T51NWTBIE_EnterOctal_DTR_Mode+0x31c>
    {
      retr = -8;
 8009b24:	f06f 0307 	mvn.w	r3, #7
 8009b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_Transmit(Ctx, &reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009b2a:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8009b2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b32:	4619      	mov	r1, r3
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f7fe fb40 	bl	80081ba <HAL_XSPI_Transmit>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d002      	beq.n	8009b46 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x338>
    {
      retr = -9;
 8009b40:	f06f 0308 	mvn.w	r3, #8
 8009b44:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

  }

  HAL_Delay(100);
 8009b46:	2064      	movs	r0, #100	@ 0x64
 8009b48:	f7f7 fca6 	bl	8001498 <HAL_Delay>
// //    {
// //      retr = -11;
// //    }
//   }

  return retr;
 8009b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c

}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3770      	adds	r7, #112	@ 0x70
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <W35T51NWTBIE_EnableMemoryMappedModeDTR>:
int32_t W35T51NWTBIE_EnableMemoryMappedModeDTR(XSPI_HandleTypeDef *Ctx, W35T51NWTBIE_Interface_t Mode)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b098      	sub	sp, #96	@ 0x60
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
 8009b5e:	460b      	mov	r3, r1
 8009b60:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef retr;
    XSPI_RegularCmdTypeDef s_command = {0};
 8009b62:	f107 0310 	add.w	r3, r7, #16
 8009b66:	224c      	movs	r2, #76	@ 0x4c
 8009b68:	2100      	movs	r1, #0
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f000 fe47 	bl	800a7fe <memset>
    XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8009b70:	f107 0308 	add.w	r3, r7, #8
 8009b74:	2200      	movs	r2, #0
 8009b76:	601a      	str	r2, [r3, #0]
 8009b78:	605a      	str	r2, [r3, #4]

    /* Initialize the s_command */
    s_command.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 8009b7a:	2304      	movs	r3, #4
 8009b7c:	61fb      	str	r3, [r7, #28]
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_16_BITS;
 8009b7e:	2310      	movs	r3, #16
 8009b80:	623b      	str	r3, [r7, #32]
    s_command.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 8009b82:	2308      	movs	r3, #8
 8009b84:	627b      	str	r3, [r7, #36]	@ 0x24

    s_command.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 8009b86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8009b8c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8009b90:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8009b92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009b96:	637b      	str	r3, [r7, #52]	@ 0x34

    s_command.DataMode            = HAL_XSPI_DATA_8_LINES;
 8009b98:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 8009b9e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009ba2:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode             = HAL_XSPI_DQS_ENABLE;
 8009ba4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009ba8:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Initialize the read ID command */
    s_command.OperationType       = HAL_XSPI_OPTYPE_READ_CFG;
 8009baa:	2301      	movs	r3, #1
 8009bac:	613b      	str	r3, [r7, #16]
    s_command.Instruction         = W35T51NWTBIE_OCTA_READ_DTR_CMD;
 8009bae:	f64f 53fd 	movw	r3, #65021	@ 0xfdfd
 8009bb2:	61bb      	str	r3, [r7, #24]
    // s_command.Instruction = XSPI_FormatCommand(hXspi->commandExtension, s_command.InstructionWidth, CommandRead);
    s_command.DummyCycles         = 22;   // 22 for 200Mhz ODDR mode.
 8009bb4:	2316      	movs	r3, #22
 8009bb6:	657b      	str	r3, [r7, #84]	@ 0x54
    /* Configure the read command */
    retr = HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8009bb8:	f107 0310 	add.w	r3, r7, #16
 8009bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f7fe fa69 	bl	800809a <HAL_XSPI_Command>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (retr != HAL_OK)
 8009bce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d123      	bne.n	8009c1e <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xc8>
    {
        goto error;
    }

    /* Initialize the read ID command */
    s_command.OperationType       = HAL_XSPI_OPTYPE_WRITE_CFG;
 8009bd6:	2302      	movs	r3, #2
 8009bd8:	613b      	str	r3, [r7, #16]
    s_command.Instruction         = W35T51NWTBIE_OCTA_PAGE_PROG_CMD;
 8009bda:	f648 638e 	movw	r3, #36494	@ 0x8e8e
 8009bde:	61bb      	str	r3, [r7, #24]
    // s_command.Instruction = XSPI_FormatCommand(hXspi->commandExtension, s_command.InstructionWidth, CommandWrite);
    s_command.DummyCycles         = 4;
 8009be0:	2304      	movs	r3, #4
 8009be2:	657b      	str	r3, [r7, #84]	@ 0x54
    /* Configure the read command */
    retr = HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8009be4:	f107 0310 	add.w	r3, r7, #16
 8009be8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7fe fa53 	bl	800809a <HAL_XSPI_Command>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (retr != HAL_OK)
 8009bfa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d10f      	bne.n	8009c22 <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xcc>
    {
        goto error;
    }

    /* Activation of memory-mapped mode */
    sMemMappedCfg.TimeOutActivation   = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
 8009c02:	2300      	movs	r3, #0
 8009c04:	60bb      	str	r3, [r7, #8]
    sMemMappedCfg.TimeoutPeriodClock  = 0x50;
 8009c06:	2350      	movs	r3, #80	@ 0x50
 8009c08:	60fb      	str	r3, [r7, #12]
    retr = HAL_XSPI_MemoryMapped(Ctx, &sMemMappedCfg);
 8009c0a:	f107 0308 	add.w	r3, r7, #8
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f7fe fc73 	bl	80084fc <HAL_XSPI_MemoryMapped>
 8009c16:	4603      	mov	r3, r0
 8009c18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009c1c:	e002      	b.n	8009c24 <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xce>
        goto error;
 8009c1e:	bf00      	nop
 8009c20:	e000      	b.n	8009c24 <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xce>
        goto error;
 8009c22:	bf00      	nop

error:
    if (retr != HAL_OK)
 8009c24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d002      	beq.n	8009c32 <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xdc>
    {
        /* abort any ongoing transaction for the next action */
        (void)HAL_XSPI_Abort(Ctx);
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f7fe fcb3 	bl	8008598 <HAL_XSPI_Abort>
    }
    /* return status */
    return retr;
 8009c32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3760      	adds	r7, #96	@ 0x60
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
	...

08009c40 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b082      	sub	sp, #8
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&STD_CIO_UART_HANDLE, (uint8_t*) &ch, 1, 100);
 8009c48:	1d39      	adds	r1, r7, #4
 8009c4a:	2364      	movs	r3, #100	@ 0x64
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	4804      	ldr	r0, [pc, #16]	@ (8009c60 <__io_putchar+0x20>)
 8009c50:	f7fd f9cc 	bl	8006fec <HAL_UART_Transmit>
	return ch;
 8009c54:	687b      	ldr	r3, [r7, #4]
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3708      	adds	r7, #8
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
 8009c5e:	bf00      	nop
 8009c60:	2400079c 	.word	0x2400079c

08009c64 <std_cio_init>:
 * @param[in]       None
 * @param[in]       None
 * @return          None
 */
void std_cio_init(void)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	af00      	add	r7, sp, #0
	lwprintf_printf(paon_creator);
	lwprintf_printf("\r\n" "Initializing LwPrintf..." "\r\n");
#endif

#if STD_CIO_PRINT
	std_printf(paon_logo);
 8009c68:	4b16      	ldr	r3, [pc, #88]	@ (8009cc4 <std_cio_init+0x60>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	f000 fd1f 	bl	800a6b0 <printf>
 8009c72:	4b15      	ldr	r3, [pc, #84]	@ (8009cc8 <std_cio_init+0x64>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	689b      	ldr	r3, [r3, #8]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f000 fc43 	bl	800a504 <fflush>
	std_printf(paon_version);
 8009c7e:	4b13      	ldr	r3, [pc, #76]	@ (8009ccc <std_cio_init+0x68>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4618      	mov	r0, r3
 8009c84:	f000 fd14 	bl	800a6b0 <printf>
 8009c88:	4b0f      	ldr	r3, [pc, #60]	@ (8009cc8 <std_cio_init+0x64>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	689b      	ldr	r3, [r3, #8]
 8009c8e:	4618      	mov	r0, r3
 8009c90:	f000 fc38 	bl	800a504 <fflush>
	std_printf(paon_date);
 8009c94:	4b0e      	ldr	r3, [pc, #56]	@ (8009cd0 <std_cio_init+0x6c>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f000 fd09 	bl	800a6b0 <printf>
 8009c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc8 <std_cio_init+0x64>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f000 fc2d 	bl	800a504 <fflush>
	std_printf(paon_creator);
 8009caa:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd4 <std_cio_init+0x70>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f000 fcfe 	bl	800a6b0 <printf>
 8009cb4:	4b04      	ldr	r3, [pc, #16]	@ (8009cc8 <std_cio_init+0x64>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	689b      	ldr	r3, [r3, #8]
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 fc22 	bl	800a504 <fflush>
#endif
}
 8009cc0:	bf00      	nop
 8009cc2:	bd80      	pop	{r7, pc}
 8009cc4:	2400000c 	.word	0x2400000c
 8009cc8:	24000028 	.word	0x24000028
 8009ccc:	24000010 	.word	0x24000010
 8009cd0:	24000014 	.word	0x24000014
 8009cd4:	24000018 	.word	0x24000018

08009cd8 <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009cde:	f3ef 8310 	mrs	r3, PRIMASK
 8009ce2:	603b      	str	r3, [r7, #0]
  return(result);
 8009ce4:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
 8009ce6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8009ce8:	b672      	cpsid	i
}
 8009cea:	bf00      	nop
    __disable_irq();
    
    return tStatus;
 8009cec:	687b      	ldr	r3, [r7, #4]
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b085      	sub	sp, #20
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	f383 8810 	msr	PRIMASK, r3
}
 8009d0c:	bf00      	nop
    __set_PRIMASK(tStatus);
}
 8009d0e:	bf00      	nop
 8009d10:	3714      	adds	r7, #20
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr

08009d1a <perfc_port_mask_systimer_interrupt>:

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_mask_systimer_interrupt(void)
{
 8009d1a:	b480      	push	{r7}
 8009d1c:	b083      	sub	sp, #12
 8009d1e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009d20:	f3ef 8310 	mrs	r3, PRIMASK
 8009d24:	603b      	str	r3, [r7, #0]
  return(result);
 8009d26:	683b      	ldr	r3, [r7, #0]
#if (defined(__ARM_ARCH) && __ARM_ARCH_PROFILE == 'M' && (__ARM_ARCH_ISA_THUMB < 2)) ||  __PERFC_SYSTIMER_PRIORITY__ == 0
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
 8009d28:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8009d2a:	b672      	cpsid	i
}
 8009d2c:	bf00      	nop
    __disable_irq();
    
    return tStatus;
 8009d2e:	687b      	ldr	r3, [r7, #4]

#else
    /* this should not happen */
    return 0;
#endif
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <perfc_port_resume_systimer_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_systimer_interrupt(perfc_global_interrupt_status_t tStatus)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f383 8810 	msr	PRIMASK, r3
}
 8009d4e:	bf00      	nop
#else
    /* this should not happen */
    return 0;
#endif
    
}
 8009d50:	bf00      	nop
 8009d52:	3714      	adds	r7, #20
 8009d54:	46bd      	mov	sp, r7
 8009d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5a:	4770      	bx	lr

08009d5c <reinterpret_q16_f32>:


__STATIC_INLINE 
q16_t
reinterpret_q16_f32(float fIn0)
{
 8009d5c:	b480      	push	{r7}
 8009d5e:	b083      	sub	sp, #12
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	ed87 0a01 	vstr	s0, [r7, #4]
    return ((q16_t)((fIn0) * 65536.0f + ((fIn0) >= 0 ? 0.5f : -0.5f)));
 8009d66:	edd7 7a01 	vldr	s15, [r7, #4]
 8009d6a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009da4 <reinterpret_q16_f32+0x48>
 8009d6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009d72:	ed97 7a01 	vldr	s14, [r7, #4]
 8009d76:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d7e:	db02      	blt.n	8009d86 <reinterpret_q16_f32+0x2a>
 8009d80:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009d84:	e001      	b.n	8009d8a <reinterpret_q16_f32+0x2e>
 8009d86:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8009d8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009d8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009d92:	ee17 3a90 	vmov	r3, s15
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr
 8009da2:	bf00      	nop
 8009da4:	47800000 	.word	0x47800000

08009da8 <perfc_port_insert_to_system_timer_insert_ovf_handler>:
 *            priorities than __PERFC_SYSTIMER_PRIORITY__, please make sure
 *            the System Timer ISR (i.e. SysTick_Handler) have the same or 
 *            higher priority.
 */
void perfc_port_insert_to_system_timer_insert_ovf_handler(void)
{
 8009da8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009dac:	b086      	sub	sp, #24
 8009dae:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
 8009db0:	f000 fa2e 	bl	800a210 <perfc_port_get_system_timer_top>
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	f112 0801 	adds.w	r8, r2, #1
 8009dbc:	f143 0900 	adc.w	r9, r3, #0
 8009dc0:	e9c7 8902 	strd	r8, r9, [r7, #8]

    /* prevent high priority exceptions from preempting the system timer OVF 
     * exception handling
     */
    __PERFC_SAFE {
 8009dc4:	f7ff ffa9 	bl	8009d1a <perfc_port_mask_systimer_interrupt>
 8009dc8:	6078      	str	r0, [r7, #4]
 8009dca:	2300      	movs	r3, #0
 8009dcc:	617b      	str	r3, [r7, #20]
 8009dce:	e00d      	b.n	8009dec <perfc_port_insert_to_system_timer_insert_ovf_handler+0x44>
        PERFC.Ticks.lTimestampBase += lLoad;
 8009dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8009e04 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
 8009dd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009dd6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009dda:	1884      	adds	r4, r0, r2
 8009ddc:	eb41 0503 	adc.w	r5, r1, r3
 8009de0:	4b08      	ldr	r3, [pc, #32]	@ (8009e04 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
 8009de2:	e9c3 4500 	strd	r4, r5, [r3]
    __PERFC_SAFE {
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7ff ffa8 	bl	8009d3c <perfc_port_resume_systimer_interrupt>
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	1d1a      	adds	r2, r3, #4
 8009df0:	617a      	str	r2, [r7, #20]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d0ec      	beq.n	8009dd0 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x28>
        } else {
            PERFC.US.wResidule = wResidule;
        }
    }
#endif
}
 8009df6:	bf00      	nop
 8009df8:	bf00      	nop
 8009dfa:	3718      	adds	r7, #24
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009e02:	bf00      	nop
 8009e04:	24000928 	.word	0x24000928

08009e08 <__perf_os_patch_init>:
}

__WEAK
__attribute__((noinline))
void __perf_os_patch_init(void)
{
 8009e08:	b480      	push	{r7}
 8009e0a:	af00      	add	r7, sp, #0
}
 8009e0c:	bf00      	nop
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr
	...

08009e18 <update_perf_counter>:


void update_perf_counter(void)
{
 8009e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e1c:	b08e      	sub	sp, #56	@ 0x38
 8009e1e:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
 8009e20:	f000 f9f6 	bl	800a210 <perfc_port_get_system_timer_top>
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	1c51      	adds	r1, r2, #1
 8009e2a:	6039      	str	r1, [r7, #0]
 8009e2c:	f143 0300 	adc.w	r3, r3, #0
 8009e30:	607b      	str	r3, [r7, #4]
 8009e32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e36:	e9c7 2306 	strd	r2, r3, [r7, #24]
    UNUSED_PARAM(lLoad);
    
    
    uint32_t wSystemFrequency = perfc_port_get_system_timer_freq();
 8009e3a:	f000 f9cb 	bl	800a1d4 <perfc_port_get_system_timer_freq>
 8009e3e:	6178      	str	r0, [r7, #20]

    PERFC.bLessThan1MHz = (wSystemFrequency < 1000000ul);
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	4a44      	ldr	r2, [pc, #272]	@ (8009f54 <update_perf_counter+0x13c>)
 8009e44:	4293      	cmp	r3, r2
 8009e46:	bf94      	ite	ls
 8009e48:	2301      	movls	r3, #1
 8009e4a:	2300      	movhi	r3, #0
 8009e4c:	b2da      	uxtb	r2, r3
 8009e4e:	4b42      	ldr	r3, [pc, #264]	@ (8009f58 <update_perf_counter+0x140>)
 8009e50:	765a      	strb	r2, [r3, #25]

    if (PERFC.bLessThan1MHz) {
 8009e52:	4b41      	ldr	r3, [pc, #260]	@ (8009f58 <update_perf_counter+0x140>)
 8009e54:	7e5b      	ldrb	r3, [r3, #25]
 8009e56:	b2db      	uxtb	r3, r3
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d010      	beq.n	8009e7e <update_perf_counter+0x66>
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
                                              / (float)wSystemFrequency);
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	ee07 3a90 	vmov	s15, r3
 8009e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
 8009e66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009f5c <update_perf_counter+0x144>
 8009e6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e6e:	eeb0 0a47 	vmov.f32	s0, s14
 8009e72:	f7ff ff73 	bl	8009d5c <reinterpret_q16_f32>
 8009e76:	4603      	mov	r3, r0
 8009e78:	4a37      	ldr	r2, [pc, #220]	@ (8009f58 <update_perf_counter+0x140>)
 8009e7a:	6113      	str	r3, [r2, #16]
 8009e7c:	e00f      	b.n	8009e9e <update_perf_counter+0x86>
    } else {
    #if defined(__PERFC_NO_Q16__)
        PERFC.US.wUnit = wSystemFrequency / 1000000ul;
    #else
        PERFC.US.q16Unit = reinterpret_q16_f32( (float)wSystemFrequency 
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	ee07 3a90 	vmov	s15, r3
 8009e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e88:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8009f5c <update_perf_counter+0x144>
 8009e8c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009e90:	eeb0 0a47 	vmov.f32	s0, s14
 8009e94:	f7ff ff62 	bl	8009d5c <reinterpret_q16_f32>
 8009e98:	4603      	mov	r3, r0
 8009e9a:	4a2f      	ldr	r2, [pc, #188]	@ (8009f58 <update_perf_counter+0x140>)
 8009e9c:	6113      	str	r3, [r2, #16]
                                              / 1000000.0f);
    #endif
    }
    
    PERFC.MS.wUnit = wSystemFrequency / 1000ul;
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	4a2f      	ldr	r2, [pc, #188]	@ (8009f60 <update_perf_counter+0x148>)
 8009ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ea6:	099b      	lsrs	r3, r3, #6
 8009ea8:	4a2b      	ldr	r2, [pc, #172]	@ (8009f58 <update_perf_counter+0x140>)
 8009eaa:	6153      	str	r3, [r2, #20]
    PERFC.MS.Overflow.wResidule = lLoad 
                                - perfc_convert_ms_to_ticks(
                                            PERFC.MS.Overflow.lCompensation);
#endif

    __PERFC_SAFE {
 8009eac:	f7ff ff35 	bl	8009d1a <perfc_port_mask_systimer_interrupt>
 8009eb0:	6138      	str	r0, [r7, #16]
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009eb6:	e041      	b.n	8009f3c <update_perf_counter+0x124>
        g_nOffset = 0;
 8009eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8009f64 <update_perf_counter+0x14c>)
 8009eba:	2200      	movs	r2, #0
 8009ebc:	601a      	str	r2, [r3, #0]
        __cycleof__("", {g_nOffset = __cycle_count__;}) { __NOP(); }
 8009ebe:	f000 f8f3 	bl	800a0a8 <get_system_ticks>
 8009ec2:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8009ec6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009eca:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8009ece:	2300      	movs	r3, #0
 8009ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ed2:	e01f      	b.n	8009f14 <update_perf_counter+0xfc>
 8009ed4:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8009ed6:	f3bf 8f4f 	dsb	sy
}
 8009eda:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009edc:	f3bf 8f6f 	isb	sy
}
 8009ee0:	bf00      	nop
 8009ee2:	f000 f8e1 	bl	800a0a8 <get_system_ticks>
 8009ee6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009eea:	1a84      	subs	r4, r0, r2
 8009eec:	eb61 0503 	sbc.w	r5, r1, r3
 8009ef0:	4b1c      	ldr	r3, [pc, #112]	@ (8009f64 <update_perf_counter+0x14c>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	17da      	asrs	r2, r3, #31
 8009ef6:	4698      	mov	r8, r3
 8009ef8:	4691      	mov	r9, r2
 8009efa:	ebb4 0a08 	subs.w	sl, r4, r8
 8009efe:	eb65 0b09 	sbc.w	fp, r5, r9
 8009f02:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
 8009f06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009f0a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	4a14      	ldr	r2, [pc, #80]	@ (8009f64 <update_perf_counter+0x14c>)
 8009f12:	6013      	str	r3, [r2, #0]
 8009f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f16:	f103 0208 	add.w	r2, r3, #8
 8009f1a:	627a      	str	r2, [r7, #36]	@ 0x24
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d107      	bne.n	8009f30 <update_perf_counter+0x118>
  __ASM volatile ("dsb 0xF":::"memory");
 8009f20:	f3bf 8f4f 	dsb	sy
}
 8009f24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009f26:	f3bf 8f6f 	isb	sy
}
 8009f2a:	bf00      	nop
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	e000      	b.n	8009f32 <update_perf_counter+0x11a>
 8009f30:	2300      	movs	r3, #0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d1ce      	bne.n	8009ed4 <update_perf_counter+0xbc>
    __PERFC_SAFE {
 8009f36:	6938      	ldr	r0, [r7, #16]
 8009f38:	f7ff ff00 	bl	8009d3c <perfc_port_resume_systimer_interrupt>
 8009f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f3e:	1d1a      	adds	r2, r3, #4
 8009f40:	637a      	str	r2, [r7, #52]	@ 0x34
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d0b8      	beq.n	8009eb8 <update_perf_counter+0xa0>
    }
}
 8009f46:	bf00      	nop
 8009f48:	bf00      	nop
 8009f4a:	3738      	adds	r7, #56	@ 0x38
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f52:	bf00      	nop
 8009f54:	000f423f 	.word	0x000f423f
 8009f58:	24000928 	.word	0x24000928
 8009f5c:	49742400 	.word	0x49742400
 8009f60:	10624dd3 	.word	0x10624dd3
 8009f64:	24000948 	.word	0x24000948

08009f68 <perfc_init>:

bool perfc_init(bool bIsSysTimerOccupied)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	4603      	mov	r3, r0
 8009f70:	71fb      	strb	r3, [r7, #7]
    bool bResult = false;
 8009f72:	2300      	movs	r3, #0
 8009f74:	75fb      	strb	r3, [r7, #23]
    __PERFC_SAFE {
 8009f76:	f7ff fed0 	bl	8009d1a <perfc_port_mask_systimer_interrupt>
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	613b      	str	r3, [r7, #16]
 8009f80:	e00d      	b.n	8009f9e <perfc_init+0x36>
        PERFC.bIsSysTimerOccupied = bIsSysTimerOccupied;
 8009f82:	4a15      	ldr	r2, [pc, #84]	@ (8009fd8 <perfc_init+0x70>)
 8009f84:	79fb      	ldrb	r3, [r7, #7]
 8009f86:	7613      	strb	r3, [r2, #24]
        bResult = perfc_port_init_system_timer(bIsSysTimerOccupied);            // use the longest period
 8009f88:	79fb      	ldrb	r3, [r7, #7]
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f000 f8ec 	bl	800a168 <perfc_port_init_system_timer>
 8009f90:	4603      	mov	r3, r0
 8009f92:	75fb      	strb	r3, [r7, #23]
        perfc_port_clear_system_timer_ovf_pending();
 8009f94:	f000 f968 	bl	800a268 <perfc_port_clear_system_timer_ovf_pending>
    __PERFC_SAFE {
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f7ff fecf 	bl	8009d3c <perfc_port_resume_systimer_interrupt>
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	1d1a      	adds	r2, r3, #4
 8009fa2:	613a      	str	r2, [r7, #16]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d0ec      	beq.n	8009f82 <perfc_init+0x1a>
    }
    
    update_perf_counter();
 8009fa8:	f7ff ff36 	bl	8009e18 <update_perf_counter>

    PERFC.Ticks.lTimestampBase = 0;                                             // reset system cycle counter
 8009fac:	490a      	ldr	r1, [pc, #40]	@ (8009fd8 <perfc_init+0x70>)
 8009fae:	f04f 0200 	mov.w	r2, #0
 8009fb2:	f04f 0300 	mov.w	r3, #0
 8009fb6:	e9c1 2300 	strd	r2, r3, [r1]
    PERFC.Ticks.lOldTimestamp = 0;
 8009fba:	4907      	ldr	r1, [pc, #28]	@ (8009fd8 <perfc_init+0x70>)
 8009fbc:	f04f 0200 	mov.w	r2, #0
 8009fc0:	f04f 0300 	mov.w	r3, #0
 8009fc4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    PERFC.MS.lOldTimestamp = 0;
    PERFC.US.lTimestampBase = 0;                                                // reset system microsecond counter
    PERFC.US.lOldTimestamp = 0;
#endif

    __perf_os_patch_init();
 8009fc8:	f7ff ff1e 	bl	8009e08 <__perf_os_patch_init>
    
    return bResult;
 8009fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	24000928 	.word	0x24000928

08009fdc <__check_and_handle_ovf>:

__STATIC_INLINE int64_t __check_and_handle_ovf(int64_t lTemp)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b084      	sub	sp, #16
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
 8009fe6:	f7ff fe77 	bl	8009cd8 <perfc_port_disable_global_interrupt>
 8009fea:	60b8      	str	r0, [r7, #8]
 8009fec:	2300      	movs	r3, #0
 8009fee:	60fb      	str	r3, [r7, #12]
 8009ff0:	e00f      	b.n	800a012 <__check_and_handle_ovf+0x36>
        if (perfc_port_is_system_timer_ovf_pending()){
 8009ff2:	f000 f8fb 	bl	800a1ec <perfc_port_is_system_timer_ovf_pending>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d007      	beq.n	800a00c <__check_and_handle_ovf+0x30>

            perfc_port_clear_system_timer_ovf_pending();
 8009ffc:	f000 f934 	bl	800a268 <perfc_port_clear_system_timer_ovf_pending>
            perfc_port_insert_to_system_timer_insert_ovf_handler();
 800a000:	f7ff fed2 	bl	8009da8 <perfc_port_insert_to_system_timer_insert_ovf_handler>

            /* refresh the elapsed just in case the counter has just overflowed/underflowed
             * after we called the perfc_port_get_system_timer_elapsed()
             */
            lTemp = perfc_port_get_system_timer_elapsed();
 800a004:	f000 f916 	bl	800a234 <perfc_port_get_system_timer_elapsed>
 800a008:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
 800a00c:	68b8      	ldr	r0, [r7, #8]
 800a00e:	f7ff fe74 	bl	8009cfa <perfc_port_resume_global_interrupt>
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	1d1a      	adds	r2, r3, #4
 800a016:	60fa      	str	r2, [r7, #12]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d0ea      	beq.n	8009ff2 <__check_and_handle_ovf+0x16>
        }
    }
    
    return lTemp;
 800a01c:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800a020:	4610      	mov	r0, r2
 800a022:	4619      	mov	r1, r3
 800a024:	3710      	adds	r7, #16
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
	...

0800a02c <check_systick>:
/*! \note this function should only be called when irq is disabled
 *        hence SysTick-LOAD and (SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)
 *        won't change.
 */
__STATIC_INLINE int64_t check_systick(void)
{
 800a02c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a030:	b082      	sub	sp, #8
 800a032:	af00      	add	r7, sp, #0
    int64_t lTemp = perfc_port_get_system_timer_elapsed();
 800a034:	f000 f8fe 	bl	800a234 <perfc_port_get_system_timer_elapsed>
 800a038:	e9c7 0100 	strd	r0, r1, [r7]
     *            the underflow didn't happen but when we check the PENDSTSET bit,
     *            the underflow happens, for this condition, we should recall the
     *            perfc_port_get_system_timer_elapsed().
     *        The following code implements an equivalent logic.
     */
    if (PERFC.bIsSysTimerOccupied) {
 800a03c:	4b15      	ldr	r3, [pc, #84]	@ (800a094 <check_systick+0x68>)
 800a03e:	7e1b      	ldrb	r3, [r3, #24]
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b00      	cmp	r3, #0
 800a044:	d018      	beq.n	800a078 <check_systick+0x4c>

    #if defined(__PERFC_ALLOWS_RUNNING_WIHTOUT_SYSTIMER_ISR__)
        lTemp = __check_and_handle_ovf(lTemp);
    #else
        if (perfc_port_is_system_timer_ovf_pending()){
 800a046:	f000 f8d1 	bl	800a1ec <perfc_port_is_system_timer_ovf_pending>
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d019      	beq.n	800a084 <check_systick+0x58>
            lTemp = perfc_port_get_system_timer_elapsed();
 800a050:	f000 f8f0 	bl	800a234 <perfc_port_get_system_timer_elapsed>
 800a054:	e9c7 0100 	strd	r0, r1, [r7]
            lTemp += perfc_port_get_system_timer_top() + 1;
 800a058:	f000 f8da 	bl	800a210 <perfc_port_get_system_timer_top>
 800a05c:	4602      	mov	r2, r0
 800a05e:	460b      	mov	r3, r1
 800a060:	1c54      	adds	r4, r2, #1
 800a062:	f143 0500 	adc.w	r5, r3, #0
 800a066:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a06a:	eb12 0804 	adds.w	r8, r2, r4
 800a06e:	eb43 0905 	adc.w	r9, r3, r5
 800a072:	e9c7 8900 	strd	r8, r9, [r7]
 800a076:	e005      	b.n	800a084 <check_systick+0x58>
        }
    #endif
    } else {
        lTemp = __check_and_handle_ovf(lTemp);
 800a078:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a07c:	f7ff ffae 	bl	8009fdc <__check_and_handle_ovf>
 800a080:	e9c7 0100 	strd	r0, r1, [r7]
    }

    return lTemp;
 800a084:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800a088:	4610      	mov	r0, r2
 800a08a:	4619      	mov	r1, r3
 800a08c:	3708      	adds	r7, #8
 800a08e:	46bd      	mov	sp, r7
 800a090:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a094:	24000928 	.word	0x24000928

0800a098 <__perf_counter_init>:
    }
}

__attribute__((constructor))
void __perf_counter_init(void)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	af00      	add	r7, sp, #0
    perfc_init(true);
 800a09c:	2001      	movs	r0, #1
 800a09e:	f7ff ff63 	bl	8009f68 <perfc_init>
}
 800a0a2:	bf00      	nop
 800a0a4:	bd80      	pop	{r7, pc}
	...

0800a0a8 <get_system_ticks>:
    } while(1);
}

__attribute__((noinline))
int64_t get_system_ticks(void)
{
 800a0a8:	b5b0      	push	{r4, r5, r7, lr}
 800a0aa:	b084      	sub	sp, #16
 800a0ac:	af00      	add	r7, sp, #0
    int64_t lTemp = 0;
 800a0ae:	f04f 0200 	mov.w	r2, #0
 800a0b2:	f04f 0300 	mov.w	r3, #0
 800a0b6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    __PERFC_SAFE {
 800a0ba:	f7ff fe2e 	bl	8009d1a <perfc_port_mask_systimer_interrupt>
 800a0be:	6038      	str	r0, [r7, #0]
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	607b      	str	r3, [r7, #4]
 800a0c4:	e020      	b.n	800a108 <get_system_ticks+0x60>
        lTemp = check_systick() + PERFC.Ticks.lTimestampBase;
 800a0c6:	f7ff ffb1 	bl	800a02c <check_systick>
 800a0ca:	4b15      	ldr	r3, [pc, #84]	@ (800a120 <get_system_ticks+0x78>)
 800a0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d0:	1884      	adds	r4, r0, r2
 800a0d2:	eb41 0503 	adc.w	r5, r1, r3
 800a0d6:	e9c7 4502 	strd	r4, r5, [r7, #8]
         * we use the following code to avoid time-rolling-back issue.
         * 
         * NOTE: the issue mentioned above doesn't accumulate or have long-lasting
         *       effects.
         */
        if (lTemp < PERFC.Ticks.lOldTimestamp) {
 800a0da:	4b11      	ldr	r3, [pc, #68]	@ (800a120 <get_system_ticks+0x78>)
 800a0dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a0e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0e4:	4290      	cmp	r0, r2
 800a0e6:	eb71 0303 	sbcs.w	r3, r1, r3
 800a0ea:	da05      	bge.n	800a0f8 <get_system_ticks+0x50>
            lTemp = PERFC.Ticks.lOldTimestamp;
 800a0ec:	4b0c      	ldr	r3, [pc, #48]	@ (800a120 <get_system_ticks+0x78>)
 800a0ee:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a0f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800a0f6:	e004      	b.n	800a102 <get_system_ticks+0x5a>
        } else {
            PERFC.Ticks.lOldTimestamp = lTemp;
 800a0f8:	4909      	ldr	r1, [pc, #36]	@ (800a120 <get_system_ticks+0x78>)
 800a0fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a0fe:	e9c1 2302 	strd	r2, r3, [r1, #8]
    __PERFC_SAFE {
 800a102:	6838      	ldr	r0, [r7, #0]
 800a104:	f7ff fe1a 	bl	8009d3c <perfc_port_resume_systimer_interrupt>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	1d1a      	adds	r2, r3, #4
 800a10c:	607a      	str	r2, [r7, #4]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d0d9      	beq.n	800a0c6 <get_system_ticks+0x1e>
        }
    }

    return lTemp;
 800a112:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800a116:	4610      	mov	r0, r2
 800a118:	4619      	mov	r1, r3
 800a11a:	3710      	adds	r7, #16
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bdb0      	pop	{r4, r5, r7, pc}
 800a120:	24000928 	.word	0x24000928

0800a124 <perfc_port_mask_systimer_interrupt>:
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a12a:	f3ef 8310 	mrs	r3, PRIMASK
 800a12e:	603b      	str	r3, [r7, #0]
  return(result);
 800a130:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
 800a132:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800a134:	b672      	cpsid	i
}
 800a136:	bf00      	nop
    return tStatus;
 800a138:	687b      	ldr	r3, [r7, #4]
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	370c      	adds	r7, #12
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <perfc_port_resume_systimer_interrupt>:
{
 800a146:	b480      	push	{r7}
 800a148:	b085      	sub	sp, #20
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	6078      	str	r0, [r7, #4]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	f383 8810 	msr	PRIMASK, r3
}
 800a158:	bf00      	nop
}
 800a15a:	bf00      	nop
 800a15c:	3714      	adds	r7, #20
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr
	...

0800a168 <perfc_port_init_system_timer>:

#if !__PERFC_CFG_DISABLE_DEFAULT_SYSTICK_PORTING__
__WEAK
__attribute__((noinline))
bool perfc_port_init_system_timer(bool bTimerOccupied)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b084      	sub	sp, #16
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	4603      	mov	r3, r0
 800a170:	71fb      	strb	r3, [r7, #7]
    do {
        if (bTimerOccupied) {
 800a172:	79fb      	ldrb	r3, [r7, #7]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d123      	bne.n	800a1c0 <perfc_port_init_system_timer+0x58>
            break;
        }

        __PERFC_SAFE {
 800a178:	f7ff ffd4 	bl	800a124 <perfc_port_mask_systimer_interrupt>
 800a17c:	60b8      	str	r0, [r7, #8]
 800a17e:	2300      	movs	r3, #0
 800a180:	60fb      	str	r3, [r7, #12]
 800a182:	e017      	b.n	800a1b4 <perfc_port_init_system_timer+0x4c>
            SysTick->CTRL  = 0;
 800a184:	4b11      	ldr	r3, [pc, #68]	@ (800a1cc <perfc_port_init_system_timer+0x64>)
 800a186:	2200      	movs	r2, #0
 800a188:	601a      	str	r2, [r3, #0]
            SysTick->LOAD  = SysTick_LOAD_RELOAD_Msk;                               /* set reload register */
 800a18a:	4b10      	ldr	r3, [pc, #64]	@ (800a1cc <perfc_port_init_system_timer+0x64>)
 800a18c:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800a190:	605a      	str	r2, [r3, #4]
            SCB->SHPR[11]  = __PERFC_SYSTIMER_PRIORITY__;                           /* set priority */
 800a192:	4b0f      	ldr	r3, [pc, #60]	@ (800a1d0 <perfc_port_init_system_timer+0x68>)
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            SysTick->VAL   = 0UL;                                                   /* Load the SysTick Counter Value */
 800a19a:	4b0c      	ldr	r3, [pc, #48]	@ (800a1cc <perfc_port_init_system_timer+0x64>)
 800a19c:	2200      	movs	r2, #0
 800a19e:	609a      	str	r2, [r3, #8]
            SysTick->CTRL  =   SysTick_CTRL_CLKSOURCE_Msk |
 800a1a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1cc <perfc_port_init_system_timer+0x64>)
 800a1a2:	2207      	movs	r2, #7
 800a1a4:	601a      	str	r2, [r3, #0]
                               SysTick_CTRL_TICKINT_Msk   |
                               SysTick_CTRL_ENABLE_Msk;                             /* Enable SysTick IRQ and SysTick Timer */
            SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
 800a1a6:	4b0a      	ldr	r3, [pc, #40]	@ (800a1d0 <perfc_port_init_system_timer+0x68>)
 800a1a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800a1ac:	605a      	str	r2, [r3, #4]
        __PERFC_SAFE {
 800a1ae:	68b8      	ldr	r0, [r7, #8]
 800a1b0:	f7ff ffc9 	bl	800a146 <perfc_port_resume_systimer_interrupt>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	1d1a      	adds	r2, r3, #4
 800a1b8:	60fa      	str	r2, [r7, #12]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0e2      	beq.n	800a184 <perfc_port_init_system_timer+0x1c>
 800a1be:	e000      	b.n	800a1c2 <perfc_port_init_system_timer+0x5a>
            break;
 800a1c0:	bf00      	nop
        }
    } while(0);
    
    return true;
 800a1c2:	2301      	movs	r3, #1
}
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	3710      	adds	r7, #16
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}
 800a1cc:	e000e010 	.word	0xe000e010
 800a1d0:	e000ed00 	.word	0xe000ed00

0800a1d4 <perfc_port_get_system_timer_freq>:

__WEAK
__attribute__((noinline))
uint32_t perfc_port_get_system_timer_freq(void)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	af00      	add	r7, sp, #0
    return SystemCoreClock;
 800a1d8:	4b03      	ldr	r3, [pc, #12]	@ (800a1e8 <perfc_port_get_system_timer_freq+0x14>)
 800a1da:	681b      	ldr	r3, [r3, #0]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	24000000 	.word	0x24000000

0800a1ec <perfc_port_is_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
bool perfc_port_is_system_timer_ovf_pending(void)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	af00      	add	r7, sp, #0
    return SCB->ICSR & SCB_ICSR_PENDSTSET_Msk;
 800a1f0:	4b06      	ldr	r3, [pc, #24]	@ (800a20c <perfc_port_is_system_timer_ovf_pending+0x20>)
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	bf14      	ite	ne
 800a1fc:	2301      	movne	r3, #1
 800a1fe:	2300      	moveq	r3, #0
 800a200:	b2db      	uxtb	r3, r3
}
 800a202:	4618      	mov	r0, r3
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr
 800a20c:	e000ed00 	.word	0xe000ed00

0800a210 <perfc_port_get_system_timer_top>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_top(void)
{
 800a210:	b480      	push	{r7}
 800a212:	af00      	add	r7, sp, #0
    return SysTick->LOAD;
 800a214:	4b06      	ldr	r3, [pc, #24]	@ (800a230 <perfc_port_get_system_timer_top+0x20>)
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	4618      	mov	r0, r3
 800a21c:	4611      	mov	r1, r2
 800a21e:	4602      	mov	r2, r0
 800a220:	460b      	mov	r3, r1
}
 800a222:	4610      	mov	r0, r2
 800a224:	4619      	mov	r1, r3
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop
 800a230:	e000e010 	.word	0xe000e010

0800a234 <perfc_port_get_system_timer_elapsed>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_elapsed(void)
{
 800a234:	b4f0      	push	{r4, r5, r6, r7}
 800a236:	af00      	add	r7, sp, #0
    return (int64_t)SysTick->LOAD - (uint32_t)SysTick->VAL;
 800a238:	4e0a      	ldr	r6, [pc, #40]	@ (800a264 <perfc_port_get_system_timer_elapsed+0x30>)
 800a23a:	6876      	ldr	r6, [r6, #4]
 800a23c:	f04f 0c00 	mov.w	ip, #0
 800a240:	4630      	mov	r0, r6
 800a242:	4661      	mov	r1, ip
 800a244:	4e07      	ldr	r6, [pc, #28]	@ (800a264 <perfc_port_get_system_timer_elapsed+0x30>)
 800a246:	68b6      	ldr	r6, [r6, #8]
 800a248:	f04f 0c00 	mov.w	ip, #0
 800a24c:	4632      	mov	r2, r6
 800a24e:	4663      	mov	r3, ip
 800a250:	1a84      	subs	r4, r0, r2
 800a252:	eb61 0503 	sbc.w	r5, r1, r3
 800a256:	4622      	mov	r2, r4
 800a258:	462b      	mov	r3, r5
}
 800a25a:	4610      	mov	r0, r2
 800a25c:	4619      	mov	r1, r3
 800a25e:	46bd      	mov	sp, r7
 800a260:	bcf0      	pop	{r4, r5, r6, r7}
 800a262:	4770      	bx	lr
 800a264:	e000e010 	.word	0xe000e010

0800a268 <perfc_port_clear_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
void perfc_port_clear_system_timer_ovf_pending(void)
{
 800a268:	b480      	push	{r7}
 800a26a:	af00      	add	r7, sp, #0
    SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
 800a26c:	4b04      	ldr	r3, [pc, #16]	@ (800a280 <perfc_port_clear_system_timer_ovf_pending+0x18>)
 800a26e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800a272:	605a      	str	r2, [r3, #4]
}
 800a274:	bf00      	nop
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop
 800a280:	e000ed00 	.word	0xe000ed00

0800a284 <app_boot_jump_to>:
  * @brief  Jumps to application code located at the specified address.
  * @param  DestAddress: The starting address of the application to jump to.
  * @retval int: Returns 0 on success.
  */
int app_boot_jump_to(uint32_t DestAddress)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b090      	sub	sp, #64	@ 0x40
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
 800a28c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a290:	3b38      	subs	r3, #56	@ 0x38
 800a292:	331f      	adds	r3, #31
 800a294:	095b      	lsrs	r3, r3, #5
 800a296:	015b      	lsls	r3, r3, #5
    typedef void (*pFunction)(void);
    pFunction JumpToApp;
    uint32_t  Application_vector;

    /* Suspend SysTick */
    SysTick->CTRL = 0;
 800a298:	4a41      	ldr	r2, [pc, #260]	@ (800a3a0 <app_boot_jump_to+0x11c>)
 800a29a:	2100      	movs	r1, #0
 800a29c:	6011      	str	r1, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800a29e:	f3bf 8f4f 	dsb	sy
}
 800a2a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a2a4:	f3bf 8f6f 	isb	sy
}
 800a2a8:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800a2aa:	4a3e      	ldr	r2, [pc, #248]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2ac:	6952      	ldr	r2, [r2, #20]
 800a2ae:	493d      	ldr	r1, [pc, #244]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2b0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a2b4:	614a      	str	r2, [r1, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800a2b6:	4a3b      	ldr	r2, [pc, #236]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2b8:	2100      	movs	r1, #0
 800a2ba:	f8c2 1250 	str.w	r1, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a2be:	f3bf 8f4f 	dsb	sy
}
 800a2c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a2c4:	f3bf 8f6f 	isb	sy
}
 800a2c8:	bf00      	nop
}
 800a2ca:	bf00      	nop
    #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
       __ALIGNED(__SCB_DCACHE_LINE_SIZE)
    #endif
    ;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800a2cc:	4a35      	ldr	r2, [pc, #212]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800a2d4:	f3bf 8f4f 	dsb	sy
}
 800a2d8:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 800a2da:	4a32      	ldr	r2, [pc, #200]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2dc:	6952      	ldr	r2, [r2, #20]
 800a2de:	4931      	ldr	r1, [pc, #196]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2e0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a2e4:	614a      	str	r2, [r1, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800a2e6:	f3bf 8f4f 	dsb	sy
}
 800a2ea:	bf00      	nop
    /* As we can't align the stack to the cache line size, invalidate each of the variables */
      SCB->DCCIMVAC = (uint32_t)&locals.sets;
      SCB->DCCIMVAC = (uint32_t)&locals.ways;
      SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
    #else
      SCB->DCCIMVAC = (uint32_t)&locals;
 800a2ec:	4a2d      	ldr	r2, [pc, #180]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a2ee:	4619      	mov	r1, r3
 800a2f0:	f8c2 1270 	str.w	r1, [r2, #624]	@ 0x270
  __ASM volatile ("dsb 0xF":::"memory");
 800a2f4:	f3bf 8f4f 	dsb	sy
}
 800a2f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a2fa:	f3bf 8f6f 	isb	sy
}
 800a2fe:	bf00      	nop
    #endif
      __DSB();
      __ISB();
    #endif

    locals.ccsidr = SCB->CCSIDR;
 800a300:	4a28      	ldr	r2, [pc, #160]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a302:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a306:	601a      	str	r2, [r3, #0]
                                            /* clean & invalidate D-Cache */
    locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	0b52      	lsrs	r2, r2, #13
 800a30c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a310:	605a      	str	r2, [r3, #4]
    do {
      locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 800a312:	681a      	ldr	r2, [r3, #0]
 800a314:	08d2      	lsrs	r2, r2, #3
 800a316:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a31a:	609a      	str	r2, [r3, #8]
      do {
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a31c:	685a      	ldr	r2, [r3, #4]
 800a31e:	0151      	lsls	r1, r2, #5
 800a320:	f643 72e0 	movw	r2, #16352	@ 0x3fe0
 800a324:	400a      	ands	r2, r1
                       ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 800a326:	6899      	ldr	r1, [r3, #8]
 800a328:	0789      	lsls	r1, r1, #30
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a32a:	481e      	ldr	r0, [pc, #120]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a32c:	430a      	orrs	r2, r1
 800a32e:	f8c0 2274 	str.w	r2, [r0, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (locals.ways-- != 0U);
 800a332:	689a      	ldr	r2, [r3, #8]
 800a334:	1e51      	subs	r1, r2, #1
 800a336:	6099      	str	r1, [r3, #8]
 800a338:	2a00      	cmp	r2, #0
 800a33a:	d1ef      	bne.n	800a31c <app_boot_jump_to+0x98>
    } while(locals.sets-- != 0U);
 800a33c:	685a      	ldr	r2, [r3, #4]
 800a33e:	1e51      	subs	r1, r2, #1
 800a340:	6059      	str	r1, [r3, #4]
 800a342:	2a00      	cmp	r2, #0
 800a344:	d1e5      	bne.n	800a312 <app_boot_jump_to+0x8e>
  __ASM volatile ("dsb 0xF":::"memory");
 800a346:	f3bf 8f4f 	dsb	sy
}
 800a34a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a34c:	f3bf 8f6f 	isb	sy
}
 800a350:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800a352:	bf00      	nop
    /* Disable D-Cache---------------------------------------------------------*/
    SCB_DisableDCache();

    /* Apply offsets for image location and vector table offset */
    //  Application_vector += EXTMEM_XIP_IMAGE_OFFSET + EXTMEM_HEADER_OFFSET;
    Application_vector = DestAddress;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	63fb      	str	r3, [r7, #60]	@ 0x3c
    SCB->VTOR = (uint32_t)Application_vector;
 800a358:	4a12      	ldr	r2, [pc, #72]	@ (800a3a4 <app_boot_jump_to+0x120>)
 800a35a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a35c:	6093      	str	r3, [r2, #8]
    JumpToApp = (pFunction)(*(__IO uint32_t *)(Application_vector + 4u));
 800a35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a360:	3304      	adds	r3, #4
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	63bb      	str	r3, [r7, #56]	@ 0x38

    __set_MSP(*(__IO uint32_t *)Application_vector);
 800a366:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800a36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36e:	f383 8808 	msr	MSP, r3
}
 800a372:	bf00      	nop
 800a374:	2300      	movs	r3, #0
 800a376:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800a378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a37a:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 800a37e:	f3bf 8f6f 	isb	sy
}
 800a382:	bf00      	nop
}
 800a384:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a386:	f3bf 8f4f 	dsb	sy
}
 800a38a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a38c:	f3bf 8f6f 	isb	sy
}
 800a390:	bf00      	nop
    __set_CONTROL(0);

    __DSB();
    __ISB();

    JumpToApp();
 800a392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a394:	4798      	blx	r3
    return 0;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3740      	adds	r7, #64	@ 0x40
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}
 800a3a0:	e000e010 	.word	0xe000e010
 800a3a4:	e000ed00 	.word	0xe000ed00

0800a3a8 <__sflush_r>:
 800a3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3ac:	4605      	mov	r5, r0
 800a3ae:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800a3b2:	0706      	lsls	r6, r0, #28
 800a3b4:	460c      	mov	r4, r1
 800a3b6:	d457      	bmi.n	800a468 <__sflush_r+0xc0>
 800a3b8:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800a3bc:	818b      	strh	r3, [r1, #12]
 800a3be:	684b      	ldr	r3, [r1, #4]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	dc02      	bgt.n	800a3ca <__sflush_r+0x22>
 800a3c4:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	dd4c      	ble.n	800a464 <__sflush_r+0xbc>
 800a3ca:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a3cc:	2e00      	cmp	r6, #0
 800a3ce:	d049      	beq.n	800a464 <__sflush_r+0xbc>
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800a3d6:	682f      	ldr	r7, [r5, #0]
 800a3d8:	69e1      	ldr	r1, [r4, #28]
 800a3da:	602b      	str	r3, [r5, #0]
 800a3dc:	d034      	beq.n	800a448 <__sflush_r+0xa0>
 800a3de:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	0759      	lsls	r1, r3, #29
 800a3e4:	d505      	bpl.n	800a3f2 <__sflush_r+0x4a>
 800a3e6:	6863      	ldr	r3, [r4, #4]
 800a3e8:	1ad2      	subs	r2, r2, r3
 800a3ea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a3ec:	b10b      	cbz	r3, 800a3f2 <__sflush_r+0x4a>
 800a3ee:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a3f0:	1ad2      	subs	r2, r2, r3
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a3f6:	69e1      	ldr	r1, [r4, #28]
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	47b0      	blx	r6
 800a3fc:	1c43      	adds	r3, r0, #1
 800a3fe:	d106      	bne.n	800a40e <__sflush_r+0x66>
 800a400:	682a      	ldr	r2, [r5, #0]
 800a402:	2a1d      	cmp	r2, #29
 800a404:	d848      	bhi.n	800a498 <__sflush_r+0xf0>
 800a406:	4b2b      	ldr	r3, [pc, #172]	@ (800a4b4 <__sflush_r+0x10c>)
 800a408:	40d3      	lsrs	r3, r2
 800a40a:	07de      	lsls	r6, r3, #31
 800a40c:	d544      	bpl.n	800a498 <__sflush_r+0xf0>
 800a40e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a412:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a416:	81a2      	strh	r2, [r4, #12]
 800a418:	2200      	movs	r2, #0
 800a41a:	6062      	str	r2, [r4, #4]
 800a41c:	04d9      	lsls	r1, r3, #19
 800a41e:	6922      	ldr	r2, [r4, #16]
 800a420:	6022      	str	r2, [r4, #0]
 800a422:	d504      	bpl.n	800a42e <__sflush_r+0x86>
 800a424:	1c42      	adds	r2, r0, #1
 800a426:	d101      	bne.n	800a42c <__sflush_r+0x84>
 800a428:	682b      	ldr	r3, [r5, #0]
 800a42a:	b903      	cbnz	r3, 800a42e <__sflush_r+0x86>
 800a42c:	6520      	str	r0, [r4, #80]	@ 0x50
 800a42e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a430:	602f      	str	r7, [r5, #0]
 800a432:	b1b9      	cbz	r1, 800a464 <__sflush_r+0xbc>
 800a434:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800a438:	4299      	cmp	r1, r3
 800a43a:	d002      	beq.n	800a442 <__sflush_r+0x9a>
 800a43c:	4628      	mov	r0, r5
 800a43e:	f000 fac1 	bl	800a9c4 <_free_r>
 800a442:	2300      	movs	r3, #0
 800a444:	6323      	str	r3, [r4, #48]	@ 0x30
 800a446:	e00d      	b.n	800a464 <__sflush_r+0xbc>
 800a448:	2301      	movs	r3, #1
 800a44a:	4628      	mov	r0, r5
 800a44c:	47b0      	blx	r6
 800a44e:	4602      	mov	r2, r0
 800a450:	1c50      	adds	r0, r2, #1
 800a452:	d1c5      	bne.n	800a3e0 <__sflush_r+0x38>
 800a454:	682b      	ldr	r3, [r5, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d0c2      	beq.n	800a3e0 <__sflush_r+0x38>
 800a45a:	2b1d      	cmp	r3, #29
 800a45c:	d001      	beq.n	800a462 <__sflush_r+0xba>
 800a45e:	2b16      	cmp	r3, #22
 800a460:	d11a      	bne.n	800a498 <__sflush_r+0xf0>
 800a462:	602f      	str	r7, [r5, #0]
 800a464:	2000      	movs	r0, #0
 800a466:	e01e      	b.n	800a4a6 <__sflush_r+0xfe>
 800a468:	690f      	ldr	r7, [r1, #16]
 800a46a:	2f00      	cmp	r7, #0
 800a46c:	d0fa      	beq.n	800a464 <__sflush_r+0xbc>
 800a46e:	0783      	lsls	r3, r0, #30
 800a470:	680e      	ldr	r6, [r1, #0]
 800a472:	bf08      	it	eq
 800a474:	694b      	ldreq	r3, [r1, #20]
 800a476:	600f      	str	r7, [r1, #0]
 800a478:	bf18      	it	ne
 800a47a:	2300      	movne	r3, #0
 800a47c:	eba6 0807 	sub.w	r8, r6, r7
 800a480:	608b      	str	r3, [r1, #8]
 800a482:	f1b8 0f00 	cmp.w	r8, #0
 800a486:	dded      	ble.n	800a464 <__sflush_r+0xbc>
 800a488:	69e1      	ldr	r1, [r4, #28]
 800a48a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800a48c:	4643      	mov	r3, r8
 800a48e:	463a      	mov	r2, r7
 800a490:	4628      	mov	r0, r5
 800a492:	47b0      	blx	r6
 800a494:	2800      	cmp	r0, #0
 800a496:	dc08      	bgt.n	800a4aa <__sflush_r+0x102>
 800a498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a49c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4a0:	81a3      	strh	r3, [r4, #12]
 800a4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a4a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4aa:	4407      	add	r7, r0
 800a4ac:	eba8 0800 	sub.w	r8, r8, r0
 800a4b0:	e7e7      	b.n	800a482 <__sflush_r+0xda>
 800a4b2:	bf00      	nop
 800a4b4:	20400001 	.word	0x20400001

0800a4b8 <_fflush_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	460c      	mov	r4, r1
 800a4bc:	4605      	mov	r5, r0
 800a4be:	b118      	cbz	r0, 800a4c8 <_fflush_r+0x10>
 800a4c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a4c2:	b90b      	cbnz	r3, 800a4c8 <_fflush_r+0x10>
 800a4c4:	f000 f8be 	bl	800a644 <__sinit>
 800a4c8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a4cc:	b1b8      	cbz	r0, 800a4fe <_fflush_r+0x46>
 800a4ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4d0:	07db      	lsls	r3, r3, #31
 800a4d2:	d404      	bmi.n	800a4de <_fflush_r+0x26>
 800a4d4:	0581      	lsls	r1, r0, #22
 800a4d6:	d402      	bmi.n	800a4de <_fflush_r+0x26>
 800a4d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4da:	f000 fa0b 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800a4de:	4628      	mov	r0, r5
 800a4e0:	4621      	mov	r1, r4
 800a4e2:	f7ff ff61 	bl	800a3a8 <__sflush_r>
 800a4e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4e8:	07da      	lsls	r2, r3, #31
 800a4ea:	4605      	mov	r5, r0
 800a4ec:	d405      	bmi.n	800a4fa <_fflush_r+0x42>
 800a4ee:	89a3      	ldrh	r3, [r4, #12]
 800a4f0:	059b      	lsls	r3, r3, #22
 800a4f2:	d402      	bmi.n	800a4fa <_fflush_r+0x42>
 800a4f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4f6:	f000 f9fe 	bl	800a8f6 <__retarget_lock_release_recursive>
 800a4fa:	4628      	mov	r0, r5
 800a4fc:	bd38      	pop	{r3, r4, r5, pc}
 800a4fe:	4605      	mov	r5, r0
 800a500:	e7fb      	b.n	800a4fa <_fflush_r+0x42>
	...

0800a504 <fflush>:
 800a504:	4601      	mov	r1, r0
 800a506:	b920      	cbnz	r0, 800a512 <fflush+0xe>
 800a508:	4a04      	ldr	r2, [pc, #16]	@ (800a51c <fflush+0x18>)
 800a50a:	4905      	ldr	r1, [pc, #20]	@ (800a520 <fflush+0x1c>)
 800a50c:	4805      	ldr	r0, [pc, #20]	@ (800a524 <fflush+0x20>)
 800a50e:	f000 b8b1 	b.w	800a674 <_fwalk_sglue>
 800a512:	4b05      	ldr	r3, [pc, #20]	@ (800a528 <fflush+0x24>)
 800a514:	6818      	ldr	r0, [r3, #0]
 800a516:	f7ff bfcf 	b.w	800a4b8 <_fflush_r>
 800a51a:	bf00      	nop
 800a51c:	2400001c 	.word	0x2400001c
 800a520:	0800a4b9 	.word	0x0800a4b9
 800a524:	24000030 	.word	0x24000030
 800a528:	24000028 	.word	0x24000028

0800a52c <std>:
 800a52c:	2300      	movs	r3, #0
 800a52e:	b510      	push	{r4, lr}
 800a530:	4604      	mov	r4, r0
 800a532:	e9c0 3300 	strd	r3, r3, [r0]
 800a536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a53a:	6083      	str	r3, [r0, #8]
 800a53c:	8181      	strh	r1, [r0, #12]
 800a53e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a540:	81c2      	strh	r2, [r0, #14]
 800a542:	6183      	str	r3, [r0, #24]
 800a544:	4619      	mov	r1, r3
 800a546:	2208      	movs	r2, #8
 800a548:	305c      	adds	r0, #92	@ 0x5c
 800a54a:	f000 f958 	bl	800a7fe <memset>
 800a54e:	4b0d      	ldr	r3, [pc, #52]	@ (800a584 <std+0x58>)
 800a550:	6223      	str	r3, [r4, #32]
 800a552:	4b0d      	ldr	r3, [pc, #52]	@ (800a588 <std+0x5c>)
 800a554:	6263      	str	r3, [r4, #36]	@ 0x24
 800a556:	4b0d      	ldr	r3, [pc, #52]	@ (800a58c <std+0x60>)
 800a558:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a55a:	4b0d      	ldr	r3, [pc, #52]	@ (800a590 <std+0x64>)
 800a55c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a55e:	4b0d      	ldr	r3, [pc, #52]	@ (800a594 <std+0x68>)
 800a560:	61e4      	str	r4, [r4, #28]
 800a562:	429c      	cmp	r4, r3
 800a564:	d006      	beq.n	800a574 <std+0x48>
 800a566:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a56a:	4294      	cmp	r4, r2
 800a56c:	d002      	beq.n	800a574 <std+0x48>
 800a56e:	33d0      	adds	r3, #208	@ 0xd0
 800a570:	429c      	cmp	r4, r3
 800a572:	d105      	bne.n	800a580 <std+0x54>
 800a574:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a57c:	f000 b9b8 	b.w	800a8f0 <__retarget_lock_init_recursive>
 800a580:	bd10      	pop	{r4, pc}
 800a582:	bf00      	nop
 800a584:	0800a779 	.word	0x0800a779
 800a588:	0800a79b 	.word	0x0800a79b
 800a58c:	0800a7d3 	.word	0x0800a7d3
 800a590:	0800a7f7 	.word	0x0800a7f7
 800a594:	2400094c 	.word	0x2400094c

0800a598 <stdio_exit_handler>:
 800a598:	4a02      	ldr	r2, [pc, #8]	@ (800a5a4 <stdio_exit_handler+0xc>)
 800a59a:	4903      	ldr	r1, [pc, #12]	@ (800a5a8 <stdio_exit_handler+0x10>)
 800a59c:	4803      	ldr	r0, [pc, #12]	@ (800a5ac <stdio_exit_handler+0x14>)
 800a59e:	f000 b869 	b.w	800a674 <_fwalk_sglue>
 800a5a2:	bf00      	nop
 800a5a4:	2400001c 	.word	0x2400001c
 800a5a8:	0800c42f 	.word	0x0800c42f
 800a5ac:	24000030 	.word	0x24000030

0800a5b0 <cleanup_stdio>:
 800a5b0:	6841      	ldr	r1, [r0, #4]
 800a5b2:	4b0c      	ldr	r3, [pc, #48]	@ (800a5e4 <cleanup_stdio+0x34>)
 800a5b4:	4299      	cmp	r1, r3
 800a5b6:	b510      	push	{r4, lr}
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	d001      	beq.n	800a5c0 <cleanup_stdio+0x10>
 800a5bc:	f001 ff37 	bl	800c42e <_fclose_r>
 800a5c0:	68a1      	ldr	r1, [r4, #8]
 800a5c2:	4b09      	ldr	r3, [pc, #36]	@ (800a5e8 <cleanup_stdio+0x38>)
 800a5c4:	4299      	cmp	r1, r3
 800a5c6:	d002      	beq.n	800a5ce <cleanup_stdio+0x1e>
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f001 ff30 	bl	800c42e <_fclose_r>
 800a5ce:	68e1      	ldr	r1, [r4, #12]
 800a5d0:	4b06      	ldr	r3, [pc, #24]	@ (800a5ec <cleanup_stdio+0x3c>)
 800a5d2:	4299      	cmp	r1, r3
 800a5d4:	d004      	beq.n	800a5e0 <cleanup_stdio+0x30>
 800a5d6:	4620      	mov	r0, r4
 800a5d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5dc:	f001 bf27 	b.w	800c42e <_fclose_r>
 800a5e0:	bd10      	pop	{r4, pc}
 800a5e2:	bf00      	nop
 800a5e4:	2400094c 	.word	0x2400094c
 800a5e8:	240009b4 	.word	0x240009b4
 800a5ec:	24000a1c 	.word	0x24000a1c

0800a5f0 <global_stdio_init.part.0>:
 800a5f0:	b510      	push	{r4, lr}
 800a5f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a620 <global_stdio_init.part.0+0x30>)
 800a5f4:	4c0b      	ldr	r4, [pc, #44]	@ (800a624 <global_stdio_init.part.0+0x34>)
 800a5f6:	4a0c      	ldr	r2, [pc, #48]	@ (800a628 <global_stdio_init.part.0+0x38>)
 800a5f8:	601a      	str	r2, [r3, #0]
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	2104      	movs	r1, #4
 800a600:	f7ff ff94 	bl	800a52c <std>
 800a604:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a608:	2201      	movs	r2, #1
 800a60a:	2109      	movs	r1, #9
 800a60c:	f7ff ff8e 	bl	800a52c <std>
 800a610:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a614:	2202      	movs	r2, #2
 800a616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a61a:	2112      	movs	r1, #18
 800a61c:	f7ff bf86 	b.w	800a52c <std>
 800a620:	24000a84 	.word	0x24000a84
 800a624:	2400094c 	.word	0x2400094c
 800a628:	0800a599 	.word	0x0800a599

0800a62c <__sfp_lock_acquire>:
 800a62c:	4801      	ldr	r0, [pc, #4]	@ (800a634 <__sfp_lock_acquire+0x8>)
 800a62e:	f000 b961 	b.w	800a8f4 <__retarget_lock_acquire_recursive>
 800a632:	bf00      	nop
 800a634:	24000a8e 	.word	0x24000a8e

0800a638 <__sfp_lock_release>:
 800a638:	4801      	ldr	r0, [pc, #4]	@ (800a640 <__sfp_lock_release+0x8>)
 800a63a:	f000 b95c 	b.w	800a8f6 <__retarget_lock_release_recursive>
 800a63e:	bf00      	nop
 800a640:	24000a8e 	.word	0x24000a8e

0800a644 <__sinit>:
 800a644:	b510      	push	{r4, lr}
 800a646:	4604      	mov	r4, r0
 800a648:	f7ff fff0 	bl	800a62c <__sfp_lock_acquire>
 800a64c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a64e:	b11b      	cbz	r3, 800a658 <__sinit+0x14>
 800a650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a654:	f7ff bff0 	b.w	800a638 <__sfp_lock_release>
 800a658:	4b04      	ldr	r3, [pc, #16]	@ (800a66c <__sinit+0x28>)
 800a65a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a65c:	4b04      	ldr	r3, [pc, #16]	@ (800a670 <__sinit+0x2c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d1f5      	bne.n	800a650 <__sinit+0xc>
 800a664:	f7ff ffc4 	bl	800a5f0 <global_stdio_init.part.0>
 800a668:	e7f2      	b.n	800a650 <__sinit+0xc>
 800a66a:	bf00      	nop
 800a66c:	0800a5b1 	.word	0x0800a5b1
 800a670:	24000a84 	.word	0x24000a84

0800a674 <_fwalk_sglue>:
 800a674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a678:	4607      	mov	r7, r0
 800a67a:	4688      	mov	r8, r1
 800a67c:	4614      	mov	r4, r2
 800a67e:	2600      	movs	r6, #0
 800a680:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a684:	f1b9 0901 	subs.w	r9, r9, #1
 800a688:	d505      	bpl.n	800a696 <_fwalk_sglue+0x22>
 800a68a:	6824      	ldr	r4, [r4, #0]
 800a68c:	2c00      	cmp	r4, #0
 800a68e:	d1f7      	bne.n	800a680 <_fwalk_sglue+0xc>
 800a690:	4630      	mov	r0, r6
 800a692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a696:	89ab      	ldrh	r3, [r5, #12]
 800a698:	2b01      	cmp	r3, #1
 800a69a:	d907      	bls.n	800a6ac <_fwalk_sglue+0x38>
 800a69c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	d003      	beq.n	800a6ac <_fwalk_sglue+0x38>
 800a6a4:	4629      	mov	r1, r5
 800a6a6:	4638      	mov	r0, r7
 800a6a8:	47c0      	blx	r8
 800a6aa:	4306      	orrs	r6, r0
 800a6ac:	3568      	adds	r5, #104	@ 0x68
 800a6ae:	e7e9      	b.n	800a684 <_fwalk_sglue+0x10>

0800a6b0 <printf>:
 800a6b0:	b40f      	push	{r0, r1, r2, r3}
 800a6b2:	b507      	push	{r0, r1, r2, lr}
 800a6b4:	4906      	ldr	r1, [pc, #24]	@ (800a6d0 <printf+0x20>)
 800a6b6:	ab04      	add	r3, sp, #16
 800a6b8:	6808      	ldr	r0, [r1, #0]
 800a6ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6be:	6881      	ldr	r1, [r0, #8]
 800a6c0:	9301      	str	r3, [sp, #4]
 800a6c2:	f000 fc85 	bl	800afd0 <_vfprintf_r>
 800a6c6:	b003      	add	sp, #12
 800a6c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6cc:	b004      	add	sp, #16
 800a6ce:	4770      	bx	lr
 800a6d0:	24000028 	.word	0x24000028

0800a6d4 <_puts_r>:
 800a6d4:	b530      	push	{r4, r5, lr}
 800a6d6:	4605      	mov	r5, r0
 800a6d8:	b089      	sub	sp, #36	@ 0x24
 800a6da:	4608      	mov	r0, r1
 800a6dc:	460c      	mov	r4, r1
 800a6de:	f7f5 fe07 	bl	80002f0 <strlen>
 800a6e2:	4b20      	ldr	r3, [pc, #128]	@ (800a764 <_puts_r+0x90>)
 800a6e4:	9306      	str	r3, [sp, #24]
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800a6ec:	9307      	str	r3, [sp, #28]
 800a6ee:	4418      	add	r0, r3
 800a6f0:	ab04      	add	r3, sp, #16
 800a6f2:	9301      	str	r3, [sp, #4]
 800a6f4:	2302      	movs	r3, #2
 800a6f6:	9302      	str	r3, [sp, #8]
 800a6f8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a6fa:	68ac      	ldr	r4, [r5, #8]
 800a6fc:	9003      	str	r0, [sp, #12]
 800a6fe:	b913      	cbnz	r3, 800a706 <_puts_r+0x32>
 800a700:	4628      	mov	r0, r5
 800a702:	f7ff ff9f 	bl	800a644 <__sinit>
 800a706:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a708:	07da      	lsls	r2, r3, #31
 800a70a:	d405      	bmi.n	800a718 <_puts_r+0x44>
 800a70c:	89a3      	ldrh	r3, [r4, #12]
 800a70e:	059b      	lsls	r3, r3, #22
 800a710:	d402      	bmi.n	800a718 <_puts_r+0x44>
 800a712:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a714:	f000 f8ee 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800a718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a71c:	0498      	lsls	r0, r3, #18
 800a71e:	d406      	bmi.n	800a72e <_puts_r+0x5a>
 800a720:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a722:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a726:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a72a:	81a3      	strh	r3, [r4, #12]
 800a72c:	6662      	str	r2, [r4, #100]	@ 0x64
 800a72e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a730:	0499      	lsls	r1, r3, #18
 800a732:	d50d      	bpl.n	800a750 <_puts_r+0x7c>
 800a734:	f04f 35ff 	mov.w	r5, #4294967295
 800a738:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a73a:	07da      	lsls	r2, r3, #31
 800a73c:	d405      	bmi.n	800a74a <_puts_r+0x76>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	059b      	lsls	r3, r3, #22
 800a742:	d402      	bmi.n	800a74a <_puts_r+0x76>
 800a744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a746:	f000 f8d6 	bl	800a8f6 <__retarget_lock_release_recursive>
 800a74a:	4628      	mov	r0, r5
 800a74c:	b009      	add	sp, #36	@ 0x24
 800a74e:	bd30      	pop	{r4, r5, pc}
 800a750:	aa01      	add	r2, sp, #4
 800a752:	4621      	mov	r1, r4
 800a754:	4628      	mov	r0, r5
 800a756:	f001 fec1 	bl	800c4dc <__sfvwrite_r>
 800a75a:	2800      	cmp	r0, #0
 800a75c:	d1ea      	bne.n	800a734 <_puts_r+0x60>
 800a75e:	250a      	movs	r5, #10
 800a760:	e7ea      	b.n	800a738 <_puts_r+0x64>
 800a762:	bf00      	nop
 800a764:	0800f12e 	.word	0x0800f12e

0800a768 <puts>:
 800a768:	4b02      	ldr	r3, [pc, #8]	@ (800a774 <puts+0xc>)
 800a76a:	4601      	mov	r1, r0
 800a76c:	6818      	ldr	r0, [r3, #0]
 800a76e:	f7ff bfb1 	b.w	800a6d4 <_puts_r>
 800a772:	bf00      	nop
 800a774:	24000028 	.word	0x24000028

0800a778 <__sread>:
 800a778:	b510      	push	{r4, lr}
 800a77a:	460c      	mov	r4, r1
 800a77c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a780:	f000 f868 	bl	800a854 <_read_r>
 800a784:	2800      	cmp	r0, #0
 800a786:	bfab      	itete	ge
 800a788:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800a78a:	89a3      	ldrhlt	r3, [r4, #12]
 800a78c:	181b      	addge	r3, r3, r0
 800a78e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a792:	bfac      	ite	ge
 800a794:	6523      	strge	r3, [r4, #80]	@ 0x50
 800a796:	81a3      	strhlt	r3, [r4, #12]
 800a798:	bd10      	pop	{r4, pc}

0800a79a <__swrite>:
 800a79a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a79e:	461f      	mov	r7, r3
 800a7a0:	898b      	ldrh	r3, [r1, #12]
 800a7a2:	05db      	lsls	r3, r3, #23
 800a7a4:	4605      	mov	r5, r0
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	4616      	mov	r6, r2
 800a7aa:	d505      	bpl.n	800a7b8 <__swrite+0x1e>
 800a7ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7b0:	2302      	movs	r3, #2
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f000 f83c 	bl	800a830 <_lseek_r>
 800a7b8:	89a3      	ldrh	r3, [r4, #12]
 800a7ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7c2:	81a3      	strh	r3, [r4, #12]
 800a7c4:	4632      	mov	r2, r6
 800a7c6:	463b      	mov	r3, r7
 800a7c8:	4628      	mov	r0, r5
 800a7ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ce:	f000 b853 	b.w	800a878 <_write_r>

0800a7d2 <__sseek>:
 800a7d2:	b510      	push	{r4, lr}
 800a7d4:	460c      	mov	r4, r1
 800a7d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7da:	f000 f829 	bl	800a830 <_lseek_r>
 800a7de:	1c43      	adds	r3, r0, #1
 800a7e0:	89a3      	ldrh	r3, [r4, #12]
 800a7e2:	bf15      	itete	ne
 800a7e4:	6520      	strne	r0, [r4, #80]	@ 0x50
 800a7e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a7ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a7ee:	81a3      	strheq	r3, [r4, #12]
 800a7f0:	bf18      	it	ne
 800a7f2:	81a3      	strhne	r3, [r4, #12]
 800a7f4:	bd10      	pop	{r4, pc}

0800a7f6 <__sclose>:
 800a7f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7fa:	f000 b809 	b.w	800a810 <_close_r>

0800a7fe <memset>:
 800a7fe:	4402      	add	r2, r0
 800a800:	4603      	mov	r3, r0
 800a802:	4293      	cmp	r3, r2
 800a804:	d100      	bne.n	800a808 <memset+0xa>
 800a806:	4770      	bx	lr
 800a808:	f803 1b01 	strb.w	r1, [r3], #1
 800a80c:	e7f9      	b.n	800a802 <memset+0x4>
	...

0800a810 <_close_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	4d06      	ldr	r5, [pc, #24]	@ (800a82c <_close_r+0x1c>)
 800a814:	2300      	movs	r3, #0
 800a816:	4604      	mov	r4, r0
 800a818:	4608      	mov	r0, r1
 800a81a:	602b      	str	r3, [r5, #0]
 800a81c:	f7f6 faf9 	bl	8000e12 <_close>
 800a820:	1c43      	adds	r3, r0, #1
 800a822:	d102      	bne.n	800a82a <_close_r+0x1a>
 800a824:	682b      	ldr	r3, [r5, #0]
 800a826:	b103      	cbz	r3, 800a82a <_close_r+0x1a>
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	bd38      	pop	{r3, r4, r5, pc}
 800a82c:	24000a88 	.word	0x24000a88

0800a830 <_lseek_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4d07      	ldr	r5, [pc, #28]	@ (800a850 <_lseek_r+0x20>)
 800a834:	4604      	mov	r4, r0
 800a836:	4608      	mov	r0, r1
 800a838:	4611      	mov	r1, r2
 800a83a:	2200      	movs	r2, #0
 800a83c:	602a      	str	r2, [r5, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	f7f6 fb0e 	bl	8000e60 <_lseek>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_lseek_r+0x1e>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_lseek_r+0x1e>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	24000a88 	.word	0x24000a88

0800a854 <_read_r>:
 800a854:	b538      	push	{r3, r4, r5, lr}
 800a856:	4d07      	ldr	r5, [pc, #28]	@ (800a874 <_read_r+0x20>)
 800a858:	4604      	mov	r4, r0
 800a85a:	4608      	mov	r0, r1
 800a85c:	4611      	mov	r1, r2
 800a85e:	2200      	movs	r2, #0
 800a860:	602a      	str	r2, [r5, #0]
 800a862:	461a      	mov	r2, r3
 800a864:	f7f6 fa9c 	bl	8000da0 <_read>
 800a868:	1c43      	adds	r3, r0, #1
 800a86a:	d102      	bne.n	800a872 <_read_r+0x1e>
 800a86c:	682b      	ldr	r3, [r5, #0]
 800a86e:	b103      	cbz	r3, 800a872 <_read_r+0x1e>
 800a870:	6023      	str	r3, [r4, #0]
 800a872:	bd38      	pop	{r3, r4, r5, pc}
 800a874:	24000a88 	.word	0x24000a88

0800a878 <_write_r>:
 800a878:	b538      	push	{r3, r4, r5, lr}
 800a87a:	4d07      	ldr	r5, [pc, #28]	@ (800a898 <_write_r+0x20>)
 800a87c:	4604      	mov	r4, r0
 800a87e:	4608      	mov	r0, r1
 800a880:	4611      	mov	r1, r2
 800a882:	2200      	movs	r2, #0
 800a884:	602a      	str	r2, [r5, #0]
 800a886:	461a      	mov	r2, r3
 800a888:	f7f6 faa7 	bl	8000dda <_write>
 800a88c:	1c43      	adds	r3, r0, #1
 800a88e:	d102      	bne.n	800a896 <_write_r+0x1e>
 800a890:	682b      	ldr	r3, [r5, #0]
 800a892:	b103      	cbz	r3, 800a896 <_write_r+0x1e>
 800a894:	6023      	str	r3, [r4, #0]
 800a896:	bd38      	pop	{r3, r4, r5, pc}
 800a898:	24000a88 	.word	0x24000a88

0800a89c <__errno>:
 800a89c:	4b01      	ldr	r3, [pc, #4]	@ (800a8a4 <__errno+0x8>)
 800a89e:	6818      	ldr	r0, [r3, #0]
 800a8a0:	4770      	bx	lr
 800a8a2:	bf00      	nop
 800a8a4:	24000028 	.word	0x24000028

0800a8a8 <__libc_init_array>:
 800a8a8:	b570      	push	{r4, r5, r6, lr}
 800a8aa:	4d0d      	ldr	r5, [pc, #52]	@ (800a8e0 <__libc_init_array+0x38>)
 800a8ac:	4c0d      	ldr	r4, [pc, #52]	@ (800a8e4 <__libc_init_array+0x3c>)
 800a8ae:	1b64      	subs	r4, r4, r5
 800a8b0:	10a4      	asrs	r4, r4, #2
 800a8b2:	2600      	movs	r6, #0
 800a8b4:	42a6      	cmp	r6, r4
 800a8b6:	d109      	bne.n	800a8cc <__libc_init_array+0x24>
 800a8b8:	4d0b      	ldr	r5, [pc, #44]	@ (800a8e8 <__libc_init_array+0x40>)
 800a8ba:	4c0c      	ldr	r4, [pc, #48]	@ (800a8ec <__libc_init_array+0x44>)
 800a8bc:	f004 f952 	bl	800eb64 <_init>
 800a8c0:	1b64      	subs	r4, r4, r5
 800a8c2:	10a4      	asrs	r4, r4, #2
 800a8c4:	2600      	movs	r6, #0
 800a8c6:	42a6      	cmp	r6, r4
 800a8c8:	d105      	bne.n	800a8d6 <__libc_init_array+0x2e>
 800a8ca:	bd70      	pop	{r4, r5, r6, pc}
 800a8cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8d0:	4798      	blx	r3
 800a8d2:	3601      	adds	r6, #1
 800a8d4:	e7ee      	b.n	800a8b4 <__libc_init_array+0xc>
 800a8d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a8da:	4798      	blx	r3
 800a8dc:	3601      	adds	r6, #1
 800a8de:	e7f2      	b.n	800a8c6 <__libc_init_array+0x1e>
 800a8e0:	0800f37c 	.word	0x0800f37c
 800a8e4:	0800f37c 	.word	0x0800f37c
 800a8e8:	0800f37c 	.word	0x0800f37c
 800a8ec:	0800f388 	.word	0x0800f388

0800a8f0 <__retarget_lock_init_recursive>:
 800a8f0:	4770      	bx	lr

0800a8f2 <__retarget_lock_close_recursive>:
 800a8f2:	4770      	bx	lr

0800a8f4 <__retarget_lock_acquire_recursive>:
 800a8f4:	4770      	bx	lr

0800a8f6 <__retarget_lock_release_recursive>:
 800a8f6:	4770      	bx	lr

0800a8f8 <register_fini>:
 800a8f8:	4b02      	ldr	r3, [pc, #8]	@ (800a904 <register_fini+0xc>)
 800a8fa:	b113      	cbz	r3, 800a902 <register_fini+0xa>
 800a8fc:	4802      	ldr	r0, [pc, #8]	@ (800a908 <register_fini+0x10>)
 800a8fe:	f000 b805 	b.w	800a90c <atexit>
 800a902:	4770      	bx	lr
 800a904:	00000000 	.word	0x00000000
 800a908:	0800c8a5 	.word	0x0800c8a5

0800a90c <atexit>:
 800a90c:	2300      	movs	r3, #0
 800a90e:	4601      	mov	r1, r0
 800a910:	461a      	mov	r2, r3
 800a912:	4618      	mov	r0, r3
 800a914:	f002 b828 	b.w	800c968 <__register_exitproc>

0800a918 <_malloc_trim_r>:
 800a918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a91c:	4606      	mov	r6, r0
 800a91e:	2008      	movs	r0, #8
 800a920:	4689      	mov	r9, r1
 800a922:	f001 ffd3 	bl	800c8cc <sysconf>
 800a926:	4f24      	ldr	r7, [pc, #144]	@ (800a9b8 <_malloc_trim_r+0xa0>)
 800a928:	4680      	mov	r8, r0
 800a92a:	4630      	mov	r0, r6
 800a92c:	f000 fb44 	bl	800afb8 <__malloc_lock>
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	685d      	ldr	r5, [r3, #4]
 800a934:	f025 0503 	bic.w	r5, r5, #3
 800a938:	f1a5 0411 	sub.w	r4, r5, #17
 800a93c:	eba4 0409 	sub.w	r4, r4, r9
 800a940:	4444      	add	r4, r8
 800a942:	fbb4 f4f8 	udiv	r4, r4, r8
 800a946:	3c01      	subs	r4, #1
 800a948:	fb08 f404 	mul.w	r4, r8, r4
 800a94c:	45a0      	cmp	r8, r4
 800a94e:	dd05      	ble.n	800a95c <_malloc_trim_r+0x44>
 800a950:	4630      	mov	r0, r6
 800a952:	f000 fb37 	bl	800afc4 <__malloc_unlock>
 800a956:	2000      	movs	r0, #0
 800a958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a95c:	2100      	movs	r1, #0
 800a95e:	4630      	mov	r0, r6
 800a960:	f001 ff90 	bl	800c884 <_sbrk_r>
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	442b      	add	r3, r5
 800a968:	4298      	cmp	r0, r3
 800a96a:	d1f1      	bne.n	800a950 <_malloc_trim_r+0x38>
 800a96c:	4261      	negs	r1, r4
 800a96e:	4630      	mov	r0, r6
 800a970:	f001 ff88 	bl	800c884 <_sbrk_r>
 800a974:	3001      	adds	r0, #1
 800a976:	d110      	bne.n	800a99a <_malloc_trim_r+0x82>
 800a978:	2100      	movs	r1, #0
 800a97a:	4630      	mov	r0, r6
 800a97c:	f001 ff82 	bl	800c884 <_sbrk_r>
 800a980:	68ba      	ldr	r2, [r7, #8]
 800a982:	1a83      	subs	r3, r0, r2
 800a984:	2b0f      	cmp	r3, #15
 800a986:	dde3      	ble.n	800a950 <_malloc_trim_r+0x38>
 800a988:	490c      	ldr	r1, [pc, #48]	@ (800a9bc <_malloc_trim_r+0xa4>)
 800a98a:	6809      	ldr	r1, [r1, #0]
 800a98c:	1a40      	subs	r0, r0, r1
 800a98e:	490c      	ldr	r1, [pc, #48]	@ (800a9c0 <_malloc_trim_r+0xa8>)
 800a990:	f043 0301 	orr.w	r3, r3, #1
 800a994:	6008      	str	r0, [r1, #0]
 800a996:	6053      	str	r3, [r2, #4]
 800a998:	e7da      	b.n	800a950 <_malloc_trim_r+0x38>
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	4a08      	ldr	r2, [pc, #32]	@ (800a9c0 <_malloc_trim_r+0xa8>)
 800a99e:	1b2d      	subs	r5, r5, r4
 800a9a0:	f045 0501 	orr.w	r5, r5, #1
 800a9a4:	605d      	str	r5, [r3, #4]
 800a9a6:	6813      	ldr	r3, [r2, #0]
 800a9a8:	4630      	mov	r0, r6
 800a9aa:	1b1b      	subs	r3, r3, r4
 800a9ac:	6013      	str	r3, [r2, #0]
 800a9ae:	f000 fb09 	bl	800afc4 <__malloc_unlock>
 800a9b2:	2001      	movs	r0, #1
 800a9b4:	e7d0      	b.n	800a958 <_malloc_trim_r+0x40>
 800a9b6:	bf00      	nop
 800a9b8:	2400017c 	.word	0x2400017c
 800a9bc:	24000174 	.word	0x24000174
 800a9c0:	24000a94 	.word	0x24000a94

0800a9c4 <_free_r>:
 800a9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	460f      	mov	r7, r1
 800a9ca:	2900      	cmp	r1, #0
 800a9cc:	f000 80b1 	beq.w	800ab32 <_free_r+0x16e>
 800a9d0:	f000 faf2 	bl	800afb8 <__malloc_lock>
 800a9d4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a9d8:	4d56      	ldr	r5, [pc, #344]	@ (800ab34 <_free_r+0x170>)
 800a9da:	f022 0001 	bic.w	r0, r2, #1
 800a9de:	f1a7 0308 	sub.w	r3, r7, #8
 800a9e2:	eb03 0c00 	add.w	ip, r3, r0
 800a9e6:	68a9      	ldr	r1, [r5, #8]
 800a9e8:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a9ec:	4561      	cmp	r1, ip
 800a9ee:	f026 0603 	bic.w	r6, r6, #3
 800a9f2:	f002 0201 	and.w	r2, r2, #1
 800a9f6:	d11b      	bne.n	800aa30 <_free_r+0x6c>
 800a9f8:	4406      	add	r6, r0
 800a9fa:	b93a      	cbnz	r2, 800aa0c <_free_r+0x48>
 800a9fc:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800aa00:	1a9b      	subs	r3, r3, r2
 800aa02:	4416      	add	r6, r2
 800aa04:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800aa08:	60ca      	str	r2, [r1, #12]
 800aa0a:	6091      	str	r1, [r2, #8]
 800aa0c:	f046 0201 	orr.w	r2, r6, #1
 800aa10:	605a      	str	r2, [r3, #4]
 800aa12:	60ab      	str	r3, [r5, #8]
 800aa14:	4b48      	ldr	r3, [pc, #288]	@ (800ab38 <_free_r+0x174>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	42b3      	cmp	r3, r6
 800aa1a:	d804      	bhi.n	800aa26 <_free_r+0x62>
 800aa1c:	4b47      	ldr	r3, [pc, #284]	@ (800ab3c <_free_r+0x178>)
 800aa1e:	4620      	mov	r0, r4
 800aa20:	6819      	ldr	r1, [r3, #0]
 800aa22:	f7ff ff79 	bl	800a918 <_malloc_trim_r>
 800aa26:	4620      	mov	r0, r4
 800aa28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aa2c:	f000 baca 	b.w	800afc4 <__malloc_unlock>
 800aa30:	f8cc 6004 	str.w	r6, [ip, #4]
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	d138      	bne.n	800aaaa <_free_r+0xe6>
 800aa38:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800aa3c:	1a5b      	subs	r3, r3, r1
 800aa3e:	4408      	add	r0, r1
 800aa40:	6899      	ldr	r1, [r3, #8]
 800aa42:	f105 0708 	add.w	r7, r5, #8
 800aa46:	42b9      	cmp	r1, r7
 800aa48:	d031      	beq.n	800aaae <_free_r+0xea>
 800aa4a:	68df      	ldr	r7, [r3, #12]
 800aa4c:	60cf      	str	r7, [r1, #12]
 800aa4e:	60b9      	str	r1, [r7, #8]
 800aa50:	eb0c 0106 	add.w	r1, ip, r6
 800aa54:	6849      	ldr	r1, [r1, #4]
 800aa56:	07c9      	lsls	r1, r1, #31
 800aa58:	d40b      	bmi.n	800aa72 <_free_r+0xae>
 800aa5a:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800aa5e:	4430      	add	r0, r6
 800aa60:	bb3a      	cbnz	r2, 800aab2 <_free_r+0xee>
 800aa62:	4e37      	ldr	r6, [pc, #220]	@ (800ab40 <_free_r+0x17c>)
 800aa64:	42b1      	cmp	r1, r6
 800aa66:	d124      	bne.n	800aab2 <_free_r+0xee>
 800aa68:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800aa6c:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800aa70:	2201      	movs	r2, #1
 800aa72:	f040 0101 	orr.w	r1, r0, #1
 800aa76:	6059      	str	r1, [r3, #4]
 800aa78:	5018      	str	r0, [r3, r0]
 800aa7a:	2a00      	cmp	r2, #0
 800aa7c:	d1d3      	bne.n	800aa26 <_free_r+0x62>
 800aa7e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800aa82:	d21b      	bcs.n	800aabc <_free_r+0xf8>
 800aa84:	08c2      	lsrs	r2, r0, #3
 800aa86:	2101      	movs	r1, #1
 800aa88:	0940      	lsrs	r0, r0, #5
 800aa8a:	4081      	lsls	r1, r0
 800aa8c:	6868      	ldr	r0, [r5, #4]
 800aa8e:	3201      	adds	r2, #1
 800aa90:	4301      	orrs	r1, r0
 800aa92:	6069      	str	r1, [r5, #4]
 800aa94:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800aa98:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800aa9c:	3908      	subs	r1, #8
 800aa9e:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800aaa2:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800aaa6:	60c3      	str	r3, [r0, #12]
 800aaa8:	e7bd      	b.n	800aa26 <_free_r+0x62>
 800aaaa:	2200      	movs	r2, #0
 800aaac:	e7d0      	b.n	800aa50 <_free_r+0x8c>
 800aaae:	2201      	movs	r2, #1
 800aab0:	e7ce      	b.n	800aa50 <_free_r+0x8c>
 800aab2:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800aab6:	60ce      	str	r6, [r1, #12]
 800aab8:	60b1      	str	r1, [r6, #8]
 800aaba:	e7da      	b.n	800aa72 <_free_r+0xae>
 800aabc:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800aac0:	ea4f 2250 	mov.w	r2, r0, lsr #9
 800aac4:	d214      	bcs.n	800aaf0 <_free_r+0x12c>
 800aac6:	0982      	lsrs	r2, r0, #6
 800aac8:	3238      	adds	r2, #56	@ 0x38
 800aaca:	1c51      	adds	r1, r2, #1
 800aacc:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800aad0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800aad4:	428e      	cmp	r6, r1
 800aad6:	d125      	bne.n	800ab24 <_free_r+0x160>
 800aad8:	2001      	movs	r0, #1
 800aada:	1092      	asrs	r2, r2, #2
 800aadc:	fa00 f202 	lsl.w	r2, r0, r2
 800aae0:	6868      	ldr	r0, [r5, #4]
 800aae2:	4302      	orrs	r2, r0
 800aae4:	606a      	str	r2, [r5, #4]
 800aae6:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800aaea:	60b3      	str	r3, [r6, #8]
 800aaec:	60cb      	str	r3, [r1, #12]
 800aaee:	e79a      	b.n	800aa26 <_free_r+0x62>
 800aaf0:	2a14      	cmp	r2, #20
 800aaf2:	d801      	bhi.n	800aaf8 <_free_r+0x134>
 800aaf4:	325b      	adds	r2, #91	@ 0x5b
 800aaf6:	e7e8      	b.n	800aaca <_free_r+0x106>
 800aaf8:	2a54      	cmp	r2, #84	@ 0x54
 800aafa:	d802      	bhi.n	800ab02 <_free_r+0x13e>
 800aafc:	0b02      	lsrs	r2, r0, #12
 800aafe:	326e      	adds	r2, #110	@ 0x6e
 800ab00:	e7e3      	b.n	800aaca <_free_r+0x106>
 800ab02:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800ab06:	d802      	bhi.n	800ab0e <_free_r+0x14a>
 800ab08:	0bc2      	lsrs	r2, r0, #15
 800ab0a:	3277      	adds	r2, #119	@ 0x77
 800ab0c:	e7dd      	b.n	800aaca <_free_r+0x106>
 800ab0e:	f240 5154 	movw	r1, #1364	@ 0x554
 800ab12:	428a      	cmp	r2, r1
 800ab14:	bf9a      	itte	ls
 800ab16:	0c82      	lsrls	r2, r0, #18
 800ab18:	327c      	addls	r2, #124	@ 0x7c
 800ab1a:	227e      	movhi	r2, #126	@ 0x7e
 800ab1c:	e7d5      	b.n	800aaca <_free_r+0x106>
 800ab1e:	6889      	ldr	r1, [r1, #8]
 800ab20:	428e      	cmp	r6, r1
 800ab22:	d004      	beq.n	800ab2e <_free_r+0x16a>
 800ab24:	684a      	ldr	r2, [r1, #4]
 800ab26:	f022 0203 	bic.w	r2, r2, #3
 800ab2a:	4282      	cmp	r2, r0
 800ab2c:	d8f7      	bhi.n	800ab1e <_free_r+0x15a>
 800ab2e:	68ce      	ldr	r6, [r1, #12]
 800ab30:	e7d9      	b.n	800aae6 <_free_r+0x122>
 800ab32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab34:	2400017c 	.word	0x2400017c
 800ab38:	24000178 	.word	0x24000178
 800ab3c:	24000ac4 	.word	0x24000ac4
 800ab40:	24000184 	.word	0x24000184

0800ab44 <_malloc_r>:
 800ab44:	f101 030b 	add.w	r3, r1, #11
 800ab48:	2b16      	cmp	r3, #22
 800ab4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab4e:	4605      	mov	r5, r0
 800ab50:	d906      	bls.n	800ab60 <_malloc_r+0x1c>
 800ab52:	f033 0707 	bics.w	r7, r3, #7
 800ab56:	d504      	bpl.n	800ab62 <_malloc_r+0x1e>
 800ab58:	230c      	movs	r3, #12
 800ab5a:	602b      	str	r3, [r5, #0]
 800ab5c:	2400      	movs	r4, #0
 800ab5e:	e1a3      	b.n	800aea8 <_malloc_r+0x364>
 800ab60:	2710      	movs	r7, #16
 800ab62:	42b9      	cmp	r1, r7
 800ab64:	d8f8      	bhi.n	800ab58 <_malloc_r+0x14>
 800ab66:	4628      	mov	r0, r5
 800ab68:	f000 fa26 	bl	800afb8 <__malloc_lock>
 800ab6c:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800ab70:	4eaf      	ldr	r6, [pc, #700]	@ (800ae30 <_malloc_r+0x2ec>)
 800ab72:	d237      	bcs.n	800abe4 <_malloc_r+0xa0>
 800ab74:	f107 0208 	add.w	r2, r7, #8
 800ab78:	4432      	add	r2, r6
 800ab7a:	f1a2 0108 	sub.w	r1, r2, #8
 800ab7e:	6854      	ldr	r4, [r2, #4]
 800ab80:	428c      	cmp	r4, r1
 800ab82:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800ab86:	d102      	bne.n	800ab8e <_malloc_r+0x4a>
 800ab88:	68d4      	ldr	r4, [r2, #12]
 800ab8a:	42a2      	cmp	r2, r4
 800ab8c:	d010      	beq.n	800abb0 <_malloc_r+0x6c>
 800ab8e:	6863      	ldr	r3, [r4, #4]
 800ab90:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800ab94:	f023 0303 	bic.w	r3, r3, #3
 800ab98:	60ca      	str	r2, [r1, #12]
 800ab9a:	4423      	add	r3, r4
 800ab9c:	6091      	str	r1, [r2, #8]
 800ab9e:	685a      	ldr	r2, [r3, #4]
 800aba0:	f042 0201 	orr.w	r2, r2, #1
 800aba4:	605a      	str	r2, [r3, #4]
 800aba6:	4628      	mov	r0, r5
 800aba8:	f000 fa0c 	bl	800afc4 <__malloc_unlock>
 800abac:	3408      	adds	r4, #8
 800abae:	e17b      	b.n	800aea8 <_malloc_r+0x364>
 800abb0:	3302      	adds	r3, #2
 800abb2:	6934      	ldr	r4, [r6, #16]
 800abb4:	499f      	ldr	r1, [pc, #636]	@ (800ae34 <_malloc_r+0x2f0>)
 800abb6:	428c      	cmp	r4, r1
 800abb8:	d077      	beq.n	800acaa <_malloc_r+0x166>
 800abba:	6862      	ldr	r2, [r4, #4]
 800abbc:	f022 0c03 	bic.w	ip, r2, #3
 800abc0:	ebac 0007 	sub.w	r0, ip, r7
 800abc4:	280f      	cmp	r0, #15
 800abc6:	dd48      	ble.n	800ac5a <_malloc_r+0x116>
 800abc8:	19e2      	adds	r2, r4, r7
 800abca:	f040 0301 	orr.w	r3, r0, #1
 800abce:	f047 0701 	orr.w	r7, r7, #1
 800abd2:	6067      	str	r7, [r4, #4]
 800abd4:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800abd8:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800abdc:	6053      	str	r3, [r2, #4]
 800abde:	f844 000c 	str.w	r0, [r4, ip]
 800abe2:	e7e0      	b.n	800aba6 <_malloc_r+0x62>
 800abe4:	0a7b      	lsrs	r3, r7, #9
 800abe6:	d02a      	beq.n	800ac3e <_malloc_r+0xfa>
 800abe8:	2b04      	cmp	r3, #4
 800abea:	d812      	bhi.n	800ac12 <_malloc_r+0xce>
 800abec:	09bb      	lsrs	r3, r7, #6
 800abee:	3338      	adds	r3, #56	@ 0x38
 800abf0:	1c5a      	adds	r2, r3, #1
 800abf2:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800abf6:	f1a2 0c08 	sub.w	ip, r2, #8
 800abfa:	6854      	ldr	r4, [r2, #4]
 800abfc:	4564      	cmp	r4, ip
 800abfe:	d006      	beq.n	800ac0e <_malloc_r+0xca>
 800ac00:	6862      	ldr	r2, [r4, #4]
 800ac02:	f022 0203 	bic.w	r2, r2, #3
 800ac06:	1bd0      	subs	r0, r2, r7
 800ac08:	280f      	cmp	r0, #15
 800ac0a:	dd1c      	ble.n	800ac46 <_malloc_r+0x102>
 800ac0c:	3b01      	subs	r3, #1
 800ac0e:	3301      	adds	r3, #1
 800ac10:	e7cf      	b.n	800abb2 <_malloc_r+0x6e>
 800ac12:	2b14      	cmp	r3, #20
 800ac14:	d801      	bhi.n	800ac1a <_malloc_r+0xd6>
 800ac16:	335b      	adds	r3, #91	@ 0x5b
 800ac18:	e7ea      	b.n	800abf0 <_malloc_r+0xac>
 800ac1a:	2b54      	cmp	r3, #84	@ 0x54
 800ac1c:	d802      	bhi.n	800ac24 <_malloc_r+0xe0>
 800ac1e:	0b3b      	lsrs	r3, r7, #12
 800ac20:	336e      	adds	r3, #110	@ 0x6e
 800ac22:	e7e5      	b.n	800abf0 <_malloc_r+0xac>
 800ac24:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800ac28:	d802      	bhi.n	800ac30 <_malloc_r+0xec>
 800ac2a:	0bfb      	lsrs	r3, r7, #15
 800ac2c:	3377      	adds	r3, #119	@ 0x77
 800ac2e:	e7df      	b.n	800abf0 <_malloc_r+0xac>
 800ac30:	f240 5254 	movw	r2, #1364	@ 0x554
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d804      	bhi.n	800ac42 <_malloc_r+0xfe>
 800ac38:	0cbb      	lsrs	r3, r7, #18
 800ac3a:	337c      	adds	r3, #124	@ 0x7c
 800ac3c:	e7d8      	b.n	800abf0 <_malloc_r+0xac>
 800ac3e:	233f      	movs	r3, #63	@ 0x3f
 800ac40:	e7d6      	b.n	800abf0 <_malloc_r+0xac>
 800ac42:	237e      	movs	r3, #126	@ 0x7e
 800ac44:	e7d4      	b.n	800abf0 <_malloc_r+0xac>
 800ac46:	2800      	cmp	r0, #0
 800ac48:	68e1      	ldr	r1, [r4, #12]
 800ac4a:	db04      	blt.n	800ac56 <_malloc_r+0x112>
 800ac4c:	68a3      	ldr	r3, [r4, #8]
 800ac4e:	60d9      	str	r1, [r3, #12]
 800ac50:	608b      	str	r3, [r1, #8]
 800ac52:	18a3      	adds	r3, r4, r2
 800ac54:	e7a3      	b.n	800ab9e <_malloc_r+0x5a>
 800ac56:	460c      	mov	r4, r1
 800ac58:	e7d0      	b.n	800abfc <_malloc_r+0xb8>
 800ac5a:	2800      	cmp	r0, #0
 800ac5c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800ac60:	db07      	blt.n	800ac72 <_malloc_r+0x12e>
 800ac62:	44a4      	add	ip, r4
 800ac64:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800ac68:	f043 0301 	orr.w	r3, r3, #1
 800ac6c:	f8cc 3004 	str.w	r3, [ip, #4]
 800ac70:	e799      	b.n	800aba6 <_malloc_r+0x62>
 800ac72:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800ac76:	6870      	ldr	r0, [r6, #4]
 800ac78:	f080 8095 	bcs.w	800ada6 <_malloc_r+0x262>
 800ac7c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800ac80:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800ac84:	f04f 0c01 	mov.w	ip, #1
 800ac88:	3201      	adds	r2, #1
 800ac8a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800ac8e:	ea4c 0000 	orr.w	r0, ip, r0
 800ac92:	6070      	str	r0, [r6, #4]
 800ac94:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800ac98:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800ac9c:	3808      	subs	r0, #8
 800ac9e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800aca2:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800aca6:	f8cc 400c 	str.w	r4, [ip, #12]
 800acaa:	1098      	asrs	r0, r3, #2
 800acac:	2201      	movs	r2, #1
 800acae:	4082      	lsls	r2, r0
 800acb0:	6870      	ldr	r0, [r6, #4]
 800acb2:	4290      	cmp	r0, r2
 800acb4:	d326      	bcc.n	800ad04 <_malloc_r+0x1c0>
 800acb6:	4210      	tst	r0, r2
 800acb8:	d106      	bne.n	800acc8 <_malloc_r+0x184>
 800acba:	f023 0303 	bic.w	r3, r3, #3
 800acbe:	0052      	lsls	r2, r2, #1
 800acc0:	4210      	tst	r0, r2
 800acc2:	f103 0304 	add.w	r3, r3, #4
 800acc6:	d0fa      	beq.n	800acbe <_malloc_r+0x17a>
 800acc8:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800accc:	46c1      	mov	r9, r8
 800acce:	469e      	mov	lr, r3
 800acd0:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800acd4:	454c      	cmp	r4, r9
 800acd6:	f040 80b9 	bne.w	800ae4c <_malloc_r+0x308>
 800acda:	f10e 0e01 	add.w	lr, lr, #1
 800acde:	f01e 0f03 	tst.w	lr, #3
 800ace2:	f109 0908 	add.w	r9, r9, #8
 800ace6:	d1f3      	bne.n	800acd0 <_malloc_r+0x18c>
 800ace8:	0798      	lsls	r0, r3, #30
 800acea:	f040 80e3 	bne.w	800aeb4 <_malloc_r+0x370>
 800acee:	6873      	ldr	r3, [r6, #4]
 800acf0:	ea23 0302 	bic.w	r3, r3, r2
 800acf4:	6073      	str	r3, [r6, #4]
 800acf6:	6870      	ldr	r0, [r6, #4]
 800acf8:	0052      	lsls	r2, r2, #1
 800acfa:	4290      	cmp	r0, r2
 800acfc:	d302      	bcc.n	800ad04 <_malloc_r+0x1c0>
 800acfe:	2a00      	cmp	r2, #0
 800ad00:	f040 80e5 	bne.w	800aece <_malloc_r+0x38a>
 800ad04:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800ad08:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ad0c:	f023 0903 	bic.w	r9, r3, #3
 800ad10:	45b9      	cmp	r9, r7
 800ad12:	d304      	bcc.n	800ad1e <_malloc_r+0x1da>
 800ad14:	eba9 0207 	sub.w	r2, r9, r7
 800ad18:	2a0f      	cmp	r2, #15
 800ad1a:	f300 8141 	bgt.w	800afa0 <_malloc_r+0x45c>
 800ad1e:	4b46      	ldr	r3, [pc, #280]	@ (800ae38 <_malloc_r+0x2f4>)
 800ad20:	6819      	ldr	r1, [r3, #0]
 800ad22:	3110      	adds	r1, #16
 800ad24:	4439      	add	r1, r7
 800ad26:	2008      	movs	r0, #8
 800ad28:	9101      	str	r1, [sp, #4]
 800ad2a:	f001 fdcf 	bl	800c8cc <sysconf>
 800ad2e:	4a43      	ldr	r2, [pc, #268]	@ (800ae3c <_malloc_r+0x2f8>)
 800ad30:	9901      	ldr	r1, [sp, #4]
 800ad32:	6813      	ldr	r3, [r2, #0]
 800ad34:	3301      	adds	r3, #1
 800ad36:	bf1f      	itttt	ne
 800ad38:	f101 31ff 	addne.w	r1, r1, #4294967295
 800ad3c:	1809      	addne	r1, r1, r0
 800ad3e:	4243      	negne	r3, r0
 800ad40:	4019      	andne	r1, r3
 800ad42:	4680      	mov	r8, r0
 800ad44:	4628      	mov	r0, r5
 800ad46:	9101      	str	r1, [sp, #4]
 800ad48:	f001 fd9c 	bl	800c884 <_sbrk_r>
 800ad4c:	1c42      	adds	r2, r0, #1
 800ad4e:	eb0a 0b09 	add.w	fp, sl, r9
 800ad52:	4604      	mov	r4, r0
 800ad54:	f000 80f7 	beq.w	800af46 <_malloc_r+0x402>
 800ad58:	4583      	cmp	fp, r0
 800ad5a:	9901      	ldr	r1, [sp, #4]
 800ad5c:	4a37      	ldr	r2, [pc, #220]	@ (800ae3c <_malloc_r+0x2f8>)
 800ad5e:	d902      	bls.n	800ad66 <_malloc_r+0x222>
 800ad60:	45b2      	cmp	sl, r6
 800ad62:	f040 80f0 	bne.w	800af46 <_malloc_r+0x402>
 800ad66:	4b36      	ldr	r3, [pc, #216]	@ (800ae40 <_malloc_r+0x2fc>)
 800ad68:	6818      	ldr	r0, [r3, #0]
 800ad6a:	45a3      	cmp	fp, r4
 800ad6c:	eb00 0e01 	add.w	lr, r0, r1
 800ad70:	f8c3 e000 	str.w	lr, [r3]
 800ad74:	f108 3cff 	add.w	ip, r8, #4294967295
 800ad78:	f040 80ab 	bne.w	800aed2 <_malloc_r+0x38e>
 800ad7c:	ea1b 0f0c 	tst.w	fp, ip
 800ad80:	f040 80a7 	bne.w	800aed2 <_malloc_r+0x38e>
 800ad84:	68b2      	ldr	r2, [r6, #8]
 800ad86:	4449      	add	r1, r9
 800ad88:	f041 0101 	orr.w	r1, r1, #1
 800ad8c:	6051      	str	r1, [r2, #4]
 800ad8e:	4a2d      	ldr	r2, [pc, #180]	@ (800ae44 <_malloc_r+0x300>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	6811      	ldr	r1, [r2, #0]
 800ad94:	428b      	cmp	r3, r1
 800ad96:	bf88      	it	hi
 800ad98:	6013      	strhi	r3, [r2, #0]
 800ad9a:	4a2b      	ldr	r2, [pc, #172]	@ (800ae48 <_malloc_r+0x304>)
 800ad9c:	6811      	ldr	r1, [r2, #0]
 800ad9e:	428b      	cmp	r3, r1
 800ada0:	bf88      	it	hi
 800ada2:	6013      	strhi	r3, [r2, #0]
 800ada4:	e0cf      	b.n	800af46 <_malloc_r+0x402>
 800ada6:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800adaa:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800adae:	d218      	bcs.n	800ade2 <_malloc_r+0x29e>
 800adb0:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800adb4:	3238      	adds	r2, #56	@ 0x38
 800adb6:	f102 0e01 	add.w	lr, r2, #1
 800adba:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800adbe:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800adc2:	45f0      	cmp	r8, lr
 800adc4:	d12b      	bne.n	800ae1e <_malloc_r+0x2da>
 800adc6:	1092      	asrs	r2, r2, #2
 800adc8:	f04f 0c01 	mov.w	ip, #1
 800adcc:	fa0c f202 	lsl.w	r2, ip, r2
 800add0:	4302      	orrs	r2, r0
 800add2:	6072      	str	r2, [r6, #4]
 800add4:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800add8:	f8c8 4008 	str.w	r4, [r8, #8]
 800addc:	f8ce 400c 	str.w	r4, [lr, #12]
 800ade0:	e763      	b.n	800acaa <_malloc_r+0x166>
 800ade2:	2a14      	cmp	r2, #20
 800ade4:	d801      	bhi.n	800adea <_malloc_r+0x2a6>
 800ade6:	325b      	adds	r2, #91	@ 0x5b
 800ade8:	e7e5      	b.n	800adb6 <_malloc_r+0x272>
 800adea:	2a54      	cmp	r2, #84	@ 0x54
 800adec:	d803      	bhi.n	800adf6 <_malloc_r+0x2b2>
 800adee:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800adf2:	326e      	adds	r2, #110	@ 0x6e
 800adf4:	e7df      	b.n	800adb6 <_malloc_r+0x272>
 800adf6:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800adfa:	d803      	bhi.n	800ae04 <_malloc_r+0x2c0>
 800adfc:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800ae00:	3277      	adds	r2, #119	@ 0x77
 800ae02:	e7d8      	b.n	800adb6 <_malloc_r+0x272>
 800ae04:	f240 5e54 	movw	lr, #1364	@ 0x554
 800ae08:	4572      	cmp	r2, lr
 800ae0a:	bf9a      	itte	ls
 800ae0c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800ae10:	327c      	addls	r2, #124	@ 0x7c
 800ae12:	227e      	movhi	r2, #126	@ 0x7e
 800ae14:	e7cf      	b.n	800adb6 <_malloc_r+0x272>
 800ae16:	f8de e008 	ldr.w	lr, [lr, #8]
 800ae1a:	45f0      	cmp	r8, lr
 800ae1c:	d005      	beq.n	800ae2a <_malloc_r+0x2e6>
 800ae1e:	f8de 2004 	ldr.w	r2, [lr, #4]
 800ae22:	f022 0203 	bic.w	r2, r2, #3
 800ae26:	4562      	cmp	r2, ip
 800ae28:	d8f5      	bhi.n	800ae16 <_malloc_r+0x2d2>
 800ae2a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800ae2e:	e7d1      	b.n	800add4 <_malloc_r+0x290>
 800ae30:	2400017c 	.word	0x2400017c
 800ae34:	24000184 	.word	0x24000184
 800ae38:	24000ac4 	.word	0x24000ac4
 800ae3c:	24000174 	.word	0x24000174
 800ae40:	24000a94 	.word	0x24000a94
 800ae44:	24000ac0 	.word	0x24000ac0
 800ae48:	24000abc 	.word	0x24000abc
 800ae4c:	6860      	ldr	r0, [r4, #4]
 800ae4e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800ae52:	f020 0003 	bic.w	r0, r0, #3
 800ae56:	eba0 0a07 	sub.w	sl, r0, r7
 800ae5a:	f1ba 0f0f 	cmp.w	sl, #15
 800ae5e:	dd12      	ble.n	800ae86 <_malloc_r+0x342>
 800ae60:	68a3      	ldr	r3, [r4, #8]
 800ae62:	19e2      	adds	r2, r4, r7
 800ae64:	f047 0701 	orr.w	r7, r7, #1
 800ae68:	6067      	str	r7, [r4, #4]
 800ae6a:	f8c3 c00c 	str.w	ip, [r3, #12]
 800ae6e:	f8cc 3008 	str.w	r3, [ip, #8]
 800ae72:	f04a 0301 	orr.w	r3, sl, #1
 800ae76:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800ae7a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800ae7e:	6053      	str	r3, [r2, #4]
 800ae80:	f844 a000 	str.w	sl, [r4, r0]
 800ae84:	e68f      	b.n	800aba6 <_malloc_r+0x62>
 800ae86:	f1ba 0f00 	cmp.w	sl, #0
 800ae8a:	db11      	blt.n	800aeb0 <_malloc_r+0x36c>
 800ae8c:	4420      	add	r0, r4
 800ae8e:	6843      	ldr	r3, [r0, #4]
 800ae90:	f043 0301 	orr.w	r3, r3, #1
 800ae94:	6043      	str	r3, [r0, #4]
 800ae96:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800ae9a:	4628      	mov	r0, r5
 800ae9c:	f8c3 c00c 	str.w	ip, [r3, #12]
 800aea0:	f8cc 3008 	str.w	r3, [ip, #8]
 800aea4:	f000 f88e 	bl	800afc4 <__malloc_unlock>
 800aea8:	4620      	mov	r0, r4
 800aeaa:	b003      	add	sp, #12
 800aeac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb0:	4664      	mov	r4, ip
 800aeb2:	e70f      	b.n	800acd4 <_malloc_r+0x190>
 800aeb4:	f858 0908 	ldr.w	r0, [r8], #-8
 800aeb8:	4540      	cmp	r0, r8
 800aeba:	f103 33ff 	add.w	r3, r3, #4294967295
 800aebe:	f43f af13 	beq.w	800ace8 <_malloc_r+0x1a4>
 800aec2:	e718      	b.n	800acf6 <_malloc_r+0x1b2>
 800aec4:	3304      	adds	r3, #4
 800aec6:	0052      	lsls	r2, r2, #1
 800aec8:	4210      	tst	r0, r2
 800aeca:	d0fb      	beq.n	800aec4 <_malloc_r+0x380>
 800aecc:	e6fc      	b.n	800acc8 <_malloc_r+0x184>
 800aece:	4673      	mov	r3, lr
 800aed0:	e7fa      	b.n	800aec8 <_malloc_r+0x384>
 800aed2:	6810      	ldr	r0, [r2, #0]
 800aed4:	3001      	adds	r0, #1
 800aed6:	bf1b      	ittet	ne
 800aed8:	eba4 0b0b 	subne.w	fp, r4, fp
 800aedc:	eb0b 020e 	addne.w	r2, fp, lr
 800aee0:	6014      	streq	r4, [r2, #0]
 800aee2:	601a      	strne	r2, [r3, #0]
 800aee4:	f014 0b07 	ands.w	fp, r4, #7
 800aee8:	bf1a      	itte	ne
 800aeea:	f1cb 0008 	rsbne	r0, fp, #8
 800aeee:	1824      	addne	r4, r4, r0
 800aef0:	4658      	moveq	r0, fp
 800aef2:	1862      	adds	r2, r4, r1
 800aef4:	ea02 010c 	and.w	r1, r2, ip
 800aef8:	4480      	add	r8, r0
 800aefa:	eba8 0801 	sub.w	r8, r8, r1
 800aefe:	ea08 080c 	and.w	r8, r8, ip
 800af02:	4641      	mov	r1, r8
 800af04:	4628      	mov	r0, r5
 800af06:	9201      	str	r2, [sp, #4]
 800af08:	f001 fcbc 	bl	800c884 <_sbrk_r>
 800af0c:	1c43      	adds	r3, r0, #1
 800af0e:	9a01      	ldr	r2, [sp, #4]
 800af10:	4b28      	ldr	r3, [pc, #160]	@ (800afb4 <_malloc_r+0x470>)
 800af12:	d107      	bne.n	800af24 <_malloc_r+0x3e0>
 800af14:	f1bb 0f00 	cmp.w	fp, #0
 800af18:	d023      	beq.n	800af62 <_malloc_r+0x41e>
 800af1a:	f1ab 0008 	sub.w	r0, fp, #8
 800af1e:	4410      	add	r0, r2
 800af20:	f04f 0800 	mov.w	r8, #0
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	60b4      	str	r4, [r6, #8]
 800af28:	1b00      	subs	r0, r0, r4
 800af2a:	4440      	add	r0, r8
 800af2c:	4442      	add	r2, r8
 800af2e:	f040 0001 	orr.w	r0, r0, #1
 800af32:	45b2      	cmp	sl, r6
 800af34:	601a      	str	r2, [r3, #0]
 800af36:	6060      	str	r0, [r4, #4]
 800af38:	f43f af29 	beq.w	800ad8e <_malloc_r+0x24a>
 800af3c:	f1b9 0f0f 	cmp.w	r9, #15
 800af40:	d812      	bhi.n	800af68 <_malloc_r+0x424>
 800af42:	2301      	movs	r3, #1
 800af44:	6063      	str	r3, [r4, #4]
 800af46:	68b3      	ldr	r3, [r6, #8]
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	f023 0303 	bic.w	r3, r3, #3
 800af4e:	42bb      	cmp	r3, r7
 800af50:	eba3 0207 	sub.w	r2, r3, r7
 800af54:	d301      	bcc.n	800af5a <_malloc_r+0x416>
 800af56:	2a0f      	cmp	r2, #15
 800af58:	dc22      	bgt.n	800afa0 <_malloc_r+0x45c>
 800af5a:	4628      	mov	r0, r5
 800af5c:	f000 f832 	bl	800afc4 <__malloc_unlock>
 800af60:	e5fc      	b.n	800ab5c <_malloc_r+0x18>
 800af62:	4610      	mov	r0, r2
 800af64:	46d8      	mov	r8, fp
 800af66:	e7dd      	b.n	800af24 <_malloc_r+0x3e0>
 800af68:	f8da 2004 	ldr.w	r2, [sl, #4]
 800af6c:	f1a9 090c 	sub.w	r9, r9, #12
 800af70:	f029 0907 	bic.w	r9, r9, #7
 800af74:	f002 0201 	and.w	r2, r2, #1
 800af78:	ea42 0209 	orr.w	r2, r2, r9
 800af7c:	f8ca 2004 	str.w	r2, [sl, #4]
 800af80:	2105      	movs	r1, #5
 800af82:	eb0a 0209 	add.w	r2, sl, r9
 800af86:	f1b9 0f0f 	cmp.w	r9, #15
 800af8a:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800af8e:	f67f aefe 	bls.w	800ad8e <_malloc_r+0x24a>
 800af92:	f10a 0108 	add.w	r1, sl, #8
 800af96:	4628      	mov	r0, r5
 800af98:	f7ff fd14 	bl	800a9c4 <_free_r>
 800af9c:	4b05      	ldr	r3, [pc, #20]	@ (800afb4 <_malloc_r+0x470>)
 800af9e:	e6f6      	b.n	800ad8e <_malloc_r+0x24a>
 800afa0:	68b4      	ldr	r4, [r6, #8]
 800afa2:	f047 0301 	orr.w	r3, r7, #1
 800afa6:	4427      	add	r7, r4
 800afa8:	f042 0201 	orr.w	r2, r2, #1
 800afac:	6063      	str	r3, [r4, #4]
 800afae:	60b7      	str	r7, [r6, #8]
 800afb0:	607a      	str	r2, [r7, #4]
 800afb2:	e5f8      	b.n	800aba6 <_malloc_r+0x62>
 800afb4:	24000a94 	.word	0x24000a94

0800afb8 <__malloc_lock>:
 800afb8:	4801      	ldr	r0, [pc, #4]	@ (800afc0 <__malloc_lock+0x8>)
 800afba:	f7ff bc9b 	b.w	800a8f4 <__retarget_lock_acquire_recursive>
 800afbe:	bf00      	nop
 800afc0:	24000a8c 	.word	0x24000a8c

0800afc4 <__malloc_unlock>:
 800afc4:	4801      	ldr	r0, [pc, #4]	@ (800afcc <__malloc_unlock+0x8>)
 800afc6:	f7ff bc96 	b.w	800a8f6 <__retarget_lock_release_recursive>
 800afca:	bf00      	nop
 800afcc:	24000a8c 	.word	0x24000a8c

0800afd0 <_vfprintf_r>:
 800afd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd4:	ed2d 8b04 	vpush	{d8-d9}
 800afd8:	b0cb      	sub	sp, #300	@ 0x12c
 800afda:	468b      	mov	fp, r1
 800afdc:	4692      	mov	sl, r2
 800afde:	461c      	mov	r4, r3
 800afe0:	461f      	mov	r7, r3
 800afe2:	9002      	str	r0, [sp, #8]
 800afe4:	f001 fc4a 	bl	800c87c <_localeconv_r>
 800afe8:	6803      	ldr	r3, [r0, #0]
 800afea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800afec:	4618      	mov	r0, r3
 800afee:	f7f5 f97f 	bl	80002f0 <strlen>
 800aff2:	9b02      	ldr	r3, [sp, #8]
 800aff4:	9009      	str	r0, [sp, #36]	@ 0x24
 800aff6:	b123      	cbz	r3, 800b002 <_vfprintf_r+0x32>
 800aff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800affa:	b913      	cbnz	r3, 800b002 <_vfprintf_r+0x32>
 800affc:	9802      	ldr	r0, [sp, #8]
 800affe:	f7ff fb21 	bl	800a644 <__sinit>
 800b002:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b006:	07dd      	lsls	r5, r3, #31
 800b008:	d407      	bmi.n	800b01a <_vfprintf_r+0x4a>
 800b00a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b00e:	0598      	lsls	r0, r3, #22
 800b010:	d403      	bmi.n	800b01a <_vfprintf_r+0x4a>
 800b012:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b016:	f7ff fc6d 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800b01a:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800b01e:	0499      	lsls	r1, r3, #18
 800b020:	d409      	bmi.n	800b036 <_vfprintf_r+0x66>
 800b022:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800b026:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b02a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b02e:	f8ab 300c 	strh.w	r3, [fp, #12]
 800b032:	f8cb 2064 	str.w	r2, [fp, #100]	@ 0x64
 800b036:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b03a:	049a      	lsls	r2, r3, #18
 800b03c:	d50a      	bpl.n	800b054 <_vfprintf_r+0x84>
 800b03e:	07de      	lsls	r6, r3, #31
 800b040:	d517      	bpl.n	800b072 <_vfprintf_r+0xa2>
 800b042:	f04f 33ff 	mov.w	r3, #4294967295
 800b046:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b048:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b04a:	b04b      	add	sp, #300	@ 0x12c
 800b04c:	ecbd 8b04 	vpop	{d8-d9}
 800b050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b054:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b058:	071d      	lsls	r5, r3, #28
 800b05a:	d502      	bpl.n	800b062 <_vfprintf_r+0x92>
 800b05c:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b060:	b983      	cbnz	r3, 800b084 <_vfprintf_r+0xb4>
 800b062:	9802      	ldr	r0, [sp, #8]
 800b064:	4659      	mov	r1, fp
 800b066:	f001 fb85 	bl	800c774 <__swsetup_r>
 800b06a:	b158      	cbz	r0, 800b084 <_vfprintf_r+0xb4>
 800b06c:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b070:	e7e5      	b.n	800b03e <_vfprintf_r+0x6e>
 800b072:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b076:	0598      	lsls	r0, r3, #22
 800b078:	d4e3      	bmi.n	800b042 <_vfprintf_r+0x72>
 800b07a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b07e:	f7ff fc3a 	bl	800a8f6 <__retarget_lock_release_recursive>
 800b082:	e7de      	b.n	800b042 <_vfprintf_r+0x72>
 800b084:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800b088:	f003 021a 	and.w	r2, r3, #26
 800b08c:	2a0a      	cmp	r2, #10
 800b08e:	d118      	bne.n	800b0c2 <_vfprintf_r+0xf2>
 800b090:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 800b094:	2a00      	cmp	r2, #0
 800b096:	db14      	blt.n	800b0c2 <_vfprintf_r+0xf2>
 800b098:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800b09c:	07d1      	lsls	r1, r2, #31
 800b09e:	d405      	bmi.n	800b0ac <_vfprintf_r+0xdc>
 800b0a0:	059a      	lsls	r2, r3, #22
 800b0a2:	d403      	bmi.n	800b0ac <_vfprintf_r+0xdc>
 800b0a4:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b0a8:	f7ff fc25 	bl	800a8f6 <__retarget_lock_release_recursive>
 800b0ac:	9802      	ldr	r0, [sp, #8]
 800b0ae:	4623      	mov	r3, r4
 800b0b0:	4652      	mov	r2, sl
 800b0b2:	4659      	mov	r1, fp
 800b0b4:	b04b      	add	sp, #300	@ 0x12c
 800b0b6:	ecbd 8b04 	vpop	{d8-d9}
 800b0ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0be:	f001 b969 	b.w	800c394 <__sbprintf>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
 800b0c8:	ed9f 8b97 	vldr	d8, [pc, #604]	@ 800b328 <_vfprintf_r+0x358>
 800b0cc:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
 800b0d0:	ac21      	add	r4, sp, #132	@ 0x84
 800b0d2:	941e      	str	r4, [sp, #120]	@ 0x78
 800b0d4:	9303      	str	r3, [sp, #12]
 800b0d6:	9307      	str	r3, [sp, #28]
 800b0d8:	930e      	str	r3, [sp, #56]	@ 0x38
 800b0da:	9310      	str	r3, [sp, #64]	@ 0x40
 800b0dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0de:	4653      	mov	r3, sl
 800b0e0:	461d      	mov	r5, r3
 800b0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0e6:	b10a      	cbz	r2, 800b0ec <_vfprintf_r+0x11c>
 800b0e8:	2a25      	cmp	r2, #37	@ 0x25
 800b0ea:	d1f9      	bne.n	800b0e0 <_vfprintf_r+0x110>
 800b0ec:	ebb5 060a 	subs.w	r6, r5, sl
 800b0f0:	d00d      	beq.n	800b10e <_vfprintf_r+0x13e>
 800b0f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b0f4:	4433      	add	r3, r6
 800b0f6:	9320      	str	r3, [sp, #128]	@ 0x80
 800b0f8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	2b07      	cmp	r3, #7
 800b0fe:	e9c4 a600 	strd	sl, r6, [r4]
 800b102:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b104:	dc75      	bgt.n	800b1f2 <_vfprintf_r+0x222>
 800b106:	3408      	adds	r4, #8
 800b108:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b10a:	4433      	add	r3, r6
 800b10c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b10e:	782b      	ldrb	r3, [r5, #0]
 800b110:	2b00      	cmp	r3, #0
 800b112:	f001 80fa 	beq.w	800c30a <_vfprintf_r+0x133a>
 800b116:	2200      	movs	r2, #0
 800b118:	1c6b      	adds	r3, r5, #1
 800b11a:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 800b11e:	f04f 36ff 	mov.w	r6, #4294967295
 800b122:	920a      	str	r2, [sp, #40]	@ 0x28
 800b124:	4615      	mov	r5, r2
 800b126:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b12a:	9204      	str	r2, [sp, #16]
 800b12c:	9308      	str	r3, [sp, #32]
 800b12e:	9b04      	ldr	r3, [sp, #16]
 800b130:	3b20      	subs	r3, #32
 800b132:	2b5a      	cmp	r3, #90	@ 0x5a
 800b134:	f200 8571 	bhi.w	800bc1a <_vfprintf_r+0xc4a>
 800b138:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b13c:	056f009d 	.word	0x056f009d
 800b140:	00a5056f 	.word	0x00a5056f
 800b144:	056f056f 	.word	0x056f056f
 800b148:	0085056f 	.word	0x0085056f
 800b14c:	056f056f 	.word	0x056f056f
 800b150:	00b200a8 	.word	0x00b200a8
 800b154:	00af056f 	.word	0x00af056f
 800b158:	056f00b4 	.word	0x056f00b4
 800b15c:	00d200cf 	.word	0x00d200cf
 800b160:	00d200d2 	.word	0x00d200d2
 800b164:	00d200d2 	.word	0x00d200d2
 800b168:	00d200d2 	.word	0x00d200d2
 800b16c:	00d200d2 	.word	0x00d200d2
 800b170:	056f056f 	.word	0x056f056f
 800b174:	056f056f 	.word	0x056f056f
 800b178:	056f056f 	.word	0x056f056f
 800b17c:	014a056f 	.word	0x014a056f
 800b180:	0109056f 	.word	0x0109056f
 800b184:	014a011b 	.word	0x014a011b
 800b188:	014a014a 	.word	0x014a014a
 800b18c:	056f056f 	.word	0x056f056f
 800b190:	056f056f 	.word	0x056f056f
 800b194:	056f00e5 	.word	0x056f00e5
 800b198:	0467056f 	.word	0x0467056f
 800b19c:	056f056f 	.word	0x056f056f
 800b1a0:	04b1056f 	.word	0x04b1056f
 800b1a4:	04d0056f 	.word	0x04d0056f
 800b1a8:	056f056f 	.word	0x056f056f
 800b1ac:	056f04f3 	.word	0x056f04f3
 800b1b0:	056f056f 	.word	0x056f056f
 800b1b4:	056f056f 	.word	0x056f056f
 800b1b8:	056f056f 	.word	0x056f056f
 800b1bc:	014a056f 	.word	0x014a056f
 800b1c0:	0109056f 	.word	0x0109056f
 800b1c4:	014a011d 	.word	0x014a011d
 800b1c8:	014a014a 	.word	0x014a014a
 800b1cc:	011d00e8 	.word	0x011d00e8
 800b1d0:	056f0103 	.word	0x056f0103
 800b1d4:	056f00fc 	.word	0x056f00fc
 800b1d8:	0469044b 	.word	0x0469044b
 800b1dc:	0103049f 	.word	0x0103049f
 800b1e0:	04b1056f 	.word	0x04b1056f
 800b1e4:	04d2009b 	.word	0x04d2009b
 800b1e8:	056f056f 	.word	0x056f056f
 800b1ec:	056f0065 	.word	0x056f0065
 800b1f0:	009b      	.short	0x009b
 800b1f2:	9802      	ldr	r0, [sp, #8]
 800b1f4:	aa1e      	add	r2, sp, #120	@ 0x78
 800b1f6:	4659      	mov	r1, fp
 800b1f8:	f001 f90c 	bl	800c414 <__sprint_r>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	f040 8139 	bne.w	800b474 <_vfprintf_r+0x4a4>
 800b202:	ac21      	add	r4, sp, #132	@ 0x84
 800b204:	e780      	b.n	800b108 <_vfprintf_r+0x138>
 800b206:	4b4a      	ldr	r3, [pc, #296]	@ (800b330 <_vfprintf_r+0x360>)
 800b208:	9312      	str	r3, [sp, #72]	@ 0x48
 800b20a:	f015 0320 	ands.w	r3, r5, #32
 800b20e:	f000 848b 	beq.w	800bb28 <_vfprintf_r+0xb58>
 800b212:	3707      	adds	r7, #7
 800b214:	f027 0307 	bic.w	r3, r7, #7
 800b218:	461a      	mov	r2, r3
 800b21a:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800b21e:	f852 7b08 	ldr.w	r7, [r2], #8
 800b222:	9205      	str	r2, [sp, #20]
 800b224:	07eb      	lsls	r3, r5, #31
 800b226:	d50a      	bpl.n	800b23e <_vfprintf_r+0x26e>
 800b228:	ea57 0308 	orrs.w	r3, r7, r8
 800b22c:	d007      	beq.n	800b23e <_vfprintf_r+0x26e>
 800b22e:	2330      	movs	r3, #48	@ 0x30
 800b230:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 800b234:	9b04      	ldr	r3, [sp, #16]
 800b236:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 800b23a:	f045 0502 	orr.w	r5, r5, #2
 800b23e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b242:	2302      	movs	r3, #2
 800b244:	e3f2      	b.n	800ba2c <_vfprintf_r+0xa5c>
 800b246:	9802      	ldr	r0, [sp, #8]
 800b248:	f001 fb18 	bl	800c87c <_localeconv_r>
 800b24c:	6843      	ldr	r3, [r0, #4]
 800b24e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b250:	4618      	mov	r0, r3
 800b252:	f7f5 f84d 	bl	80002f0 <strlen>
 800b256:	900e      	str	r0, [sp, #56]	@ 0x38
 800b258:	9802      	ldr	r0, [sp, #8]
 800b25a:	f001 fb0f 	bl	800c87c <_localeconv_r>
 800b25e:	6883      	ldr	r3, [r0, #8]
 800b260:	9307      	str	r3, [sp, #28]
 800b262:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b264:	b12b      	cbz	r3, 800b272 <_vfprintf_r+0x2a2>
 800b266:	9b07      	ldr	r3, [sp, #28]
 800b268:	b11b      	cbz	r3, 800b272 <_vfprintf_r+0x2a2>
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	b10b      	cbz	r3, 800b272 <_vfprintf_r+0x2a2>
 800b26e:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800b272:	9b08      	ldr	r3, [sp, #32]
 800b274:	e757      	b.n	800b126 <_vfprintf_r+0x156>
 800b276:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d1f9      	bne.n	800b272 <_vfprintf_r+0x2a2>
 800b27e:	2320      	movs	r3, #32
 800b280:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b284:	e7f5      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b286:	f045 0501 	orr.w	r5, r5, #1
 800b28a:	e7f2      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b28c:	f857 3b04 	ldr.w	r3, [r7], #4
 800b290:	930a      	str	r3, [sp, #40]	@ 0x28
 800b292:	2b00      	cmp	r3, #0
 800b294:	daed      	bge.n	800b272 <_vfprintf_r+0x2a2>
 800b296:	425b      	negs	r3, r3
 800b298:	930a      	str	r3, [sp, #40]	@ 0x28
 800b29a:	f045 0504 	orr.w	r5, r5, #4
 800b29e:	e7e8      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b2a0:	232b      	movs	r3, #43	@ 0x2b
 800b2a2:	e7ed      	b.n	800b280 <_vfprintf_r+0x2b0>
 800b2a4:	9b08      	ldr	r3, [sp, #32]
 800b2a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2aa:	9204      	str	r2, [sp, #16]
 800b2ac:	2a2a      	cmp	r2, #42	@ 0x2a
 800b2ae:	d111      	bne.n	800b2d4 <_vfprintf_r+0x304>
 800b2b0:	f857 6b04 	ldr.w	r6, [r7], #4
 800b2b4:	9308      	str	r3, [sp, #32]
 800b2b6:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800b2ba:	e7da      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b2bc:	fb01 2606 	mla	r6, r1, r6, r2
 800b2c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2c4:	9204      	str	r2, [sp, #16]
 800b2c6:	9a04      	ldr	r2, [sp, #16]
 800b2c8:	3a30      	subs	r2, #48	@ 0x30
 800b2ca:	2a09      	cmp	r2, #9
 800b2cc:	d9f6      	bls.n	800b2bc <_vfprintf_r+0x2ec>
 800b2ce:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800b2d2:	e72b      	b.n	800b12c <_vfprintf_r+0x15c>
 800b2d4:	2600      	movs	r6, #0
 800b2d6:	210a      	movs	r1, #10
 800b2d8:	e7f5      	b.n	800b2c6 <_vfprintf_r+0x2f6>
 800b2da:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800b2de:	e7c8      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2e4:	220a      	movs	r2, #10
 800b2e6:	9b04      	ldr	r3, [sp, #16]
 800b2e8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2ea:	3b30      	subs	r3, #48	@ 0x30
 800b2ec:	fb02 3301 	mla	r3, r2, r1, r3
 800b2f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2f2:	9b08      	ldr	r3, [sp, #32]
 800b2f4:	f813 1b01 	ldrb.w	r1, [r3], #1
 800b2f8:	9308      	str	r3, [sp, #32]
 800b2fa:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800b2fe:	2b09      	cmp	r3, #9
 800b300:	9104      	str	r1, [sp, #16]
 800b302:	d9f0      	bls.n	800b2e6 <_vfprintf_r+0x316>
 800b304:	e713      	b.n	800b12e <_vfprintf_r+0x15e>
 800b306:	f045 0508 	orr.w	r5, r5, #8
 800b30a:	e7b2      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b30c:	9b08      	ldr	r3, [sp, #32]
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	2b68      	cmp	r3, #104	@ 0x68
 800b312:	bf01      	itttt	eq
 800b314:	9b08      	ldreq	r3, [sp, #32]
 800b316:	3301      	addeq	r3, #1
 800b318:	9308      	streq	r3, [sp, #32]
 800b31a:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800b31e:	bf18      	it	ne
 800b320:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800b324:	e7a5      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b326:	bf00      	nop
	...
 800b330:	0800eff7 	.word	0x0800eff7
 800b334:	9b08      	ldr	r3, [sp, #32]
 800b336:	781b      	ldrb	r3, [r3, #0]
 800b338:	2b6c      	cmp	r3, #108	@ 0x6c
 800b33a:	d105      	bne.n	800b348 <_vfprintf_r+0x378>
 800b33c:	9b08      	ldr	r3, [sp, #32]
 800b33e:	3301      	adds	r3, #1
 800b340:	9308      	str	r3, [sp, #32]
 800b342:	f045 0520 	orr.w	r5, r5, #32
 800b346:	e794      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b348:	f045 0510 	orr.w	r5, r5, #16
 800b34c:	e791      	b.n	800b272 <_vfprintf_r+0x2a2>
 800b34e:	463a      	mov	r2, r7
 800b350:	f852 3b04 	ldr.w	r3, [r2], #4
 800b354:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 800b358:	2300      	movs	r3, #0
 800b35a:	9205      	str	r2, [sp, #20]
 800b35c:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b360:	4699      	mov	r9, r3
 800b362:	2601      	movs	r6, #1
 800b364:	930c      	str	r3, [sp, #48]	@ 0x30
 800b366:	4698      	mov	r8, r3
 800b368:	9306      	str	r3, [sp, #24]
 800b36a:	461f      	mov	r7, r3
 800b36c:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
 800b370:	e18f      	b.n	800b692 <_vfprintf_r+0x6c2>
 800b372:	f045 0510 	orr.w	r5, r5, #16
 800b376:	06ab      	lsls	r3, r5, #26
 800b378:	d514      	bpl.n	800b3a4 <_vfprintf_r+0x3d4>
 800b37a:	3707      	adds	r7, #7
 800b37c:	f027 0307 	bic.w	r3, r7, #7
 800b380:	461a      	mov	r2, r3
 800b382:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800b386:	f852 7b08 	ldr.w	r7, [r2], #8
 800b38a:	9205      	str	r2, [sp, #20]
 800b38c:	f1b8 0f00 	cmp.w	r8, #0
 800b390:	da06      	bge.n	800b3a0 <_vfprintf_r+0x3d0>
 800b392:	427f      	negs	r7, r7
 800b394:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800b398:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 800b39c:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e346      	b.n	800ba32 <_vfprintf_r+0xa62>
 800b3a4:	463a      	mov	r2, r7
 800b3a6:	06e8      	lsls	r0, r5, #27
 800b3a8:	f852 3b04 	ldr.w	r3, [r2], #4
 800b3ac:	9205      	str	r2, [sp, #20]
 800b3ae:	d503      	bpl.n	800b3b8 <_vfprintf_r+0x3e8>
 800b3b0:	461f      	mov	r7, r3
 800b3b2:	ea4f 78e3 	mov.w	r8, r3, asr #31
 800b3b6:	e7e9      	b.n	800b38c <_vfprintf_r+0x3bc>
 800b3b8:	0669      	lsls	r1, r5, #25
 800b3ba:	d503      	bpl.n	800b3c4 <_vfprintf_r+0x3f4>
 800b3bc:	b21f      	sxth	r7, r3
 800b3be:	f343 38c0 	sbfx	r8, r3, #15, #1
 800b3c2:	e7e3      	b.n	800b38c <_vfprintf_r+0x3bc>
 800b3c4:	05aa      	lsls	r2, r5, #22
 800b3c6:	d5f3      	bpl.n	800b3b0 <_vfprintf_r+0x3e0>
 800b3c8:	b25f      	sxtb	r7, r3
 800b3ca:	f343 18c0 	sbfx	r8, r3, #7, #1
 800b3ce:	e7dd      	b.n	800b38c <_vfprintf_r+0x3bc>
 800b3d0:	3707      	adds	r7, #7
 800b3d2:	f027 0307 	bic.w	r3, r7, #7
 800b3d6:	ecb3 8b02 	vldmia	r3!, {d8}
 800b3da:	ed9f 7b63 	vldr	d7, [pc, #396]	@ 800b568 <_vfprintf_r+0x598>
 800b3de:	eeb0 6bc8 	vabs.f64	d6, d8
 800b3e2:	eeb4 6b47 	vcmp.f64	d6, d7
 800b3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3ea:	9305      	str	r3, [sp, #20]
 800b3ec:	dd17      	ble.n	800b41e <_vfprintf_r+0x44e>
 800b3ee:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800b3f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3f6:	d502      	bpl.n	800b3fe <_vfprintf_r+0x42e>
 800b3f8:	232d      	movs	r3, #45	@ 0x2d
 800b3fa:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b3fe:	4a5c      	ldr	r2, [pc, #368]	@ (800b570 <_vfprintf_r+0x5a0>)
 800b400:	4b5c      	ldr	r3, [pc, #368]	@ (800b574 <_vfprintf_r+0x5a4>)
 800b402:	9904      	ldr	r1, [sp, #16]
 800b404:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800b408:	2947      	cmp	r1, #71	@ 0x47
 800b40a:	bfcc      	ite	gt
 800b40c:	4692      	movgt	sl, r2
 800b40e:	469a      	movle	sl, r3
 800b410:	f04f 0900 	mov.w	r9, #0
 800b414:	2603      	movs	r6, #3
 800b416:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 800b41a:	f000 bfb1 	b.w	800c380 <_vfprintf_r+0x13b0>
 800b41e:	eeb4 8b48 	vcmp.f64	d8, d8
 800b422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b426:	d709      	bvc.n	800b43c <_vfprintf_r+0x46c>
 800b428:	ee18 3a90 	vmov	r3, s17
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	bfbc      	itt	lt
 800b430:	232d      	movlt	r3, #45	@ 0x2d
 800b432:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
 800b436:	4a50      	ldr	r2, [pc, #320]	@ (800b578 <_vfprintf_r+0x5a8>)
 800b438:	4b50      	ldr	r3, [pc, #320]	@ (800b57c <_vfprintf_r+0x5ac>)
 800b43a:	e7e2      	b.n	800b402 <_vfprintf_r+0x432>
 800b43c:	9b04      	ldr	r3, [sp, #16]
 800b43e:	2b61      	cmp	r3, #97	@ 0x61
 800b440:	d02a      	beq.n	800b498 <_vfprintf_r+0x4c8>
 800b442:	2b41      	cmp	r3, #65	@ 0x41
 800b444:	d12a      	bne.n	800b49c <_vfprintf_r+0x4cc>
 800b446:	2358      	movs	r3, #88	@ 0x58
 800b448:	2230      	movs	r2, #48	@ 0x30
 800b44a:	2e63      	cmp	r6, #99	@ 0x63
 800b44c:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
 800b450:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 800b454:	f045 0502 	orr.w	r5, r5, #2
 800b458:	dd2c      	ble.n	800b4b4 <_vfprintf_r+0x4e4>
 800b45a:	9802      	ldr	r0, [sp, #8]
 800b45c:	1c71      	adds	r1, r6, #1
 800b45e:	f7ff fb71 	bl	800ab44 <_malloc_r>
 800b462:	4682      	mov	sl, r0
 800b464:	2800      	cmp	r0, #0
 800b466:	d16f      	bne.n	800b548 <_vfprintf_r+0x578>
 800b468:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b46c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b470:	f8ab 300c 	strh.w	r3, [fp, #12]
 800b474:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b478:	07d9      	lsls	r1, r3, #31
 800b47a:	d407      	bmi.n	800b48c <_vfprintf_r+0x4bc>
 800b47c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b480:	059a      	lsls	r2, r3, #22
 800b482:	d403      	bmi.n	800b48c <_vfprintf_r+0x4bc>
 800b484:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b488:	f7ff fa35 	bl	800a8f6 <__retarget_lock_release_recursive>
 800b48c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b490:	065b      	lsls	r3, r3, #25
 800b492:	f57f add9 	bpl.w	800b048 <_vfprintf_r+0x78>
 800b496:	e5d4      	b.n	800b042 <_vfprintf_r+0x72>
 800b498:	2378      	movs	r3, #120	@ 0x78
 800b49a:	e7d5      	b.n	800b448 <_vfprintf_r+0x478>
 800b49c:	1c77      	adds	r7, r6, #1
 800b49e:	d055      	beq.n	800b54c <_vfprintf_r+0x57c>
 800b4a0:	9b04      	ldr	r3, [sp, #16]
 800b4a2:	f023 0320 	bic.w	r3, r3, #32
 800b4a6:	2b47      	cmp	r3, #71	@ 0x47
 800b4a8:	d101      	bne.n	800b4ae <_vfprintf_r+0x4de>
 800b4aa:	2e00      	cmp	r6, #0
 800b4ac:	d052      	beq.n	800b554 <_vfprintf_r+0x584>
 800b4ae:	f04f 0900 	mov.w	r9, #0
 800b4b2:	e003      	b.n	800b4bc <_vfprintf_r+0x4ec>
 800b4b4:	f04f 0900 	mov.w	r9, #0
 800b4b8:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
 800b4bc:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b4c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b4c2:	ee18 3a90 	vmov	r3, s17
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	da47      	bge.n	800b55a <_vfprintf_r+0x58a>
 800b4ca:	eeb1 9b48 	vneg.f64	d9, d8
 800b4ce:	232d      	movs	r3, #45	@ 0x2d
 800b4d0:	930d      	str	r3, [sp, #52]	@ 0x34
 800b4d2:	9b04      	ldr	r3, [sp, #16]
 800b4d4:	f023 0820 	bic.w	r8, r3, #32
 800b4d8:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
 800b4dc:	f040 81b5 	bne.w	800b84a <_vfprintf_r+0x87a>
 800b4e0:	eeb0 0b49 	vmov.f64	d0, d9
 800b4e4:	a818      	add	r0, sp, #96	@ 0x60
 800b4e6:	f001 fa0b 	bl	800c900 <frexp>
 800b4ea:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
 800b4ee:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b4f2:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4fa:	bf04      	itt	eq
 800b4fc:	2301      	moveq	r3, #1
 800b4fe:	9318      	streq	r3, [sp, #96]	@ 0x60
 800b500:	491f      	ldr	r1, [pc, #124]	@ (800b580 <_vfprintf_r+0x5b0>)
 800b502:	4b20      	ldr	r3, [pc, #128]	@ (800b584 <_vfprintf_r+0x5b4>)
 800b504:	9a04      	ldr	r2, [sp, #16]
 800b506:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
 800b50a:	2a61      	cmp	r2, #97	@ 0x61
 800b50c:	bf08      	it	eq
 800b50e:	4619      	moveq	r1, r3
 800b510:	3e01      	subs	r6, #1
 800b512:	4653      	mov	r3, sl
 800b514:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b518:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800b51c:	ee16 2a90 	vmov	r2, s13
 800b520:	5c88      	ldrb	r0, [r1, r2]
 800b522:	f803 0b01 	strb.w	r0, [r3], #1
 800b526:	1c70      	adds	r0, r6, #1
 800b528:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b52c:	ee30 0b46 	vsub.f64	d0, d0, d6
 800b530:	d02a      	beq.n	800b588 <_vfprintf_r+0x5b8>
 800b532:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b53a:	f106 32ff 	add.w	r2, r6, #4294967295
 800b53e:	d110      	bne.n	800b562 <_vfprintf_r+0x592>
 800b540:	461a      	mov	r2, r3
 800b542:	1998      	adds	r0, r3, r6
 800b544:	2730      	movs	r7, #48	@ 0x30
 800b546:	e177      	b.n	800b838 <_vfprintf_r+0x868>
 800b548:	4681      	mov	r9, r0
 800b54a:	e7b7      	b.n	800b4bc <_vfprintf_r+0x4ec>
 800b54c:	f04f 0900 	mov.w	r9, #0
 800b550:	2606      	movs	r6, #6
 800b552:	e7b3      	b.n	800b4bc <_vfprintf_r+0x4ec>
 800b554:	46b1      	mov	r9, r6
 800b556:	2601      	movs	r6, #1
 800b558:	e7b0      	b.n	800b4bc <_vfprintf_r+0x4ec>
 800b55a:	2300      	movs	r3, #0
 800b55c:	eeb0 9b48 	vmov.f64	d9, d8
 800b560:	e7b6      	b.n	800b4d0 <_vfprintf_r+0x500>
 800b562:	4616      	mov	r6, r2
 800b564:	e7d6      	b.n	800b514 <_vfprintf_r+0x544>
 800b566:	bf00      	nop
 800b568:	ffffffff 	.word	0xffffffff
 800b56c:	7fefffff 	.word	0x7fefffff
 800b570:	0800efeb 	.word	0x0800efeb
 800b574:	0800efe7 	.word	0x0800efe7
 800b578:	0800eff3 	.word	0x0800eff3
 800b57c:	0800efef 	.word	0x0800efef
 800b580:	0800f008 	.word	0x0800f008
 800b584:	0800eff7 	.word	0x0800eff7
 800b588:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800b58c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b594:	dc06      	bgt.n	800b5a4 <_vfprintf_r+0x5d4>
 800b596:	eeb4 0b47 	vcmp.f64	d0, d7
 800b59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b59e:	d1cf      	bne.n	800b540 <_vfprintf_r+0x570>
 800b5a0:	07d7      	lsls	r7, r2, #31
 800b5a2:	d5cd      	bpl.n	800b540 <_vfprintf_r+0x570>
 800b5a4:	7bce      	ldrb	r6, [r1, #15]
 800b5a6:	931c      	str	r3, [sp, #112]	@ 0x70
 800b5a8:	2730      	movs	r7, #48	@ 0x30
 800b5aa:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800b5ac:	1e42      	subs	r2, r0, #1
 800b5ae:	921c      	str	r2, [sp, #112]	@ 0x70
 800b5b0:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 800b5b4:	42b2      	cmp	r2, r6
 800b5b6:	f000 813a 	beq.w	800b82e <_vfprintf_r+0x85e>
 800b5ba:	2a39      	cmp	r2, #57	@ 0x39
 800b5bc:	bf16      	itet	ne
 800b5be:	3201      	addne	r2, #1
 800b5c0:	7a8a      	ldrbeq	r2, [r1, #10]
 800b5c2:	b2d2      	uxtbne	r2, r2
 800b5c4:	f800 2c01 	strb.w	r2, [r0, #-1]
 800b5c8:	eba3 030a 	sub.w	r3, r3, sl
 800b5cc:	9303      	str	r3, [sp, #12]
 800b5ce:	9904      	ldr	r1, [sp, #16]
 800b5d0:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800b5d4:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800b5d6:	f021 0120 	bic.w	r1, r1, #32
 800b5da:	2941      	cmp	r1, #65	@ 0x41
 800b5dc:	bf08      	it	eq
 800b5de:	320f      	addeq	r2, #15
 800b5e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b5e4:	bf06      	itte	eq
 800b5e6:	b2d2      	uxtbeq	r2, r2
 800b5e8:	2101      	moveq	r1, #1
 800b5ea:	2100      	movne	r1, #0
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	9318      	str	r3, [sp, #96]	@ 0x60
 800b5f0:	bfb8      	it	lt
 800b5f2:	f1c0 0301 	rsblt	r3, r0, #1
 800b5f6:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
 800b5fa:	bfb4      	ite	lt
 800b5fc:	222d      	movlt	r2, #45	@ 0x2d
 800b5fe:	222b      	movge	r2, #43	@ 0x2b
 800b600:	2b09      	cmp	r3, #9
 800b602:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
 800b606:	f340 8188 	ble.w	800b91a <_vfprintf_r+0x94a>
 800b60a:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 800b60e:	270a      	movs	r7, #10
 800b610:	4602      	mov	r2, r0
 800b612:	fbb3 f6f7 	udiv	r6, r3, r7
 800b616:	fb07 3116 	mls	r1, r7, r6, r3
 800b61a:	3130      	adds	r1, #48	@ 0x30
 800b61c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b620:	4619      	mov	r1, r3
 800b622:	2963      	cmp	r1, #99	@ 0x63
 800b624:	f100 30ff 	add.w	r0, r0, #4294967295
 800b628:	4633      	mov	r3, r6
 800b62a:	dcf1      	bgt.n	800b610 <_vfprintf_r+0x640>
 800b62c:	3330      	adds	r3, #48	@ 0x30
 800b62e:	1e91      	subs	r1, r2, #2
 800b630:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b634:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
 800b638:	460b      	mov	r3, r1
 800b63a:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 800b63e:	4283      	cmp	r3, r0
 800b640:	f0c0 8166 	bcc.w	800b910 <_vfprintf_r+0x940>
 800b644:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
 800b648:	1a9b      	subs	r3, r3, r2
 800b64a:	4281      	cmp	r1, r0
 800b64c:	bf88      	it	hi
 800b64e:	2300      	movhi	r3, #0
 800b650:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 800b654:	441a      	add	r2, r3
 800b656:	ab1a      	add	r3, sp, #104	@ 0x68
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	9311      	str	r3, [sp, #68]	@ 0x44
 800b65c:	9b03      	ldr	r3, [sp, #12]
 800b65e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b660:	2b01      	cmp	r3, #1
 800b662:	eb03 0602 	add.w	r6, r3, r2
 800b666:	dc01      	bgt.n	800b66c <_vfprintf_r+0x69c>
 800b668:	07ea      	lsls	r2, r5, #31
 800b66a:	d501      	bpl.n	800b670 <_vfprintf_r+0x6a0>
 800b66c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b66e:	441e      	add	r6, r3
 800b670:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b674:	f04f 0800 	mov.w	r8, #0
 800b678:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b67c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b67e:	f8cd 8018 	str.w	r8, [sp, #24]
 800b682:	4647      	mov	r7, r8
 800b684:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b686:	2b00      	cmp	r3, #0
 800b688:	f040 819f 	bne.w	800b9ca <_vfprintf_r+0x9fa>
 800b68c:	2300      	movs	r3, #0
 800b68e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800b690:	930c      	str	r3, [sp, #48]	@ 0x30
 800b692:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b694:	42b3      	cmp	r3, r6
 800b696:	bfb8      	it	lt
 800b698:	4633      	movlt	r3, r6
 800b69a:	930d      	str	r3, [sp, #52]	@ 0x34
 800b69c:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 800b6a0:	b113      	cbz	r3, 800b6a8 <_vfprintf_r+0x6d8>
 800b6a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b6a8:	f015 0302 	ands.w	r3, r5, #2
 800b6ac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b6ae:	bf1e      	ittt	ne
 800b6b0:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
 800b6b2:	3302      	addne	r3, #2
 800b6b4:	930d      	strne	r3, [sp, #52]	@ 0x34
 800b6b6:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800b6ba:	9314      	str	r3, [sp, #80]	@ 0x50
 800b6bc:	d120      	bne.n	800b700 <_vfprintf_r+0x730>
 800b6be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b6c2:	1a9b      	subs	r3, r3, r2
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	dd1b      	ble.n	800b700 <_vfprintf_r+0x730>
 800b6c8:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 800b6cc:	49a6      	ldr	r1, [pc, #664]	@ (800b968 <_vfprintf_r+0x998>)
 800b6ce:	6021      	str	r1, [r4, #0]
 800b6d0:	2b10      	cmp	r3, #16
 800b6d2:	f102 0201 	add.w	r2, r2, #1
 800b6d6:	f104 0008 	add.w	r0, r4, #8
 800b6da:	f300 82aa 	bgt.w	800bc32 <_vfprintf_r+0xc62>
 800b6de:	eb0c 0103 	add.w	r1, ip, r3
 800b6e2:	2a07      	cmp	r2, #7
 800b6e4:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800b6e8:	6063      	str	r3, [r4, #4]
 800b6ea:	f340 82b7 	ble.w	800bc5c <_vfprintf_r+0xc8c>
 800b6ee:	9802      	ldr	r0, [sp, #8]
 800b6f0:	aa1e      	add	r2, sp, #120	@ 0x78
 800b6f2:	4659      	mov	r1, fp
 800b6f4:	f000 fe8e 	bl	800c414 <__sprint_r>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	f040 85e4 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800b6fe:	ac21      	add	r4, sp, #132	@ 0x84
 800b700:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
 800b704:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b706:	b16a      	cbz	r2, 800b724 <_vfprintf_r+0x754>
 800b708:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
 800b70c:	6022      	str	r2, [r4, #0]
 800b70e:	2201      	movs	r2, #1
 800b710:	4413      	add	r3, r2
 800b712:	9320      	str	r3, [sp, #128]	@ 0x80
 800b714:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b716:	6062      	str	r2, [r4, #4]
 800b718:	4413      	add	r3, r2
 800b71a:	2b07      	cmp	r3, #7
 800b71c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b71e:	f300 829f 	bgt.w	800bc60 <_vfprintf_r+0xc90>
 800b722:	3408      	adds	r4, #8
 800b724:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b726:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b728:	b162      	cbz	r2, 800b744 <_vfprintf_r+0x774>
 800b72a:	aa17      	add	r2, sp, #92	@ 0x5c
 800b72c:	6022      	str	r2, [r4, #0]
 800b72e:	2202      	movs	r2, #2
 800b730:	4413      	add	r3, r2
 800b732:	9320      	str	r3, [sp, #128]	@ 0x80
 800b734:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b736:	6062      	str	r2, [r4, #4]
 800b738:	3301      	adds	r3, #1
 800b73a:	2b07      	cmp	r3, #7
 800b73c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b73e:	f300 8299 	bgt.w	800bc74 <_vfprintf_r+0xca4>
 800b742:	3408      	adds	r4, #8
 800b744:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b746:	2b80      	cmp	r3, #128	@ 0x80
 800b748:	d120      	bne.n	800b78c <_vfprintf_r+0x7bc>
 800b74a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b74c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b74e:	1a9b      	subs	r3, r3, r2
 800b750:	2b00      	cmp	r3, #0
 800b752:	dd1b      	ble.n	800b78c <_vfprintf_r+0x7bc>
 800b754:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 800b758:	4984      	ldr	r1, [pc, #528]	@ (800b96c <_vfprintf_r+0x99c>)
 800b75a:	6021      	str	r1, [r4, #0]
 800b75c:	2b10      	cmp	r3, #16
 800b75e:	f102 0201 	add.w	r2, r2, #1
 800b762:	f104 0008 	add.w	r0, r4, #8
 800b766:	f300 828f 	bgt.w	800bc88 <_vfprintf_r+0xcb8>
 800b76a:	eb0c 0103 	add.w	r1, ip, r3
 800b76e:	2a07      	cmp	r2, #7
 800b770:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800b774:	6063      	str	r3, [r4, #4]
 800b776:	f340 829c 	ble.w	800bcb2 <_vfprintf_r+0xce2>
 800b77a:	9802      	ldr	r0, [sp, #8]
 800b77c:	aa1e      	add	r2, sp, #120	@ 0x78
 800b77e:	4659      	mov	r1, fp
 800b780:	f000 fe48 	bl	800c414 <__sprint_r>
 800b784:	2800      	cmp	r0, #0
 800b786:	f040 859e 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800b78a:	ac21      	add	r4, sp, #132	@ 0x84
 800b78c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b78e:	1b9b      	subs	r3, r3, r6
 800b790:	2b00      	cmp	r3, #0
 800b792:	930c      	str	r3, [sp, #48]	@ 0x30
 800b794:	dd1c      	ble.n	800b7d0 <_vfprintf_r+0x800>
 800b796:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800b798:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 800b79c:	2810      	cmp	r0, #16
 800b79e:	4873      	ldr	r0, [pc, #460]	@ (800b96c <_vfprintf_r+0x99c>)
 800b7a0:	6020      	str	r0, [r4, #0]
 800b7a2:	f102 0201 	add.w	r2, r2, #1
 800b7a6:	f104 0108 	add.w	r1, r4, #8
 800b7aa:	f300 8284 	bgt.w	800bcb6 <_vfprintf_r+0xce6>
 800b7ae:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800b7b0:	6060      	str	r0, [r4, #4]
 800b7b2:	4403      	add	r3, r0
 800b7b4:	2a07      	cmp	r2, #7
 800b7b6:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 800b7ba:	f340 8291 	ble.w	800bce0 <_vfprintf_r+0xd10>
 800b7be:	9802      	ldr	r0, [sp, #8]
 800b7c0:	aa1e      	add	r2, sp, #120	@ 0x78
 800b7c2:	4659      	mov	r1, fp
 800b7c4:	f000 fe26 	bl	800c414 <__sprint_r>
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	f040 857c 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800b7ce:	ac21      	add	r4, sp, #132	@ 0x84
 800b7d0:	05e8      	lsls	r0, r5, #23
 800b7d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b7d4:	f100 828a 	bmi.w	800bcec <_vfprintf_r+0xd1c>
 800b7d8:	4433      	add	r3, r6
 800b7da:	9320      	str	r3, [sp, #128]	@ 0x80
 800b7dc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b7de:	3301      	adds	r3, #1
 800b7e0:	2b07      	cmp	r3, #7
 800b7e2:	e9c4 a600 	strd	sl, r6, [r4]
 800b7e6:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b7e8:	f300 82c2 	bgt.w	800bd70 <_vfprintf_r+0xda0>
 800b7ec:	3408      	adds	r4, #8
 800b7ee:	0768      	lsls	r0, r5, #29
 800b7f0:	f100 854b 	bmi.w	800c28a <_vfprintf_r+0x12ba>
 800b7f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800b7f8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b7fa:	428a      	cmp	r2, r1
 800b7fc:	bfac      	ite	ge
 800b7fe:	189b      	addge	r3, r3, r2
 800b800:	185b      	addlt	r3, r3, r1
 800b802:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b804:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b806:	b13b      	cbz	r3, 800b818 <_vfprintf_r+0x848>
 800b808:	9802      	ldr	r0, [sp, #8]
 800b80a:	aa1e      	add	r2, sp, #120	@ 0x78
 800b80c:	4659      	mov	r1, fp
 800b80e:	f000 fe01 	bl	800c414 <__sprint_r>
 800b812:	2800      	cmp	r0, #0
 800b814:	f040 8557 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800b818:	2300      	movs	r3, #0
 800b81a:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b81c:	f1b9 0f00 	cmp.w	r9, #0
 800b820:	f040 856d 	bne.w	800c2fe <_vfprintf_r+0x132e>
 800b824:	9f05      	ldr	r7, [sp, #20]
 800b826:	ac21      	add	r4, sp, #132	@ 0x84
 800b828:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b82c:	e457      	b.n	800b0de <_vfprintf_r+0x10e>
 800b82e:	f800 7c01 	strb.w	r7, [r0, #-1]
 800b832:	e6ba      	b.n	800b5aa <_vfprintf_r+0x5da>
 800b834:	f802 7b01 	strb.w	r7, [r2], #1
 800b838:	1a81      	subs	r1, r0, r2
 800b83a:	2900      	cmp	r1, #0
 800b83c:	dafa      	bge.n	800b834 <_vfprintf_r+0x864>
 800b83e:	1c72      	adds	r2, r6, #1
 800b840:	3601      	adds	r6, #1
 800b842:	bfb8      	it	lt
 800b844:	2200      	movlt	r2, #0
 800b846:	4413      	add	r3, r2
 800b848:	e6be      	b.n	800b5c8 <_vfprintf_r+0x5f8>
 800b84a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b84e:	d005      	beq.n	800b85c <_vfprintf_r+0x88c>
 800b850:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b854:	d12f      	bne.n	800b8b6 <_vfprintf_r+0x8e6>
 800b856:	1c77      	adds	r7, r6, #1
 800b858:	2102      	movs	r1, #2
 800b85a:	e001      	b.n	800b860 <_vfprintf_r+0x890>
 800b85c:	4637      	mov	r7, r6
 800b85e:	2103      	movs	r1, #3
 800b860:	ab1c      	add	r3, sp, #112	@ 0x70
 800b862:	9301      	str	r3, [sp, #4]
 800b864:	ab19      	add	r3, sp, #100	@ 0x64
 800b866:	9300      	str	r3, [sp, #0]
 800b868:	9802      	ldr	r0, [sp, #8]
 800b86a:	eeb0 0b49 	vmov.f64	d0, d9
 800b86e:	ab18      	add	r3, sp, #96	@ 0x60
 800b870:	463a      	mov	r2, r7
 800b872:	f001 f941 	bl	800caf8 <_dtoa_r>
 800b876:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b87a:	4682      	mov	sl, r0
 800b87c:	d12d      	bne.n	800b8da <_vfprintf_r+0x90a>
 800b87e:	07e8      	lsls	r0, r5, #31
 800b880:	d41b      	bmi.n	800b8ba <_vfprintf_r+0x8ea>
 800b882:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b884:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 800b886:	eba3 030a 	sub.w	r3, r3, sl
 800b88a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b88e:	9303      	str	r3, [sp, #12]
 800b890:	d036      	beq.n	800b900 <_vfprintf_r+0x930>
 800b892:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b896:	f47f ae9a 	bne.w	800b5ce <_vfprintf_r+0x5fe>
 800b89a:	f005 0301 	and.w	r3, r5, #1
 800b89e:	2f00      	cmp	r7, #0
 800b8a0:	ea43 0306 	orr.w	r3, r3, r6
 800b8a4:	dd53      	ble.n	800b94e <_vfprintf_r+0x97e>
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d05b      	beq.n	800b962 <_vfprintf_r+0x992>
 800b8aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8ac:	18fb      	adds	r3, r7, r3
 800b8ae:	441e      	add	r6, r3
 800b8b0:	2366      	movs	r3, #102	@ 0x66
 800b8b2:	9304      	str	r3, [sp, #16]
 800b8b4:	e05f      	b.n	800b976 <_vfprintf_r+0x9a6>
 800b8b6:	4637      	mov	r7, r6
 800b8b8:	e7ce      	b.n	800b858 <_vfprintf_r+0x888>
 800b8ba:	eb0a 0307 	add.w	r3, sl, r7
 800b8be:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800b8c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8c6:	bf08      	it	eq
 800b8c8:	931c      	streq	r3, [sp, #112]	@ 0x70
 800b8ca:	2130      	movs	r1, #48	@ 0x30
 800b8cc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d9d7      	bls.n	800b882 <_vfprintf_r+0x8b2>
 800b8d2:	1c50      	adds	r0, r2, #1
 800b8d4:	901c      	str	r0, [sp, #112]	@ 0x70
 800b8d6:	7011      	strb	r1, [r2, #0]
 800b8d8:	e7f8      	b.n	800b8cc <_vfprintf_r+0x8fc>
 800b8da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b8de:	eb00 0307 	add.w	r3, r0, r7
 800b8e2:	d1ec      	bne.n	800b8be <_vfprintf_r+0x8ee>
 800b8e4:	7802      	ldrb	r2, [r0, #0]
 800b8e6:	2a30      	cmp	r2, #48	@ 0x30
 800b8e8:	d107      	bne.n	800b8fa <_vfprintf_r+0x92a>
 800b8ea:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800b8ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8f2:	bf1c      	itt	ne
 800b8f4:	f1c7 0701 	rsbne	r7, r7, #1
 800b8f8:	9718      	strne	r7, [sp, #96]	@ 0x60
 800b8fa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b8fc:	4413      	add	r3, r2
 800b8fe:	e7de      	b.n	800b8be <_vfprintf_r+0x8ee>
 800b900:	1cf9      	adds	r1, r7, #3
 800b902:	db01      	blt.n	800b908 <_vfprintf_r+0x938>
 800b904:	42be      	cmp	r6, r7
 800b906:	da15      	bge.n	800b934 <_vfprintf_r+0x964>
 800b908:	9b04      	ldr	r3, [sp, #16]
 800b90a:	3b02      	subs	r3, #2
 800b90c:	9304      	str	r3, [sp, #16]
 800b90e:	e65e      	b.n	800b5ce <_vfprintf_r+0x5fe>
 800b910:	f813 7b01 	ldrb.w	r7, [r3], #1
 800b914:	f806 7f01 	strb.w	r7, [r6, #1]!
 800b918:	e691      	b.n	800b63e <_vfprintf_r+0x66e>
 800b91a:	b941      	cbnz	r1, 800b92e <_vfprintf_r+0x95e>
 800b91c:	2230      	movs	r2, #48	@ 0x30
 800b91e:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
 800b922:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
 800b926:	3330      	adds	r3, #48	@ 0x30
 800b928:	f802 3b01 	strb.w	r3, [r2], #1
 800b92c:	e693      	b.n	800b656 <_vfprintf_r+0x686>
 800b92e:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 800b932:	e7f8      	b.n	800b926 <_vfprintf_r+0x956>
 800b934:	9b03      	ldr	r3, [sp, #12]
 800b936:	42bb      	cmp	r3, r7
 800b938:	dd0d      	ble.n	800b956 <_vfprintf_r+0x986>
 800b93a:	9b03      	ldr	r3, [sp, #12]
 800b93c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b93e:	2f00      	cmp	r7, #0
 800b940:	eb03 0602 	add.w	r6, r3, r2
 800b944:	dc0b      	bgt.n	800b95e <_vfprintf_r+0x98e>
 800b946:	f1c7 0301 	rsb	r3, r7, #1
 800b94a:	441e      	add	r6, r3
 800b94c:	e007      	b.n	800b95e <_vfprintf_r+0x98e>
 800b94e:	b17b      	cbz	r3, 800b970 <_vfprintf_r+0x9a0>
 800b950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b952:	3301      	adds	r3, #1
 800b954:	e7ab      	b.n	800b8ae <_vfprintf_r+0x8de>
 800b956:	07eb      	lsls	r3, r5, #31
 800b958:	d522      	bpl.n	800b9a0 <_vfprintf_r+0x9d0>
 800b95a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b95c:	18fe      	adds	r6, r7, r3
 800b95e:	2367      	movs	r3, #103	@ 0x67
 800b960:	e7a7      	b.n	800b8b2 <_vfprintf_r+0x8e2>
 800b962:	463e      	mov	r6, r7
 800b964:	e7a4      	b.n	800b8b0 <_vfprintf_r+0x8e0>
 800b966:	bf00      	nop
 800b968:	0800f140 	.word	0x0800f140
 800b96c:	0800f130 	.word	0x0800f130
 800b970:	2366      	movs	r3, #102	@ 0x66
 800b972:	9304      	str	r3, [sp, #16]
 800b974:	2601      	movs	r6, #1
 800b976:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800b97a:	9306      	str	r3, [sp, #24]
 800b97c:	d022      	beq.n	800b9c4 <_vfprintf_r+0x9f4>
 800b97e:	f04f 0800 	mov.w	r8, #0
 800b982:	2f00      	cmp	r7, #0
 800b984:	f8cd 8018 	str.w	r8, [sp, #24]
 800b988:	f77f ae7c 	ble.w	800b684 <_vfprintf_r+0x6b4>
 800b98c:	9b07      	ldr	r3, [sp, #28]
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	2bff      	cmp	r3, #255	@ 0xff
 800b992:	d107      	bne.n	800b9a4 <_vfprintf_r+0x9d4>
 800b994:	9b06      	ldr	r3, [sp, #24]
 800b996:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b998:	4443      	add	r3, r8
 800b99a:	fb02 6603 	mla	r6, r2, r3, r6
 800b99e:	e671      	b.n	800b684 <_vfprintf_r+0x6b4>
 800b9a0:	463e      	mov	r6, r7
 800b9a2:	e7dc      	b.n	800b95e <_vfprintf_r+0x98e>
 800b9a4:	42bb      	cmp	r3, r7
 800b9a6:	daf5      	bge.n	800b994 <_vfprintf_r+0x9c4>
 800b9a8:	1aff      	subs	r7, r7, r3
 800b9aa:	9b07      	ldr	r3, [sp, #28]
 800b9ac:	785b      	ldrb	r3, [r3, #1]
 800b9ae:	b133      	cbz	r3, 800b9be <_vfprintf_r+0x9ee>
 800b9b0:	9b06      	ldr	r3, [sp, #24]
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	9306      	str	r3, [sp, #24]
 800b9b6:	9b07      	ldr	r3, [sp, #28]
 800b9b8:	3301      	adds	r3, #1
 800b9ba:	9307      	str	r3, [sp, #28]
 800b9bc:	e7e6      	b.n	800b98c <_vfprintf_r+0x9bc>
 800b9be:	f108 0801 	add.w	r8, r8, #1
 800b9c2:	e7e3      	b.n	800b98c <_vfprintf_r+0x9bc>
 800b9c4:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800b9c8:	e65c      	b.n	800b684 <_vfprintf_r+0x6b4>
 800b9ca:	232d      	movs	r3, #45	@ 0x2d
 800b9cc:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b9d0:	e65c      	b.n	800b68c <_vfprintf_r+0x6bc>
 800b9d2:	06ae      	lsls	r6, r5, #26
 800b9d4:	d507      	bpl.n	800b9e6 <_vfprintf_r+0xa16>
 800b9d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b9dc:	17d2      	asrs	r2, r2, #31
 800b9de:	e9c3 1200 	strd	r1, r2, [r3]
 800b9e2:	3704      	adds	r7, #4
 800b9e4:	e720      	b.n	800b828 <_vfprintf_r+0x858>
 800b9e6:	06e8      	lsls	r0, r5, #27
 800b9e8:	d503      	bpl.n	800b9f2 <_vfprintf_r+0xa22>
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b9ee:	601a      	str	r2, [r3, #0]
 800b9f0:	e7f7      	b.n	800b9e2 <_vfprintf_r+0xa12>
 800b9f2:	0669      	lsls	r1, r5, #25
 800b9f4:	d503      	bpl.n	800b9fe <_vfprintf_r+0xa2e>
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b9fa:	801a      	strh	r2, [r3, #0]
 800b9fc:	e7f1      	b.n	800b9e2 <_vfprintf_r+0xa12>
 800b9fe:	05aa      	lsls	r2, r5, #22
 800ba00:	d5f3      	bpl.n	800b9ea <_vfprintf_r+0xa1a>
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba06:	701a      	strb	r2, [r3, #0]
 800ba08:	e7eb      	b.n	800b9e2 <_vfprintf_r+0xa12>
 800ba0a:	f045 0510 	orr.w	r5, r5, #16
 800ba0e:	f015 0320 	ands.w	r3, r5, #32
 800ba12:	d01f      	beq.n	800ba54 <_vfprintf_r+0xa84>
 800ba14:	3707      	adds	r7, #7
 800ba16:	f027 0307 	bic.w	r3, r7, #7
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800ba20:	f852 7b08 	ldr.w	r7, [r2], #8
 800ba24:	9205      	str	r2, [sp, #20]
 800ba26:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 800ba32:	2e00      	cmp	r6, #0
 800ba34:	f2c0 8478 	blt.w	800c328 <_vfprintf_r+0x1358>
 800ba38:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800ba3c:	9206      	str	r2, [sp, #24]
 800ba3e:	ea57 0208 	orrs.w	r2, r7, r8
 800ba42:	f040 8476 	bne.w	800c332 <_vfprintf_r+0x1362>
 800ba46:	2e00      	cmp	r6, #0
 800ba48:	f000 80df 	beq.w	800bc0a <_vfprintf_r+0xc3a>
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	f040 8473 	bne.w	800c338 <_vfprintf_r+0x1368>
 800ba52:	e083      	b.n	800bb5c <_vfprintf_r+0xb8c>
 800ba54:	463a      	mov	r2, r7
 800ba56:	f015 0810 	ands.w	r8, r5, #16
 800ba5a:	f852 7b04 	ldr.w	r7, [r2], #4
 800ba5e:	9205      	str	r2, [sp, #20]
 800ba60:	d001      	beq.n	800ba66 <_vfprintf_r+0xa96>
 800ba62:	4698      	mov	r8, r3
 800ba64:	e7df      	b.n	800ba26 <_vfprintf_r+0xa56>
 800ba66:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ba6a:	d001      	beq.n	800ba70 <_vfprintf_r+0xaa0>
 800ba6c:	b2bf      	uxth	r7, r7
 800ba6e:	e7da      	b.n	800ba26 <_vfprintf_r+0xa56>
 800ba70:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800ba74:	d0d7      	beq.n	800ba26 <_vfprintf_r+0xa56>
 800ba76:	b2ff      	uxtb	r7, r7
 800ba78:	e7f3      	b.n	800ba62 <_vfprintf_r+0xa92>
 800ba7a:	463b      	mov	r3, r7
 800ba7c:	2278      	movs	r2, #120	@ 0x78
 800ba7e:	f853 7b04 	ldr.w	r7, [r3], #4
 800ba82:	9305      	str	r3, [sp, #20]
 800ba84:	f647 0330 	movw	r3, #30768	@ 0x7830
 800ba88:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
 800ba8c:	4b95      	ldr	r3, [pc, #596]	@ (800bce4 <_vfprintf_r+0xd14>)
 800ba8e:	9312      	str	r3, [sp, #72]	@ 0x48
 800ba90:	f04f 0800 	mov.w	r8, #0
 800ba94:	f045 0502 	orr.w	r5, r5, #2
 800ba98:	2302      	movs	r3, #2
 800ba9a:	9204      	str	r2, [sp, #16]
 800ba9c:	e7c6      	b.n	800ba2c <_vfprintf_r+0xa5c>
 800ba9e:	463b      	mov	r3, r7
 800baa0:	2700      	movs	r7, #0
 800baa2:	f853 ab04 	ldr.w	sl, [r3], #4
 800baa6:	9305      	str	r3, [sp, #20]
 800baa8:	42be      	cmp	r6, r7
 800baaa:	f88d 705b 	strb.w	r7, [sp, #91]	@ 0x5b
 800baae:	db0f      	blt.n	800bad0 <_vfprintf_r+0xb00>
 800bab0:	4632      	mov	r2, r6
 800bab2:	4639      	mov	r1, r7
 800bab4:	4650      	mov	r0, sl
 800bab6:	f7f4 fc23 	bl	8000300 <memchr>
 800baba:	4681      	mov	r9, r0
 800babc:	2800      	cmp	r0, #0
 800babe:	f43f acaa 	beq.w	800b416 <_vfprintf_r+0x446>
 800bac2:	eba0 060a 	sub.w	r6, r0, sl
 800bac6:	46b9      	mov	r9, r7
 800bac8:	970c      	str	r7, [sp, #48]	@ 0x30
 800baca:	46b8      	mov	r8, r7
 800bacc:	9706      	str	r7, [sp, #24]
 800bace:	e5e0      	b.n	800b692 <_vfprintf_r+0x6c2>
 800bad0:	4650      	mov	r0, sl
 800bad2:	f7f4 fc0d 	bl	80002f0 <strlen>
 800bad6:	46b9      	mov	r9, r7
 800bad8:	4606      	mov	r6, r0
 800bada:	e49c      	b.n	800b416 <_vfprintf_r+0x446>
 800badc:	f045 0510 	orr.w	r5, r5, #16
 800bae0:	f015 0320 	ands.w	r3, r5, #32
 800bae4:	d00a      	beq.n	800bafc <_vfprintf_r+0xb2c>
 800bae6:	3707      	adds	r7, #7
 800bae8:	f027 0307 	bic.w	r3, r7, #7
 800baec:	461a      	mov	r2, r3
 800baee:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800baf2:	f852 7b08 	ldr.w	r7, [r2], #8
 800baf6:	9205      	str	r2, [sp, #20]
 800baf8:	2301      	movs	r3, #1
 800bafa:	e797      	b.n	800ba2c <_vfprintf_r+0xa5c>
 800bafc:	463a      	mov	r2, r7
 800bafe:	f015 0810 	ands.w	r8, r5, #16
 800bb02:	f852 7b04 	ldr.w	r7, [r2], #4
 800bb06:	9205      	str	r2, [sp, #20]
 800bb08:	d001      	beq.n	800bb0e <_vfprintf_r+0xb3e>
 800bb0a:	4698      	mov	r8, r3
 800bb0c:	e7f4      	b.n	800baf8 <_vfprintf_r+0xb28>
 800bb0e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800bb12:	d001      	beq.n	800bb18 <_vfprintf_r+0xb48>
 800bb14:	b2bf      	uxth	r7, r7
 800bb16:	e7ef      	b.n	800baf8 <_vfprintf_r+0xb28>
 800bb18:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800bb1c:	d0ec      	beq.n	800baf8 <_vfprintf_r+0xb28>
 800bb1e:	b2ff      	uxtb	r7, r7
 800bb20:	e7f3      	b.n	800bb0a <_vfprintf_r+0xb3a>
 800bb22:	4b71      	ldr	r3, [pc, #452]	@ (800bce8 <_vfprintf_r+0xd18>)
 800bb24:	f7ff bb70 	b.w	800b208 <_vfprintf_r+0x238>
 800bb28:	463a      	mov	r2, r7
 800bb2a:	f015 0810 	ands.w	r8, r5, #16
 800bb2e:	f852 7b04 	ldr.w	r7, [r2], #4
 800bb32:	9205      	str	r2, [sp, #20]
 800bb34:	d002      	beq.n	800bb3c <_vfprintf_r+0xb6c>
 800bb36:	4698      	mov	r8, r3
 800bb38:	f7ff bb74 	b.w	800b224 <_vfprintf_r+0x254>
 800bb3c:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800bb40:	d002      	beq.n	800bb48 <_vfprintf_r+0xb78>
 800bb42:	b2bf      	uxth	r7, r7
 800bb44:	f7ff bb6e 	b.w	800b224 <_vfprintf_r+0x254>
 800bb48:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800bb4c:	f43f ab6a 	beq.w	800b224 <_vfprintf_r+0x254>
 800bb50:	b2ff      	uxtb	r7, r7
 800bb52:	e7f0      	b.n	800bb36 <_vfprintf_r+0xb66>
 800bb54:	2f0a      	cmp	r7, #10
 800bb56:	f178 0300 	sbcs.w	r3, r8, #0
 800bb5a:	d207      	bcs.n	800bb6c <_vfprintf_r+0xb9c>
 800bb5c:	3730      	adds	r7, #48	@ 0x30
 800bb5e:	b2ff      	uxtb	r7, r7
 800bb60:	f88d 7127 	strb.w	r7, [sp, #295]	@ 0x127
 800bb64:	f20d 1a27 	addw	sl, sp, #295	@ 0x127
 800bb68:	f000 bc03 	b.w	800c372 <_vfprintf_r+0x13a2>
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	9303      	str	r3, [sp, #12]
 800bb70:	9b06      	ldr	r3, [sp, #24]
 800bb72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb76:	ad4a      	add	r5, sp, #296	@ 0x128
 800bb78:	930c      	str	r3, [sp, #48]	@ 0x30
 800bb7a:	220a      	movs	r2, #10
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	4638      	mov	r0, r7
 800bb80:	4641      	mov	r1, r8
 800bb82:	f7f4 fc0d 	bl	80003a0 <__aeabi_uldivmod>
 800bb86:	3230      	adds	r2, #48	@ 0x30
 800bb88:	f805 2c01 	strb.w	r2, [r5, #-1]
 800bb8c:	9a03      	ldr	r2, [sp, #12]
 800bb8e:	3201      	adds	r2, #1
 800bb90:	9203      	str	r2, [sp, #12]
 800bb92:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb94:	4603      	mov	r3, r0
 800bb96:	4689      	mov	r9, r1
 800bb98:	f105 3aff 	add.w	sl, r5, #4294967295
 800bb9c:	b30a      	cbz	r2, 800bbe2 <_vfprintf_r+0xc12>
 800bb9e:	9a07      	ldr	r2, [sp, #28]
 800bba0:	9903      	ldr	r1, [sp, #12]
 800bba2:	7812      	ldrb	r2, [r2, #0]
 800bba4:	4291      	cmp	r1, r2
 800bba6:	d11c      	bne.n	800bbe2 <_vfprintf_r+0xc12>
 800bba8:	29ff      	cmp	r1, #255	@ 0xff
 800bbaa:	d01a      	beq.n	800bbe2 <_vfprintf_r+0xc12>
 800bbac:	2f0a      	cmp	r7, #10
 800bbae:	f178 0800 	sbcs.w	r8, r8, #0
 800bbb2:	f0c0 83de 	bcc.w	800c372 <_vfprintf_r+0x13a2>
 800bbb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbb8:	9003      	str	r0, [sp, #12]
 800bbba:	ebaa 0a03 	sub.w	sl, sl, r3
 800bbbe:	461a      	mov	r2, r3
 800bbc0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800bbc2:	4650      	mov	r0, sl
 800bbc4:	f000 fe46 	bl	800c854 <strncpy>
 800bbc8:	9b07      	ldr	r3, [sp, #28]
 800bbca:	785a      	ldrb	r2, [r3, #1]
 800bbcc:	9b03      	ldr	r3, [sp, #12]
 800bbce:	b11a      	cbz	r2, 800bbd8 <_vfprintf_r+0xc08>
 800bbd0:	9a07      	ldr	r2, [sp, #28]
 800bbd2:	3201      	adds	r2, #1
 800bbd4:	9207      	str	r2, [sp, #28]
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	9203      	str	r2, [sp, #12]
 800bbda:	461f      	mov	r7, r3
 800bbdc:	46c8      	mov	r8, r9
 800bbde:	4655      	mov	r5, sl
 800bbe0:	e7cb      	b.n	800bb7a <_vfprintf_r+0xbaa>
 800bbe2:	2f0a      	cmp	r7, #10
 800bbe4:	f178 0800 	sbcs.w	r8, r8, #0
 800bbe8:	d2f7      	bcs.n	800bbda <_vfprintf_r+0xc0a>
 800bbea:	e3c2      	b.n	800c372 <_vfprintf_r+0x13a2>
 800bbec:	f007 030f 	and.w	r3, r7, #15
 800bbf0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbf2:	093f      	lsrs	r7, r7, #4
 800bbf4:	5cd3      	ldrb	r3, [r2, r3]
 800bbf6:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800bbfa:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
 800bbfe:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800bc02:	ea57 0308 	orrs.w	r3, r7, r8
 800bc06:	d1f1      	bne.n	800bbec <_vfprintf_r+0xc1c>
 800bc08:	e3b3      	b.n	800c372 <_vfprintf_r+0x13a2>
 800bc0a:	b91b      	cbnz	r3, 800bc14 <_vfprintf_r+0xc44>
 800bc0c:	07ed      	lsls	r5, r5, #31
 800bc0e:	d501      	bpl.n	800bc14 <_vfprintf_r+0xc44>
 800bc10:	2730      	movs	r7, #48	@ 0x30
 800bc12:	e7a5      	b.n	800bb60 <_vfprintf_r+0xb90>
 800bc14:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
 800bc18:	e3ab      	b.n	800c372 <_vfprintf_r+0x13a2>
 800bc1a:	9b04      	ldr	r3, [sp, #16]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	f000 8374 	beq.w	800c30a <_vfprintf_r+0x133a>
 800bc22:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 800bc26:	2300      	movs	r3, #0
 800bc28:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800bc2c:	9705      	str	r7, [sp, #20]
 800bc2e:	f7ff bb97 	b.w	800b360 <_vfprintf_r+0x390>
 800bc32:	2110      	movs	r1, #16
 800bc34:	6061      	str	r1, [r4, #4]
 800bc36:	2a07      	cmp	r2, #7
 800bc38:	4461      	add	r1, ip
 800bc3a:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800bc3e:	dd0a      	ble.n	800bc56 <_vfprintf_r+0xc86>
 800bc40:	9802      	ldr	r0, [sp, #8]
 800bc42:	9315      	str	r3, [sp, #84]	@ 0x54
 800bc44:	aa1e      	add	r2, sp, #120	@ 0x78
 800bc46:	4659      	mov	r1, fp
 800bc48:	f000 fbe4 	bl	800c414 <__sprint_r>
 800bc4c:	2800      	cmp	r0, #0
 800bc4e:	f040 833a 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bc52:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bc54:	a821      	add	r0, sp, #132	@ 0x84
 800bc56:	3b10      	subs	r3, #16
 800bc58:	4604      	mov	r4, r0
 800bc5a:	e535      	b.n	800b6c8 <_vfprintf_r+0x6f8>
 800bc5c:	4604      	mov	r4, r0
 800bc5e:	e54f      	b.n	800b700 <_vfprintf_r+0x730>
 800bc60:	9802      	ldr	r0, [sp, #8]
 800bc62:	aa1e      	add	r2, sp, #120	@ 0x78
 800bc64:	4659      	mov	r1, fp
 800bc66:	f000 fbd5 	bl	800c414 <__sprint_r>
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	f040 832b 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bc70:	ac21      	add	r4, sp, #132	@ 0x84
 800bc72:	e557      	b.n	800b724 <_vfprintf_r+0x754>
 800bc74:	9802      	ldr	r0, [sp, #8]
 800bc76:	aa1e      	add	r2, sp, #120	@ 0x78
 800bc78:	4659      	mov	r1, fp
 800bc7a:	f000 fbcb 	bl	800c414 <__sprint_r>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	f040 8321 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bc84:	ac21      	add	r4, sp, #132	@ 0x84
 800bc86:	e55d      	b.n	800b744 <_vfprintf_r+0x774>
 800bc88:	2110      	movs	r1, #16
 800bc8a:	6061      	str	r1, [r4, #4]
 800bc8c:	2a07      	cmp	r2, #7
 800bc8e:	4461      	add	r1, ip
 800bc90:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800bc94:	dd0a      	ble.n	800bcac <_vfprintf_r+0xcdc>
 800bc96:	9802      	ldr	r0, [sp, #8]
 800bc98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bc9a:	aa1e      	add	r2, sp, #120	@ 0x78
 800bc9c:	4659      	mov	r1, fp
 800bc9e:	f000 fbb9 	bl	800c414 <__sprint_r>
 800bca2:	2800      	cmp	r0, #0
 800bca4:	f040 830f 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bca8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bcaa:	a821      	add	r0, sp, #132	@ 0x84
 800bcac:	3b10      	subs	r3, #16
 800bcae:	4604      	mov	r4, r0
 800bcb0:	e550      	b.n	800b754 <_vfprintf_r+0x784>
 800bcb2:	4604      	mov	r4, r0
 800bcb4:	e56a      	b.n	800b78c <_vfprintf_r+0x7bc>
 800bcb6:	2010      	movs	r0, #16
 800bcb8:	4403      	add	r3, r0
 800bcba:	2a07      	cmp	r2, #7
 800bcbc:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 800bcc0:	6060      	str	r0, [r4, #4]
 800bcc2:	dd08      	ble.n	800bcd6 <_vfprintf_r+0xd06>
 800bcc4:	9802      	ldr	r0, [sp, #8]
 800bcc6:	aa1e      	add	r2, sp, #120	@ 0x78
 800bcc8:	4659      	mov	r1, fp
 800bcca:	f000 fba3 	bl	800c414 <__sprint_r>
 800bcce:	2800      	cmp	r0, #0
 800bcd0:	f040 82f9 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bcd4:	a921      	add	r1, sp, #132	@ 0x84
 800bcd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcd8:	3b10      	subs	r3, #16
 800bcda:	930c      	str	r3, [sp, #48]	@ 0x30
 800bcdc:	460c      	mov	r4, r1
 800bcde:	e55a      	b.n	800b796 <_vfprintf_r+0x7c6>
 800bce0:	460c      	mov	r4, r1
 800bce2:	e575      	b.n	800b7d0 <_vfprintf_r+0x800>
 800bce4:	0800eff7 	.word	0x0800eff7
 800bce8:	0800f008 	.word	0x0800f008
 800bcec:	9a04      	ldr	r2, [sp, #16]
 800bcee:	2a65      	cmp	r2, #101	@ 0x65
 800bcf0:	f340 823e 	ble.w	800c170 <_vfprintf_r+0x11a0>
 800bcf4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bcf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcfc:	d169      	bne.n	800bdd2 <_vfprintf_r+0xe02>
 800bcfe:	4a72      	ldr	r2, [pc, #456]	@ (800bec8 <_vfprintf_r+0xef8>)
 800bd00:	6022      	str	r2, [r4, #0]
 800bd02:	2201      	movs	r2, #1
 800bd04:	4413      	add	r3, r2
 800bd06:	9320      	str	r3, [sp, #128]	@ 0x80
 800bd08:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bd0a:	6062      	str	r2, [r4, #4]
 800bd0c:	4413      	add	r3, r2
 800bd0e:	2b07      	cmp	r3, #7
 800bd10:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bd12:	dc37      	bgt.n	800bd84 <_vfprintf_r+0xdb4>
 800bd14:	3408      	adds	r4, #8
 800bd16:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bd18:	9a03      	ldr	r2, [sp, #12]
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	db02      	blt.n	800bd24 <_vfprintf_r+0xd54>
 800bd1e:	07e9      	lsls	r1, r5, #31
 800bd20:	f57f ad65 	bpl.w	800b7ee <_vfprintf_r+0x81e>
 800bd24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd26:	6023      	str	r3, [r4, #0]
 800bd28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd2c:	6063      	str	r3, [r4, #4]
 800bd2e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd30:	4413      	add	r3, r2
 800bd32:	9320      	str	r3, [sp, #128]	@ 0x80
 800bd34:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bd36:	3301      	adds	r3, #1
 800bd38:	2b07      	cmp	r3, #7
 800bd3a:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bd3c:	dc2c      	bgt.n	800bd98 <_vfprintf_r+0xdc8>
 800bd3e:	3408      	adds	r4, #8
 800bd40:	9b03      	ldr	r3, [sp, #12]
 800bd42:	1e5e      	subs	r6, r3, #1
 800bd44:	2e00      	cmp	r6, #0
 800bd46:	f77f ad52 	ble.w	800b7ee <_vfprintf_r+0x81e>
 800bd4a:	4f60      	ldr	r7, [pc, #384]	@ (800becc <_vfprintf_r+0xefc>)
 800bd4c:	f04f 0810 	mov.w	r8, #16
 800bd50:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800bd54:	2e10      	cmp	r6, #16
 800bd56:	f103 0301 	add.w	r3, r3, #1
 800bd5a:	f104 0108 	add.w	r1, r4, #8
 800bd5e:	6027      	str	r7, [r4, #0]
 800bd60:	dc24      	bgt.n	800bdac <_vfprintf_r+0xddc>
 800bd62:	6066      	str	r6, [r4, #4]
 800bd64:	2b07      	cmp	r3, #7
 800bd66:	4416      	add	r6, r2
 800bd68:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 800bd6c:	f340 828a 	ble.w	800c284 <_vfprintf_r+0x12b4>
 800bd70:	9802      	ldr	r0, [sp, #8]
 800bd72:	aa1e      	add	r2, sp, #120	@ 0x78
 800bd74:	4659      	mov	r1, fp
 800bd76:	f000 fb4d 	bl	800c414 <__sprint_r>
 800bd7a:	2800      	cmp	r0, #0
 800bd7c:	f040 82a3 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bd80:	ac21      	add	r4, sp, #132	@ 0x84
 800bd82:	e534      	b.n	800b7ee <_vfprintf_r+0x81e>
 800bd84:	9802      	ldr	r0, [sp, #8]
 800bd86:	aa1e      	add	r2, sp, #120	@ 0x78
 800bd88:	4659      	mov	r1, fp
 800bd8a:	f000 fb43 	bl	800c414 <__sprint_r>
 800bd8e:	2800      	cmp	r0, #0
 800bd90:	f040 8299 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bd94:	ac21      	add	r4, sp, #132	@ 0x84
 800bd96:	e7be      	b.n	800bd16 <_vfprintf_r+0xd46>
 800bd98:	9802      	ldr	r0, [sp, #8]
 800bd9a:	aa1e      	add	r2, sp, #120	@ 0x78
 800bd9c:	4659      	mov	r1, fp
 800bd9e:	f000 fb39 	bl	800c414 <__sprint_r>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	f040 828f 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bda8:	ac21      	add	r4, sp, #132	@ 0x84
 800bdaa:	e7c9      	b.n	800bd40 <_vfprintf_r+0xd70>
 800bdac:	3210      	adds	r2, #16
 800bdae:	2b07      	cmp	r3, #7
 800bdb0:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800bdb4:	f8c4 8004 	str.w	r8, [r4, #4]
 800bdb8:	dd08      	ble.n	800bdcc <_vfprintf_r+0xdfc>
 800bdba:	9802      	ldr	r0, [sp, #8]
 800bdbc:	aa1e      	add	r2, sp, #120	@ 0x78
 800bdbe:	4659      	mov	r1, fp
 800bdc0:	f000 fb28 	bl	800c414 <__sprint_r>
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	f040 827e 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bdca:	a921      	add	r1, sp, #132	@ 0x84
 800bdcc:	3e10      	subs	r6, #16
 800bdce:	460c      	mov	r4, r1
 800bdd0:	e7be      	b.n	800bd50 <_vfprintf_r+0xd80>
 800bdd2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800bdd4:	2a00      	cmp	r2, #0
 800bdd6:	dc7b      	bgt.n	800bed0 <_vfprintf_r+0xf00>
 800bdd8:	4a3b      	ldr	r2, [pc, #236]	@ (800bec8 <_vfprintf_r+0xef8>)
 800bdda:	6022      	str	r2, [r4, #0]
 800bddc:	2201      	movs	r2, #1
 800bdde:	4413      	add	r3, r2
 800bde0:	9320      	str	r3, [sp, #128]	@ 0x80
 800bde2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bde4:	6062      	str	r2, [r4, #4]
 800bde6:	4413      	add	r3, r2
 800bde8:	2b07      	cmp	r3, #7
 800bdea:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bdec:	dc46      	bgt.n	800be7c <_vfprintf_r+0xeac>
 800bdee:	3408      	adds	r4, #8
 800bdf0:	9903      	ldr	r1, [sp, #12]
 800bdf2:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bdf4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bdf6:	430b      	orrs	r3, r1
 800bdf8:	f005 0101 	and.w	r1, r5, #1
 800bdfc:	430b      	orrs	r3, r1
 800bdfe:	f43f acf6 	beq.w	800b7ee <_vfprintf_r+0x81e>
 800be02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be04:	6023      	str	r3, [r4, #0]
 800be06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be08:	6063      	str	r3, [r4, #4]
 800be0a:	441a      	add	r2, r3
 800be0c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800be0e:	9220      	str	r2, [sp, #128]	@ 0x80
 800be10:	3301      	adds	r3, #1
 800be12:	2b07      	cmp	r3, #7
 800be14:	931f      	str	r3, [sp, #124]	@ 0x7c
 800be16:	dc3b      	bgt.n	800be90 <_vfprintf_r+0xec0>
 800be18:	f104 0308 	add.w	r3, r4, #8
 800be1c:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800be1e:	2e00      	cmp	r6, #0
 800be20:	da1b      	bge.n	800be5a <_vfprintf_r+0xe8a>
 800be22:	4f2a      	ldr	r7, [pc, #168]	@ (800becc <_vfprintf_r+0xefc>)
 800be24:	4276      	negs	r6, r6
 800be26:	461a      	mov	r2, r3
 800be28:	2410      	movs	r4, #16
 800be2a:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
 800be2e:	2e10      	cmp	r6, #16
 800be30:	f101 0101 	add.w	r1, r1, #1
 800be34:	f103 0308 	add.w	r3, r3, #8
 800be38:	6017      	str	r7, [r2, #0]
 800be3a:	dc33      	bgt.n	800bea4 <_vfprintf_r+0xed4>
 800be3c:	6056      	str	r6, [r2, #4]
 800be3e:	2907      	cmp	r1, #7
 800be40:	4406      	add	r6, r0
 800be42:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
 800be46:	dd08      	ble.n	800be5a <_vfprintf_r+0xe8a>
 800be48:	9802      	ldr	r0, [sp, #8]
 800be4a:	aa1e      	add	r2, sp, #120	@ 0x78
 800be4c:	4659      	mov	r1, fp
 800be4e:	f000 fae1 	bl	800c414 <__sprint_r>
 800be52:	2800      	cmp	r0, #0
 800be54:	f040 8237 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800be58:	ab21      	add	r3, sp, #132	@ 0x84
 800be5a:	9a03      	ldr	r2, [sp, #12]
 800be5c:	605a      	str	r2, [r3, #4]
 800be5e:	9903      	ldr	r1, [sp, #12]
 800be60:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800be62:	f8c3 a000 	str.w	sl, [r3]
 800be66:	440a      	add	r2, r1
 800be68:	9220      	str	r2, [sp, #128]	@ 0x80
 800be6a:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800be6c:	3201      	adds	r2, #1
 800be6e:	2a07      	cmp	r2, #7
 800be70:	921f      	str	r2, [sp, #124]	@ 0x7c
 800be72:	f73f af7d 	bgt.w	800bd70 <_vfprintf_r+0xda0>
 800be76:	f103 0408 	add.w	r4, r3, #8
 800be7a:	e4b8      	b.n	800b7ee <_vfprintf_r+0x81e>
 800be7c:	9802      	ldr	r0, [sp, #8]
 800be7e:	aa1e      	add	r2, sp, #120	@ 0x78
 800be80:	4659      	mov	r1, fp
 800be82:	f000 fac7 	bl	800c414 <__sprint_r>
 800be86:	2800      	cmp	r0, #0
 800be88:	f040 821d 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800be8c:	ac21      	add	r4, sp, #132	@ 0x84
 800be8e:	e7af      	b.n	800bdf0 <_vfprintf_r+0xe20>
 800be90:	9802      	ldr	r0, [sp, #8]
 800be92:	aa1e      	add	r2, sp, #120	@ 0x78
 800be94:	4659      	mov	r1, fp
 800be96:	f000 fabd 	bl	800c414 <__sprint_r>
 800be9a:	2800      	cmp	r0, #0
 800be9c:	f040 8213 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bea0:	ab21      	add	r3, sp, #132	@ 0x84
 800bea2:	e7bb      	b.n	800be1c <_vfprintf_r+0xe4c>
 800bea4:	3010      	adds	r0, #16
 800bea6:	2907      	cmp	r1, #7
 800bea8:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
 800beac:	6054      	str	r4, [r2, #4]
 800beae:	dd08      	ble.n	800bec2 <_vfprintf_r+0xef2>
 800beb0:	9802      	ldr	r0, [sp, #8]
 800beb2:	aa1e      	add	r2, sp, #120	@ 0x78
 800beb4:	4659      	mov	r1, fp
 800beb6:	f000 faad 	bl	800c414 <__sprint_r>
 800beba:	2800      	cmp	r0, #0
 800bebc:	f040 8203 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bec0:	ab21      	add	r3, sp, #132	@ 0x84
 800bec2:	3e10      	subs	r6, #16
 800bec4:	461a      	mov	r2, r3
 800bec6:	e7b0      	b.n	800be2a <_vfprintf_r+0xe5a>
 800bec8:	0800f019 	.word	0x0800f019
 800becc:	0800f130 	.word	0x0800f130
 800bed0:	9a03      	ldr	r2, [sp, #12]
 800bed2:	42ba      	cmp	r2, r7
 800bed4:	bfa8      	it	ge
 800bed6:	463a      	movge	r2, r7
 800bed8:	2a00      	cmp	r2, #0
 800beda:	4616      	mov	r6, r2
 800bedc:	dd0a      	ble.n	800bef4 <_vfprintf_r+0xf24>
 800bede:	4413      	add	r3, r2
 800bee0:	9320      	str	r3, [sp, #128]	@ 0x80
 800bee2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bee4:	3301      	adds	r3, #1
 800bee6:	2b07      	cmp	r3, #7
 800bee8:	e9c4 a200 	strd	sl, r2, [r4]
 800beec:	931f      	str	r3, [sp, #124]	@ 0x7c
 800beee:	f300 808c 	bgt.w	800c00a <_vfprintf_r+0x103a>
 800bef2:	3408      	adds	r4, #8
 800bef4:	2e00      	cmp	r6, #0
 800bef6:	bfac      	ite	ge
 800bef8:	1bbe      	subge	r6, r7, r6
 800befa:	463e      	movlt	r6, r7
 800befc:	2e00      	cmp	r6, #0
 800befe:	dd1a      	ble.n	800bf36 <_vfprintf_r+0xf66>
 800bf00:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800bf04:	4899      	ldr	r0, [pc, #612]	@ (800c16c <_vfprintf_r+0x119c>)
 800bf06:	6020      	str	r0, [r4, #0]
 800bf08:	2e10      	cmp	r6, #16
 800bf0a:	f103 0301 	add.w	r3, r3, #1
 800bf0e:	f104 0108 	add.w	r1, r4, #8
 800bf12:	f300 8084 	bgt.w	800c01e <_vfprintf_r+0x104e>
 800bf16:	6066      	str	r6, [r4, #4]
 800bf18:	2b07      	cmp	r3, #7
 800bf1a:	4416      	add	r6, r2
 800bf1c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 800bf20:	f340 8090 	ble.w	800c044 <_vfprintf_r+0x1074>
 800bf24:	9802      	ldr	r0, [sp, #8]
 800bf26:	aa1e      	add	r2, sp, #120	@ 0x78
 800bf28:	4659      	mov	r1, fp
 800bf2a:	f000 fa73 	bl	800c414 <__sprint_r>
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	f040 81c9 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800bf34:	ac21      	add	r4, sp, #132	@ 0x84
 800bf36:	056a      	lsls	r2, r5, #21
 800bf38:	4457      	add	r7, sl
 800bf3a:	d50c      	bpl.n	800bf56 <_vfprintf_r+0xf86>
 800bf3c:	9b06      	ldr	r3, [sp, #24]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	f300 8082 	bgt.w	800c048 <_vfprintf_r+0x1078>
 800bf44:	f1b8 0f00 	cmp.w	r8, #0
 800bf48:	f300 8081 	bgt.w	800c04e <_vfprintf_r+0x107e>
 800bf4c:	9b03      	ldr	r3, [sp, #12]
 800bf4e:	4453      	add	r3, sl
 800bf50:	429f      	cmp	r7, r3
 800bf52:	bf28      	it	cs
 800bf54:	461f      	movcs	r7, r3
 800bf56:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bf58:	9a03      	ldr	r2, [sp, #12]
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	db01      	blt.n	800bf62 <_vfprintf_r+0xf92>
 800bf5e:	07eb      	lsls	r3, r5, #31
 800bf60:	d50e      	bpl.n	800bf80 <_vfprintf_r+0xfb0>
 800bf62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf64:	6023      	str	r3, [r4, #0]
 800bf66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf6a:	6063      	str	r3, [r4, #4]
 800bf6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bf6e:	4413      	add	r3, r2
 800bf70:	9320      	str	r3, [sp, #128]	@ 0x80
 800bf72:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bf74:	3301      	adds	r3, #1
 800bf76:	2b07      	cmp	r3, #7
 800bf78:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bf7a:	f300 80e3 	bgt.w	800c144 <_vfprintf_r+0x1174>
 800bf7e:	3408      	adds	r4, #8
 800bf80:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bf82:	9a03      	ldr	r2, [sp, #12]
 800bf84:	eba2 0803 	sub.w	r8, r2, r3
 800bf88:	eb0a 0302 	add.w	r3, sl, r2
 800bf8c:	1bdb      	subs	r3, r3, r7
 800bf8e:	4598      	cmp	r8, r3
 800bf90:	bfa8      	it	ge
 800bf92:	4698      	movge	r8, r3
 800bf94:	f1b8 0f00 	cmp.w	r8, #0
 800bf98:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bf9a:	dd0a      	ble.n	800bfb2 <_vfprintf_r+0xfe2>
 800bf9c:	4443      	add	r3, r8
 800bf9e:	9320      	str	r3, [sp, #128]	@ 0x80
 800bfa0:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	2b07      	cmp	r3, #7
 800bfa6:	e9c4 7800 	strd	r7, r8, [r4]
 800bfaa:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bfac:	f300 80d4 	bgt.w	800c158 <_vfprintf_r+0x1188>
 800bfb0:	3408      	adds	r4, #8
 800bfb2:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800bfb4:	9b03      	ldr	r3, [sp, #12]
 800bfb6:	f1b8 0f00 	cmp.w	r8, #0
 800bfba:	eba3 0606 	sub.w	r6, r3, r6
 800bfbe:	bfa8      	it	ge
 800bfc0:	eba6 0608 	subge.w	r6, r6, r8
 800bfc4:	2e00      	cmp	r6, #0
 800bfc6:	f77f ac12 	ble.w	800b7ee <_vfprintf_r+0x81e>
 800bfca:	4f68      	ldr	r7, [pc, #416]	@ (800c16c <_vfprintf_r+0x119c>)
 800bfcc:	f04f 0810 	mov.w	r8, #16
 800bfd0:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800bfd4:	2e10      	cmp	r6, #16
 800bfd6:	f103 0301 	add.w	r3, r3, #1
 800bfda:	f104 0108 	add.w	r1, r4, #8
 800bfde:	6027      	str	r7, [r4, #0]
 800bfe0:	f77f aebf 	ble.w	800bd62 <_vfprintf_r+0xd92>
 800bfe4:	3210      	adds	r2, #16
 800bfe6:	2b07      	cmp	r3, #7
 800bfe8:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800bfec:	f8c4 8004 	str.w	r8, [r4, #4]
 800bff0:	dd08      	ble.n	800c004 <_vfprintf_r+0x1034>
 800bff2:	9802      	ldr	r0, [sp, #8]
 800bff4:	aa1e      	add	r2, sp, #120	@ 0x78
 800bff6:	4659      	mov	r1, fp
 800bff8:	f000 fa0c 	bl	800c414 <__sprint_r>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	f040 8162 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c002:	a921      	add	r1, sp, #132	@ 0x84
 800c004:	3e10      	subs	r6, #16
 800c006:	460c      	mov	r4, r1
 800c008:	e7e2      	b.n	800bfd0 <_vfprintf_r+0x1000>
 800c00a:	9802      	ldr	r0, [sp, #8]
 800c00c:	aa1e      	add	r2, sp, #120	@ 0x78
 800c00e:	4659      	mov	r1, fp
 800c010:	f000 fa00 	bl	800c414 <__sprint_r>
 800c014:	2800      	cmp	r0, #0
 800c016:	f040 8156 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c01a:	ac21      	add	r4, sp, #132	@ 0x84
 800c01c:	e76a      	b.n	800bef4 <_vfprintf_r+0xf24>
 800c01e:	2010      	movs	r0, #16
 800c020:	4402      	add	r2, r0
 800c022:	2b07      	cmp	r3, #7
 800c024:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c028:	6060      	str	r0, [r4, #4]
 800c02a:	dd08      	ble.n	800c03e <_vfprintf_r+0x106e>
 800c02c:	9802      	ldr	r0, [sp, #8]
 800c02e:	aa1e      	add	r2, sp, #120	@ 0x78
 800c030:	4659      	mov	r1, fp
 800c032:	f000 f9ef 	bl	800c414 <__sprint_r>
 800c036:	2800      	cmp	r0, #0
 800c038:	f040 8145 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c03c:	a921      	add	r1, sp, #132	@ 0x84
 800c03e:	3e10      	subs	r6, #16
 800c040:	460c      	mov	r4, r1
 800c042:	e75d      	b.n	800bf00 <_vfprintf_r+0xf30>
 800c044:	460c      	mov	r4, r1
 800c046:	e776      	b.n	800bf36 <_vfprintf_r+0xf66>
 800c048:	f1b8 0f00 	cmp.w	r8, #0
 800c04c:	dd4a      	ble.n	800c0e4 <_vfprintf_r+0x1114>
 800c04e:	f108 38ff 	add.w	r8, r8, #4294967295
 800c052:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c054:	6023      	str	r3, [r4, #0]
 800c056:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c058:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c05a:	6063      	str	r3, [r4, #4]
 800c05c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c05e:	4413      	add	r3, r2
 800c060:	9320      	str	r3, [sp, #128]	@ 0x80
 800c062:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c064:	3301      	adds	r3, #1
 800c066:	2b07      	cmp	r3, #7
 800c068:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c06a:	dc42      	bgt.n	800c0f2 <_vfprintf_r+0x1122>
 800c06c:	3408      	adds	r4, #8
 800c06e:	9b03      	ldr	r3, [sp, #12]
 800c070:	4453      	add	r3, sl
 800c072:	1bda      	subs	r2, r3, r7
 800c074:	9b07      	ldr	r3, [sp, #28]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	429a      	cmp	r2, r3
 800c07a:	bfa8      	it	ge
 800c07c:	461a      	movge	r2, r3
 800c07e:	2a00      	cmp	r2, #0
 800c080:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c082:	9204      	str	r2, [sp, #16]
 800c084:	dd09      	ble.n	800c09a <_vfprintf_r+0x10ca>
 800c086:	4413      	add	r3, r2
 800c088:	9320      	str	r3, [sp, #128]	@ 0x80
 800c08a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c08c:	3301      	adds	r3, #1
 800c08e:	2b07      	cmp	r3, #7
 800c090:	e9c4 7200 	strd	r7, r2, [r4]
 800c094:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c096:	dc36      	bgt.n	800c106 <_vfprintf_r+0x1136>
 800c098:	3408      	adds	r4, #8
 800c09a:	9b07      	ldr	r3, [sp, #28]
 800c09c:	781e      	ldrb	r6, [r3, #0]
 800c09e:	9b04      	ldr	r3, [sp, #16]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	bfa8      	it	ge
 800c0a4:	1af6      	subge	r6, r6, r3
 800c0a6:	2e00      	cmp	r6, #0
 800c0a8:	dd18      	ble.n	800c0dc <_vfprintf_r+0x110c>
 800c0aa:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800c0ae:	482f      	ldr	r0, [pc, #188]	@ (800c16c <_vfprintf_r+0x119c>)
 800c0b0:	6020      	str	r0, [r4, #0]
 800c0b2:	2e10      	cmp	r6, #16
 800c0b4:	f103 0301 	add.w	r3, r3, #1
 800c0b8:	f104 0108 	add.w	r1, r4, #8
 800c0bc:	dc2d      	bgt.n	800c11a <_vfprintf_r+0x114a>
 800c0be:	6066      	str	r6, [r4, #4]
 800c0c0:	2b07      	cmp	r3, #7
 800c0c2:	4416      	add	r6, r2
 800c0c4:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 800c0c8:	dd3a      	ble.n	800c140 <_vfprintf_r+0x1170>
 800c0ca:	9802      	ldr	r0, [sp, #8]
 800c0cc:	aa1e      	add	r2, sp, #120	@ 0x78
 800c0ce:	4659      	mov	r1, fp
 800c0d0:	f000 f9a0 	bl	800c414 <__sprint_r>
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	f040 80f6 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c0da:	ac21      	add	r4, sp, #132	@ 0x84
 800c0dc:	9b07      	ldr	r3, [sp, #28]
 800c0de:	781b      	ldrb	r3, [r3, #0]
 800c0e0:	441f      	add	r7, r3
 800c0e2:	e72b      	b.n	800bf3c <_vfprintf_r+0xf6c>
 800c0e4:	9b07      	ldr	r3, [sp, #28]
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	9307      	str	r3, [sp, #28]
 800c0ea:	9b06      	ldr	r3, [sp, #24]
 800c0ec:	3b01      	subs	r3, #1
 800c0ee:	9306      	str	r3, [sp, #24]
 800c0f0:	e7af      	b.n	800c052 <_vfprintf_r+0x1082>
 800c0f2:	9802      	ldr	r0, [sp, #8]
 800c0f4:	aa1e      	add	r2, sp, #120	@ 0x78
 800c0f6:	4659      	mov	r1, fp
 800c0f8:	f000 f98c 	bl	800c414 <__sprint_r>
 800c0fc:	2800      	cmp	r0, #0
 800c0fe:	f040 80e2 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c102:	ac21      	add	r4, sp, #132	@ 0x84
 800c104:	e7b3      	b.n	800c06e <_vfprintf_r+0x109e>
 800c106:	9802      	ldr	r0, [sp, #8]
 800c108:	aa1e      	add	r2, sp, #120	@ 0x78
 800c10a:	4659      	mov	r1, fp
 800c10c:	f000 f982 	bl	800c414 <__sprint_r>
 800c110:	2800      	cmp	r0, #0
 800c112:	f040 80d8 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c116:	ac21      	add	r4, sp, #132	@ 0x84
 800c118:	e7bf      	b.n	800c09a <_vfprintf_r+0x10ca>
 800c11a:	2010      	movs	r0, #16
 800c11c:	4402      	add	r2, r0
 800c11e:	2b07      	cmp	r3, #7
 800c120:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c124:	6060      	str	r0, [r4, #4]
 800c126:	dd08      	ble.n	800c13a <_vfprintf_r+0x116a>
 800c128:	9802      	ldr	r0, [sp, #8]
 800c12a:	aa1e      	add	r2, sp, #120	@ 0x78
 800c12c:	4659      	mov	r1, fp
 800c12e:	f000 f971 	bl	800c414 <__sprint_r>
 800c132:	2800      	cmp	r0, #0
 800c134:	f040 80c7 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c138:	a921      	add	r1, sp, #132	@ 0x84
 800c13a:	3e10      	subs	r6, #16
 800c13c:	460c      	mov	r4, r1
 800c13e:	e7b4      	b.n	800c0aa <_vfprintf_r+0x10da>
 800c140:	460c      	mov	r4, r1
 800c142:	e7cb      	b.n	800c0dc <_vfprintf_r+0x110c>
 800c144:	9802      	ldr	r0, [sp, #8]
 800c146:	aa1e      	add	r2, sp, #120	@ 0x78
 800c148:	4659      	mov	r1, fp
 800c14a:	f000 f963 	bl	800c414 <__sprint_r>
 800c14e:	2800      	cmp	r0, #0
 800c150:	f040 80b9 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c154:	ac21      	add	r4, sp, #132	@ 0x84
 800c156:	e713      	b.n	800bf80 <_vfprintf_r+0xfb0>
 800c158:	9802      	ldr	r0, [sp, #8]
 800c15a:	aa1e      	add	r2, sp, #120	@ 0x78
 800c15c:	4659      	mov	r1, fp
 800c15e:	f000 f959 	bl	800c414 <__sprint_r>
 800c162:	2800      	cmp	r0, #0
 800c164:	f040 80af 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c168:	ac21      	add	r4, sp, #132	@ 0x84
 800c16a:	e722      	b.n	800bfb2 <_vfprintf_r+0xfe2>
 800c16c:	0800f130 	.word	0x0800f130
 800c170:	9803      	ldr	r0, [sp, #12]
 800c172:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 800c174:	2801      	cmp	r0, #1
 800c176:	f103 0201 	add.w	r2, r3, #1
 800c17a:	f101 0101 	add.w	r1, r1, #1
 800c17e:	f104 0308 	add.w	r3, r4, #8
 800c182:	dc01      	bgt.n	800c188 <_vfprintf_r+0x11b8>
 800c184:	07ee      	lsls	r6, r5, #31
 800c186:	d572      	bpl.n	800c26e <_vfprintf_r+0x129e>
 800c188:	2001      	movs	r0, #1
 800c18a:	2907      	cmp	r1, #7
 800c18c:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 800c190:	f8c4 a000 	str.w	sl, [r4]
 800c194:	6060      	str	r0, [r4, #4]
 800c196:	dd08      	ble.n	800c1aa <_vfprintf_r+0x11da>
 800c198:	9802      	ldr	r0, [sp, #8]
 800c19a:	aa1e      	add	r2, sp, #120	@ 0x78
 800c19c:	4659      	mov	r1, fp
 800c19e:	f000 f939 	bl	800c414 <__sprint_r>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	f040 808f 	bne.w	800c2c6 <_vfprintf_r+0x12f6>
 800c1a8:	ab21      	add	r3, sp, #132	@ 0x84
 800c1aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c1ac:	601a      	str	r2, [r3, #0]
 800c1ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c1b2:	605a      	str	r2, [r3, #4]
 800c1b4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c1b6:	440a      	add	r2, r1
 800c1b8:	9220      	str	r2, [sp, #128]	@ 0x80
 800c1ba:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800c1bc:	3201      	adds	r2, #1
 800c1be:	2a07      	cmp	r2, #7
 800c1c0:	921f      	str	r2, [sp, #124]	@ 0x7c
 800c1c2:	dc25      	bgt.n	800c210 <_vfprintf_r+0x1240>
 800c1c4:	3308      	adds	r3, #8
 800c1c6:	9803      	ldr	r0, [sp, #12]
 800c1c8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1d0:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
 800c1d4:	f100 34ff 	add.w	r4, r0, #4294967295
 800c1d8:	d023      	beq.n	800c222 <_vfprintf_r+0x1252>
 800c1da:	f10a 0001 	add.w	r0, sl, #1
 800c1de:	e9c3 0400 	strd	r0, r4, [r3]
 800c1e2:	9803      	ldr	r0, [sp, #12]
 800c1e4:	3101      	adds	r1, #1
 800c1e6:	3a01      	subs	r2, #1
 800c1e8:	4402      	add	r2, r0
 800c1ea:	2907      	cmp	r1, #7
 800c1ec:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 800c1f0:	dd46      	ble.n	800c280 <_vfprintf_r+0x12b0>
 800c1f2:	9802      	ldr	r0, [sp, #8]
 800c1f4:	aa1e      	add	r2, sp, #120	@ 0x78
 800c1f6:	4659      	mov	r1, fp
 800c1f8:	f000 f90c 	bl	800c414 <__sprint_r>
 800c1fc:	2800      	cmp	r0, #0
 800c1fe:	d162      	bne.n	800c2c6 <_vfprintf_r+0x12f6>
 800c200:	ab21      	add	r3, sp, #132	@ 0x84
 800c202:	aa1a      	add	r2, sp, #104	@ 0x68
 800c204:	601a      	str	r2, [r3, #0]
 800c206:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c208:	605a      	str	r2, [r3, #4]
 800c20a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c20c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c20e:	e62a      	b.n	800be66 <_vfprintf_r+0xe96>
 800c210:	9802      	ldr	r0, [sp, #8]
 800c212:	aa1e      	add	r2, sp, #120	@ 0x78
 800c214:	4659      	mov	r1, fp
 800c216:	f000 f8fd 	bl	800c414 <__sprint_r>
 800c21a:	2800      	cmp	r0, #0
 800c21c:	d153      	bne.n	800c2c6 <_vfprintf_r+0x12f6>
 800c21e:	ab21      	add	r3, sp, #132	@ 0x84
 800c220:	e7d1      	b.n	800c1c6 <_vfprintf_r+0x11f6>
 800c222:	9a03      	ldr	r2, [sp, #12]
 800c224:	2a01      	cmp	r2, #1
 800c226:	ddec      	ble.n	800c202 <_vfprintf_r+0x1232>
 800c228:	4e58      	ldr	r6, [pc, #352]	@ (800c38c <_vfprintf_r+0x13bc>)
 800c22a:	2710      	movs	r7, #16
 800c22c:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
 800c230:	2c10      	cmp	r4, #16
 800c232:	f102 0201 	add.w	r2, r2, #1
 800c236:	f103 0008 	add.w	r0, r3, #8
 800c23a:	601e      	str	r6, [r3, #0]
 800c23c:	dc07      	bgt.n	800c24e <_vfprintf_r+0x127e>
 800c23e:	4421      	add	r1, r4
 800c240:	2a07      	cmp	r2, #7
 800c242:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800c246:	605c      	str	r4, [r3, #4]
 800c248:	dcd3      	bgt.n	800c1f2 <_vfprintf_r+0x1222>
 800c24a:	4603      	mov	r3, r0
 800c24c:	e7d9      	b.n	800c202 <_vfprintf_r+0x1232>
 800c24e:	3110      	adds	r1, #16
 800c250:	2a07      	cmp	r2, #7
 800c252:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800c256:	605f      	str	r7, [r3, #4]
 800c258:	dd06      	ble.n	800c268 <_vfprintf_r+0x1298>
 800c25a:	9802      	ldr	r0, [sp, #8]
 800c25c:	aa1e      	add	r2, sp, #120	@ 0x78
 800c25e:	4659      	mov	r1, fp
 800c260:	f000 f8d8 	bl	800c414 <__sprint_r>
 800c264:	bb78      	cbnz	r0, 800c2c6 <_vfprintf_r+0x12f6>
 800c266:	a821      	add	r0, sp, #132	@ 0x84
 800c268:	3c10      	subs	r4, #16
 800c26a:	4603      	mov	r3, r0
 800c26c:	e7de      	b.n	800c22c <_vfprintf_r+0x125c>
 800c26e:	2001      	movs	r0, #1
 800c270:	2907      	cmp	r1, #7
 800c272:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 800c276:	f8c4 a000 	str.w	sl, [r4]
 800c27a:	6060      	str	r0, [r4, #4]
 800c27c:	ddc1      	ble.n	800c202 <_vfprintf_r+0x1232>
 800c27e:	e7b8      	b.n	800c1f2 <_vfprintf_r+0x1222>
 800c280:	3308      	adds	r3, #8
 800c282:	e7be      	b.n	800c202 <_vfprintf_r+0x1232>
 800c284:	460c      	mov	r4, r1
 800c286:	f7ff bab2 	b.w	800b7ee <_vfprintf_r+0x81e>
 800c28a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c28c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c28e:	1a9d      	subs	r5, r3, r2
 800c290:	2d00      	cmp	r5, #0
 800c292:	f77f aaaf 	ble.w	800b7f4 <_vfprintf_r+0x824>
 800c296:	4e3e      	ldr	r6, [pc, #248]	@ (800c390 <_vfprintf_r+0x13c0>)
 800c298:	2710      	movs	r7, #16
 800c29a:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800c29e:	2d10      	cmp	r5, #16
 800c2a0:	f103 0301 	add.w	r3, r3, #1
 800c2a4:	6026      	str	r6, [r4, #0]
 800c2a6:	dc18      	bgt.n	800c2da <_vfprintf_r+0x130a>
 800c2a8:	6065      	str	r5, [r4, #4]
 800c2aa:	2b07      	cmp	r3, #7
 800c2ac:	4415      	add	r5, r2
 800c2ae:	e9cd 351f 	strd	r3, r5, [sp, #124]	@ 0x7c
 800c2b2:	f77f aa9f 	ble.w	800b7f4 <_vfprintf_r+0x824>
 800c2b6:	9802      	ldr	r0, [sp, #8]
 800c2b8:	aa1e      	add	r2, sp, #120	@ 0x78
 800c2ba:	4659      	mov	r1, fp
 800c2bc:	f000 f8aa 	bl	800c414 <__sprint_r>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	f43f aa97 	beq.w	800b7f4 <_vfprintf_r+0x824>
 800c2c6:	f1b9 0f00 	cmp.w	r9, #0
 800c2ca:	f43f a8d3 	beq.w	800b474 <_vfprintf_r+0x4a4>
 800c2ce:	9802      	ldr	r0, [sp, #8]
 800c2d0:	4649      	mov	r1, r9
 800c2d2:	f7fe fb77 	bl	800a9c4 <_free_r>
 800c2d6:	f7ff b8cd 	b.w	800b474 <_vfprintf_r+0x4a4>
 800c2da:	3210      	adds	r2, #16
 800c2dc:	2b07      	cmp	r3, #7
 800c2de:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c2e2:	6067      	str	r7, [r4, #4]
 800c2e4:	dc02      	bgt.n	800c2ec <_vfprintf_r+0x131c>
 800c2e6:	3408      	adds	r4, #8
 800c2e8:	3d10      	subs	r5, #16
 800c2ea:	e7d6      	b.n	800c29a <_vfprintf_r+0x12ca>
 800c2ec:	9802      	ldr	r0, [sp, #8]
 800c2ee:	aa1e      	add	r2, sp, #120	@ 0x78
 800c2f0:	4659      	mov	r1, fp
 800c2f2:	f000 f88f 	bl	800c414 <__sprint_r>
 800c2f6:	2800      	cmp	r0, #0
 800c2f8:	d1e5      	bne.n	800c2c6 <_vfprintf_r+0x12f6>
 800c2fa:	ac21      	add	r4, sp, #132	@ 0x84
 800c2fc:	e7f4      	b.n	800c2e8 <_vfprintf_r+0x1318>
 800c2fe:	9802      	ldr	r0, [sp, #8]
 800c300:	4649      	mov	r1, r9
 800c302:	f7fe fb5f 	bl	800a9c4 <_free_r>
 800c306:	f7ff ba8d 	b.w	800b824 <_vfprintf_r+0x854>
 800c30a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c30c:	b91b      	cbnz	r3, 800c316 <_vfprintf_r+0x1346>
 800c30e:	2300      	movs	r3, #0
 800c310:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c312:	f7ff b8af 	b.w	800b474 <_vfprintf_r+0x4a4>
 800c316:	9802      	ldr	r0, [sp, #8]
 800c318:	aa1e      	add	r2, sp, #120	@ 0x78
 800c31a:	4659      	mov	r1, fp
 800c31c:	f000 f87a 	bl	800c414 <__sprint_r>
 800c320:	2800      	cmp	r0, #0
 800c322:	d0f4      	beq.n	800c30e <_vfprintf_r+0x133e>
 800c324:	f7ff b8a6 	b.w	800b474 <_vfprintf_r+0x4a4>
 800c328:	ea57 0208 	orrs.w	r2, r7, r8
 800c32c:	9506      	str	r5, [sp, #24]
 800c32e:	f43f ab8d 	beq.w	800ba4c <_vfprintf_r+0xa7c>
 800c332:	2b01      	cmp	r3, #1
 800c334:	f43f ac0e 	beq.w	800bb54 <_vfprintf_r+0xb84>
 800c338:	2b02      	cmp	r3, #2
 800c33a:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
 800c33e:	f43f ac55 	beq.w	800bbec <_vfprintf_r+0xc1c>
 800c342:	f007 0307 	and.w	r3, r7, #7
 800c346:	08ff      	lsrs	r7, r7, #3
 800c348:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
 800c34c:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 800c350:	3330      	adds	r3, #48	@ 0x30
 800c352:	ea57 0108 	orrs.w	r1, r7, r8
 800c356:	4652      	mov	r2, sl
 800c358:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800c35c:	d1f1      	bne.n	800c342 <_vfprintf_r+0x1372>
 800c35e:	9906      	ldr	r1, [sp, #24]
 800c360:	07cf      	lsls	r7, r1, #31
 800c362:	d506      	bpl.n	800c372 <_vfprintf_r+0x13a2>
 800c364:	2b30      	cmp	r3, #48	@ 0x30
 800c366:	d004      	beq.n	800c372 <_vfprintf_r+0x13a2>
 800c368:	2330      	movs	r3, #48	@ 0x30
 800c36a:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800c36e:	f1a2 0a02 	sub.w	sl, r2, #2
 800c372:	ab4a      	add	r3, sp, #296	@ 0x128
 800c374:	9d06      	ldr	r5, [sp, #24]
 800c376:	960c      	str	r6, [sp, #48]	@ 0x30
 800c378:	f04f 0900 	mov.w	r9, #0
 800c37c:	eba3 060a 	sub.w	r6, r3, sl
 800c380:	46c8      	mov	r8, r9
 800c382:	f8cd 9018 	str.w	r9, [sp, #24]
 800c386:	464f      	mov	r7, r9
 800c388:	f7ff b983 	b.w	800b692 <_vfprintf_r+0x6c2>
 800c38c:	0800f130 	.word	0x0800f130
 800c390:	0800f140 	.word	0x0800f140

0800c394 <__sbprintf>:
 800c394:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c396:	461f      	mov	r7, r3
 800c398:	898b      	ldrh	r3, [r1, #12]
 800c39a:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800c39e:	f023 0302 	bic.w	r3, r3, #2
 800c3a2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c3a6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800c3a8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c3aa:	89cb      	ldrh	r3, [r1, #14]
 800c3ac:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c3b0:	69cb      	ldr	r3, [r1, #28]
 800c3b2:	9307      	str	r3, [sp, #28]
 800c3b4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800c3b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3b8:	ab1a      	add	r3, sp, #104	@ 0x68
 800c3ba:	9300      	str	r3, [sp, #0]
 800c3bc:	9304      	str	r3, [sp, #16]
 800c3be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3c2:	4615      	mov	r5, r2
 800c3c4:	4606      	mov	r6, r0
 800c3c6:	9302      	str	r3, [sp, #8]
 800c3c8:	9305      	str	r3, [sp, #20]
 800c3ca:	a816      	add	r0, sp, #88	@ 0x58
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	460c      	mov	r4, r1
 800c3d0:	9306      	str	r3, [sp, #24]
 800c3d2:	f7fe fa8d 	bl	800a8f0 <__retarget_lock_init_recursive>
 800c3d6:	462a      	mov	r2, r5
 800c3d8:	463b      	mov	r3, r7
 800c3da:	4669      	mov	r1, sp
 800c3dc:	4630      	mov	r0, r6
 800c3de:	f7fe fdf7 	bl	800afd0 <_vfprintf_r>
 800c3e2:	1e05      	subs	r5, r0, #0
 800c3e4:	db07      	blt.n	800c3f6 <__sbprintf+0x62>
 800c3e6:	4669      	mov	r1, sp
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	f7fe f865 	bl	800a4b8 <_fflush_r>
 800c3ee:	2800      	cmp	r0, #0
 800c3f0:	bf18      	it	ne
 800c3f2:	f04f 35ff 	movne.w	r5, #4294967295
 800c3f6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c3fa:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c3fc:	065b      	lsls	r3, r3, #25
 800c3fe:	bf42      	ittt	mi
 800c400:	89a3      	ldrhmi	r3, [r4, #12]
 800c402:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800c406:	81a3      	strhmi	r3, [r4, #12]
 800c408:	f7fe fa73 	bl	800a8f2 <__retarget_lock_close_recursive>
 800c40c:	4628      	mov	r0, r5
 800c40e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800c412:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c414 <__sprint_r>:
 800c414:	6893      	ldr	r3, [r2, #8]
 800c416:	b510      	push	{r4, lr}
 800c418:	4614      	mov	r4, r2
 800c41a:	b133      	cbz	r3, 800c42a <__sprint_r+0x16>
 800c41c:	f000 f85e 	bl	800c4dc <__sfvwrite_r>
 800c420:	2300      	movs	r3, #0
 800c422:	60a3      	str	r3, [r4, #8]
 800c424:	2300      	movs	r3, #0
 800c426:	6063      	str	r3, [r4, #4]
 800c428:	bd10      	pop	{r4, pc}
 800c42a:	4618      	mov	r0, r3
 800c42c:	e7fa      	b.n	800c424 <__sprint_r+0x10>

0800c42e <_fclose_r>:
 800c42e:	b570      	push	{r4, r5, r6, lr}
 800c430:	4605      	mov	r5, r0
 800c432:	460c      	mov	r4, r1
 800c434:	b1b9      	cbz	r1, 800c466 <_fclose_r+0x38>
 800c436:	b118      	cbz	r0, 800c440 <_fclose_r+0x12>
 800c438:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c43a:	b90b      	cbnz	r3, 800c440 <_fclose_r+0x12>
 800c43c:	f7fe f902 	bl	800a644 <__sinit>
 800c440:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c446:	07d6      	lsls	r6, r2, #31
 800c448:	d404      	bmi.n	800c454 <_fclose_r+0x26>
 800c44a:	0598      	lsls	r0, r3, #22
 800c44c:	d40e      	bmi.n	800c46c <_fclose_r+0x3e>
 800c44e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c450:	f7fe fa50 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800c454:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c458:	b943      	cbnz	r3, 800c46c <_fclose_r+0x3e>
 800c45a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c45c:	07d9      	lsls	r1, r3, #31
 800c45e:	d402      	bmi.n	800c466 <_fclose_r+0x38>
 800c460:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c462:	f7fe fa48 	bl	800a8f6 <__retarget_lock_release_recursive>
 800c466:	2600      	movs	r6, #0
 800c468:	4630      	mov	r0, r6
 800c46a:	bd70      	pop	{r4, r5, r6, pc}
 800c46c:	4621      	mov	r1, r4
 800c46e:	4628      	mov	r0, r5
 800c470:	f7fd ff9a 	bl	800a3a8 <__sflush_r>
 800c474:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800c476:	4606      	mov	r6, r0
 800c478:	b133      	cbz	r3, 800c488 <_fclose_r+0x5a>
 800c47a:	69e1      	ldr	r1, [r4, #28]
 800c47c:	4628      	mov	r0, r5
 800c47e:	4798      	blx	r3
 800c480:	2800      	cmp	r0, #0
 800c482:	bfb8      	it	lt
 800c484:	f04f 36ff 	movlt.w	r6, #4294967295
 800c488:	89a3      	ldrh	r3, [r4, #12]
 800c48a:	061a      	lsls	r2, r3, #24
 800c48c:	d503      	bpl.n	800c496 <_fclose_r+0x68>
 800c48e:	6921      	ldr	r1, [r4, #16]
 800c490:	4628      	mov	r0, r5
 800c492:	f7fe fa97 	bl	800a9c4 <_free_r>
 800c496:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c498:	b141      	cbz	r1, 800c4ac <_fclose_r+0x7e>
 800c49a:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800c49e:	4299      	cmp	r1, r3
 800c4a0:	d002      	beq.n	800c4a8 <_fclose_r+0x7a>
 800c4a2:	4628      	mov	r0, r5
 800c4a4:	f7fe fa8e 	bl	800a9c4 <_free_r>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	6323      	str	r3, [r4, #48]	@ 0x30
 800c4ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c4ae:	b121      	cbz	r1, 800c4ba <_fclose_r+0x8c>
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	f7fe fa87 	bl	800a9c4 <_free_r>
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	6463      	str	r3, [r4, #68]	@ 0x44
 800c4ba:	f7fe f8b7 	bl	800a62c <__sfp_lock_acquire>
 800c4be:	2300      	movs	r3, #0
 800c4c0:	81a3      	strh	r3, [r4, #12]
 800c4c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4c4:	07db      	lsls	r3, r3, #31
 800c4c6:	d402      	bmi.n	800c4ce <_fclose_r+0xa0>
 800c4c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4ca:	f7fe fa14 	bl	800a8f6 <__retarget_lock_release_recursive>
 800c4ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4d0:	f7fe fa0f 	bl	800a8f2 <__retarget_lock_close_recursive>
 800c4d4:	f7fe f8b0 	bl	800a638 <__sfp_lock_release>
 800c4d8:	e7c6      	b.n	800c468 <_fclose_r+0x3a>
	...

0800c4dc <__sfvwrite_r>:
 800c4dc:	6893      	ldr	r3, [r2, #8]
 800c4de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	460c      	mov	r4, r1
 800c4e6:	4691      	mov	r9, r2
 800c4e8:	b91b      	cbnz	r3, 800c4f2 <__sfvwrite_r+0x16>
 800c4ea:	2000      	movs	r0, #0
 800c4ec:	b003      	add	sp, #12
 800c4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f2:	898b      	ldrh	r3, [r1, #12]
 800c4f4:	0718      	lsls	r0, r3, #28
 800c4f6:	d550      	bpl.n	800c59a <__sfvwrite_r+0xbe>
 800c4f8:	690b      	ldr	r3, [r1, #16]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d04d      	beq.n	800c59a <__sfvwrite_r+0xbe>
 800c4fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c502:	f8d9 8000 	ldr.w	r8, [r9]
 800c506:	f013 0702 	ands.w	r7, r3, #2
 800c50a:	d16b      	bne.n	800c5e4 <__sfvwrite_r+0x108>
 800c50c:	f013 0301 	ands.w	r3, r3, #1
 800c510:	f000 809c 	beq.w	800c64c <__sfvwrite_r+0x170>
 800c514:	4638      	mov	r0, r7
 800c516:	46ba      	mov	sl, r7
 800c518:	46bb      	mov	fp, r7
 800c51a:	f1bb 0f00 	cmp.w	fp, #0
 800c51e:	f000 8103 	beq.w	800c728 <__sfvwrite_r+0x24c>
 800c522:	b950      	cbnz	r0, 800c53a <__sfvwrite_r+0x5e>
 800c524:	465a      	mov	r2, fp
 800c526:	210a      	movs	r1, #10
 800c528:	4650      	mov	r0, sl
 800c52a:	f7f3 fee9 	bl	8000300 <memchr>
 800c52e:	2800      	cmp	r0, #0
 800c530:	f000 8100 	beq.w	800c734 <__sfvwrite_r+0x258>
 800c534:	3001      	adds	r0, #1
 800c536:	eba0 070a 	sub.w	r7, r0, sl
 800c53a:	6820      	ldr	r0, [r4, #0]
 800c53c:	6921      	ldr	r1, [r4, #16]
 800c53e:	68a5      	ldr	r5, [r4, #8]
 800c540:	6963      	ldr	r3, [r4, #20]
 800c542:	455f      	cmp	r7, fp
 800c544:	463a      	mov	r2, r7
 800c546:	bf28      	it	cs
 800c548:	465a      	movcs	r2, fp
 800c54a:	4288      	cmp	r0, r1
 800c54c:	f240 80f5 	bls.w	800c73a <__sfvwrite_r+0x25e>
 800c550:	441d      	add	r5, r3
 800c552:	42aa      	cmp	r2, r5
 800c554:	f340 80f1 	ble.w	800c73a <__sfvwrite_r+0x25e>
 800c558:	4651      	mov	r1, sl
 800c55a:	462a      	mov	r2, r5
 800c55c:	f000 f960 	bl	800c820 <memmove>
 800c560:	6823      	ldr	r3, [r4, #0]
 800c562:	442b      	add	r3, r5
 800c564:	6023      	str	r3, [r4, #0]
 800c566:	4621      	mov	r1, r4
 800c568:	4630      	mov	r0, r6
 800c56a:	f7fd ffa5 	bl	800a4b8 <_fflush_r>
 800c56e:	2800      	cmp	r0, #0
 800c570:	d167      	bne.n	800c642 <__sfvwrite_r+0x166>
 800c572:	1b7f      	subs	r7, r7, r5
 800c574:	f040 80f9 	bne.w	800c76a <__sfvwrite_r+0x28e>
 800c578:	4621      	mov	r1, r4
 800c57a:	4630      	mov	r0, r6
 800c57c:	f7fd ff9c 	bl	800a4b8 <_fflush_r>
 800c580:	2800      	cmp	r0, #0
 800c582:	d15e      	bne.n	800c642 <__sfvwrite_r+0x166>
 800c584:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c588:	1b5b      	subs	r3, r3, r5
 800c58a:	44aa      	add	sl, r5
 800c58c:	ebab 0b05 	sub.w	fp, fp, r5
 800c590:	f8c9 3008 	str.w	r3, [r9, #8]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d1c0      	bne.n	800c51a <__sfvwrite_r+0x3e>
 800c598:	e7a7      	b.n	800c4ea <__sfvwrite_r+0xe>
 800c59a:	4621      	mov	r1, r4
 800c59c:	4630      	mov	r0, r6
 800c59e:	f000 f8e9 	bl	800c774 <__swsetup_r>
 800c5a2:	2800      	cmp	r0, #0
 800c5a4:	d0ab      	beq.n	800c4fe <__sfvwrite_r+0x22>
 800c5a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c5aa:	e79f      	b.n	800c4ec <__sfvwrite_r+0x10>
 800c5ac:	e9d8 a500 	ldrd	sl, r5, [r8]
 800c5b0:	f108 0808 	add.w	r8, r8, #8
 800c5b4:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800c5b8:	69e1      	ldr	r1, [r4, #28]
 800c5ba:	2d00      	cmp	r5, #0
 800c5bc:	d0f6      	beq.n	800c5ac <__sfvwrite_r+0xd0>
 800c5be:	42bd      	cmp	r5, r7
 800c5c0:	462b      	mov	r3, r5
 800c5c2:	4652      	mov	r2, sl
 800c5c4:	bf28      	it	cs
 800c5c6:	463b      	movcs	r3, r7
 800c5c8:	4630      	mov	r0, r6
 800c5ca:	47d8      	blx	fp
 800c5cc:	2800      	cmp	r0, #0
 800c5ce:	dd38      	ble.n	800c642 <__sfvwrite_r+0x166>
 800c5d0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c5d4:	1a1b      	subs	r3, r3, r0
 800c5d6:	4482      	add	sl, r0
 800c5d8:	1a2d      	subs	r5, r5, r0
 800c5da:	f8c9 3008 	str.w	r3, [r9, #8]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d1e8      	bne.n	800c5b4 <__sfvwrite_r+0xd8>
 800c5e2:	e782      	b.n	800c4ea <__sfvwrite_r+0xe>
 800c5e4:	f04f 0a00 	mov.w	sl, #0
 800c5e8:	4f61      	ldr	r7, [pc, #388]	@ (800c770 <__sfvwrite_r+0x294>)
 800c5ea:	4655      	mov	r5, sl
 800c5ec:	e7e2      	b.n	800c5b4 <__sfvwrite_r+0xd8>
 800c5ee:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800c5f2:	f108 0808 	add.w	r8, r8, #8
 800c5f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5fa:	6820      	ldr	r0, [r4, #0]
 800c5fc:	68a2      	ldr	r2, [r4, #8]
 800c5fe:	f1ba 0f00 	cmp.w	sl, #0
 800c602:	d0f4      	beq.n	800c5ee <__sfvwrite_r+0x112>
 800c604:	0599      	lsls	r1, r3, #22
 800c606:	d563      	bpl.n	800c6d0 <__sfvwrite_r+0x1f4>
 800c608:	4552      	cmp	r2, sl
 800c60a:	d836      	bhi.n	800c67a <__sfvwrite_r+0x19e>
 800c60c:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800c610:	d033      	beq.n	800c67a <__sfvwrite_r+0x19e>
 800c612:	6921      	ldr	r1, [r4, #16]
 800c614:	6965      	ldr	r5, [r4, #20]
 800c616:	eba0 0b01 	sub.w	fp, r0, r1
 800c61a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c61e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c622:	f10b 0201 	add.w	r2, fp, #1
 800c626:	106d      	asrs	r5, r5, #1
 800c628:	4452      	add	r2, sl
 800c62a:	4295      	cmp	r5, r2
 800c62c:	bf38      	it	cc
 800c62e:	4615      	movcc	r5, r2
 800c630:	055b      	lsls	r3, r3, #21
 800c632:	d53d      	bpl.n	800c6b0 <__sfvwrite_r+0x1d4>
 800c634:	4629      	mov	r1, r5
 800c636:	4630      	mov	r0, r6
 800c638:	f7fe fa84 	bl	800ab44 <_malloc_r>
 800c63c:	b948      	cbnz	r0, 800c652 <__sfvwrite_r+0x176>
 800c63e:	230c      	movs	r3, #12
 800c640:	6033      	str	r3, [r6, #0]
 800c642:	89a3      	ldrh	r3, [r4, #12]
 800c644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c648:	81a3      	strh	r3, [r4, #12]
 800c64a:	e7ac      	b.n	800c5a6 <__sfvwrite_r+0xca>
 800c64c:	461f      	mov	r7, r3
 800c64e:	469a      	mov	sl, r3
 800c650:	e7d1      	b.n	800c5f6 <__sfvwrite_r+0x11a>
 800c652:	465a      	mov	r2, fp
 800c654:	6921      	ldr	r1, [r4, #16]
 800c656:	9001      	str	r0, [sp, #4]
 800c658:	f000 f944 	bl	800c8e4 <memcpy>
 800c65c:	89a2      	ldrh	r2, [r4, #12]
 800c65e:	9b01      	ldr	r3, [sp, #4]
 800c660:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800c664:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c668:	81a2      	strh	r2, [r4, #12]
 800c66a:	6123      	str	r3, [r4, #16]
 800c66c:	6165      	str	r5, [r4, #20]
 800c66e:	445b      	add	r3, fp
 800c670:	eba5 050b 	sub.w	r5, r5, fp
 800c674:	6023      	str	r3, [r4, #0]
 800c676:	4652      	mov	r2, sl
 800c678:	60a5      	str	r5, [r4, #8]
 800c67a:	4552      	cmp	r2, sl
 800c67c:	bf28      	it	cs
 800c67e:	4652      	movcs	r2, sl
 800c680:	6820      	ldr	r0, [r4, #0]
 800c682:	9201      	str	r2, [sp, #4]
 800c684:	4639      	mov	r1, r7
 800c686:	f000 f8cb 	bl	800c820 <memmove>
 800c68a:	68a3      	ldr	r3, [r4, #8]
 800c68c:	9a01      	ldr	r2, [sp, #4]
 800c68e:	1a9b      	subs	r3, r3, r2
 800c690:	60a3      	str	r3, [r4, #8]
 800c692:	6823      	ldr	r3, [r4, #0]
 800c694:	4413      	add	r3, r2
 800c696:	4655      	mov	r5, sl
 800c698:	6023      	str	r3, [r4, #0]
 800c69a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c69e:	1b5b      	subs	r3, r3, r5
 800c6a0:	442f      	add	r7, r5
 800c6a2:	ebaa 0a05 	sub.w	sl, sl, r5
 800c6a6:	f8c9 3008 	str.w	r3, [r9, #8]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d1a3      	bne.n	800c5f6 <__sfvwrite_r+0x11a>
 800c6ae:	e71c      	b.n	800c4ea <__sfvwrite_r+0xe>
 800c6b0:	462a      	mov	r2, r5
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	f001 fa90 	bl	800dbd8 <_realloc_r>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	d1d5      	bne.n	800c66a <__sfvwrite_r+0x18e>
 800c6be:	6921      	ldr	r1, [r4, #16]
 800c6c0:	4630      	mov	r0, r6
 800c6c2:	f7fe f97f 	bl	800a9c4 <_free_r>
 800c6c6:	89a3      	ldrh	r3, [r4, #12]
 800c6c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c6cc:	81a3      	strh	r3, [r4, #12]
 800c6ce:	e7b6      	b.n	800c63e <__sfvwrite_r+0x162>
 800c6d0:	6923      	ldr	r3, [r4, #16]
 800c6d2:	4283      	cmp	r3, r0
 800c6d4:	d302      	bcc.n	800c6dc <__sfvwrite_r+0x200>
 800c6d6:	6961      	ldr	r1, [r4, #20]
 800c6d8:	4551      	cmp	r1, sl
 800c6da:	d915      	bls.n	800c708 <__sfvwrite_r+0x22c>
 800c6dc:	4552      	cmp	r2, sl
 800c6de:	bf28      	it	cs
 800c6e0:	4652      	movcs	r2, sl
 800c6e2:	4639      	mov	r1, r7
 800c6e4:	4615      	mov	r5, r2
 800c6e6:	f000 f89b 	bl	800c820 <memmove>
 800c6ea:	68a3      	ldr	r3, [r4, #8]
 800c6ec:	6822      	ldr	r2, [r4, #0]
 800c6ee:	1b5b      	subs	r3, r3, r5
 800c6f0:	442a      	add	r2, r5
 800c6f2:	60a3      	str	r3, [r4, #8]
 800c6f4:	6022      	str	r2, [r4, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d1cf      	bne.n	800c69a <__sfvwrite_r+0x1be>
 800c6fa:	4621      	mov	r1, r4
 800c6fc:	4630      	mov	r0, r6
 800c6fe:	f7fd fedb 	bl	800a4b8 <_fflush_r>
 800c702:	2800      	cmp	r0, #0
 800c704:	d0c9      	beq.n	800c69a <__sfvwrite_r+0x1be>
 800c706:	e79c      	b.n	800c642 <__sfvwrite_r+0x166>
 800c708:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c70c:	4553      	cmp	r3, sl
 800c70e:	bf28      	it	cs
 800c710:	4653      	movcs	r3, sl
 800c712:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800c714:	fb93 f3f1 	sdiv	r3, r3, r1
 800c718:	463a      	mov	r2, r7
 800c71a:	434b      	muls	r3, r1
 800c71c:	4630      	mov	r0, r6
 800c71e:	69e1      	ldr	r1, [r4, #28]
 800c720:	47a8      	blx	r5
 800c722:	1e05      	subs	r5, r0, #0
 800c724:	dcb9      	bgt.n	800c69a <__sfvwrite_r+0x1be>
 800c726:	e78c      	b.n	800c642 <__sfvwrite_r+0x166>
 800c728:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800c72c:	2000      	movs	r0, #0
 800c72e:	f108 0808 	add.w	r8, r8, #8
 800c732:	e6f2      	b.n	800c51a <__sfvwrite_r+0x3e>
 800c734:	f10b 0701 	add.w	r7, fp, #1
 800c738:	e6ff      	b.n	800c53a <__sfvwrite_r+0x5e>
 800c73a:	4293      	cmp	r3, r2
 800c73c:	dc08      	bgt.n	800c750 <__sfvwrite_r+0x274>
 800c73e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800c740:	69e1      	ldr	r1, [r4, #28]
 800c742:	4652      	mov	r2, sl
 800c744:	4630      	mov	r0, r6
 800c746:	47a8      	blx	r5
 800c748:	1e05      	subs	r5, r0, #0
 800c74a:	f73f af12 	bgt.w	800c572 <__sfvwrite_r+0x96>
 800c74e:	e778      	b.n	800c642 <__sfvwrite_r+0x166>
 800c750:	4651      	mov	r1, sl
 800c752:	9201      	str	r2, [sp, #4]
 800c754:	f000 f864 	bl	800c820 <memmove>
 800c758:	9a01      	ldr	r2, [sp, #4]
 800c75a:	68a3      	ldr	r3, [r4, #8]
 800c75c:	1a9b      	subs	r3, r3, r2
 800c75e:	60a3      	str	r3, [r4, #8]
 800c760:	6823      	ldr	r3, [r4, #0]
 800c762:	4413      	add	r3, r2
 800c764:	6023      	str	r3, [r4, #0]
 800c766:	4615      	mov	r5, r2
 800c768:	e703      	b.n	800c572 <__sfvwrite_r+0x96>
 800c76a:	2001      	movs	r0, #1
 800c76c:	e70a      	b.n	800c584 <__sfvwrite_r+0xa8>
 800c76e:	bf00      	nop
 800c770:	7ffffc00 	.word	0x7ffffc00

0800c774 <__swsetup_r>:
 800c774:	b538      	push	{r3, r4, r5, lr}
 800c776:	4b29      	ldr	r3, [pc, #164]	@ (800c81c <__swsetup_r+0xa8>)
 800c778:	4605      	mov	r5, r0
 800c77a:	6818      	ldr	r0, [r3, #0]
 800c77c:	460c      	mov	r4, r1
 800c77e:	b118      	cbz	r0, 800c788 <__swsetup_r+0x14>
 800c780:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c782:	b90b      	cbnz	r3, 800c788 <__swsetup_r+0x14>
 800c784:	f7fd ff5e 	bl	800a644 <__sinit>
 800c788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c78c:	0719      	lsls	r1, r3, #28
 800c78e:	d422      	bmi.n	800c7d6 <__swsetup_r+0x62>
 800c790:	06da      	lsls	r2, r3, #27
 800c792:	d407      	bmi.n	800c7a4 <__swsetup_r+0x30>
 800c794:	2209      	movs	r2, #9
 800c796:	602a      	str	r2, [r5, #0]
 800c798:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c79c:	81a3      	strh	r3, [r4, #12]
 800c79e:	f04f 30ff 	mov.w	r0, #4294967295
 800c7a2:	e033      	b.n	800c80c <__swsetup_r+0x98>
 800c7a4:	0758      	lsls	r0, r3, #29
 800c7a6:	d512      	bpl.n	800c7ce <__swsetup_r+0x5a>
 800c7a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c7aa:	b141      	cbz	r1, 800c7be <__swsetup_r+0x4a>
 800c7ac:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800c7b0:	4299      	cmp	r1, r3
 800c7b2:	d002      	beq.n	800c7ba <__swsetup_r+0x46>
 800c7b4:	4628      	mov	r0, r5
 800c7b6:	f7fe f905 	bl	800a9c4 <_free_r>
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	6323      	str	r3, [r4, #48]	@ 0x30
 800c7be:	89a3      	ldrh	r3, [r4, #12]
 800c7c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c7c4:	81a3      	strh	r3, [r4, #12]
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	6063      	str	r3, [r4, #4]
 800c7ca:	6923      	ldr	r3, [r4, #16]
 800c7cc:	6023      	str	r3, [r4, #0]
 800c7ce:	89a3      	ldrh	r3, [r4, #12]
 800c7d0:	f043 0308 	orr.w	r3, r3, #8
 800c7d4:	81a3      	strh	r3, [r4, #12]
 800c7d6:	6923      	ldr	r3, [r4, #16]
 800c7d8:	b94b      	cbnz	r3, 800c7ee <__swsetup_r+0x7a>
 800c7da:	89a3      	ldrh	r3, [r4, #12]
 800c7dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c7e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7e4:	d003      	beq.n	800c7ee <__swsetup_r+0x7a>
 800c7e6:	4621      	mov	r1, r4
 800c7e8:	4628      	mov	r0, r5
 800c7ea:	f001 fbc5 	bl	800df78 <__smakebuf_r>
 800c7ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7f2:	f013 0201 	ands.w	r2, r3, #1
 800c7f6:	d00a      	beq.n	800c80e <__swsetup_r+0x9a>
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	60a2      	str	r2, [r4, #8]
 800c7fc:	6962      	ldr	r2, [r4, #20]
 800c7fe:	4252      	negs	r2, r2
 800c800:	61a2      	str	r2, [r4, #24]
 800c802:	6922      	ldr	r2, [r4, #16]
 800c804:	b942      	cbnz	r2, 800c818 <__swsetup_r+0xa4>
 800c806:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c80a:	d1c5      	bne.n	800c798 <__swsetup_r+0x24>
 800c80c:	bd38      	pop	{r3, r4, r5, pc}
 800c80e:	0799      	lsls	r1, r3, #30
 800c810:	bf58      	it	pl
 800c812:	6962      	ldrpl	r2, [r4, #20]
 800c814:	60a2      	str	r2, [r4, #8]
 800c816:	e7f4      	b.n	800c802 <__swsetup_r+0x8e>
 800c818:	2000      	movs	r0, #0
 800c81a:	e7f7      	b.n	800c80c <__swsetup_r+0x98>
 800c81c:	24000028 	.word	0x24000028

0800c820 <memmove>:
 800c820:	4288      	cmp	r0, r1
 800c822:	b510      	push	{r4, lr}
 800c824:	eb01 0402 	add.w	r4, r1, r2
 800c828:	d902      	bls.n	800c830 <memmove+0x10>
 800c82a:	4284      	cmp	r4, r0
 800c82c:	4623      	mov	r3, r4
 800c82e:	d807      	bhi.n	800c840 <memmove+0x20>
 800c830:	1e43      	subs	r3, r0, #1
 800c832:	42a1      	cmp	r1, r4
 800c834:	d008      	beq.n	800c848 <memmove+0x28>
 800c836:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c83a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c83e:	e7f8      	b.n	800c832 <memmove+0x12>
 800c840:	4402      	add	r2, r0
 800c842:	4601      	mov	r1, r0
 800c844:	428a      	cmp	r2, r1
 800c846:	d100      	bne.n	800c84a <memmove+0x2a>
 800c848:	bd10      	pop	{r4, pc}
 800c84a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c84e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c852:	e7f7      	b.n	800c844 <memmove+0x24>

0800c854 <strncpy>:
 800c854:	b510      	push	{r4, lr}
 800c856:	3901      	subs	r1, #1
 800c858:	4603      	mov	r3, r0
 800c85a:	b132      	cbz	r2, 800c86a <strncpy+0x16>
 800c85c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c860:	f803 4b01 	strb.w	r4, [r3], #1
 800c864:	3a01      	subs	r2, #1
 800c866:	2c00      	cmp	r4, #0
 800c868:	d1f7      	bne.n	800c85a <strncpy+0x6>
 800c86a:	441a      	add	r2, r3
 800c86c:	2100      	movs	r1, #0
 800c86e:	4293      	cmp	r3, r2
 800c870:	d100      	bne.n	800c874 <strncpy+0x20>
 800c872:	bd10      	pop	{r4, pc}
 800c874:	f803 1b01 	strb.w	r1, [r3], #1
 800c878:	e7f9      	b.n	800c86e <strncpy+0x1a>
	...

0800c87c <_localeconv_r>:
 800c87c:	4800      	ldr	r0, [pc, #0]	@ (800c880 <_localeconv_r+0x4>)
 800c87e:	4770      	bx	lr
 800c880:	24000674 	.word	0x24000674

0800c884 <_sbrk_r>:
 800c884:	b538      	push	{r3, r4, r5, lr}
 800c886:	4d06      	ldr	r5, [pc, #24]	@ (800c8a0 <_sbrk_r+0x1c>)
 800c888:	2300      	movs	r3, #0
 800c88a:	4604      	mov	r4, r0
 800c88c:	4608      	mov	r0, r1
 800c88e:	602b      	str	r3, [r5, #0]
 800c890:	f7f4 faf4 	bl	8000e7c <_sbrk>
 800c894:	1c43      	adds	r3, r0, #1
 800c896:	d102      	bne.n	800c89e <_sbrk_r+0x1a>
 800c898:	682b      	ldr	r3, [r5, #0]
 800c89a:	b103      	cbz	r3, 800c89e <_sbrk_r+0x1a>
 800c89c:	6023      	str	r3, [r4, #0]
 800c89e:	bd38      	pop	{r3, r4, r5, pc}
 800c8a0:	24000a88 	.word	0x24000a88

0800c8a4 <__libc_fini_array>:
 800c8a4:	b538      	push	{r3, r4, r5, lr}
 800c8a6:	4d07      	ldr	r5, [pc, #28]	@ (800c8c4 <__libc_fini_array+0x20>)
 800c8a8:	4c07      	ldr	r4, [pc, #28]	@ (800c8c8 <__libc_fini_array+0x24>)
 800c8aa:	1b64      	subs	r4, r4, r5
 800c8ac:	10a4      	asrs	r4, r4, #2
 800c8ae:	b91c      	cbnz	r4, 800c8b8 <__libc_fini_array+0x14>
 800c8b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c8b4:	f002 b95c 	b.w	800eb70 <_fini>
 800c8b8:	3c01      	subs	r4, #1
 800c8ba:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c8be:	4798      	blx	r3
 800c8c0:	e7f5      	b.n	800c8ae <__libc_fini_array+0xa>
 800c8c2:	bf00      	nop
 800c8c4:	0800f388 	.word	0x0800f388
 800c8c8:	0800f38c 	.word	0x0800f38c

0800c8cc <sysconf>:
 800c8cc:	2808      	cmp	r0, #8
 800c8ce:	b508      	push	{r3, lr}
 800c8d0:	d006      	beq.n	800c8e0 <sysconf+0x14>
 800c8d2:	f7fd ffe3 	bl	800a89c <__errno>
 800c8d6:	2316      	movs	r3, #22
 800c8d8:	6003      	str	r3, [r0, #0]
 800c8da:	f04f 30ff 	mov.w	r0, #4294967295
 800c8de:	bd08      	pop	{r3, pc}
 800c8e0:	2080      	movs	r0, #128	@ 0x80
 800c8e2:	e7fc      	b.n	800c8de <sysconf+0x12>

0800c8e4 <memcpy>:
 800c8e4:	440a      	add	r2, r1
 800c8e6:	4291      	cmp	r1, r2
 800c8e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c8ec:	d100      	bne.n	800c8f0 <memcpy+0xc>
 800c8ee:	4770      	bx	lr
 800c8f0:	b510      	push	{r4, lr}
 800c8f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c8fa:	4291      	cmp	r1, r2
 800c8fc:	d1f9      	bne.n	800c8f2 <memcpy+0xe>
 800c8fe:	bd10      	pop	{r4, pc}

0800c900 <frexp>:
 800c900:	2200      	movs	r2, #0
 800c902:	ee10 1a90 	vmov	r1, s1
 800c906:	6002      	str	r2, [r0, #0]
 800c908:	4a15      	ldr	r2, [pc, #84]	@ (800c960 <frexp+0x60>)
 800c90a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c90e:	4293      	cmp	r3, r2
 800c910:	d821      	bhi.n	800c956 <frexp+0x56>
 800c912:	ee10 2a10 	vmov	r2, s0
 800c916:	431a      	orrs	r2, r3
 800c918:	d01d      	beq.n	800c956 <frexp+0x56>
 800c91a:	4a12      	ldr	r2, [pc, #72]	@ (800c964 <frexp+0x64>)
 800c91c:	400a      	ands	r2, r1
 800c91e:	b952      	cbnz	r2, 800c936 <frexp+0x36>
 800c920:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800c958 <frexp+0x58>
 800c924:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c928:	ee10 1a90 	vmov	r1, s1
 800c92c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800c930:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c934:	6002      	str	r2, [r0, #0]
 800c936:	6802      	ldr	r2, [r0, #0]
 800c938:	151b      	asrs	r3, r3, #20
 800c93a:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800c93e:	441a      	add	r2, r3
 800c940:	f36f 511e 	bfc	r1, #20, #11
 800c944:	6002      	str	r2, [r0, #0]
 800c946:	ec53 2b10 	vmov	r2, r3, d0
 800c94a:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 800c94e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c952:	ec43 2b10 	vmov	d0, r2, r3
 800c956:	4770      	bx	lr
 800c958:	00000000 	.word	0x00000000
 800c95c:	43500000 	.word	0x43500000
 800c960:	7fefffff 	.word	0x7fefffff
 800c964:	7ff00000 	.word	0x7ff00000

0800c968 <__register_exitproc>:
 800c968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c96c:	f8df a074 	ldr.w	sl, [pc, #116]	@ 800c9e4 <__register_exitproc+0x7c>
 800c970:	4606      	mov	r6, r0
 800c972:	f8da 0000 	ldr.w	r0, [sl]
 800c976:	4698      	mov	r8, r3
 800c978:	460f      	mov	r7, r1
 800c97a:	4691      	mov	r9, r2
 800c97c:	f7fd ffba 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800c980:	4b16      	ldr	r3, [pc, #88]	@ (800c9dc <__register_exitproc+0x74>)
 800c982:	681c      	ldr	r4, [r3, #0]
 800c984:	b90c      	cbnz	r4, 800c98a <__register_exitproc+0x22>
 800c986:	4c16      	ldr	r4, [pc, #88]	@ (800c9e0 <__register_exitproc+0x78>)
 800c988:	601c      	str	r4, [r3, #0]
 800c98a:	6865      	ldr	r5, [r4, #4]
 800c98c:	f8da 0000 	ldr.w	r0, [sl]
 800c990:	2d1f      	cmp	r5, #31
 800c992:	dd05      	ble.n	800c9a0 <__register_exitproc+0x38>
 800c994:	f7fd ffaf 	bl	800a8f6 <__retarget_lock_release_recursive>
 800c998:	f04f 30ff 	mov.w	r0, #4294967295
 800c99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9a0:	b19e      	cbz	r6, 800c9ca <__register_exitproc+0x62>
 800c9a2:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800c9a6:	2201      	movs	r2, #1
 800c9a8:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800c9ac:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800c9b0:	40aa      	lsls	r2, r5
 800c9b2:	4313      	orrs	r3, r2
 800c9b4:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800c9b8:	2e02      	cmp	r6, #2
 800c9ba:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800c9be:	bf02      	ittt	eq
 800c9c0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800c9c4:	4313      	orreq	r3, r2
 800c9c6:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800c9ca:	1c6b      	adds	r3, r5, #1
 800c9cc:	3502      	adds	r5, #2
 800c9ce:	6063      	str	r3, [r4, #4]
 800c9d0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800c9d4:	f7fd ff8f 	bl	800a8f6 <__retarget_lock_release_recursive>
 800c9d8:	2000      	movs	r0, #0
 800c9da:	e7df      	b.n	800c99c <__register_exitproc+0x34>
 800c9dc:	24000a90 	.word	0x24000a90
 800c9e0:	24000ac8 	.word	0x24000ac8
 800c9e4:	24000170 	.word	0x24000170

0800c9e8 <quorem>:
 800c9e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9ec:	6903      	ldr	r3, [r0, #16]
 800c9ee:	690c      	ldr	r4, [r1, #16]
 800c9f0:	42a3      	cmp	r3, r4
 800c9f2:	4607      	mov	r7, r0
 800c9f4:	db7e      	blt.n	800caf4 <quorem+0x10c>
 800c9f6:	3c01      	subs	r4, #1
 800c9f8:	f101 0814 	add.w	r8, r1, #20
 800c9fc:	00a3      	lsls	r3, r4, #2
 800c9fe:	f100 0514 	add.w	r5, r0, #20
 800ca02:	9300      	str	r3, [sp, #0]
 800ca04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca08:	9301      	str	r3, [sp, #4]
 800ca0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ca0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca12:	3301      	adds	r3, #1
 800ca14:	429a      	cmp	r2, r3
 800ca16:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ca1a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ca1e:	d32e      	bcc.n	800ca7e <quorem+0x96>
 800ca20:	f04f 0a00 	mov.w	sl, #0
 800ca24:	46c4      	mov	ip, r8
 800ca26:	46ae      	mov	lr, r5
 800ca28:	46d3      	mov	fp, sl
 800ca2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ca2e:	b298      	uxth	r0, r3
 800ca30:	fb06 a000 	mla	r0, r6, r0, sl
 800ca34:	0c02      	lsrs	r2, r0, #16
 800ca36:	0c1b      	lsrs	r3, r3, #16
 800ca38:	fb06 2303 	mla	r3, r6, r3, r2
 800ca3c:	f8de 2000 	ldr.w	r2, [lr]
 800ca40:	b280      	uxth	r0, r0
 800ca42:	b292      	uxth	r2, r2
 800ca44:	1a12      	subs	r2, r2, r0
 800ca46:	445a      	add	r2, fp
 800ca48:	f8de 0000 	ldr.w	r0, [lr]
 800ca4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ca56:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ca5a:	b292      	uxth	r2, r2
 800ca5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ca60:	45e1      	cmp	r9, ip
 800ca62:	f84e 2b04 	str.w	r2, [lr], #4
 800ca66:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ca6a:	d2de      	bcs.n	800ca2a <quorem+0x42>
 800ca6c:	9b00      	ldr	r3, [sp, #0]
 800ca6e:	58eb      	ldr	r3, [r5, r3]
 800ca70:	b92b      	cbnz	r3, 800ca7e <quorem+0x96>
 800ca72:	9b01      	ldr	r3, [sp, #4]
 800ca74:	3b04      	subs	r3, #4
 800ca76:	429d      	cmp	r5, r3
 800ca78:	461a      	mov	r2, r3
 800ca7a:	d32f      	bcc.n	800cadc <quorem+0xf4>
 800ca7c:	613c      	str	r4, [r7, #16]
 800ca7e:	4638      	mov	r0, r7
 800ca80:	f000 ffa2 	bl	800d9c8 <__mcmp>
 800ca84:	2800      	cmp	r0, #0
 800ca86:	db25      	blt.n	800cad4 <quorem+0xec>
 800ca88:	4629      	mov	r1, r5
 800ca8a:	2000      	movs	r0, #0
 800ca8c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ca90:	f8d1 c000 	ldr.w	ip, [r1]
 800ca94:	fa1f fe82 	uxth.w	lr, r2
 800ca98:	fa1f f38c 	uxth.w	r3, ip
 800ca9c:	eba3 030e 	sub.w	r3, r3, lr
 800caa0:	4403      	add	r3, r0
 800caa2:	0c12      	lsrs	r2, r2, #16
 800caa4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800caa8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800caac:	b29b      	uxth	r3, r3
 800caae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cab2:	45c1      	cmp	r9, r8
 800cab4:	f841 3b04 	str.w	r3, [r1], #4
 800cab8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cabc:	d2e6      	bcs.n	800ca8c <quorem+0xa4>
 800cabe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cac2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cac6:	b922      	cbnz	r2, 800cad2 <quorem+0xea>
 800cac8:	3b04      	subs	r3, #4
 800caca:	429d      	cmp	r5, r3
 800cacc:	461a      	mov	r2, r3
 800cace:	d30b      	bcc.n	800cae8 <quorem+0x100>
 800cad0:	613c      	str	r4, [r7, #16]
 800cad2:	3601      	adds	r6, #1
 800cad4:	4630      	mov	r0, r6
 800cad6:	b003      	add	sp, #12
 800cad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cadc:	6812      	ldr	r2, [r2, #0]
 800cade:	3b04      	subs	r3, #4
 800cae0:	2a00      	cmp	r2, #0
 800cae2:	d1cb      	bne.n	800ca7c <quorem+0x94>
 800cae4:	3c01      	subs	r4, #1
 800cae6:	e7c6      	b.n	800ca76 <quorem+0x8e>
 800cae8:	6812      	ldr	r2, [r2, #0]
 800caea:	3b04      	subs	r3, #4
 800caec:	2a00      	cmp	r2, #0
 800caee:	d1ef      	bne.n	800cad0 <quorem+0xe8>
 800caf0:	3c01      	subs	r4, #1
 800caf2:	e7ea      	b.n	800caca <quorem+0xe2>
 800caf4:	2000      	movs	r0, #0
 800caf6:	e7ee      	b.n	800cad6 <quorem+0xee>

0800caf8 <_dtoa_r>:
 800caf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cafc:	ed2d 8b02 	vpush	{d8}
 800cb00:	b091      	sub	sp, #68	@ 0x44
 800cb02:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cb06:	9107      	str	r1, [sp, #28]
 800cb08:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800cb0a:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800cb0c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb0e:	ec55 4b10 	vmov	r4, r5, d0
 800cb12:	4681      	mov	r9, r0
 800cb14:	930d      	str	r3, [sp, #52]	@ 0x34
 800cb16:	b149      	cbz	r1, 800cb2c <_dtoa_r+0x34>
 800cb18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cb1a:	604a      	str	r2, [r1, #4]
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	4093      	lsls	r3, r2
 800cb20:	608b      	str	r3, [r1, #8]
 800cb22:	f000 fd52 	bl	800d5ca <_Bfree>
 800cb26:	2300      	movs	r3, #0
 800cb28:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 800cb2c:	1e2b      	subs	r3, r5, #0
 800cb2e:	bfbb      	ittet	lt
 800cb30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cb34:	9303      	strlt	r3, [sp, #12]
 800cb36:	2300      	movge	r3, #0
 800cb38:	2201      	movlt	r2, #1
 800cb3a:	bfac      	ite	ge
 800cb3c:	6033      	strge	r3, [r6, #0]
 800cb3e:	6032      	strlt	r2, [r6, #0]
 800cb40:	4b8f      	ldr	r3, [pc, #572]	@ (800cd80 <_dtoa_r+0x288>)
 800cb42:	9e03      	ldr	r6, [sp, #12]
 800cb44:	43b3      	bics	r3, r6
 800cb46:	d114      	bne.n	800cb72 <_dtoa_r+0x7a>
 800cb48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cb4e:	6013      	str	r3, [r2, #0]
 800cb50:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800cb54:	4323      	orrs	r3, r4
 800cb56:	f000 84e5 	beq.w	800d524 <_dtoa_r+0xa2c>
 800cb5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cb5c:	4f89      	ldr	r7, [pc, #548]	@ (800cd84 <_dtoa_r+0x28c>)
 800cb5e:	b113      	cbz	r3, 800cb66 <_dtoa_r+0x6e>
 800cb60:	1cfb      	adds	r3, r7, #3
 800cb62:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cb64:	6013      	str	r3, [r2, #0]
 800cb66:	4638      	mov	r0, r7
 800cb68:	b011      	add	sp, #68	@ 0x44
 800cb6a:	ecbd 8b02 	vpop	{d8}
 800cb6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb72:	ed9d 8b02 	vldr	d8, [sp, #8]
 800cb76:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cb7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb7e:	d109      	bne.n	800cb94 <_dtoa_r+0x9c>
 800cb80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cb82:	2301      	movs	r3, #1
 800cb84:	6013      	str	r3, [r2, #0]
 800cb86:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cb88:	b113      	cbz	r3, 800cb90 <_dtoa_r+0x98>
 800cb8a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cb8c:	4b7e      	ldr	r3, [pc, #504]	@ (800cd88 <_dtoa_r+0x290>)
 800cb8e:	6013      	str	r3, [r2, #0]
 800cb90:	4f7e      	ldr	r7, [pc, #504]	@ (800cd8c <_dtoa_r+0x294>)
 800cb92:	e7e8      	b.n	800cb66 <_dtoa_r+0x6e>
 800cb94:	aa0e      	add	r2, sp, #56	@ 0x38
 800cb96:	a90f      	add	r1, sp, #60	@ 0x3c
 800cb98:	4648      	mov	r0, r9
 800cb9a:	eeb0 0b48 	vmov.f64	d0, d8
 800cb9e:	f000 ffc3 	bl	800db28 <__d2b>
 800cba2:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800cba6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cba8:	9001      	str	r0, [sp, #4]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d045      	beq.n	800cc3a <_dtoa_r+0x142>
 800cbae:	eeb0 7b48 	vmov.f64	d7, d8
 800cbb2:	ee18 1a90 	vmov	r1, s17
 800cbb6:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cbba:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800cbbe:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800cbc2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800cbc6:	2500      	movs	r5, #0
 800cbc8:	ee07 1a90 	vmov	s15, r1
 800cbcc:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800cbd0:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 800cd68 <_dtoa_r+0x270>
 800cbd4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cbd8:	ed9f 6b65 	vldr	d6, [pc, #404]	@ 800cd70 <_dtoa_r+0x278>
 800cbdc:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cbe0:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 800cd78 <_dtoa_r+0x280>
 800cbe4:	ee07 3a90 	vmov	s15, r3
 800cbe8:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cbec:	eeb0 7b46 	vmov.f64	d7, d6
 800cbf0:	eea4 7b05 	vfma.f64	d7, d4, d5
 800cbf4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cbf8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cbfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc00:	ee16 8a90 	vmov	r8, s13
 800cc04:	d508      	bpl.n	800cc18 <_dtoa_r+0x120>
 800cc06:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800cc0a:	eeb4 6b47 	vcmp.f64	d6, d7
 800cc0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc12:	bf18      	it	ne
 800cc14:	f108 38ff 	addne.w	r8, r8, #4294967295
 800cc18:	f1b8 0f16 	cmp.w	r8, #22
 800cc1c:	d82b      	bhi.n	800cc76 <_dtoa_r+0x17e>
 800cc1e:	495c      	ldr	r1, [pc, #368]	@ (800cd90 <_dtoa_r+0x298>)
 800cc20:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800cc24:	ed91 7b00 	vldr	d7, [r1]
 800cc28:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cc2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc30:	d501      	bpl.n	800cc36 <_dtoa_r+0x13e>
 800cc32:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc36:	2100      	movs	r1, #0
 800cc38:	e01e      	b.n	800cc78 <_dtoa_r+0x180>
 800cc3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc3c:	4413      	add	r3, r2
 800cc3e:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800cc42:	2920      	cmp	r1, #32
 800cc44:	bfc1      	itttt	gt
 800cc46:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800cc4a:	408e      	lslgt	r6, r1
 800cc4c:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800cc50:	fa24 f101 	lsrgt.w	r1, r4, r1
 800cc54:	bfd6      	itet	le
 800cc56:	f1c1 0120 	rsble	r1, r1, #32
 800cc5a:	4331      	orrgt	r1, r6
 800cc5c:	fa04 f101 	lslle.w	r1, r4, r1
 800cc60:	ee07 1a90 	vmov	s15, r1
 800cc64:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cc68:	3b01      	subs	r3, #1
 800cc6a:	ee17 1a90 	vmov	r1, s15
 800cc6e:	2501      	movs	r5, #1
 800cc70:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800cc74:	e7a8      	b.n	800cbc8 <_dtoa_r+0xd0>
 800cc76:	2101      	movs	r1, #1
 800cc78:	1ad2      	subs	r2, r2, r3
 800cc7a:	1e53      	subs	r3, r2, #1
 800cc7c:	9306      	str	r3, [sp, #24]
 800cc7e:	bf45      	ittet	mi
 800cc80:	f1c2 0301 	rsbmi	r3, r2, #1
 800cc84:	9304      	strmi	r3, [sp, #16]
 800cc86:	2300      	movpl	r3, #0
 800cc88:	2300      	movmi	r3, #0
 800cc8a:	bf4c      	ite	mi
 800cc8c:	9306      	strmi	r3, [sp, #24]
 800cc8e:	9304      	strpl	r3, [sp, #16]
 800cc90:	f1b8 0f00 	cmp.w	r8, #0
 800cc94:	910c      	str	r1, [sp, #48]	@ 0x30
 800cc96:	db18      	blt.n	800ccca <_dtoa_r+0x1d2>
 800cc98:	9b06      	ldr	r3, [sp, #24]
 800cc9a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800cc9e:	4443      	add	r3, r8
 800cca0:	9306      	str	r3, [sp, #24]
 800cca2:	2300      	movs	r3, #0
 800cca4:	9a07      	ldr	r2, [sp, #28]
 800cca6:	2a09      	cmp	r2, #9
 800cca8:	d846      	bhi.n	800cd38 <_dtoa_r+0x240>
 800ccaa:	2a05      	cmp	r2, #5
 800ccac:	bfc4      	itt	gt
 800ccae:	3a04      	subgt	r2, #4
 800ccb0:	9207      	strgt	r2, [sp, #28]
 800ccb2:	9a07      	ldr	r2, [sp, #28]
 800ccb4:	f1a2 0202 	sub.w	r2, r2, #2
 800ccb8:	bfcc      	ite	gt
 800ccba:	2400      	movgt	r4, #0
 800ccbc:	2401      	movle	r4, #1
 800ccbe:	2a03      	cmp	r2, #3
 800ccc0:	d845      	bhi.n	800cd4e <_dtoa_r+0x256>
 800ccc2:	e8df f002 	tbb	[pc, r2]
 800ccc6:	3735      	.short	0x3735
 800ccc8:	0b17      	.short	0x0b17
 800ccca:	9b04      	ldr	r3, [sp, #16]
 800cccc:	2200      	movs	r2, #0
 800ccce:	eba3 0308 	sub.w	r3, r3, r8
 800ccd2:	9304      	str	r3, [sp, #16]
 800ccd4:	920a      	str	r2, [sp, #40]	@ 0x28
 800ccd6:	f1c8 0300 	rsb	r3, r8, #0
 800ccda:	e7e3      	b.n	800cca4 <_dtoa_r+0x1ac>
 800ccdc:	2201      	movs	r2, #1
 800ccde:	9208      	str	r2, [sp, #32]
 800cce0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cce2:	eb08 0b02 	add.w	fp, r8, r2
 800cce6:	f10b 0a01 	add.w	sl, fp, #1
 800ccea:	4652      	mov	r2, sl
 800ccec:	2a01      	cmp	r2, #1
 800ccee:	bfb8      	it	lt
 800ccf0:	2201      	movlt	r2, #1
 800ccf2:	e006      	b.n	800cd02 <_dtoa_r+0x20a>
 800ccf4:	2201      	movs	r2, #1
 800ccf6:	9208      	str	r2, [sp, #32]
 800ccf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccfa:	2a00      	cmp	r2, #0
 800ccfc:	dd2a      	ble.n	800cd54 <_dtoa_r+0x25c>
 800ccfe:	4693      	mov	fp, r2
 800cd00:	4692      	mov	sl, r2
 800cd02:	2100      	movs	r1, #0
 800cd04:	2004      	movs	r0, #4
 800cd06:	f100 0614 	add.w	r6, r0, #20
 800cd0a:	4296      	cmp	r6, r2
 800cd0c:	d929      	bls.n	800cd62 <_dtoa_r+0x26a>
 800cd0e:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 800cd12:	4648      	mov	r0, r9
 800cd14:	9305      	str	r3, [sp, #20]
 800cd16:	f000 fc33 	bl	800d580 <_Balloc>
 800cd1a:	9b05      	ldr	r3, [sp, #20]
 800cd1c:	4607      	mov	r7, r0
 800cd1e:	2800      	cmp	r0, #0
 800cd20:	d13c      	bne.n	800cd9c <_dtoa_r+0x2a4>
 800cd22:	4b1c      	ldr	r3, [pc, #112]	@ (800cd94 <_dtoa_r+0x29c>)
 800cd24:	4602      	mov	r2, r0
 800cd26:	f240 11af 	movw	r1, #431	@ 0x1af
 800cd2a:	481b      	ldr	r0, [pc, #108]	@ (800cd98 <_dtoa_r+0x2a0>)
 800cd2c:	f001 f982 	bl	800e034 <__assert_func>
 800cd30:	2200      	movs	r2, #0
 800cd32:	e7e0      	b.n	800ccf6 <_dtoa_r+0x1fe>
 800cd34:	2200      	movs	r2, #0
 800cd36:	e7d2      	b.n	800ccde <_dtoa_r+0x1e6>
 800cd38:	2401      	movs	r4, #1
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800cd40:	f04f 3bff 	mov.w	fp, #4294967295
 800cd44:	2100      	movs	r1, #0
 800cd46:	46da      	mov	sl, fp
 800cd48:	2212      	movs	r2, #18
 800cd4a:	9109      	str	r1, [sp, #36]	@ 0x24
 800cd4c:	e7d9      	b.n	800cd02 <_dtoa_r+0x20a>
 800cd4e:	2201      	movs	r2, #1
 800cd50:	9208      	str	r2, [sp, #32]
 800cd52:	e7f5      	b.n	800cd40 <_dtoa_r+0x248>
 800cd54:	f04f 0b01 	mov.w	fp, #1
 800cd58:	46da      	mov	sl, fp
 800cd5a:	465a      	mov	r2, fp
 800cd5c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800cd60:	e7cf      	b.n	800cd02 <_dtoa_r+0x20a>
 800cd62:	3101      	adds	r1, #1
 800cd64:	0040      	lsls	r0, r0, #1
 800cd66:	e7ce      	b.n	800cd06 <_dtoa_r+0x20e>
 800cd68:	636f4361 	.word	0x636f4361
 800cd6c:	3fd287a7 	.word	0x3fd287a7
 800cd70:	8b60c8b3 	.word	0x8b60c8b3
 800cd74:	3fc68a28 	.word	0x3fc68a28
 800cd78:	509f79fb 	.word	0x509f79fb
 800cd7c:	3fd34413 	.word	0x3fd34413
 800cd80:	7ff00000 	.word	0x7ff00000
 800cd84:	0800f024 	.word	0x0800f024
 800cd88:	0800f01a 	.word	0x0800f01a
 800cd8c:	0800f019 	.word	0x0800f019
 800cd90:	0800f188 	.word	0x0800f188
 800cd94:	0800f028 	.word	0x0800f028
 800cd98:	0800f039 	.word	0x0800f039
 800cd9c:	f1ba 0f0e 	cmp.w	sl, #14
 800cda0:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 800cda4:	d86e      	bhi.n	800ce84 <_dtoa_r+0x38c>
 800cda6:	2c00      	cmp	r4, #0
 800cda8:	d06c      	beq.n	800ce84 <_dtoa_r+0x38c>
 800cdaa:	f1b8 0f00 	cmp.w	r8, #0
 800cdae:	f340 80b4 	ble.w	800cf1a <_dtoa_r+0x422>
 800cdb2:	4ac9      	ldr	r2, [pc, #804]	@ (800d0d8 <_dtoa_r+0x5e0>)
 800cdb4:	f008 010f 	and.w	r1, r8, #15
 800cdb8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800cdbc:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800cdc0:	ed92 7b00 	vldr	d7, [r2]
 800cdc4:	ea4f 1128 	mov.w	r1, r8, asr #4
 800cdc8:	f000 809b 	beq.w	800cf02 <_dtoa_r+0x40a>
 800cdcc:	4ac3      	ldr	r2, [pc, #780]	@ (800d0dc <_dtoa_r+0x5e4>)
 800cdce:	ed92 6b08 	vldr	d6, [r2, #32]
 800cdd2:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800cdd6:	ed8d 6b02 	vstr	d6, [sp, #8]
 800cdda:	f001 010f 	and.w	r1, r1, #15
 800cdde:	2203      	movs	r2, #3
 800cde0:	48be      	ldr	r0, [pc, #760]	@ (800d0dc <_dtoa_r+0x5e4>)
 800cde2:	2900      	cmp	r1, #0
 800cde4:	f040 808f 	bne.w	800cf06 <_dtoa_r+0x40e>
 800cde8:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cdec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800cdf0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cdf4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cdf6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cdfa:	2900      	cmp	r1, #0
 800cdfc:	f000 80b3 	beq.w	800cf66 <_dtoa_r+0x46e>
 800ce00:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ce04:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ce08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce0c:	f140 80ab 	bpl.w	800cf66 <_dtoa_r+0x46e>
 800ce10:	f1ba 0f00 	cmp.w	sl, #0
 800ce14:	f000 80a7 	beq.w	800cf66 <_dtoa_r+0x46e>
 800ce18:	f1bb 0f00 	cmp.w	fp, #0
 800ce1c:	dd30      	ble.n	800ce80 <_dtoa_r+0x388>
 800ce1e:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ce22:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ce26:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ce2a:	f108 31ff 	add.w	r1, r8, #4294967295
 800ce2e:	9105      	str	r1, [sp, #20]
 800ce30:	3201      	adds	r2, #1
 800ce32:	465c      	mov	r4, fp
 800ce34:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ce38:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800ce3c:	ee07 2a90 	vmov	s15, r2
 800ce40:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ce44:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ce48:	ee15 2a90 	vmov	r2, s11
 800ce4c:	ec51 0b15 	vmov	r0, r1, d5
 800ce50:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800ce54:	2c00      	cmp	r4, #0
 800ce56:	f040 808a 	bne.w	800cf6e <_dtoa_r+0x476>
 800ce5a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ce5e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ce62:	ec41 0b17 	vmov	d7, r0, r1
 800ce66:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ce6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce6e:	f300 826b 	bgt.w	800d348 <_dtoa_r+0x850>
 800ce72:	eeb1 7b47 	vneg.f64	d7, d7
 800ce76:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ce7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce7e:	d423      	bmi.n	800cec8 <_dtoa_r+0x3d0>
 800ce80:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ce84:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ce86:	2a00      	cmp	r2, #0
 800ce88:	f2c0 812a 	blt.w	800d0e0 <_dtoa_r+0x5e8>
 800ce8c:	f1b8 0f0e 	cmp.w	r8, #14
 800ce90:	f300 8126 	bgt.w	800d0e0 <_dtoa_r+0x5e8>
 800ce94:	4b90      	ldr	r3, [pc, #576]	@ (800d0d8 <_dtoa_r+0x5e0>)
 800ce96:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ce9a:	ed93 6b00 	vldr	d6, [r3]
 800ce9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	f280 80c8 	bge.w	800d036 <_dtoa_r+0x53e>
 800cea6:	f1ba 0f00 	cmp.w	sl, #0
 800ceaa:	f300 80c4 	bgt.w	800d036 <_dtoa_r+0x53e>
 800ceae:	d10b      	bne.n	800cec8 <_dtoa_r+0x3d0>
 800ceb0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ceb4:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ceb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cebc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cec4:	f2c0 823d 	blt.w	800d342 <_dtoa_r+0x84a>
 800cec8:	2400      	movs	r4, #0
 800ceca:	4625      	mov	r5, r4
 800cecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cece:	43db      	mvns	r3, r3
 800ced0:	9305      	str	r3, [sp, #20]
 800ced2:	463e      	mov	r6, r7
 800ced4:	f04f 0800 	mov.w	r8, #0
 800ced8:	4621      	mov	r1, r4
 800ceda:	4648      	mov	r0, r9
 800cedc:	f000 fb75 	bl	800d5ca <_Bfree>
 800cee0:	2d00      	cmp	r5, #0
 800cee2:	f000 80a2 	beq.w	800d02a <_dtoa_r+0x532>
 800cee6:	f1b8 0f00 	cmp.w	r8, #0
 800ceea:	d005      	beq.n	800cef8 <_dtoa_r+0x400>
 800ceec:	45a8      	cmp	r8, r5
 800ceee:	d003      	beq.n	800cef8 <_dtoa_r+0x400>
 800cef0:	4641      	mov	r1, r8
 800cef2:	4648      	mov	r0, r9
 800cef4:	f000 fb69 	bl	800d5ca <_Bfree>
 800cef8:	4629      	mov	r1, r5
 800cefa:	4648      	mov	r0, r9
 800cefc:	f000 fb65 	bl	800d5ca <_Bfree>
 800cf00:	e093      	b.n	800d02a <_dtoa_r+0x532>
 800cf02:	2202      	movs	r2, #2
 800cf04:	e76c      	b.n	800cde0 <_dtoa_r+0x2e8>
 800cf06:	07cc      	lsls	r4, r1, #31
 800cf08:	d504      	bpl.n	800cf14 <_dtoa_r+0x41c>
 800cf0a:	ed90 6b00 	vldr	d6, [r0]
 800cf0e:	3201      	adds	r2, #1
 800cf10:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf14:	1049      	asrs	r1, r1, #1
 800cf16:	3008      	adds	r0, #8
 800cf18:	e763      	b.n	800cde2 <_dtoa_r+0x2ea>
 800cf1a:	d022      	beq.n	800cf62 <_dtoa_r+0x46a>
 800cf1c:	f1c8 0100 	rsb	r1, r8, #0
 800cf20:	4a6d      	ldr	r2, [pc, #436]	@ (800d0d8 <_dtoa_r+0x5e0>)
 800cf22:	f001 000f 	and.w	r0, r1, #15
 800cf26:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800cf2a:	ed92 7b00 	vldr	d7, [r2]
 800cf2e:	ee28 7b07 	vmul.f64	d7, d8, d7
 800cf32:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf36:	4869      	ldr	r0, [pc, #420]	@ (800d0dc <_dtoa_r+0x5e4>)
 800cf38:	1109      	asrs	r1, r1, #4
 800cf3a:	2400      	movs	r4, #0
 800cf3c:	2202      	movs	r2, #2
 800cf3e:	b929      	cbnz	r1, 800cf4c <_dtoa_r+0x454>
 800cf40:	2c00      	cmp	r4, #0
 800cf42:	f43f af57 	beq.w	800cdf4 <_dtoa_r+0x2fc>
 800cf46:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cf4a:	e753      	b.n	800cdf4 <_dtoa_r+0x2fc>
 800cf4c:	07ce      	lsls	r6, r1, #31
 800cf4e:	d505      	bpl.n	800cf5c <_dtoa_r+0x464>
 800cf50:	ed90 6b00 	vldr	d6, [r0]
 800cf54:	3201      	adds	r2, #1
 800cf56:	2401      	movs	r4, #1
 800cf58:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf5c:	1049      	asrs	r1, r1, #1
 800cf5e:	3008      	adds	r0, #8
 800cf60:	e7ed      	b.n	800cf3e <_dtoa_r+0x446>
 800cf62:	2202      	movs	r2, #2
 800cf64:	e746      	b.n	800cdf4 <_dtoa_r+0x2fc>
 800cf66:	f8cd 8014 	str.w	r8, [sp, #20]
 800cf6a:	4654      	mov	r4, sl
 800cf6c:	e762      	b.n	800ce34 <_dtoa_r+0x33c>
 800cf6e:	4a5a      	ldr	r2, [pc, #360]	@ (800d0d8 <_dtoa_r+0x5e0>)
 800cf70:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800cf74:	ed12 4b02 	vldr	d4, [r2, #-8]
 800cf78:	9a08      	ldr	r2, [sp, #32]
 800cf7a:	ec41 0b17 	vmov	d7, r0, r1
 800cf7e:	443c      	add	r4, r7
 800cf80:	b34a      	cbz	r2, 800cfd6 <_dtoa_r+0x4de>
 800cf82:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800cf86:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800cf8a:	463e      	mov	r6, r7
 800cf8c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800cf90:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800cf94:	ee35 7b47 	vsub.f64	d7, d5, d7
 800cf98:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800cf9c:	ee14 2a90 	vmov	r2, s9
 800cfa0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800cfa4:	3230      	adds	r2, #48	@ 0x30
 800cfa6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cfaa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cfae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfb2:	f806 2b01 	strb.w	r2, [r6], #1
 800cfb6:	d438      	bmi.n	800d02a <_dtoa_r+0x532>
 800cfb8:	ee32 5b46 	vsub.f64	d5, d2, d6
 800cfbc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800cfc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfc4:	d46e      	bmi.n	800d0a4 <_dtoa_r+0x5ac>
 800cfc6:	42a6      	cmp	r6, r4
 800cfc8:	f43f af5a 	beq.w	800ce80 <_dtoa_r+0x388>
 800cfcc:	ee27 7b03 	vmul.f64	d7, d7, d3
 800cfd0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800cfd4:	e7e0      	b.n	800cf98 <_dtoa_r+0x4a0>
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	463e      	mov	r6, r7
 800cfda:	ee27 7b04 	vmul.f64	d7, d7, d4
 800cfde:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800cfe2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800cfe6:	ee14 2a90 	vmov	r2, s9
 800cfea:	3230      	adds	r2, #48	@ 0x30
 800cfec:	f806 2b01 	strb.w	r2, [r6], #1
 800cff0:	42a6      	cmp	r6, r4
 800cff2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800cff6:	ee36 6b45 	vsub.f64	d6, d6, d5
 800cffa:	d119      	bne.n	800d030 <_dtoa_r+0x538>
 800cffc:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d000:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d004:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d00c:	dc4a      	bgt.n	800d0a4 <_dtoa_r+0x5ac>
 800d00e:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d012:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d01a:	f57f af31 	bpl.w	800ce80 <_dtoa_r+0x388>
 800d01e:	460e      	mov	r6, r1
 800d020:	3901      	subs	r1, #1
 800d022:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d026:	2b30      	cmp	r3, #48	@ 0x30
 800d028:	d0f9      	beq.n	800d01e <_dtoa_r+0x526>
 800d02a:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d02e:	e027      	b.n	800d080 <_dtoa_r+0x588>
 800d030:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d034:	e7d5      	b.n	800cfe2 <_dtoa_r+0x4ea>
 800d036:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d03a:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d03e:	463e      	mov	r6, r7
 800d040:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d044:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d048:	ee15 3a10 	vmov	r3, s10
 800d04c:	3330      	adds	r3, #48	@ 0x30
 800d04e:	f806 3b01 	strb.w	r3, [r6], #1
 800d052:	1bf3      	subs	r3, r6, r7
 800d054:	459a      	cmp	sl, r3
 800d056:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d05a:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d05e:	d132      	bne.n	800d0c6 <_dtoa_r+0x5ce>
 800d060:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d064:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d06c:	dc18      	bgt.n	800d0a0 <_dtoa_r+0x5a8>
 800d06e:	eeb4 7b46 	vcmp.f64	d7, d6
 800d072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d076:	d103      	bne.n	800d080 <_dtoa_r+0x588>
 800d078:	ee15 3a10 	vmov	r3, s10
 800d07c:	07db      	lsls	r3, r3, #31
 800d07e:	d40f      	bmi.n	800d0a0 <_dtoa_r+0x5a8>
 800d080:	9901      	ldr	r1, [sp, #4]
 800d082:	4648      	mov	r0, r9
 800d084:	f000 faa1 	bl	800d5ca <_Bfree>
 800d088:	2300      	movs	r3, #0
 800d08a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d08c:	7033      	strb	r3, [r6, #0]
 800d08e:	f108 0301 	add.w	r3, r8, #1
 800d092:	6013      	str	r3, [r2, #0]
 800d094:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d096:	2b00      	cmp	r3, #0
 800d098:	f43f ad65 	beq.w	800cb66 <_dtoa_r+0x6e>
 800d09c:	601e      	str	r6, [r3, #0]
 800d09e:	e562      	b.n	800cb66 <_dtoa_r+0x6e>
 800d0a0:	f8cd 8014 	str.w	r8, [sp, #20]
 800d0a4:	4633      	mov	r3, r6
 800d0a6:	461e      	mov	r6, r3
 800d0a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d0ac:	2a39      	cmp	r2, #57	@ 0x39
 800d0ae:	d106      	bne.n	800d0be <_dtoa_r+0x5c6>
 800d0b0:	429f      	cmp	r7, r3
 800d0b2:	d1f8      	bne.n	800d0a6 <_dtoa_r+0x5ae>
 800d0b4:	9a05      	ldr	r2, [sp, #20]
 800d0b6:	3201      	adds	r2, #1
 800d0b8:	9205      	str	r2, [sp, #20]
 800d0ba:	2230      	movs	r2, #48	@ 0x30
 800d0bc:	703a      	strb	r2, [r7, #0]
 800d0be:	781a      	ldrb	r2, [r3, #0]
 800d0c0:	3201      	adds	r2, #1
 800d0c2:	701a      	strb	r2, [r3, #0]
 800d0c4:	e7b1      	b.n	800d02a <_dtoa_r+0x532>
 800d0c6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d0ca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0d2:	d1b5      	bne.n	800d040 <_dtoa_r+0x548>
 800d0d4:	e7d4      	b.n	800d080 <_dtoa_r+0x588>
 800d0d6:	bf00      	nop
 800d0d8:	0800f188 	.word	0x0800f188
 800d0dc:	0800f160 	.word	0x0800f160
 800d0e0:	9908      	ldr	r1, [sp, #32]
 800d0e2:	2900      	cmp	r1, #0
 800d0e4:	f000 80e9 	beq.w	800d2ba <_dtoa_r+0x7c2>
 800d0e8:	9907      	ldr	r1, [sp, #28]
 800d0ea:	2901      	cmp	r1, #1
 800d0ec:	f300 80cb 	bgt.w	800d286 <_dtoa_r+0x78e>
 800d0f0:	2d00      	cmp	r5, #0
 800d0f2:	f000 80c4 	beq.w	800d27e <_dtoa_r+0x786>
 800d0f6:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d0fa:	9e04      	ldr	r6, [sp, #16]
 800d0fc:	461c      	mov	r4, r3
 800d0fe:	9305      	str	r3, [sp, #20]
 800d100:	9b04      	ldr	r3, [sp, #16]
 800d102:	4413      	add	r3, r2
 800d104:	9304      	str	r3, [sp, #16]
 800d106:	9b06      	ldr	r3, [sp, #24]
 800d108:	2101      	movs	r1, #1
 800d10a:	4413      	add	r3, r2
 800d10c:	4648      	mov	r0, r9
 800d10e:	9306      	str	r3, [sp, #24]
 800d110:	f000 faf6 	bl	800d700 <__i2b>
 800d114:	9b05      	ldr	r3, [sp, #20]
 800d116:	4605      	mov	r5, r0
 800d118:	b166      	cbz	r6, 800d134 <_dtoa_r+0x63c>
 800d11a:	9a06      	ldr	r2, [sp, #24]
 800d11c:	2a00      	cmp	r2, #0
 800d11e:	dd09      	ble.n	800d134 <_dtoa_r+0x63c>
 800d120:	42b2      	cmp	r2, r6
 800d122:	9904      	ldr	r1, [sp, #16]
 800d124:	bfa8      	it	ge
 800d126:	4632      	movge	r2, r6
 800d128:	1a89      	subs	r1, r1, r2
 800d12a:	9104      	str	r1, [sp, #16]
 800d12c:	9906      	ldr	r1, [sp, #24]
 800d12e:	1ab6      	subs	r6, r6, r2
 800d130:	1a8a      	subs	r2, r1, r2
 800d132:	9206      	str	r2, [sp, #24]
 800d134:	b30b      	cbz	r3, 800d17a <_dtoa_r+0x682>
 800d136:	9a08      	ldr	r2, [sp, #32]
 800d138:	2a00      	cmp	r2, #0
 800d13a:	f000 80c5 	beq.w	800d2c8 <_dtoa_r+0x7d0>
 800d13e:	2c00      	cmp	r4, #0
 800d140:	f000 80bf 	beq.w	800d2c2 <_dtoa_r+0x7ca>
 800d144:	4629      	mov	r1, r5
 800d146:	4622      	mov	r2, r4
 800d148:	4648      	mov	r0, r9
 800d14a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d14c:	f000 fb90 	bl	800d870 <__pow5mult>
 800d150:	9a01      	ldr	r2, [sp, #4]
 800d152:	4601      	mov	r1, r0
 800d154:	4605      	mov	r5, r0
 800d156:	4648      	mov	r0, r9
 800d158:	f000 fae8 	bl	800d72c <__multiply>
 800d15c:	9901      	ldr	r1, [sp, #4]
 800d15e:	9005      	str	r0, [sp, #20]
 800d160:	4648      	mov	r0, r9
 800d162:	f000 fa32 	bl	800d5ca <_Bfree>
 800d166:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d168:	1b1b      	subs	r3, r3, r4
 800d16a:	f000 80b0 	beq.w	800d2ce <_dtoa_r+0x7d6>
 800d16e:	9905      	ldr	r1, [sp, #20]
 800d170:	461a      	mov	r2, r3
 800d172:	4648      	mov	r0, r9
 800d174:	f000 fb7c 	bl	800d870 <__pow5mult>
 800d178:	9001      	str	r0, [sp, #4]
 800d17a:	2101      	movs	r1, #1
 800d17c:	4648      	mov	r0, r9
 800d17e:	f000 fabf 	bl	800d700 <__i2b>
 800d182:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d184:	4604      	mov	r4, r0
 800d186:	2b00      	cmp	r3, #0
 800d188:	f000 81d5 	beq.w	800d536 <_dtoa_r+0xa3e>
 800d18c:	461a      	mov	r2, r3
 800d18e:	4601      	mov	r1, r0
 800d190:	4648      	mov	r0, r9
 800d192:	f000 fb6d 	bl	800d870 <__pow5mult>
 800d196:	9b07      	ldr	r3, [sp, #28]
 800d198:	2b01      	cmp	r3, #1
 800d19a:	4604      	mov	r4, r0
 800d19c:	f300 80a0 	bgt.w	800d2e0 <_dtoa_r+0x7e8>
 800d1a0:	9b02      	ldr	r3, [sp, #8]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	f040 8096 	bne.w	800d2d4 <_dtoa_r+0x7dc>
 800d1a8:	9b03      	ldr	r3, [sp, #12]
 800d1aa:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d1ae:	2a00      	cmp	r2, #0
 800d1b0:	f040 8092 	bne.w	800d2d8 <_dtoa_r+0x7e0>
 800d1b4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d1b8:	0d12      	lsrs	r2, r2, #20
 800d1ba:	0512      	lsls	r2, r2, #20
 800d1bc:	2a00      	cmp	r2, #0
 800d1be:	f000 808d 	beq.w	800d2dc <_dtoa_r+0x7e4>
 800d1c2:	9b04      	ldr	r3, [sp, #16]
 800d1c4:	3301      	adds	r3, #1
 800d1c6:	9304      	str	r3, [sp, #16]
 800d1c8:	9b06      	ldr	r3, [sp, #24]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	9306      	str	r3, [sp, #24]
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	f000 81b4 	beq.w	800d542 <_dtoa_r+0xa4a>
 800d1da:	6922      	ldr	r2, [r4, #16]
 800d1dc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d1e0:	6910      	ldr	r0, [r2, #16]
 800d1e2:	f000 fa41 	bl	800d668 <__hi0bits>
 800d1e6:	f1c0 0020 	rsb	r0, r0, #32
 800d1ea:	9b06      	ldr	r3, [sp, #24]
 800d1ec:	4418      	add	r0, r3
 800d1ee:	f010 001f 	ands.w	r0, r0, #31
 800d1f2:	f000 8081 	beq.w	800d2f8 <_dtoa_r+0x800>
 800d1f6:	f1c0 0220 	rsb	r2, r0, #32
 800d1fa:	2a04      	cmp	r2, #4
 800d1fc:	dd73      	ble.n	800d2e6 <_dtoa_r+0x7ee>
 800d1fe:	9b04      	ldr	r3, [sp, #16]
 800d200:	f1c0 001c 	rsb	r0, r0, #28
 800d204:	4403      	add	r3, r0
 800d206:	9304      	str	r3, [sp, #16]
 800d208:	9b06      	ldr	r3, [sp, #24]
 800d20a:	4406      	add	r6, r0
 800d20c:	4403      	add	r3, r0
 800d20e:	9306      	str	r3, [sp, #24]
 800d210:	9b04      	ldr	r3, [sp, #16]
 800d212:	2b00      	cmp	r3, #0
 800d214:	dd05      	ble.n	800d222 <_dtoa_r+0x72a>
 800d216:	9901      	ldr	r1, [sp, #4]
 800d218:	461a      	mov	r2, r3
 800d21a:	4648      	mov	r0, r9
 800d21c:	f000 fb68 	bl	800d8f0 <__lshift>
 800d220:	9001      	str	r0, [sp, #4]
 800d222:	9b06      	ldr	r3, [sp, #24]
 800d224:	2b00      	cmp	r3, #0
 800d226:	dd05      	ble.n	800d234 <_dtoa_r+0x73c>
 800d228:	4621      	mov	r1, r4
 800d22a:	461a      	mov	r2, r3
 800d22c:	4648      	mov	r0, r9
 800d22e:	f000 fb5f 	bl	800d8f0 <__lshift>
 800d232:	4604      	mov	r4, r0
 800d234:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d236:	2b00      	cmp	r3, #0
 800d238:	d060      	beq.n	800d2fc <_dtoa_r+0x804>
 800d23a:	9801      	ldr	r0, [sp, #4]
 800d23c:	4621      	mov	r1, r4
 800d23e:	f000 fbc3 	bl	800d9c8 <__mcmp>
 800d242:	2800      	cmp	r0, #0
 800d244:	da5a      	bge.n	800d2fc <_dtoa_r+0x804>
 800d246:	f108 33ff 	add.w	r3, r8, #4294967295
 800d24a:	9305      	str	r3, [sp, #20]
 800d24c:	9901      	ldr	r1, [sp, #4]
 800d24e:	2300      	movs	r3, #0
 800d250:	220a      	movs	r2, #10
 800d252:	4648      	mov	r0, r9
 800d254:	f000 f9c2 	bl	800d5dc <__multadd>
 800d258:	9b08      	ldr	r3, [sp, #32]
 800d25a:	9001      	str	r0, [sp, #4]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	f000 8172 	beq.w	800d546 <_dtoa_r+0xa4e>
 800d262:	4629      	mov	r1, r5
 800d264:	2300      	movs	r3, #0
 800d266:	220a      	movs	r2, #10
 800d268:	4648      	mov	r0, r9
 800d26a:	f000 f9b7 	bl	800d5dc <__multadd>
 800d26e:	f1bb 0f00 	cmp.w	fp, #0
 800d272:	4605      	mov	r5, r0
 800d274:	dc6e      	bgt.n	800d354 <_dtoa_r+0x85c>
 800d276:	9b07      	ldr	r3, [sp, #28]
 800d278:	2b02      	cmp	r3, #2
 800d27a:	dc48      	bgt.n	800d30e <_dtoa_r+0x816>
 800d27c:	e06a      	b.n	800d354 <_dtoa_r+0x85c>
 800d27e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d280:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d284:	e739      	b.n	800d0fa <_dtoa_r+0x602>
 800d286:	f10a 34ff 	add.w	r4, sl, #4294967295
 800d28a:	42a3      	cmp	r3, r4
 800d28c:	db07      	blt.n	800d29e <_dtoa_r+0x7a6>
 800d28e:	f1ba 0f00 	cmp.w	sl, #0
 800d292:	eba3 0404 	sub.w	r4, r3, r4
 800d296:	db0b      	blt.n	800d2b0 <_dtoa_r+0x7b8>
 800d298:	9e04      	ldr	r6, [sp, #16]
 800d29a:	4652      	mov	r2, sl
 800d29c:	e72f      	b.n	800d0fe <_dtoa_r+0x606>
 800d29e:	1ae2      	subs	r2, r4, r3
 800d2a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2a2:	9e04      	ldr	r6, [sp, #16]
 800d2a4:	4413      	add	r3, r2
 800d2a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2a8:	4652      	mov	r2, sl
 800d2aa:	4623      	mov	r3, r4
 800d2ac:	2400      	movs	r4, #0
 800d2ae:	e726      	b.n	800d0fe <_dtoa_r+0x606>
 800d2b0:	9a04      	ldr	r2, [sp, #16]
 800d2b2:	eba2 060a 	sub.w	r6, r2, sl
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	e721      	b.n	800d0fe <_dtoa_r+0x606>
 800d2ba:	9e04      	ldr	r6, [sp, #16]
 800d2bc:	9d08      	ldr	r5, [sp, #32]
 800d2be:	461c      	mov	r4, r3
 800d2c0:	e72a      	b.n	800d118 <_dtoa_r+0x620>
 800d2c2:	9a01      	ldr	r2, [sp, #4]
 800d2c4:	9205      	str	r2, [sp, #20]
 800d2c6:	e752      	b.n	800d16e <_dtoa_r+0x676>
 800d2c8:	9901      	ldr	r1, [sp, #4]
 800d2ca:	461a      	mov	r2, r3
 800d2cc:	e751      	b.n	800d172 <_dtoa_r+0x67a>
 800d2ce:	9b05      	ldr	r3, [sp, #20]
 800d2d0:	9301      	str	r3, [sp, #4]
 800d2d2:	e752      	b.n	800d17a <_dtoa_r+0x682>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	e77b      	b.n	800d1d0 <_dtoa_r+0x6d8>
 800d2d8:	9b02      	ldr	r3, [sp, #8]
 800d2da:	e779      	b.n	800d1d0 <_dtoa_r+0x6d8>
 800d2dc:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d2de:	e778      	b.n	800d1d2 <_dtoa_r+0x6da>
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d2e4:	e779      	b.n	800d1da <_dtoa_r+0x6e2>
 800d2e6:	d093      	beq.n	800d210 <_dtoa_r+0x718>
 800d2e8:	9b04      	ldr	r3, [sp, #16]
 800d2ea:	321c      	adds	r2, #28
 800d2ec:	4413      	add	r3, r2
 800d2ee:	9304      	str	r3, [sp, #16]
 800d2f0:	9b06      	ldr	r3, [sp, #24]
 800d2f2:	4416      	add	r6, r2
 800d2f4:	4413      	add	r3, r2
 800d2f6:	e78a      	b.n	800d20e <_dtoa_r+0x716>
 800d2f8:	4602      	mov	r2, r0
 800d2fa:	e7f5      	b.n	800d2e8 <_dtoa_r+0x7f0>
 800d2fc:	f1ba 0f00 	cmp.w	sl, #0
 800d300:	f8cd 8014 	str.w	r8, [sp, #20]
 800d304:	46d3      	mov	fp, sl
 800d306:	dc21      	bgt.n	800d34c <_dtoa_r+0x854>
 800d308:	9b07      	ldr	r3, [sp, #28]
 800d30a:	2b02      	cmp	r3, #2
 800d30c:	dd1e      	ble.n	800d34c <_dtoa_r+0x854>
 800d30e:	f1bb 0f00 	cmp.w	fp, #0
 800d312:	f47f addb 	bne.w	800cecc <_dtoa_r+0x3d4>
 800d316:	4621      	mov	r1, r4
 800d318:	465b      	mov	r3, fp
 800d31a:	2205      	movs	r2, #5
 800d31c:	4648      	mov	r0, r9
 800d31e:	f000 f95d 	bl	800d5dc <__multadd>
 800d322:	4601      	mov	r1, r0
 800d324:	4604      	mov	r4, r0
 800d326:	9801      	ldr	r0, [sp, #4]
 800d328:	f000 fb4e 	bl	800d9c8 <__mcmp>
 800d32c:	2800      	cmp	r0, #0
 800d32e:	f77f adcd 	ble.w	800cecc <_dtoa_r+0x3d4>
 800d332:	463e      	mov	r6, r7
 800d334:	2331      	movs	r3, #49	@ 0x31
 800d336:	f806 3b01 	strb.w	r3, [r6], #1
 800d33a:	9b05      	ldr	r3, [sp, #20]
 800d33c:	3301      	adds	r3, #1
 800d33e:	9305      	str	r3, [sp, #20]
 800d340:	e5c8      	b.n	800ced4 <_dtoa_r+0x3dc>
 800d342:	f8cd 8014 	str.w	r8, [sp, #20]
 800d346:	4654      	mov	r4, sl
 800d348:	4625      	mov	r5, r4
 800d34a:	e7f2      	b.n	800d332 <_dtoa_r+0x83a>
 800d34c:	9b08      	ldr	r3, [sp, #32]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	f000 80fd 	beq.w	800d54e <_dtoa_r+0xa56>
 800d354:	2e00      	cmp	r6, #0
 800d356:	dd05      	ble.n	800d364 <_dtoa_r+0x86c>
 800d358:	4629      	mov	r1, r5
 800d35a:	4632      	mov	r2, r6
 800d35c:	4648      	mov	r0, r9
 800d35e:	f000 fac7 	bl	800d8f0 <__lshift>
 800d362:	4605      	mov	r5, r0
 800d364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d366:	2b00      	cmp	r3, #0
 800d368:	d057      	beq.n	800d41a <_dtoa_r+0x922>
 800d36a:	6869      	ldr	r1, [r5, #4]
 800d36c:	4648      	mov	r0, r9
 800d36e:	f000 f907 	bl	800d580 <_Balloc>
 800d372:	4606      	mov	r6, r0
 800d374:	b920      	cbnz	r0, 800d380 <_dtoa_r+0x888>
 800d376:	4b80      	ldr	r3, [pc, #512]	@ (800d578 <_dtoa_r+0xa80>)
 800d378:	4602      	mov	r2, r0
 800d37a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d37e:	e4d4      	b.n	800cd2a <_dtoa_r+0x232>
 800d380:	692a      	ldr	r2, [r5, #16]
 800d382:	3202      	adds	r2, #2
 800d384:	0092      	lsls	r2, r2, #2
 800d386:	f105 010c 	add.w	r1, r5, #12
 800d38a:	300c      	adds	r0, #12
 800d38c:	f7ff faaa 	bl	800c8e4 <memcpy>
 800d390:	2201      	movs	r2, #1
 800d392:	4631      	mov	r1, r6
 800d394:	4648      	mov	r0, r9
 800d396:	f000 faab 	bl	800d8f0 <__lshift>
 800d39a:	1c7b      	adds	r3, r7, #1
 800d39c:	9304      	str	r3, [sp, #16]
 800d39e:	eb07 030b 	add.w	r3, r7, fp
 800d3a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3a4:	9b02      	ldr	r3, [sp, #8]
 800d3a6:	f003 0301 	and.w	r3, r3, #1
 800d3aa:	46a8      	mov	r8, r5
 800d3ac:	9308      	str	r3, [sp, #32]
 800d3ae:	4605      	mov	r5, r0
 800d3b0:	9b04      	ldr	r3, [sp, #16]
 800d3b2:	9801      	ldr	r0, [sp, #4]
 800d3b4:	4621      	mov	r1, r4
 800d3b6:	f103 3bff 	add.w	fp, r3, #4294967295
 800d3ba:	f7ff fb15 	bl	800c9e8 <quorem>
 800d3be:	4641      	mov	r1, r8
 800d3c0:	9002      	str	r0, [sp, #8]
 800d3c2:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d3c6:	9801      	ldr	r0, [sp, #4]
 800d3c8:	f000 fafe 	bl	800d9c8 <__mcmp>
 800d3cc:	462a      	mov	r2, r5
 800d3ce:	9006      	str	r0, [sp, #24]
 800d3d0:	4621      	mov	r1, r4
 800d3d2:	4648      	mov	r0, r9
 800d3d4:	f000 fb14 	bl	800da00 <__mdiff>
 800d3d8:	68c2      	ldr	r2, [r0, #12]
 800d3da:	4606      	mov	r6, r0
 800d3dc:	b9fa      	cbnz	r2, 800d41e <_dtoa_r+0x926>
 800d3de:	4601      	mov	r1, r0
 800d3e0:	9801      	ldr	r0, [sp, #4]
 800d3e2:	f000 faf1 	bl	800d9c8 <__mcmp>
 800d3e6:	4602      	mov	r2, r0
 800d3e8:	4631      	mov	r1, r6
 800d3ea:	4648      	mov	r0, r9
 800d3ec:	920a      	str	r2, [sp, #40]	@ 0x28
 800d3ee:	f000 f8ec 	bl	800d5ca <_Bfree>
 800d3f2:	9b07      	ldr	r3, [sp, #28]
 800d3f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d3f6:	9e04      	ldr	r6, [sp, #16]
 800d3f8:	ea42 0103 	orr.w	r1, r2, r3
 800d3fc:	9b08      	ldr	r3, [sp, #32]
 800d3fe:	4319      	orrs	r1, r3
 800d400:	d10f      	bne.n	800d422 <_dtoa_r+0x92a>
 800d402:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d406:	d028      	beq.n	800d45a <_dtoa_r+0x962>
 800d408:	9b06      	ldr	r3, [sp, #24]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	dd02      	ble.n	800d414 <_dtoa_r+0x91c>
 800d40e:	9b02      	ldr	r3, [sp, #8]
 800d410:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800d414:	f88b a000 	strb.w	sl, [fp]
 800d418:	e55e      	b.n	800ced8 <_dtoa_r+0x3e0>
 800d41a:	4628      	mov	r0, r5
 800d41c:	e7bd      	b.n	800d39a <_dtoa_r+0x8a2>
 800d41e:	2201      	movs	r2, #1
 800d420:	e7e2      	b.n	800d3e8 <_dtoa_r+0x8f0>
 800d422:	9b06      	ldr	r3, [sp, #24]
 800d424:	2b00      	cmp	r3, #0
 800d426:	db04      	blt.n	800d432 <_dtoa_r+0x93a>
 800d428:	9907      	ldr	r1, [sp, #28]
 800d42a:	430b      	orrs	r3, r1
 800d42c:	9908      	ldr	r1, [sp, #32]
 800d42e:	430b      	orrs	r3, r1
 800d430:	d120      	bne.n	800d474 <_dtoa_r+0x97c>
 800d432:	2a00      	cmp	r2, #0
 800d434:	ddee      	ble.n	800d414 <_dtoa_r+0x91c>
 800d436:	9901      	ldr	r1, [sp, #4]
 800d438:	2201      	movs	r2, #1
 800d43a:	4648      	mov	r0, r9
 800d43c:	f000 fa58 	bl	800d8f0 <__lshift>
 800d440:	4621      	mov	r1, r4
 800d442:	9001      	str	r0, [sp, #4]
 800d444:	f000 fac0 	bl	800d9c8 <__mcmp>
 800d448:	2800      	cmp	r0, #0
 800d44a:	dc03      	bgt.n	800d454 <_dtoa_r+0x95c>
 800d44c:	d1e2      	bne.n	800d414 <_dtoa_r+0x91c>
 800d44e:	f01a 0f01 	tst.w	sl, #1
 800d452:	d0df      	beq.n	800d414 <_dtoa_r+0x91c>
 800d454:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d458:	d1d9      	bne.n	800d40e <_dtoa_r+0x916>
 800d45a:	2339      	movs	r3, #57	@ 0x39
 800d45c:	f88b 3000 	strb.w	r3, [fp]
 800d460:	4633      	mov	r3, r6
 800d462:	461e      	mov	r6, r3
 800d464:	3b01      	subs	r3, #1
 800d466:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d46a:	2a39      	cmp	r2, #57	@ 0x39
 800d46c:	d052      	beq.n	800d514 <_dtoa_r+0xa1c>
 800d46e:	3201      	adds	r2, #1
 800d470:	701a      	strb	r2, [r3, #0]
 800d472:	e531      	b.n	800ced8 <_dtoa_r+0x3e0>
 800d474:	2a00      	cmp	r2, #0
 800d476:	dd07      	ble.n	800d488 <_dtoa_r+0x990>
 800d478:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d47c:	d0ed      	beq.n	800d45a <_dtoa_r+0x962>
 800d47e:	f10a 0301 	add.w	r3, sl, #1
 800d482:	f88b 3000 	strb.w	r3, [fp]
 800d486:	e527      	b.n	800ced8 <_dtoa_r+0x3e0>
 800d488:	9b04      	ldr	r3, [sp, #16]
 800d48a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d48c:	f803 ac01 	strb.w	sl, [r3, #-1]
 800d490:	4293      	cmp	r3, r2
 800d492:	d029      	beq.n	800d4e8 <_dtoa_r+0x9f0>
 800d494:	9901      	ldr	r1, [sp, #4]
 800d496:	2300      	movs	r3, #0
 800d498:	220a      	movs	r2, #10
 800d49a:	4648      	mov	r0, r9
 800d49c:	f000 f89e 	bl	800d5dc <__multadd>
 800d4a0:	45a8      	cmp	r8, r5
 800d4a2:	9001      	str	r0, [sp, #4]
 800d4a4:	f04f 0300 	mov.w	r3, #0
 800d4a8:	f04f 020a 	mov.w	r2, #10
 800d4ac:	4641      	mov	r1, r8
 800d4ae:	4648      	mov	r0, r9
 800d4b0:	d107      	bne.n	800d4c2 <_dtoa_r+0x9ca>
 800d4b2:	f000 f893 	bl	800d5dc <__multadd>
 800d4b6:	4680      	mov	r8, r0
 800d4b8:	4605      	mov	r5, r0
 800d4ba:	9b04      	ldr	r3, [sp, #16]
 800d4bc:	3301      	adds	r3, #1
 800d4be:	9304      	str	r3, [sp, #16]
 800d4c0:	e776      	b.n	800d3b0 <_dtoa_r+0x8b8>
 800d4c2:	f000 f88b 	bl	800d5dc <__multadd>
 800d4c6:	4629      	mov	r1, r5
 800d4c8:	4680      	mov	r8, r0
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	220a      	movs	r2, #10
 800d4ce:	4648      	mov	r0, r9
 800d4d0:	f000 f884 	bl	800d5dc <__multadd>
 800d4d4:	4605      	mov	r5, r0
 800d4d6:	e7f0      	b.n	800d4ba <_dtoa_r+0x9c2>
 800d4d8:	f1bb 0f00 	cmp.w	fp, #0
 800d4dc:	bfcc      	ite	gt
 800d4de:	465e      	movgt	r6, fp
 800d4e0:	2601      	movle	r6, #1
 800d4e2:	443e      	add	r6, r7
 800d4e4:	f04f 0800 	mov.w	r8, #0
 800d4e8:	9901      	ldr	r1, [sp, #4]
 800d4ea:	2201      	movs	r2, #1
 800d4ec:	4648      	mov	r0, r9
 800d4ee:	f000 f9ff 	bl	800d8f0 <__lshift>
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	9001      	str	r0, [sp, #4]
 800d4f6:	f000 fa67 	bl	800d9c8 <__mcmp>
 800d4fa:	2800      	cmp	r0, #0
 800d4fc:	dcb0      	bgt.n	800d460 <_dtoa_r+0x968>
 800d4fe:	d102      	bne.n	800d506 <_dtoa_r+0xa0e>
 800d500:	f01a 0f01 	tst.w	sl, #1
 800d504:	d1ac      	bne.n	800d460 <_dtoa_r+0x968>
 800d506:	4633      	mov	r3, r6
 800d508:	461e      	mov	r6, r3
 800d50a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d50e:	2a30      	cmp	r2, #48	@ 0x30
 800d510:	d0fa      	beq.n	800d508 <_dtoa_r+0xa10>
 800d512:	e4e1      	b.n	800ced8 <_dtoa_r+0x3e0>
 800d514:	429f      	cmp	r7, r3
 800d516:	d1a4      	bne.n	800d462 <_dtoa_r+0x96a>
 800d518:	9b05      	ldr	r3, [sp, #20]
 800d51a:	3301      	adds	r3, #1
 800d51c:	9305      	str	r3, [sp, #20]
 800d51e:	2331      	movs	r3, #49	@ 0x31
 800d520:	703b      	strb	r3, [r7, #0]
 800d522:	e4d9      	b.n	800ced8 <_dtoa_r+0x3e0>
 800d524:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d526:	4f15      	ldr	r7, [pc, #84]	@ (800d57c <_dtoa_r+0xa84>)
 800d528:	2b00      	cmp	r3, #0
 800d52a:	f43f ab1c 	beq.w	800cb66 <_dtoa_r+0x6e>
 800d52e:	f107 0308 	add.w	r3, r7, #8
 800d532:	f7ff bb16 	b.w	800cb62 <_dtoa_r+0x6a>
 800d536:	9b07      	ldr	r3, [sp, #28]
 800d538:	2b01      	cmp	r3, #1
 800d53a:	f77f ae31 	ble.w	800d1a0 <_dtoa_r+0x6a8>
 800d53e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d540:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d542:	2001      	movs	r0, #1
 800d544:	e651      	b.n	800d1ea <_dtoa_r+0x6f2>
 800d546:	f1bb 0f00 	cmp.w	fp, #0
 800d54a:	f77f aedd 	ble.w	800d308 <_dtoa_r+0x810>
 800d54e:	463e      	mov	r6, r7
 800d550:	9801      	ldr	r0, [sp, #4]
 800d552:	4621      	mov	r1, r4
 800d554:	f7ff fa48 	bl	800c9e8 <quorem>
 800d558:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d55c:	f806 ab01 	strb.w	sl, [r6], #1
 800d560:	1bf2      	subs	r2, r6, r7
 800d562:	4593      	cmp	fp, r2
 800d564:	ddb8      	ble.n	800d4d8 <_dtoa_r+0x9e0>
 800d566:	9901      	ldr	r1, [sp, #4]
 800d568:	2300      	movs	r3, #0
 800d56a:	220a      	movs	r2, #10
 800d56c:	4648      	mov	r0, r9
 800d56e:	f000 f835 	bl	800d5dc <__multadd>
 800d572:	9001      	str	r0, [sp, #4]
 800d574:	e7ec      	b.n	800d550 <_dtoa_r+0xa58>
 800d576:	bf00      	nop
 800d578:	0800f028 	.word	0x0800f028
 800d57c:	0800f01b 	.word	0x0800f01b

0800d580 <_Balloc>:
 800d580:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800d582:	b570      	push	{r4, r5, r6, lr}
 800d584:	4605      	mov	r5, r0
 800d586:	460c      	mov	r4, r1
 800d588:	b17b      	cbz	r3, 800d5aa <_Balloc+0x2a>
 800d58a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800d58c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d590:	b9a0      	cbnz	r0, 800d5bc <_Balloc+0x3c>
 800d592:	2101      	movs	r1, #1
 800d594:	fa01 f604 	lsl.w	r6, r1, r4
 800d598:	1d72      	adds	r2, r6, #5
 800d59a:	0092      	lsls	r2, r2, #2
 800d59c:	4628      	mov	r0, r5
 800d59e:	f000 fd67 	bl	800e070 <_calloc_r>
 800d5a2:	b148      	cbz	r0, 800d5b8 <_Balloc+0x38>
 800d5a4:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d5a8:	e00b      	b.n	800d5c2 <_Balloc+0x42>
 800d5aa:	2221      	movs	r2, #33	@ 0x21
 800d5ac:	2104      	movs	r1, #4
 800d5ae:	f000 fd5f 	bl	800e070 <_calloc_r>
 800d5b2:	6468      	str	r0, [r5, #68]	@ 0x44
 800d5b4:	2800      	cmp	r0, #0
 800d5b6:	d1e8      	bne.n	800d58a <_Balloc+0xa>
 800d5b8:	2000      	movs	r0, #0
 800d5ba:	bd70      	pop	{r4, r5, r6, pc}
 800d5bc:	6802      	ldr	r2, [r0, #0]
 800d5be:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d5c8:	e7f7      	b.n	800d5ba <_Balloc+0x3a>

0800d5ca <_Bfree>:
 800d5ca:	b131      	cbz	r1, 800d5da <_Bfree+0x10>
 800d5cc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800d5ce:	684a      	ldr	r2, [r1, #4]
 800d5d0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d5d4:	6008      	str	r0, [r1, #0]
 800d5d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d5da:	4770      	bx	lr

0800d5dc <__multadd>:
 800d5dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5e0:	690d      	ldr	r5, [r1, #16]
 800d5e2:	4607      	mov	r7, r0
 800d5e4:	460c      	mov	r4, r1
 800d5e6:	461e      	mov	r6, r3
 800d5e8:	f101 0c14 	add.w	ip, r1, #20
 800d5ec:	2000      	movs	r0, #0
 800d5ee:	f8dc 3000 	ldr.w	r3, [ip]
 800d5f2:	b299      	uxth	r1, r3
 800d5f4:	fb02 6101 	mla	r1, r2, r1, r6
 800d5f8:	0c1e      	lsrs	r6, r3, #16
 800d5fa:	0c0b      	lsrs	r3, r1, #16
 800d5fc:	fb02 3306 	mla	r3, r2, r6, r3
 800d600:	b289      	uxth	r1, r1
 800d602:	3001      	adds	r0, #1
 800d604:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d608:	4285      	cmp	r5, r0
 800d60a:	f84c 1b04 	str.w	r1, [ip], #4
 800d60e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d612:	dcec      	bgt.n	800d5ee <__multadd+0x12>
 800d614:	b30e      	cbz	r6, 800d65a <__multadd+0x7e>
 800d616:	68a3      	ldr	r3, [r4, #8]
 800d618:	42ab      	cmp	r3, r5
 800d61a:	dc19      	bgt.n	800d650 <__multadd+0x74>
 800d61c:	6861      	ldr	r1, [r4, #4]
 800d61e:	4638      	mov	r0, r7
 800d620:	3101      	adds	r1, #1
 800d622:	f7ff ffad 	bl	800d580 <_Balloc>
 800d626:	4680      	mov	r8, r0
 800d628:	b928      	cbnz	r0, 800d636 <__multadd+0x5a>
 800d62a:	4602      	mov	r2, r0
 800d62c:	4b0c      	ldr	r3, [pc, #48]	@ (800d660 <__multadd+0x84>)
 800d62e:	480d      	ldr	r0, [pc, #52]	@ (800d664 <__multadd+0x88>)
 800d630:	21ba      	movs	r1, #186	@ 0xba
 800d632:	f000 fcff 	bl	800e034 <__assert_func>
 800d636:	6922      	ldr	r2, [r4, #16]
 800d638:	3202      	adds	r2, #2
 800d63a:	f104 010c 	add.w	r1, r4, #12
 800d63e:	0092      	lsls	r2, r2, #2
 800d640:	300c      	adds	r0, #12
 800d642:	f7ff f94f 	bl	800c8e4 <memcpy>
 800d646:	4621      	mov	r1, r4
 800d648:	4638      	mov	r0, r7
 800d64a:	f7ff ffbe 	bl	800d5ca <_Bfree>
 800d64e:	4644      	mov	r4, r8
 800d650:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d654:	3501      	adds	r5, #1
 800d656:	615e      	str	r6, [r3, #20]
 800d658:	6125      	str	r5, [r4, #16]
 800d65a:	4620      	mov	r0, r4
 800d65c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d660:	0800f028 	.word	0x0800f028
 800d664:	0800f091 	.word	0x0800f091

0800d668 <__hi0bits>:
 800d668:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d66c:	4603      	mov	r3, r0
 800d66e:	bf36      	itet	cc
 800d670:	0403      	lslcc	r3, r0, #16
 800d672:	2000      	movcs	r0, #0
 800d674:	2010      	movcc	r0, #16
 800d676:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d67a:	bf3c      	itt	cc
 800d67c:	021b      	lslcc	r3, r3, #8
 800d67e:	3008      	addcc	r0, #8
 800d680:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d684:	bf3c      	itt	cc
 800d686:	011b      	lslcc	r3, r3, #4
 800d688:	3004      	addcc	r0, #4
 800d68a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d68e:	bf3c      	itt	cc
 800d690:	009b      	lslcc	r3, r3, #2
 800d692:	3002      	addcc	r0, #2
 800d694:	2b00      	cmp	r3, #0
 800d696:	db05      	blt.n	800d6a4 <__hi0bits+0x3c>
 800d698:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d69c:	f100 0001 	add.w	r0, r0, #1
 800d6a0:	bf08      	it	eq
 800d6a2:	2020      	moveq	r0, #32
 800d6a4:	4770      	bx	lr

0800d6a6 <__lo0bits>:
 800d6a6:	6803      	ldr	r3, [r0, #0]
 800d6a8:	4602      	mov	r2, r0
 800d6aa:	f013 0007 	ands.w	r0, r3, #7
 800d6ae:	d00b      	beq.n	800d6c8 <__lo0bits+0x22>
 800d6b0:	07d9      	lsls	r1, r3, #31
 800d6b2:	d421      	bmi.n	800d6f8 <__lo0bits+0x52>
 800d6b4:	0798      	lsls	r0, r3, #30
 800d6b6:	bf49      	itett	mi
 800d6b8:	085b      	lsrmi	r3, r3, #1
 800d6ba:	089b      	lsrpl	r3, r3, #2
 800d6bc:	2001      	movmi	r0, #1
 800d6be:	6013      	strmi	r3, [r2, #0]
 800d6c0:	bf5c      	itt	pl
 800d6c2:	6013      	strpl	r3, [r2, #0]
 800d6c4:	2002      	movpl	r0, #2
 800d6c6:	4770      	bx	lr
 800d6c8:	b299      	uxth	r1, r3
 800d6ca:	b909      	cbnz	r1, 800d6d0 <__lo0bits+0x2a>
 800d6cc:	0c1b      	lsrs	r3, r3, #16
 800d6ce:	2010      	movs	r0, #16
 800d6d0:	b2d9      	uxtb	r1, r3
 800d6d2:	b909      	cbnz	r1, 800d6d8 <__lo0bits+0x32>
 800d6d4:	3008      	adds	r0, #8
 800d6d6:	0a1b      	lsrs	r3, r3, #8
 800d6d8:	0719      	lsls	r1, r3, #28
 800d6da:	bf04      	itt	eq
 800d6dc:	091b      	lsreq	r3, r3, #4
 800d6de:	3004      	addeq	r0, #4
 800d6e0:	0799      	lsls	r1, r3, #30
 800d6e2:	bf04      	itt	eq
 800d6e4:	089b      	lsreq	r3, r3, #2
 800d6e6:	3002      	addeq	r0, #2
 800d6e8:	07d9      	lsls	r1, r3, #31
 800d6ea:	d403      	bmi.n	800d6f4 <__lo0bits+0x4e>
 800d6ec:	085b      	lsrs	r3, r3, #1
 800d6ee:	f100 0001 	add.w	r0, r0, #1
 800d6f2:	d003      	beq.n	800d6fc <__lo0bits+0x56>
 800d6f4:	6013      	str	r3, [r2, #0]
 800d6f6:	4770      	bx	lr
 800d6f8:	2000      	movs	r0, #0
 800d6fa:	4770      	bx	lr
 800d6fc:	2020      	movs	r0, #32
 800d6fe:	4770      	bx	lr

0800d700 <__i2b>:
 800d700:	b510      	push	{r4, lr}
 800d702:	460c      	mov	r4, r1
 800d704:	2101      	movs	r1, #1
 800d706:	f7ff ff3b 	bl	800d580 <_Balloc>
 800d70a:	4602      	mov	r2, r0
 800d70c:	b928      	cbnz	r0, 800d71a <__i2b+0x1a>
 800d70e:	4b05      	ldr	r3, [pc, #20]	@ (800d724 <__i2b+0x24>)
 800d710:	4805      	ldr	r0, [pc, #20]	@ (800d728 <__i2b+0x28>)
 800d712:	f240 1145 	movw	r1, #325	@ 0x145
 800d716:	f000 fc8d 	bl	800e034 <__assert_func>
 800d71a:	2301      	movs	r3, #1
 800d71c:	6144      	str	r4, [r0, #20]
 800d71e:	6103      	str	r3, [r0, #16]
 800d720:	bd10      	pop	{r4, pc}
 800d722:	bf00      	nop
 800d724:	0800f028 	.word	0x0800f028
 800d728:	0800f091 	.word	0x0800f091

0800d72c <__multiply>:
 800d72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d730:	4617      	mov	r7, r2
 800d732:	690a      	ldr	r2, [r1, #16]
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	429a      	cmp	r2, r3
 800d738:	bfa8      	it	ge
 800d73a:	463b      	movge	r3, r7
 800d73c:	4689      	mov	r9, r1
 800d73e:	bfa4      	itt	ge
 800d740:	460f      	movge	r7, r1
 800d742:	4699      	movge	r9, r3
 800d744:	693d      	ldr	r5, [r7, #16]
 800d746:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d74a:	68bb      	ldr	r3, [r7, #8]
 800d74c:	6879      	ldr	r1, [r7, #4]
 800d74e:	eb05 060a 	add.w	r6, r5, sl
 800d752:	42b3      	cmp	r3, r6
 800d754:	b085      	sub	sp, #20
 800d756:	bfb8      	it	lt
 800d758:	3101      	addlt	r1, #1
 800d75a:	f7ff ff11 	bl	800d580 <_Balloc>
 800d75e:	b930      	cbnz	r0, 800d76e <__multiply+0x42>
 800d760:	4602      	mov	r2, r0
 800d762:	4b41      	ldr	r3, [pc, #260]	@ (800d868 <__multiply+0x13c>)
 800d764:	4841      	ldr	r0, [pc, #260]	@ (800d86c <__multiply+0x140>)
 800d766:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d76a:	f000 fc63 	bl	800e034 <__assert_func>
 800d76e:	f100 0414 	add.w	r4, r0, #20
 800d772:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d776:	4623      	mov	r3, r4
 800d778:	2200      	movs	r2, #0
 800d77a:	4573      	cmp	r3, lr
 800d77c:	d320      	bcc.n	800d7c0 <__multiply+0x94>
 800d77e:	f107 0814 	add.w	r8, r7, #20
 800d782:	f109 0114 	add.w	r1, r9, #20
 800d786:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d78a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d78e:	9302      	str	r3, [sp, #8]
 800d790:	1beb      	subs	r3, r5, r7
 800d792:	3b15      	subs	r3, #21
 800d794:	f023 0303 	bic.w	r3, r3, #3
 800d798:	3304      	adds	r3, #4
 800d79a:	3715      	adds	r7, #21
 800d79c:	42bd      	cmp	r5, r7
 800d79e:	bf38      	it	cc
 800d7a0:	2304      	movcc	r3, #4
 800d7a2:	9301      	str	r3, [sp, #4]
 800d7a4:	9b02      	ldr	r3, [sp, #8]
 800d7a6:	9103      	str	r1, [sp, #12]
 800d7a8:	428b      	cmp	r3, r1
 800d7aa:	d80c      	bhi.n	800d7c6 <__multiply+0x9a>
 800d7ac:	2e00      	cmp	r6, #0
 800d7ae:	dd03      	ble.n	800d7b8 <__multiply+0x8c>
 800d7b0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d055      	beq.n	800d864 <__multiply+0x138>
 800d7b8:	6106      	str	r6, [r0, #16]
 800d7ba:	b005      	add	sp, #20
 800d7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7c0:	f843 2b04 	str.w	r2, [r3], #4
 800d7c4:	e7d9      	b.n	800d77a <__multiply+0x4e>
 800d7c6:	f8b1 a000 	ldrh.w	sl, [r1]
 800d7ca:	f1ba 0f00 	cmp.w	sl, #0
 800d7ce:	d01f      	beq.n	800d810 <__multiply+0xe4>
 800d7d0:	46c4      	mov	ip, r8
 800d7d2:	46a1      	mov	r9, r4
 800d7d4:	2700      	movs	r7, #0
 800d7d6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d7da:	f8d9 3000 	ldr.w	r3, [r9]
 800d7de:	fa1f fb82 	uxth.w	fp, r2
 800d7e2:	b29b      	uxth	r3, r3
 800d7e4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d7e8:	443b      	add	r3, r7
 800d7ea:	f8d9 7000 	ldr.w	r7, [r9]
 800d7ee:	0c12      	lsrs	r2, r2, #16
 800d7f0:	0c3f      	lsrs	r7, r7, #16
 800d7f2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d7f6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d800:	4565      	cmp	r5, ip
 800d802:	f849 3b04 	str.w	r3, [r9], #4
 800d806:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d80a:	d8e4      	bhi.n	800d7d6 <__multiply+0xaa>
 800d80c:	9b01      	ldr	r3, [sp, #4]
 800d80e:	50e7      	str	r7, [r4, r3]
 800d810:	9b03      	ldr	r3, [sp, #12]
 800d812:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d816:	3104      	adds	r1, #4
 800d818:	f1b9 0f00 	cmp.w	r9, #0
 800d81c:	d020      	beq.n	800d860 <__multiply+0x134>
 800d81e:	6823      	ldr	r3, [r4, #0]
 800d820:	4647      	mov	r7, r8
 800d822:	46a4      	mov	ip, r4
 800d824:	f04f 0a00 	mov.w	sl, #0
 800d828:	f8b7 b000 	ldrh.w	fp, [r7]
 800d82c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d830:	fb09 220b 	mla	r2, r9, fp, r2
 800d834:	4452      	add	r2, sl
 800d836:	b29b      	uxth	r3, r3
 800d838:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d83c:	f84c 3b04 	str.w	r3, [ip], #4
 800d840:	f857 3b04 	ldr.w	r3, [r7], #4
 800d844:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d848:	f8bc 3000 	ldrh.w	r3, [ip]
 800d84c:	fb09 330a 	mla	r3, r9, sl, r3
 800d850:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d854:	42bd      	cmp	r5, r7
 800d856:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d85a:	d8e5      	bhi.n	800d828 <__multiply+0xfc>
 800d85c:	9a01      	ldr	r2, [sp, #4]
 800d85e:	50a3      	str	r3, [r4, r2]
 800d860:	3404      	adds	r4, #4
 800d862:	e79f      	b.n	800d7a4 <__multiply+0x78>
 800d864:	3e01      	subs	r6, #1
 800d866:	e7a1      	b.n	800d7ac <__multiply+0x80>
 800d868:	0800f028 	.word	0x0800f028
 800d86c:	0800f091 	.word	0x0800f091

0800d870 <__pow5mult>:
 800d870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d874:	4615      	mov	r5, r2
 800d876:	f012 0203 	ands.w	r2, r2, #3
 800d87a:	4607      	mov	r7, r0
 800d87c:	460e      	mov	r6, r1
 800d87e:	d007      	beq.n	800d890 <__pow5mult+0x20>
 800d880:	4c1a      	ldr	r4, [pc, #104]	@ (800d8ec <__pow5mult+0x7c>)
 800d882:	3a01      	subs	r2, #1
 800d884:	2300      	movs	r3, #0
 800d886:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d88a:	f7ff fea7 	bl	800d5dc <__multadd>
 800d88e:	4606      	mov	r6, r0
 800d890:	10ad      	asrs	r5, r5, #2
 800d892:	d027      	beq.n	800d8e4 <__pow5mult+0x74>
 800d894:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800d896:	b944      	cbnz	r4, 800d8aa <__pow5mult+0x3a>
 800d898:	f240 2171 	movw	r1, #625	@ 0x271
 800d89c:	4638      	mov	r0, r7
 800d89e:	f7ff ff2f 	bl	800d700 <__i2b>
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	6438      	str	r0, [r7, #64]	@ 0x40
 800d8a6:	4604      	mov	r4, r0
 800d8a8:	6003      	str	r3, [r0, #0]
 800d8aa:	f04f 0900 	mov.w	r9, #0
 800d8ae:	07eb      	lsls	r3, r5, #31
 800d8b0:	d50a      	bpl.n	800d8c8 <__pow5mult+0x58>
 800d8b2:	4631      	mov	r1, r6
 800d8b4:	4622      	mov	r2, r4
 800d8b6:	4638      	mov	r0, r7
 800d8b8:	f7ff ff38 	bl	800d72c <__multiply>
 800d8bc:	4631      	mov	r1, r6
 800d8be:	4680      	mov	r8, r0
 800d8c0:	4638      	mov	r0, r7
 800d8c2:	f7ff fe82 	bl	800d5ca <_Bfree>
 800d8c6:	4646      	mov	r6, r8
 800d8c8:	106d      	asrs	r5, r5, #1
 800d8ca:	d00b      	beq.n	800d8e4 <__pow5mult+0x74>
 800d8cc:	6820      	ldr	r0, [r4, #0]
 800d8ce:	b938      	cbnz	r0, 800d8e0 <__pow5mult+0x70>
 800d8d0:	4622      	mov	r2, r4
 800d8d2:	4621      	mov	r1, r4
 800d8d4:	4638      	mov	r0, r7
 800d8d6:	f7ff ff29 	bl	800d72c <__multiply>
 800d8da:	6020      	str	r0, [r4, #0]
 800d8dc:	f8c0 9000 	str.w	r9, [r0]
 800d8e0:	4604      	mov	r4, r0
 800d8e2:	e7e4      	b.n	800d8ae <__pow5mult+0x3e>
 800d8e4:	4630      	mov	r0, r6
 800d8e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8ea:	bf00      	nop
 800d8ec:	0800f150 	.word	0x0800f150

0800d8f0 <__lshift>:
 800d8f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8f4:	460c      	mov	r4, r1
 800d8f6:	6849      	ldr	r1, [r1, #4]
 800d8f8:	6923      	ldr	r3, [r4, #16]
 800d8fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d8fe:	68a3      	ldr	r3, [r4, #8]
 800d900:	4607      	mov	r7, r0
 800d902:	4691      	mov	r9, r2
 800d904:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d908:	f108 0601 	add.w	r6, r8, #1
 800d90c:	42b3      	cmp	r3, r6
 800d90e:	db0b      	blt.n	800d928 <__lshift+0x38>
 800d910:	4638      	mov	r0, r7
 800d912:	f7ff fe35 	bl	800d580 <_Balloc>
 800d916:	4605      	mov	r5, r0
 800d918:	b948      	cbnz	r0, 800d92e <__lshift+0x3e>
 800d91a:	4602      	mov	r2, r0
 800d91c:	4b28      	ldr	r3, [pc, #160]	@ (800d9c0 <__lshift+0xd0>)
 800d91e:	4829      	ldr	r0, [pc, #164]	@ (800d9c4 <__lshift+0xd4>)
 800d920:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d924:	f000 fb86 	bl	800e034 <__assert_func>
 800d928:	3101      	adds	r1, #1
 800d92a:	005b      	lsls	r3, r3, #1
 800d92c:	e7ee      	b.n	800d90c <__lshift+0x1c>
 800d92e:	2300      	movs	r3, #0
 800d930:	f100 0114 	add.w	r1, r0, #20
 800d934:	f100 0210 	add.w	r2, r0, #16
 800d938:	4618      	mov	r0, r3
 800d93a:	4553      	cmp	r3, sl
 800d93c:	db33      	blt.n	800d9a6 <__lshift+0xb6>
 800d93e:	6920      	ldr	r0, [r4, #16]
 800d940:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d944:	f104 0314 	add.w	r3, r4, #20
 800d948:	f019 091f 	ands.w	r9, r9, #31
 800d94c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d950:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d954:	d02b      	beq.n	800d9ae <__lshift+0xbe>
 800d956:	f1c9 0e20 	rsb	lr, r9, #32
 800d95a:	468a      	mov	sl, r1
 800d95c:	2200      	movs	r2, #0
 800d95e:	6818      	ldr	r0, [r3, #0]
 800d960:	fa00 f009 	lsl.w	r0, r0, r9
 800d964:	4310      	orrs	r0, r2
 800d966:	f84a 0b04 	str.w	r0, [sl], #4
 800d96a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d96e:	459c      	cmp	ip, r3
 800d970:	fa22 f20e 	lsr.w	r2, r2, lr
 800d974:	d8f3      	bhi.n	800d95e <__lshift+0x6e>
 800d976:	ebac 0304 	sub.w	r3, ip, r4
 800d97a:	3b15      	subs	r3, #21
 800d97c:	f023 0303 	bic.w	r3, r3, #3
 800d980:	3304      	adds	r3, #4
 800d982:	f104 0015 	add.w	r0, r4, #21
 800d986:	4560      	cmp	r0, ip
 800d988:	bf88      	it	hi
 800d98a:	2304      	movhi	r3, #4
 800d98c:	50ca      	str	r2, [r1, r3]
 800d98e:	b10a      	cbz	r2, 800d994 <__lshift+0xa4>
 800d990:	f108 0602 	add.w	r6, r8, #2
 800d994:	3e01      	subs	r6, #1
 800d996:	4638      	mov	r0, r7
 800d998:	612e      	str	r6, [r5, #16]
 800d99a:	4621      	mov	r1, r4
 800d99c:	f7ff fe15 	bl	800d5ca <_Bfree>
 800d9a0:	4628      	mov	r0, r5
 800d9a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d9aa:	3301      	adds	r3, #1
 800d9ac:	e7c5      	b.n	800d93a <__lshift+0x4a>
 800d9ae:	3904      	subs	r1, #4
 800d9b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d9b8:	459c      	cmp	ip, r3
 800d9ba:	d8f9      	bhi.n	800d9b0 <__lshift+0xc0>
 800d9bc:	e7ea      	b.n	800d994 <__lshift+0xa4>
 800d9be:	bf00      	nop
 800d9c0:	0800f028 	.word	0x0800f028
 800d9c4:	0800f091 	.word	0x0800f091

0800d9c8 <__mcmp>:
 800d9c8:	690a      	ldr	r2, [r1, #16]
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	6900      	ldr	r0, [r0, #16]
 800d9ce:	1a80      	subs	r0, r0, r2
 800d9d0:	b530      	push	{r4, r5, lr}
 800d9d2:	d10e      	bne.n	800d9f2 <__mcmp+0x2a>
 800d9d4:	3314      	adds	r3, #20
 800d9d6:	3114      	adds	r1, #20
 800d9d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d9dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d9e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d9e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d9e8:	4295      	cmp	r5, r2
 800d9ea:	d003      	beq.n	800d9f4 <__mcmp+0x2c>
 800d9ec:	d205      	bcs.n	800d9fa <__mcmp+0x32>
 800d9ee:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f2:	bd30      	pop	{r4, r5, pc}
 800d9f4:	42a3      	cmp	r3, r4
 800d9f6:	d3f3      	bcc.n	800d9e0 <__mcmp+0x18>
 800d9f8:	e7fb      	b.n	800d9f2 <__mcmp+0x2a>
 800d9fa:	2001      	movs	r0, #1
 800d9fc:	e7f9      	b.n	800d9f2 <__mcmp+0x2a>
	...

0800da00 <__mdiff>:
 800da00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da04:	4689      	mov	r9, r1
 800da06:	4606      	mov	r6, r0
 800da08:	4611      	mov	r1, r2
 800da0a:	4648      	mov	r0, r9
 800da0c:	4614      	mov	r4, r2
 800da0e:	f7ff ffdb 	bl	800d9c8 <__mcmp>
 800da12:	1e05      	subs	r5, r0, #0
 800da14:	d112      	bne.n	800da3c <__mdiff+0x3c>
 800da16:	4629      	mov	r1, r5
 800da18:	4630      	mov	r0, r6
 800da1a:	f7ff fdb1 	bl	800d580 <_Balloc>
 800da1e:	4602      	mov	r2, r0
 800da20:	b928      	cbnz	r0, 800da2e <__mdiff+0x2e>
 800da22:	4b3f      	ldr	r3, [pc, #252]	@ (800db20 <__mdiff+0x120>)
 800da24:	f240 2137 	movw	r1, #567	@ 0x237
 800da28:	483e      	ldr	r0, [pc, #248]	@ (800db24 <__mdiff+0x124>)
 800da2a:	f000 fb03 	bl	800e034 <__assert_func>
 800da2e:	2301      	movs	r3, #1
 800da30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800da34:	4610      	mov	r0, r2
 800da36:	b003      	add	sp, #12
 800da38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da3c:	bfbc      	itt	lt
 800da3e:	464b      	movlt	r3, r9
 800da40:	46a1      	movlt	r9, r4
 800da42:	4630      	mov	r0, r6
 800da44:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800da48:	bfba      	itte	lt
 800da4a:	461c      	movlt	r4, r3
 800da4c:	2501      	movlt	r5, #1
 800da4e:	2500      	movge	r5, #0
 800da50:	f7ff fd96 	bl	800d580 <_Balloc>
 800da54:	4602      	mov	r2, r0
 800da56:	b918      	cbnz	r0, 800da60 <__mdiff+0x60>
 800da58:	4b31      	ldr	r3, [pc, #196]	@ (800db20 <__mdiff+0x120>)
 800da5a:	f240 2145 	movw	r1, #581	@ 0x245
 800da5e:	e7e3      	b.n	800da28 <__mdiff+0x28>
 800da60:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800da64:	6926      	ldr	r6, [r4, #16]
 800da66:	60c5      	str	r5, [r0, #12]
 800da68:	f109 0310 	add.w	r3, r9, #16
 800da6c:	f109 0514 	add.w	r5, r9, #20
 800da70:	f104 0e14 	add.w	lr, r4, #20
 800da74:	f100 0b14 	add.w	fp, r0, #20
 800da78:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800da7c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800da80:	9301      	str	r3, [sp, #4]
 800da82:	46d9      	mov	r9, fp
 800da84:	f04f 0c00 	mov.w	ip, #0
 800da88:	9b01      	ldr	r3, [sp, #4]
 800da8a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800da8e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800da92:	9301      	str	r3, [sp, #4]
 800da94:	fa1f f38a 	uxth.w	r3, sl
 800da98:	4619      	mov	r1, r3
 800da9a:	b283      	uxth	r3, r0
 800da9c:	1acb      	subs	r3, r1, r3
 800da9e:	0c00      	lsrs	r0, r0, #16
 800daa0:	4463      	add	r3, ip
 800daa2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800daa6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800daaa:	b29b      	uxth	r3, r3
 800daac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dab0:	4576      	cmp	r6, lr
 800dab2:	f849 3b04 	str.w	r3, [r9], #4
 800dab6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800daba:	d8e5      	bhi.n	800da88 <__mdiff+0x88>
 800dabc:	1b33      	subs	r3, r6, r4
 800dabe:	3b15      	subs	r3, #21
 800dac0:	f023 0303 	bic.w	r3, r3, #3
 800dac4:	3415      	adds	r4, #21
 800dac6:	3304      	adds	r3, #4
 800dac8:	42a6      	cmp	r6, r4
 800daca:	bf38      	it	cc
 800dacc:	2304      	movcc	r3, #4
 800dace:	441d      	add	r5, r3
 800dad0:	445b      	add	r3, fp
 800dad2:	461e      	mov	r6, r3
 800dad4:	462c      	mov	r4, r5
 800dad6:	4544      	cmp	r4, r8
 800dad8:	d30e      	bcc.n	800daf8 <__mdiff+0xf8>
 800dada:	f108 0103 	add.w	r1, r8, #3
 800dade:	1b49      	subs	r1, r1, r5
 800dae0:	f021 0103 	bic.w	r1, r1, #3
 800dae4:	3d03      	subs	r5, #3
 800dae6:	45a8      	cmp	r8, r5
 800dae8:	bf38      	it	cc
 800daea:	2100      	movcc	r1, #0
 800daec:	440b      	add	r3, r1
 800daee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800daf2:	b191      	cbz	r1, 800db1a <__mdiff+0x11a>
 800daf4:	6117      	str	r7, [r2, #16]
 800daf6:	e79d      	b.n	800da34 <__mdiff+0x34>
 800daf8:	f854 1b04 	ldr.w	r1, [r4], #4
 800dafc:	46e6      	mov	lr, ip
 800dafe:	0c08      	lsrs	r0, r1, #16
 800db00:	fa1c fc81 	uxtah	ip, ip, r1
 800db04:	4471      	add	r1, lr
 800db06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800db0a:	b289      	uxth	r1, r1
 800db0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800db10:	f846 1b04 	str.w	r1, [r6], #4
 800db14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db18:	e7dd      	b.n	800dad6 <__mdiff+0xd6>
 800db1a:	3f01      	subs	r7, #1
 800db1c:	e7e7      	b.n	800daee <__mdiff+0xee>
 800db1e:	bf00      	nop
 800db20:	0800f028 	.word	0x0800f028
 800db24:	0800f091 	.word	0x0800f091

0800db28 <__d2b>:
 800db28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800db2c:	460f      	mov	r7, r1
 800db2e:	2101      	movs	r1, #1
 800db30:	ec59 8b10 	vmov	r8, r9, d0
 800db34:	4616      	mov	r6, r2
 800db36:	f7ff fd23 	bl	800d580 <_Balloc>
 800db3a:	4604      	mov	r4, r0
 800db3c:	b930      	cbnz	r0, 800db4c <__d2b+0x24>
 800db3e:	4602      	mov	r2, r0
 800db40:	4b23      	ldr	r3, [pc, #140]	@ (800dbd0 <__d2b+0xa8>)
 800db42:	4824      	ldr	r0, [pc, #144]	@ (800dbd4 <__d2b+0xac>)
 800db44:	f240 310f 	movw	r1, #783	@ 0x30f
 800db48:	f000 fa74 	bl	800e034 <__assert_func>
 800db4c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800db50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800db54:	b10d      	cbz	r5, 800db5a <__d2b+0x32>
 800db56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800db5a:	9301      	str	r3, [sp, #4]
 800db5c:	f1b8 0300 	subs.w	r3, r8, #0
 800db60:	d023      	beq.n	800dbaa <__d2b+0x82>
 800db62:	4668      	mov	r0, sp
 800db64:	9300      	str	r3, [sp, #0]
 800db66:	f7ff fd9e 	bl	800d6a6 <__lo0bits>
 800db6a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800db6e:	b1d0      	cbz	r0, 800dba6 <__d2b+0x7e>
 800db70:	f1c0 0320 	rsb	r3, r0, #32
 800db74:	fa02 f303 	lsl.w	r3, r2, r3
 800db78:	430b      	orrs	r3, r1
 800db7a:	40c2      	lsrs	r2, r0
 800db7c:	6163      	str	r3, [r4, #20]
 800db7e:	9201      	str	r2, [sp, #4]
 800db80:	9b01      	ldr	r3, [sp, #4]
 800db82:	61a3      	str	r3, [r4, #24]
 800db84:	2b00      	cmp	r3, #0
 800db86:	bf0c      	ite	eq
 800db88:	2201      	moveq	r2, #1
 800db8a:	2202      	movne	r2, #2
 800db8c:	6122      	str	r2, [r4, #16]
 800db8e:	b1a5      	cbz	r5, 800dbba <__d2b+0x92>
 800db90:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800db94:	4405      	add	r5, r0
 800db96:	603d      	str	r5, [r7, #0]
 800db98:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800db9c:	6030      	str	r0, [r6, #0]
 800db9e:	4620      	mov	r0, r4
 800dba0:	b003      	add	sp, #12
 800dba2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dba6:	6161      	str	r1, [r4, #20]
 800dba8:	e7ea      	b.n	800db80 <__d2b+0x58>
 800dbaa:	a801      	add	r0, sp, #4
 800dbac:	f7ff fd7b 	bl	800d6a6 <__lo0bits>
 800dbb0:	9b01      	ldr	r3, [sp, #4]
 800dbb2:	6163      	str	r3, [r4, #20]
 800dbb4:	3020      	adds	r0, #32
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	e7e8      	b.n	800db8c <__d2b+0x64>
 800dbba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dbbe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dbc2:	6038      	str	r0, [r7, #0]
 800dbc4:	6918      	ldr	r0, [r3, #16]
 800dbc6:	f7ff fd4f 	bl	800d668 <__hi0bits>
 800dbca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dbce:	e7e5      	b.n	800db9c <__d2b+0x74>
 800dbd0:	0800f028 	.word	0x0800f028
 800dbd4:	0800f091 	.word	0x0800f091

0800dbd8 <_realloc_r>:
 800dbd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbdc:	4682      	mov	sl, r0
 800dbde:	4693      	mov	fp, r2
 800dbe0:	460c      	mov	r4, r1
 800dbe2:	b929      	cbnz	r1, 800dbf0 <_realloc_r+0x18>
 800dbe4:	4611      	mov	r1, r2
 800dbe6:	b003      	add	sp, #12
 800dbe8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbec:	f7fc bfaa 	b.w	800ab44 <_malloc_r>
 800dbf0:	f7fd f9e2 	bl	800afb8 <__malloc_lock>
 800dbf4:	f10b 080b 	add.w	r8, fp, #11
 800dbf8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800dbfc:	f1b8 0f16 	cmp.w	r8, #22
 800dc00:	f1a4 0908 	sub.w	r9, r4, #8
 800dc04:	f025 0603 	bic.w	r6, r5, #3
 800dc08:	d908      	bls.n	800dc1c <_realloc_r+0x44>
 800dc0a:	f038 0807 	bics.w	r8, r8, #7
 800dc0e:	d507      	bpl.n	800dc20 <_realloc_r+0x48>
 800dc10:	230c      	movs	r3, #12
 800dc12:	f8ca 3000 	str.w	r3, [sl]
 800dc16:	f04f 0b00 	mov.w	fp, #0
 800dc1a:	e032      	b.n	800dc82 <_realloc_r+0xaa>
 800dc1c:	f04f 0810 	mov.w	r8, #16
 800dc20:	45c3      	cmp	fp, r8
 800dc22:	d8f5      	bhi.n	800dc10 <_realloc_r+0x38>
 800dc24:	4546      	cmp	r6, r8
 800dc26:	f280 8174 	bge.w	800df12 <_realloc_r+0x33a>
 800dc2a:	4b9e      	ldr	r3, [pc, #632]	@ (800dea4 <_realloc_r+0x2cc>)
 800dc2c:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800dc30:	eb09 0106 	add.w	r1, r9, r6
 800dc34:	458c      	cmp	ip, r1
 800dc36:	6848      	ldr	r0, [r1, #4]
 800dc38:	d005      	beq.n	800dc46 <_realloc_r+0x6e>
 800dc3a:	f020 0201 	bic.w	r2, r0, #1
 800dc3e:	440a      	add	r2, r1
 800dc40:	6852      	ldr	r2, [r2, #4]
 800dc42:	07d7      	lsls	r7, r2, #31
 800dc44:	d449      	bmi.n	800dcda <_realloc_r+0x102>
 800dc46:	f020 0003 	bic.w	r0, r0, #3
 800dc4a:	458c      	cmp	ip, r1
 800dc4c:	eb06 0700 	add.w	r7, r6, r0
 800dc50:	d11b      	bne.n	800dc8a <_realloc_r+0xb2>
 800dc52:	f108 0210 	add.w	r2, r8, #16
 800dc56:	42ba      	cmp	r2, r7
 800dc58:	dc41      	bgt.n	800dcde <_realloc_r+0x106>
 800dc5a:	eb09 0208 	add.w	r2, r9, r8
 800dc5e:	eba7 0708 	sub.w	r7, r7, r8
 800dc62:	f047 0701 	orr.w	r7, r7, #1
 800dc66:	609a      	str	r2, [r3, #8]
 800dc68:	6057      	str	r7, [r2, #4]
 800dc6a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dc6e:	f003 0301 	and.w	r3, r3, #1
 800dc72:	ea43 0308 	orr.w	r3, r3, r8
 800dc76:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc7a:	4650      	mov	r0, sl
 800dc7c:	f7fd f9a2 	bl	800afc4 <__malloc_unlock>
 800dc80:	46a3      	mov	fp, r4
 800dc82:	4658      	mov	r0, fp
 800dc84:	b003      	add	sp, #12
 800dc86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc8a:	45b8      	cmp	r8, r7
 800dc8c:	dc27      	bgt.n	800dcde <_realloc_r+0x106>
 800dc8e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800dc92:	60d3      	str	r3, [r2, #12]
 800dc94:	609a      	str	r2, [r3, #8]
 800dc96:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800dc9a:	eba7 0008 	sub.w	r0, r7, r8
 800dc9e:	280f      	cmp	r0, #15
 800dca0:	f003 0301 	and.w	r3, r3, #1
 800dca4:	eb09 0207 	add.w	r2, r9, r7
 800dca8:	f240 8135 	bls.w	800df16 <_realloc_r+0x33e>
 800dcac:	eb09 0108 	add.w	r1, r9, r8
 800dcb0:	ea48 0303 	orr.w	r3, r8, r3
 800dcb4:	f040 0001 	orr.w	r0, r0, #1
 800dcb8:	f8c9 3004 	str.w	r3, [r9, #4]
 800dcbc:	6048      	str	r0, [r1, #4]
 800dcbe:	6853      	ldr	r3, [r2, #4]
 800dcc0:	f043 0301 	orr.w	r3, r3, #1
 800dcc4:	6053      	str	r3, [r2, #4]
 800dcc6:	3108      	adds	r1, #8
 800dcc8:	4650      	mov	r0, sl
 800dcca:	f7fc fe7b 	bl	800a9c4 <_free_r>
 800dcce:	4650      	mov	r0, sl
 800dcd0:	f7fd f978 	bl	800afc4 <__malloc_unlock>
 800dcd4:	f109 0b08 	add.w	fp, r9, #8
 800dcd8:	e7d3      	b.n	800dc82 <_realloc_r+0xaa>
 800dcda:	2000      	movs	r0, #0
 800dcdc:	4601      	mov	r1, r0
 800dcde:	07ea      	lsls	r2, r5, #31
 800dce0:	f100 80c7 	bmi.w	800de72 <_realloc_r+0x29a>
 800dce4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800dce8:	eba9 0505 	sub.w	r5, r9, r5
 800dcec:	686a      	ldr	r2, [r5, #4]
 800dcee:	f022 0203 	bic.w	r2, r2, #3
 800dcf2:	4432      	add	r2, r6
 800dcf4:	9201      	str	r2, [sp, #4]
 800dcf6:	2900      	cmp	r1, #0
 800dcf8:	f000 8086 	beq.w	800de08 <_realloc_r+0x230>
 800dcfc:	458c      	cmp	ip, r1
 800dcfe:	eb00 0702 	add.w	r7, r0, r2
 800dd02:	d149      	bne.n	800dd98 <_realloc_r+0x1c0>
 800dd04:	f108 0210 	add.w	r2, r8, #16
 800dd08:	42ba      	cmp	r2, r7
 800dd0a:	dc7d      	bgt.n	800de08 <_realloc_r+0x230>
 800dd0c:	46ab      	mov	fp, r5
 800dd0e:	68ea      	ldr	r2, [r5, #12]
 800dd10:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800dd14:	60ca      	str	r2, [r1, #12]
 800dd16:	6091      	str	r1, [r2, #8]
 800dd18:	1f32      	subs	r2, r6, #4
 800dd1a:	2a24      	cmp	r2, #36	@ 0x24
 800dd1c:	d836      	bhi.n	800dd8c <_realloc_r+0x1b4>
 800dd1e:	2a13      	cmp	r2, #19
 800dd20:	d932      	bls.n	800dd88 <_realloc_r+0x1b0>
 800dd22:	6821      	ldr	r1, [r4, #0]
 800dd24:	60a9      	str	r1, [r5, #8]
 800dd26:	6861      	ldr	r1, [r4, #4]
 800dd28:	60e9      	str	r1, [r5, #12]
 800dd2a:	2a1b      	cmp	r2, #27
 800dd2c:	d81a      	bhi.n	800dd64 <_realloc_r+0x18c>
 800dd2e:	3408      	adds	r4, #8
 800dd30:	f105 0210 	add.w	r2, r5, #16
 800dd34:	6821      	ldr	r1, [r4, #0]
 800dd36:	6011      	str	r1, [r2, #0]
 800dd38:	6861      	ldr	r1, [r4, #4]
 800dd3a:	6051      	str	r1, [r2, #4]
 800dd3c:	68a1      	ldr	r1, [r4, #8]
 800dd3e:	6091      	str	r1, [r2, #8]
 800dd40:	eb05 0208 	add.w	r2, r5, r8
 800dd44:	eba7 0708 	sub.w	r7, r7, r8
 800dd48:	f047 0701 	orr.w	r7, r7, #1
 800dd4c:	609a      	str	r2, [r3, #8]
 800dd4e:	6057      	str	r7, [r2, #4]
 800dd50:	686b      	ldr	r3, [r5, #4]
 800dd52:	f003 0301 	and.w	r3, r3, #1
 800dd56:	ea43 0308 	orr.w	r3, r3, r8
 800dd5a:	606b      	str	r3, [r5, #4]
 800dd5c:	4650      	mov	r0, sl
 800dd5e:	f7fd f931 	bl	800afc4 <__malloc_unlock>
 800dd62:	e78e      	b.n	800dc82 <_realloc_r+0xaa>
 800dd64:	68a1      	ldr	r1, [r4, #8]
 800dd66:	6129      	str	r1, [r5, #16]
 800dd68:	68e1      	ldr	r1, [r4, #12]
 800dd6a:	6169      	str	r1, [r5, #20]
 800dd6c:	2a24      	cmp	r2, #36	@ 0x24
 800dd6e:	bf01      	itttt	eq
 800dd70:	6922      	ldreq	r2, [r4, #16]
 800dd72:	61aa      	streq	r2, [r5, #24]
 800dd74:	6961      	ldreq	r1, [r4, #20]
 800dd76:	61e9      	streq	r1, [r5, #28]
 800dd78:	bf19      	ittee	ne
 800dd7a:	3410      	addne	r4, #16
 800dd7c:	f105 0218 	addne.w	r2, r5, #24
 800dd80:	f105 0220 	addeq.w	r2, r5, #32
 800dd84:	3418      	addeq	r4, #24
 800dd86:	e7d5      	b.n	800dd34 <_realloc_r+0x15c>
 800dd88:	465a      	mov	r2, fp
 800dd8a:	e7d3      	b.n	800dd34 <_realloc_r+0x15c>
 800dd8c:	4621      	mov	r1, r4
 800dd8e:	4658      	mov	r0, fp
 800dd90:	f7fe fd46 	bl	800c820 <memmove>
 800dd94:	4b43      	ldr	r3, [pc, #268]	@ (800dea4 <_realloc_r+0x2cc>)
 800dd96:	e7d3      	b.n	800dd40 <_realloc_r+0x168>
 800dd98:	45b8      	cmp	r8, r7
 800dd9a:	dc35      	bgt.n	800de08 <_realloc_r+0x230>
 800dd9c:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800dda0:	4628      	mov	r0, r5
 800dda2:	60d3      	str	r3, [r2, #12]
 800dda4:	609a      	str	r2, [r3, #8]
 800dda6:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ddaa:	68eb      	ldr	r3, [r5, #12]
 800ddac:	60d3      	str	r3, [r2, #12]
 800ddae:	609a      	str	r2, [r3, #8]
 800ddb0:	1f32      	subs	r2, r6, #4
 800ddb2:	2a24      	cmp	r2, #36	@ 0x24
 800ddb4:	d824      	bhi.n	800de00 <_realloc_r+0x228>
 800ddb6:	2a13      	cmp	r2, #19
 800ddb8:	d908      	bls.n	800ddcc <_realloc_r+0x1f4>
 800ddba:	6823      	ldr	r3, [r4, #0]
 800ddbc:	60ab      	str	r3, [r5, #8]
 800ddbe:	6863      	ldr	r3, [r4, #4]
 800ddc0:	60eb      	str	r3, [r5, #12]
 800ddc2:	2a1b      	cmp	r2, #27
 800ddc4:	d80a      	bhi.n	800dddc <_realloc_r+0x204>
 800ddc6:	3408      	adds	r4, #8
 800ddc8:	f105 0010 	add.w	r0, r5, #16
 800ddcc:	6823      	ldr	r3, [r4, #0]
 800ddce:	6003      	str	r3, [r0, #0]
 800ddd0:	6863      	ldr	r3, [r4, #4]
 800ddd2:	6043      	str	r3, [r0, #4]
 800ddd4:	68a3      	ldr	r3, [r4, #8]
 800ddd6:	6083      	str	r3, [r0, #8]
 800ddd8:	46a9      	mov	r9, r5
 800ddda:	e75c      	b.n	800dc96 <_realloc_r+0xbe>
 800dddc:	68a3      	ldr	r3, [r4, #8]
 800ddde:	612b      	str	r3, [r5, #16]
 800dde0:	68e3      	ldr	r3, [r4, #12]
 800dde2:	616b      	str	r3, [r5, #20]
 800dde4:	2a24      	cmp	r2, #36	@ 0x24
 800dde6:	bf01      	itttt	eq
 800dde8:	6923      	ldreq	r3, [r4, #16]
 800ddea:	61ab      	streq	r3, [r5, #24]
 800ddec:	6963      	ldreq	r3, [r4, #20]
 800ddee:	61eb      	streq	r3, [r5, #28]
 800ddf0:	bf19      	ittee	ne
 800ddf2:	3410      	addne	r4, #16
 800ddf4:	f105 0018 	addne.w	r0, r5, #24
 800ddf8:	f105 0020 	addeq.w	r0, r5, #32
 800ddfc:	3418      	addeq	r4, #24
 800ddfe:	e7e5      	b.n	800ddcc <_realloc_r+0x1f4>
 800de00:	4621      	mov	r1, r4
 800de02:	f7fe fd0d 	bl	800c820 <memmove>
 800de06:	e7e7      	b.n	800ddd8 <_realloc_r+0x200>
 800de08:	9b01      	ldr	r3, [sp, #4]
 800de0a:	4598      	cmp	r8, r3
 800de0c:	dc31      	bgt.n	800de72 <_realloc_r+0x29a>
 800de0e:	4628      	mov	r0, r5
 800de10:	68eb      	ldr	r3, [r5, #12]
 800de12:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800de16:	60d3      	str	r3, [r2, #12]
 800de18:	609a      	str	r2, [r3, #8]
 800de1a:	1f32      	subs	r2, r6, #4
 800de1c:	2a24      	cmp	r2, #36	@ 0x24
 800de1e:	d824      	bhi.n	800de6a <_realloc_r+0x292>
 800de20:	2a13      	cmp	r2, #19
 800de22:	d908      	bls.n	800de36 <_realloc_r+0x25e>
 800de24:	6823      	ldr	r3, [r4, #0]
 800de26:	60ab      	str	r3, [r5, #8]
 800de28:	6863      	ldr	r3, [r4, #4]
 800de2a:	60eb      	str	r3, [r5, #12]
 800de2c:	2a1b      	cmp	r2, #27
 800de2e:	d80a      	bhi.n	800de46 <_realloc_r+0x26e>
 800de30:	3408      	adds	r4, #8
 800de32:	f105 0010 	add.w	r0, r5, #16
 800de36:	6823      	ldr	r3, [r4, #0]
 800de38:	6003      	str	r3, [r0, #0]
 800de3a:	6863      	ldr	r3, [r4, #4]
 800de3c:	6043      	str	r3, [r0, #4]
 800de3e:	68a3      	ldr	r3, [r4, #8]
 800de40:	6083      	str	r3, [r0, #8]
 800de42:	9f01      	ldr	r7, [sp, #4]
 800de44:	e7c8      	b.n	800ddd8 <_realloc_r+0x200>
 800de46:	68a3      	ldr	r3, [r4, #8]
 800de48:	612b      	str	r3, [r5, #16]
 800de4a:	68e3      	ldr	r3, [r4, #12]
 800de4c:	616b      	str	r3, [r5, #20]
 800de4e:	2a24      	cmp	r2, #36	@ 0x24
 800de50:	bf01      	itttt	eq
 800de52:	6923      	ldreq	r3, [r4, #16]
 800de54:	61ab      	streq	r3, [r5, #24]
 800de56:	6963      	ldreq	r3, [r4, #20]
 800de58:	61eb      	streq	r3, [r5, #28]
 800de5a:	bf19      	ittee	ne
 800de5c:	3410      	addne	r4, #16
 800de5e:	f105 0018 	addne.w	r0, r5, #24
 800de62:	f105 0020 	addeq.w	r0, r5, #32
 800de66:	3418      	addeq	r4, #24
 800de68:	e7e5      	b.n	800de36 <_realloc_r+0x25e>
 800de6a:	4621      	mov	r1, r4
 800de6c:	f7fe fcd8 	bl	800c820 <memmove>
 800de70:	e7e7      	b.n	800de42 <_realloc_r+0x26a>
 800de72:	4659      	mov	r1, fp
 800de74:	4650      	mov	r0, sl
 800de76:	f7fc fe65 	bl	800ab44 <_malloc_r>
 800de7a:	4683      	mov	fp, r0
 800de7c:	b918      	cbnz	r0, 800de86 <_realloc_r+0x2ae>
 800de7e:	4650      	mov	r0, sl
 800de80:	f7fd f8a0 	bl	800afc4 <__malloc_unlock>
 800de84:	e6c7      	b.n	800dc16 <_realloc_r+0x3e>
 800de86:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800de8a:	f023 0301 	bic.w	r3, r3, #1
 800de8e:	444b      	add	r3, r9
 800de90:	f1a0 0208 	sub.w	r2, r0, #8
 800de94:	4293      	cmp	r3, r2
 800de96:	d107      	bne.n	800dea8 <_realloc_r+0x2d0>
 800de98:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800de9c:	f027 0703 	bic.w	r7, r7, #3
 800dea0:	4437      	add	r7, r6
 800dea2:	e6f8      	b.n	800dc96 <_realloc_r+0xbe>
 800dea4:	2400017c 	.word	0x2400017c
 800dea8:	1f32      	subs	r2, r6, #4
 800deaa:	2a24      	cmp	r2, #36	@ 0x24
 800deac:	d82d      	bhi.n	800df0a <_realloc_r+0x332>
 800deae:	2a13      	cmp	r2, #19
 800deb0:	d928      	bls.n	800df04 <_realloc_r+0x32c>
 800deb2:	6823      	ldr	r3, [r4, #0]
 800deb4:	6003      	str	r3, [r0, #0]
 800deb6:	6863      	ldr	r3, [r4, #4]
 800deb8:	6043      	str	r3, [r0, #4]
 800deba:	2a1b      	cmp	r2, #27
 800debc:	d80e      	bhi.n	800dedc <_realloc_r+0x304>
 800debe:	f104 0208 	add.w	r2, r4, #8
 800dec2:	f100 0308 	add.w	r3, r0, #8
 800dec6:	6811      	ldr	r1, [r2, #0]
 800dec8:	6019      	str	r1, [r3, #0]
 800deca:	6851      	ldr	r1, [r2, #4]
 800decc:	6059      	str	r1, [r3, #4]
 800dece:	6892      	ldr	r2, [r2, #8]
 800ded0:	609a      	str	r2, [r3, #8]
 800ded2:	4621      	mov	r1, r4
 800ded4:	4650      	mov	r0, sl
 800ded6:	f7fc fd75 	bl	800a9c4 <_free_r>
 800deda:	e73f      	b.n	800dd5c <_realloc_r+0x184>
 800dedc:	68a3      	ldr	r3, [r4, #8]
 800dede:	6083      	str	r3, [r0, #8]
 800dee0:	68e3      	ldr	r3, [r4, #12]
 800dee2:	60c3      	str	r3, [r0, #12]
 800dee4:	2a24      	cmp	r2, #36	@ 0x24
 800dee6:	bf01      	itttt	eq
 800dee8:	6923      	ldreq	r3, [r4, #16]
 800deea:	6103      	streq	r3, [r0, #16]
 800deec:	6961      	ldreq	r1, [r4, #20]
 800deee:	6141      	streq	r1, [r0, #20]
 800def0:	bf19      	ittee	ne
 800def2:	f104 0210 	addne.w	r2, r4, #16
 800def6:	f100 0310 	addne.w	r3, r0, #16
 800defa:	f104 0218 	addeq.w	r2, r4, #24
 800defe:	f100 0318 	addeq.w	r3, r0, #24
 800df02:	e7e0      	b.n	800dec6 <_realloc_r+0x2ee>
 800df04:	4603      	mov	r3, r0
 800df06:	4622      	mov	r2, r4
 800df08:	e7dd      	b.n	800dec6 <_realloc_r+0x2ee>
 800df0a:	4621      	mov	r1, r4
 800df0c:	f7fe fc88 	bl	800c820 <memmove>
 800df10:	e7df      	b.n	800ded2 <_realloc_r+0x2fa>
 800df12:	4637      	mov	r7, r6
 800df14:	e6bf      	b.n	800dc96 <_realloc_r+0xbe>
 800df16:	431f      	orrs	r7, r3
 800df18:	f8c9 7004 	str.w	r7, [r9, #4]
 800df1c:	6853      	ldr	r3, [r2, #4]
 800df1e:	f043 0301 	orr.w	r3, r3, #1
 800df22:	6053      	str	r3, [r2, #4]
 800df24:	e6d3      	b.n	800dcce <_realloc_r+0xf6>
 800df26:	bf00      	nop

0800df28 <__swhatbuf_r>:
 800df28:	b570      	push	{r4, r5, r6, lr}
 800df2a:	460c      	mov	r4, r1
 800df2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df30:	2900      	cmp	r1, #0
 800df32:	b096      	sub	sp, #88	@ 0x58
 800df34:	4615      	mov	r5, r2
 800df36:	461e      	mov	r6, r3
 800df38:	da07      	bge.n	800df4a <__swhatbuf_r+0x22>
 800df3a:	89a1      	ldrh	r1, [r4, #12]
 800df3c:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800df40:	d117      	bne.n	800df72 <__swhatbuf_r+0x4a>
 800df42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df46:	4608      	mov	r0, r1
 800df48:	e00f      	b.n	800df6a <__swhatbuf_r+0x42>
 800df4a:	466a      	mov	r2, sp
 800df4c:	f000 f850 	bl	800dff0 <_fstat_r>
 800df50:	2800      	cmp	r0, #0
 800df52:	dbf2      	blt.n	800df3a <__swhatbuf_r+0x12>
 800df54:	9901      	ldr	r1, [sp, #4]
 800df56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df5e:	4259      	negs	r1, r3
 800df60:	4159      	adcs	r1, r3
 800df62:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800df66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df6a:	6031      	str	r1, [r6, #0]
 800df6c:	602b      	str	r3, [r5, #0]
 800df6e:	b016      	add	sp, #88	@ 0x58
 800df70:	bd70      	pop	{r4, r5, r6, pc}
 800df72:	2100      	movs	r1, #0
 800df74:	2340      	movs	r3, #64	@ 0x40
 800df76:	e7e6      	b.n	800df46 <__swhatbuf_r+0x1e>

0800df78 <__smakebuf_r>:
 800df78:	898b      	ldrh	r3, [r1, #12]
 800df7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df7c:	079d      	lsls	r5, r3, #30
 800df7e:	4606      	mov	r6, r0
 800df80:	460c      	mov	r4, r1
 800df82:	d507      	bpl.n	800df94 <__smakebuf_r+0x1c>
 800df84:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800df88:	6023      	str	r3, [r4, #0]
 800df8a:	6123      	str	r3, [r4, #16]
 800df8c:	2301      	movs	r3, #1
 800df8e:	6163      	str	r3, [r4, #20]
 800df90:	b003      	add	sp, #12
 800df92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df94:	ab01      	add	r3, sp, #4
 800df96:	466a      	mov	r2, sp
 800df98:	f7ff ffc6 	bl	800df28 <__swhatbuf_r>
 800df9c:	9f00      	ldr	r7, [sp, #0]
 800df9e:	4605      	mov	r5, r0
 800dfa0:	4639      	mov	r1, r7
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	f7fc fdce 	bl	800ab44 <_malloc_r>
 800dfa8:	b948      	cbnz	r0, 800dfbe <__smakebuf_r+0x46>
 800dfaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfae:	059a      	lsls	r2, r3, #22
 800dfb0:	d4ee      	bmi.n	800df90 <__smakebuf_r+0x18>
 800dfb2:	f023 0303 	bic.w	r3, r3, #3
 800dfb6:	f043 0302 	orr.w	r3, r3, #2
 800dfba:	81a3      	strh	r3, [r4, #12]
 800dfbc:	e7e2      	b.n	800df84 <__smakebuf_r+0xc>
 800dfbe:	89a3      	ldrh	r3, [r4, #12]
 800dfc0:	6020      	str	r0, [r4, #0]
 800dfc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfc6:	81a3      	strh	r3, [r4, #12]
 800dfc8:	9b01      	ldr	r3, [sp, #4]
 800dfca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dfce:	b15b      	cbz	r3, 800dfe8 <__smakebuf_r+0x70>
 800dfd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfd4:	4630      	mov	r0, r6
 800dfd6:	f000 f81d 	bl	800e014 <_isatty_r>
 800dfda:	b128      	cbz	r0, 800dfe8 <__smakebuf_r+0x70>
 800dfdc:	89a3      	ldrh	r3, [r4, #12]
 800dfde:	f023 0303 	bic.w	r3, r3, #3
 800dfe2:	f043 0301 	orr.w	r3, r3, #1
 800dfe6:	81a3      	strh	r3, [r4, #12]
 800dfe8:	89a3      	ldrh	r3, [r4, #12]
 800dfea:	431d      	orrs	r5, r3
 800dfec:	81a5      	strh	r5, [r4, #12]
 800dfee:	e7cf      	b.n	800df90 <__smakebuf_r+0x18>

0800dff0 <_fstat_r>:
 800dff0:	b538      	push	{r3, r4, r5, lr}
 800dff2:	4d07      	ldr	r5, [pc, #28]	@ (800e010 <_fstat_r+0x20>)
 800dff4:	2300      	movs	r3, #0
 800dff6:	4604      	mov	r4, r0
 800dff8:	4608      	mov	r0, r1
 800dffa:	4611      	mov	r1, r2
 800dffc:	602b      	str	r3, [r5, #0]
 800dffe:	f7f2 ff14 	bl	8000e2a <_fstat>
 800e002:	1c43      	adds	r3, r0, #1
 800e004:	d102      	bne.n	800e00c <_fstat_r+0x1c>
 800e006:	682b      	ldr	r3, [r5, #0]
 800e008:	b103      	cbz	r3, 800e00c <_fstat_r+0x1c>
 800e00a:	6023      	str	r3, [r4, #0]
 800e00c:	bd38      	pop	{r3, r4, r5, pc}
 800e00e:	bf00      	nop
 800e010:	24000a88 	.word	0x24000a88

0800e014 <_isatty_r>:
 800e014:	b538      	push	{r3, r4, r5, lr}
 800e016:	4d06      	ldr	r5, [pc, #24]	@ (800e030 <_isatty_r+0x1c>)
 800e018:	2300      	movs	r3, #0
 800e01a:	4604      	mov	r4, r0
 800e01c:	4608      	mov	r0, r1
 800e01e:	602b      	str	r3, [r5, #0]
 800e020:	f7f2 ff13 	bl	8000e4a <_isatty>
 800e024:	1c43      	adds	r3, r0, #1
 800e026:	d102      	bne.n	800e02e <_isatty_r+0x1a>
 800e028:	682b      	ldr	r3, [r5, #0]
 800e02a:	b103      	cbz	r3, 800e02e <_isatty_r+0x1a>
 800e02c:	6023      	str	r3, [r4, #0]
 800e02e:	bd38      	pop	{r3, r4, r5, pc}
 800e030:	24000a88 	.word	0x24000a88

0800e034 <__assert_func>:
 800e034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e036:	4614      	mov	r4, r2
 800e038:	461a      	mov	r2, r3
 800e03a:	4b09      	ldr	r3, [pc, #36]	@ (800e060 <__assert_func+0x2c>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	4605      	mov	r5, r0
 800e040:	68d8      	ldr	r0, [r3, #12]
 800e042:	b14c      	cbz	r4, 800e058 <__assert_func+0x24>
 800e044:	4b07      	ldr	r3, [pc, #28]	@ (800e064 <__assert_func+0x30>)
 800e046:	9100      	str	r1, [sp, #0]
 800e048:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e04c:	4906      	ldr	r1, [pc, #24]	@ (800e068 <__assert_func+0x34>)
 800e04e:	462b      	mov	r3, r5
 800e050:	f000 f862 	bl	800e118 <fiprintf>
 800e054:	f000 fd3a 	bl	800eacc <abort>
 800e058:	4b04      	ldr	r3, [pc, #16]	@ (800e06c <__assert_func+0x38>)
 800e05a:	461c      	mov	r4, r3
 800e05c:	e7f3      	b.n	800e046 <__assert_func+0x12>
 800e05e:	bf00      	nop
 800e060:	24000028 	.word	0x24000028
 800e064:	0800f0f4 	.word	0x0800f0f4
 800e068:	0800f101 	.word	0x0800f101
 800e06c:	0800f12f 	.word	0x0800f12f

0800e070 <_calloc_r>:
 800e070:	b538      	push	{r3, r4, r5, lr}
 800e072:	fba1 1502 	umull	r1, r5, r1, r2
 800e076:	b935      	cbnz	r5, 800e086 <_calloc_r+0x16>
 800e078:	f7fc fd64 	bl	800ab44 <_malloc_r>
 800e07c:	4604      	mov	r4, r0
 800e07e:	b938      	cbnz	r0, 800e090 <_calloc_r+0x20>
 800e080:	2400      	movs	r4, #0
 800e082:	4620      	mov	r0, r4
 800e084:	bd38      	pop	{r3, r4, r5, pc}
 800e086:	f7fc fc09 	bl	800a89c <__errno>
 800e08a:	230c      	movs	r3, #12
 800e08c:	6003      	str	r3, [r0, #0]
 800e08e:	e7f7      	b.n	800e080 <_calloc_r+0x10>
 800e090:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e094:	f022 0203 	bic.w	r2, r2, #3
 800e098:	3a04      	subs	r2, #4
 800e09a:	2a24      	cmp	r2, #36	@ 0x24
 800e09c:	d819      	bhi.n	800e0d2 <_calloc_r+0x62>
 800e09e:	2a13      	cmp	r2, #19
 800e0a0:	d915      	bls.n	800e0ce <_calloc_r+0x5e>
 800e0a2:	2a1b      	cmp	r2, #27
 800e0a4:	e9c0 5500 	strd	r5, r5, [r0]
 800e0a8:	d806      	bhi.n	800e0b8 <_calloc_r+0x48>
 800e0aa:	f100 0308 	add.w	r3, r0, #8
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	e9c3 2200 	strd	r2, r2, [r3]
 800e0b4:	609a      	str	r2, [r3, #8]
 800e0b6:	e7e4      	b.n	800e082 <_calloc_r+0x12>
 800e0b8:	2a24      	cmp	r2, #36	@ 0x24
 800e0ba:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800e0be:	bf11      	iteee	ne
 800e0c0:	f100 0310 	addne.w	r3, r0, #16
 800e0c4:	6105      	streq	r5, [r0, #16]
 800e0c6:	f100 0318 	addeq.w	r3, r0, #24
 800e0ca:	6145      	streq	r5, [r0, #20]
 800e0cc:	e7ef      	b.n	800e0ae <_calloc_r+0x3e>
 800e0ce:	4603      	mov	r3, r0
 800e0d0:	e7ed      	b.n	800e0ae <_calloc_r+0x3e>
 800e0d2:	4629      	mov	r1, r5
 800e0d4:	f7fc fb93 	bl	800a7fe <memset>
 800e0d8:	e7d3      	b.n	800e082 <_calloc_r+0x12>

0800e0da <__ascii_mbtowc>:
 800e0da:	b082      	sub	sp, #8
 800e0dc:	b901      	cbnz	r1, 800e0e0 <__ascii_mbtowc+0x6>
 800e0de:	a901      	add	r1, sp, #4
 800e0e0:	b142      	cbz	r2, 800e0f4 <__ascii_mbtowc+0x1a>
 800e0e2:	b14b      	cbz	r3, 800e0f8 <__ascii_mbtowc+0x1e>
 800e0e4:	7813      	ldrb	r3, [r2, #0]
 800e0e6:	600b      	str	r3, [r1, #0]
 800e0e8:	7812      	ldrb	r2, [r2, #0]
 800e0ea:	1e10      	subs	r0, r2, #0
 800e0ec:	bf18      	it	ne
 800e0ee:	2001      	movne	r0, #1
 800e0f0:	b002      	add	sp, #8
 800e0f2:	4770      	bx	lr
 800e0f4:	4610      	mov	r0, r2
 800e0f6:	e7fb      	b.n	800e0f0 <__ascii_mbtowc+0x16>
 800e0f8:	f06f 0001 	mvn.w	r0, #1
 800e0fc:	e7f8      	b.n	800e0f0 <__ascii_mbtowc+0x16>

0800e0fe <__ascii_wctomb>:
 800e0fe:	4603      	mov	r3, r0
 800e100:	4608      	mov	r0, r1
 800e102:	b141      	cbz	r1, 800e116 <__ascii_wctomb+0x18>
 800e104:	2aff      	cmp	r2, #255	@ 0xff
 800e106:	d904      	bls.n	800e112 <__ascii_wctomb+0x14>
 800e108:	228a      	movs	r2, #138	@ 0x8a
 800e10a:	601a      	str	r2, [r3, #0]
 800e10c:	f04f 30ff 	mov.w	r0, #4294967295
 800e110:	4770      	bx	lr
 800e112:	700a      	strb	r2, [r1, #0]
 800e114:	2001      	movs	r0, #1
 800e116:	4770      	bx	lr

0800e118 <fiprintf>:
 800e118:	b40e      	push	{r1, r2, r3}
 800e11a:	b503      	push	{r0, r1, lr}
 800e11c:	4601      	mov	r1, r0
 800e11e:	ab03      	add	r3, sp, #12
 800e120:	4805      	ldr	r0, [pc, #20]	@ (800e138 <fiprintf+0x20>)
 800e122:	f853 2b04 	ldr.w	r2, [r3], #4
 800e126:	6800      	ldr	r0, [r0, #0]
 800e128:	9301      	str	r3, [sp, #4]
 800e12a:	f000 f807 	bl	800e13c <_vfiprintf_r>
 800e12e:	b002      	add	sp, #8
 800e130:	f85d eb04 	ldr.w	lr, [sp], #4
 800e134:	b003      	add	sp, #12
 800e136:	4770      	bx	lr
 800e138:	24000028 	.word	0x24000028

0800e13c <_vfiprintf_r>:
 800e13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e140:	b0bb      	sub	sp, #236	@ 0xec
 800e142:	460f      	mov	r7, r1
 800e144:	4693      	mov	fp, r2
 800e146:	461c      	mov	r4, r3
 800e148:	461d      	mov	r5, r3
 800e14a:	9000      	str	r0, [sp, #0]
 800e14c:	b118      	cbz	r0, 800e156 <_vfiprintf_r+0x1a>
 800e14e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e150:	b90b      	cbnz	r3, 800e156 <_vfiprintf_r+0x1a>
 800e152:	f7fc fa77 	bl	800a644 <__sinit>
 800e156:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e158:	07da      	lsls	r2, r3, #31
 800e15a:	d405      	bmi.n	800e168 <_vfiprintf_r+0x2c>
 800e15c:	89bb      	ldrh	r3, [r7, #12]
 800e15e:	059b      	lsls	r3, r3, #22
 800e160:	d402      	bmi.n	800e168 <_vfiprintf_r+0x2c>
 800e162:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e164:	f7fc fbc6 	bl	800a8f4 <__retarget_lock_acquire_recursive>
 800e168:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e16c:	049e      	lsls	r6, r3, #18
 800e16e:	d406      	bmi.n	800e17e <_vfiprintf_r+0x42>
 800e170:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e172:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e176:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e17a:	81bb      	strh	r3, [r7, #12]
 800e17c:	667a      	str	r2, [r7, #100]	@ 0x64
 800e17e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e180:	0498      	lsls	r0, r3, #18
 800e182:	d508      	bpl.n	800e196 <_vfiprintf_r+0x5a>
 800e184:	07d9      	lsls	r1, r3, #31
 800e186:	d512      	bpl.n	800e1ae <_vfiprintf_r+0x72>
 800e188:	f04f 33ff 	mov.w	r3, #4294967295
 800e18c:	9303      	str	r3, [sp, #12]
 800e18e:	9803      	ldr	r0, [sp, #12]
 800e190:	b03b      	add	sp, #236	@ 0xec
 800e192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e196:	89bb      	ldrh	r3, [r7, #12]
 800e198:	071a      	lsls	r2, r3, #28
 800e19a:	d501      	bpl.n	800e1a0 <_vfiprintf_r+0x64>
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	b96b      	cbnz	r3, 800e1bc <_vfiprintf_r+0x80>
 800e1a0:	9800      	ldr	r0, [sp, #0]
 800e1a2:	4639      	mov	r1, r7
 800e1a4:	f7fe fae6 	bl	800c774 <__swsetup_r>
 800e1a8:	b140      	cbz	r0, 800e1bc <_vfiprintf_r+0x80>
 800e1aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e1ac:	e7ea      	b.n	800e184 <_vfiprintf_r+0x48>
 800e1ae:	89bb      	ldrh	r3, [r7, #12]
 800e1b0:	059b      	lsls	r3, r3, #22
 800e1b2:	d4e9      	bmi.n	800e188 <_vfiprintf_r+0x4c>
 800e1b4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e1b6:	f7fc fb9e 	bl	800a8f6 <__retarget_lock_release_recursive>
 800e1ba:	e7e5      	b.n	800e188 <_vfiprintf_r+0x4c>
 800e1bc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e1c0:	f003 021a 	and.w	r2, r3, #26
 800e1c4:	2a0a      	cmp	r2, #10
 800e1c6:	d114      	bne.n	800e1f2 <_vfiprintf_r+0xb6>
 800e1c8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800e1cc:	2a00      	cmp	r2, #0
 800e1ce:	db10      	blt.n	800e1f2 <_vfiprintf_r+0xb6>
 800e1d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e1d2:	07d6      	lsls	r6, r2, #31
 800e1d4:	d404      	bmi.n	800e1e0 <_vfiprintf_r+0xa4>
 800e1d6:	059d      	lsls	r5, r3, #22
 800e1d8:	d402      	bmi.n	800e1e0 <_vfiprintf_r+0xa4>
 800e1da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e1dc:	f7fc fb8b 	bl	800a8f6 <__retarget_lock_release_recursive>
 800e1e0:	9800      	ldr	r0, [sp, #0]
 800e1e2:	4623      	mov	r3, r4
 800e1e4:	465a      	mov	r2, fp
 800e1e6:	4639      	mov	r1, r7
 800e1e8:	b03b      	add	sp, #236	@ 0xec
 800e1ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ee:	f000 bc2d 	b.w	800ea4c <__sbprintf>
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800e1f8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800e1fc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800e200:	ae11      	add	r6, sp, #68	@ 0x44
 800e202:	960e      	str	r6, [sp, #56]	@ 0x38
 800e204:	9303      	str	r3, [sp, #12]
 800e206:	465b      	mov	r3, fp
 800e208:	461c      	mov	r4, r3
 800e20a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e20e:	b10a      	cbz	r2, 800e214 <_vfiprintf_r+0xd8>
 800e210:	2a25      	cmp	r2, #37	@ 0x25
 800e212:	d1f9      	bne.n	800e208 <_vfiprintf_r+0xcc>
 800e214:	ebb4 080b 	subs.w	r8, r4, fp
 800e218:	d00d      	beq.n	800e236 <_vfiprintf_r+0xfa>
 800e21a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e21c:	4443      	add	r3, r8
 800e21e:	9310      	str	r3, [sp, #64]	@ 0x40
 800e220:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e222:	3301      	adds	r3, #1
 800e224:	2b07      	cmp	r3, #7
 800e226:	e9c6 b800 	strd	fp, r8, [r6]
 800e22a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e22c:	dc75      	bgt.n	800e31a <_vfiprintf_r+0x1de>
 800e22e:	3608      	adds	r6, #8
 800e230:	9b03      	ldr	r3, [sp, #12]
 800e232:	4443      	add	r3, r8
 800e234:	9303      	str	r3, [sp, #12]
 800e236:	7823      	ldrb	r3, [r4, #0]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f000 83c9 	beq.w	800e9d0 <_vfiprintf_r+0x894>
 800e23e:	2300      	movs	r3, #0
 800e240:	f04f 32ff 	mov.w	r2, #4294967295
 800e244:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800e248:	3401      	adds	r4, #1
 800e24a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e24e:	469a      	mov	sl, r3
 800e250:	46a3      	mov	fp, r4
 800e252:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800e256:	f1a3 0220 	sub.w	r2, r3, #32
 800e25a:	2a5a      	cmp	r2, #90	@ 0x5a
 800e25c:	f200 8312 	bhi.w	800e884 <_vfiprintf_r+0x748>
 800e260:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e264:	0310009a 	.word	0x0310009a
 800e268:	00a20310 	.word	0x00a20310
 800e26c:	03100310 	.word	0x03100310
 800e270:	00820310 	.word	0x00820310
 800e274:	03100310 	.word	0x03100310
 800e278:	00af00a5 	.word	0x00af00a5
 800e27c:	00ac0310 	.word	0x00ac0310
 800e280:	031000b1 	.word	0x031000b1
 800e284:	00d000cd 	.word	0x00d000cd
 800e288:	00d000d0 	.word	0x00d000d0
 800e28c:	00d000d0 	.word	0x00d000d0
 800e290:	00d000d0 	.word	0x00d000d0
 800e294:	00d000d0 	.word	0x00d000d0
 800e298:	03100310 	.word	0x03100310
 800e29c:	03100310 	.word	0x03100310
 800e2a0:	03100310 	.word	0x03100310
 800e2a4:	03100310 	.word	0x03100310
 800e2a8:	00f60310 	.word	0x00f60310
 800e2ac:	03100103 	.word	0x03100103
 800e2b0:	03100310 	.word	0x03100310
 800e2b4:	03100310 	.word	0x03100310
 800e2b8:	03100310 	.word	0x03100310
 800e2bc:	03100310 	.word	0x03100310
 800e2c0:	01510310 	.word	0x01510310
 800e2c4:	03100310 	.word	0x03100310
 800e2c8:	01980310 	.word	0x01980310
 800e2cc:	02770310 	.word	0x02770310
 800e2d0:	03100310 	.word	0x03100310
 800e2d4:	03100297 	.word	0x03100297
 800e2d8:	03100310 	.word	0x03100310
 800e2dc:	03100310 	.word	0x03100310
 800e2e0:	03100310 	.word	0x03100310
 800e2e4:	03100310 	.word	0x03100310
 800e2e8:	00f60310 	.word	0x00f60310
 800e2ec:	03100105 	.word	0x03100105
 800e2f0:	03100310 	.word	0x03100310
 800e2f4:	010500df 	.word	0x010500df
 800e2f8:	031000f0 	.word	0x031000f0
 800e2fc:	031000ea 	.word	0x031000ea
 800e300:	01530131 	.word	0x01530131
 800e304:	00f00188 	.word	0x00f00188
 800e308:	01980310 	.word	0x01980310
 800e30c:	02790098 	.word	0x02790098
 800e310:	03100310 	.word	0x03100310
 800e314:	03100065 	.word	0x03100065
 800e318:	0098      	.short	0x0098
 800e31a:	9800      	ldr	r0, [sp, #0]
 800e31c:	aa0e      	add	r2, sp, #56	@ 0x38
 800e31e:	4639      	mov	r1, r7
 800e320:	f7fe f878 	bl	800c414 <__sprint_r>
 800e324:	2800      	cmp	r0, #0
 800e326:	f040 8332 	bne.w	800e98e <_vfiprintf_r+0x852>
 800e32a:	ae11      	add	r6, sp, #68	@ 0x44
 800e32c:	e780      	b.n	800e230 <_vfiprintf_r+0xf4>
 800e32e:	4a98      	ldr	r2, [pc, #608]	@ (800e590 <_vfiprintf_r+0x454>)
 800e330:	9205      	str	r2, [sp, #20]
 800e332:	f01a 0220 	ands.w	r2, sl, #32
 800e336:	f000 822e 	beq.w	800e796 <_vfiprintf_r+0x65a>
 800e33a:	3507      	adds	r5, #7
 800e33c:	f025 0507 	bic.w	r5, r5, #7
 800e340:	46a8      	mov	r8, r5
 800e342:	686d      	ldr	r5, [r5, #4]
 800e344:	f858 4b08 	ldr.w	r4, [r8], #8
 800e348:	f01a 0f01 	tst.w	sl, #1
 800e34c:	d009      	beq.n	800e362 <_vfiprintf_r+0x226>
 800e34e:	ea54 0205 	orrs.w	r2, r4, r5
 800e352:	bf1f      	itttt	ne
 800e354:	2230      	movne	r2, #48	@ 0x30
 800e356:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800e35a:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800e35e:	f04a 0a02 	orrne.w	sl, sl, #2
 800e362:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800e366:	e111      	b.n	800e58c <_vfiprintf_r+0x450>
 800e368:	9800      	ldr	r0, [sp, #0]
 800e36a:	f7fe fa87 	bl	800c87c <_localeconv_r>
 800e36e:	6843      	ldr	r3, [r0, #4]
 800e370:	9308      	str	r3, [sp, #32]
 800e372:	4618      	mov	r0, r3
 800e374:	f7f1 ffbc 	bl	80002f0 <strlen>
 800e378:	9007      	str	r0, [sp, #28]
 800e37a:	9800      	ldr	r0, [sp, #0]
 800e37c:	f7fe fa7e 	bl	800c87c <_localeconv_r>
 800e380:	6883      	ldr	r3, [r0, #8]
 800e382:	9306      	str	r3, [sp, #24]
 800e384:	9b07      	ldr	r3, [sp, #28]
 800e386:	b12b      	cbz	r3, 800e394 <_vfiprintf_r+0x258>
 800e388:	9b06      	ldr	r3, [sp, #24]
 800e38a:	b11b      	cbz	r3, 800e394 <_vfiprintf_r+0x258>
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	b10b      	cbz	r3, 800e394 <_vfiprintf_r+0x258>
 800e390:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800e394:	465c      	mov	r4, fp
 800e396:	e75b      	b.n	800e250 <_vfiprintf_r+0x114>
 800e398:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d1f9      	bne.n	800e394 <_vfiprintf_r+0x258>
 800e3a0:	2320      	movs	r3, #32
 800e3a2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e3a6:	e7f5      	b.n	800e394 <_vfiprintf_r+0x258>
 800e3a8:	f04a 0a01 	orr.w	sl, sl, #1
 800e3ac:	e7f2      	b.n	800e394 <_vfiprintf_r+0x258>
 800e3ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3b2:	9302      	str	r3, [sp, #8]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	daed      	bge.n	800e394 <_vfiprintf_r+0x258>
 800e3b8:	425b      	negs	r3, r3
 800e3ba:	9302      	str	r3, [sp, #8]
 800e3bc:	f04a 0a04 	orr.w	sl, sl, #4
 800e3c0:	e7e8      	b.n	800e394 <_vfiprintf_r+0x258>
 800e3c2:	232b      	movs	r3, #43	@ 0x2b
 800e3c4:	e7ed      	b.n	800e3a2 <_vfiprintf_r+0x266>
 800e3c6:	465a      	mov	r2, fp
 800e3c8:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e3cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e3ce:	d113      	bne.n	800e3f8 <_vfiprintf_r+0x2bc>
 800e3d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e3d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e3d8:	9301      	str	r3, [sp, #4]
 800e3da:	4693      	mov	fp, r2
 800e3dc:	e7da      	b.n	800e394 <_vfiprintf_r+0x258>
 800e3de:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e3e2:	fb04 0101 	mla	r1, r4, r1, r0
 800e3e6:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800e3ea:	2809      	cmp	r0, #9
 800e3ec:	d9f7      	bls.n	800e3de <_vfiprintf_r+0x2a2>
 800e3ee:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800e3f2:	9101      	str	r1, [sp, #4]
 800e3f4:	4693      	mov	fp, r2
 800e3f6:	e72e      	b.n	800e256 <_vfiprintf_r+0x11a>
 800e3f8:	2100      	movs	r1, #0
 800e3fa:	240a      	movs	r4, #10
 800e3fc:	e7f3      	b.n	800e3e6 <_vfiprintf_r+0x2aa>
 800e3fe:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800e402:	e7c7      	b.n	800e394 <_vfiprintf_r+0x258>
 800e404:	2200      	movs	r2, #0
 800e406:	9202      	str	r2, [sp, #8]
 800e408:	210a      	movs	r1, #10
 800e40a:	9a02      	ldr	r2, [sp, #8]
 800e40c:	3b30      	subs	r3, #48	@ 0x30
 800e40e:	fb01 3302 	mla	r3, r1, r2, r3
 800e412:	9302      	str	r3, [sp, #8]
 800e414:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800e418:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800e41c:	2a09      	cmp	r2, #9
 800e41e:	d9f4      	bls.n	800e40a <_vfiprintf_r+0x2ce>
 800e420:	e719      	b.n	800e256 <_vfiprintf_r+0x11a>
 800e422:	f89b 3000 	ldrb.w	r3, [fp]
 800e426:	2b68      	cmp	r3, #104	@ 0x68
 800e428:	bf06      	itte	eq
 800e42a:	f10b 0b01 	addeq.w	fp, fp, #1
 800e42e:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800e432:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800e436:	e7ad      	b.n	800e394 <_vfiprintf_r+0x258>
 800e438:	f89b 3000 	ldrb.w	r3, [fp]
 800e43c:	2b6c      	cmp	r3, #108	@ 0x6c
 800e43e:	d104      	bne.n	800e44a <_vfiprintf_r+0x30e>
 800e440:	f10b 0b01 	add.w	fp, fp, #1
 800e444:	f04a 0a20 	orr.w	sl, sl, #32
 800e448:	e7a4      	b.n	800e394 <_vfiprintf_r+0x258>
 800e44a:	f04a 0a10 	orr.w	sl, sl, #16
 800e44e:	e7a1      	b.n	800e394 <_vfiprintf_r+0x258>
 800e450:	46a8      	mov	r8, r5
 800e452:	2400      	movs	r4, #0
 800e454:	f858 3b04 	ldr.w	r3, [r8], #4
 800e458:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800e45c:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800e460:	2301      	movs	r3, #1
 800e462:	9301      	str	r3, [sp, #4]
 800e464:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800e468:	e0a9      	b.n	800e5be <_vfiprintf_r+0x482>
 800e46a:	f04a 0a10 	orr.w	sl, sl, #16
 800e46e:	f01a 0f20 	tst.w	sl, #32
 800e472:	d011      	beq.n	800e498 <_vfiprintf_r+0x35c>
 800e474:	3507      	adds	r5, #7
 800e476:	f025 0507 	bic.w	r5, r5, #7
 800e47a:	46a8      	mov	r8, r5
 800e47c:	686d      	ldr	r5, [r5, #4]
 800e47e:	f858 4b08 	ldr.w	r4, [r8], #8
 800e482:	2d00      	cmp	r5, #0
 800e484:	da06      	bge.n	800e494 <_vfiprintf_r+0x358>
 800e486:	4264      	negs	r4, r4
 800e488:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800e48c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e490:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e494:	2301      	movs	r3, #1
 800e496:	e048      	b.n	800e52a <_vfiprintf_r+0x3ee>
 800e498:	46a8      	mov	r8, r5
 800e49a:	f01a 0f10 	tst.w	sl, #16
 800e49e:	f858 5b04 	ldr.w	r5, [r8], #4
 800e4a2:	d002      	beq.n	800e4aa <_vfiprintf_r+0x36e>
 800e4a4:	462c      	mov	r4, r5
 800e4a6:	17ed      	asrs	r5, r5, #31
 800e4a8:	e7eb      	b.n	800e482 <_vfiprintf_r+0x346>
 800e4aa:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800e4ae:	d003      	beq.n	800e4b8 <_vfiprintf_r+0x37c>
 800e4b0:	b22c      	sxth	r4, r5
 800e4b2:	f345 35c0 	sbfx	r5, r5, #15, #1
 800e4b6:	e7e4      	b.n	800e482 <_vfiprintf_r+0x346>
 800e4b8:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800e4bc:	d0f2      	beq.n	800e4a4 <_vfiprintf_r+0x368>
 800e4be:	b26c      	sxtb	r4, r5
 800e4c0:	f345 15c0 	sbfx	r5, r5, #7, #1
 800e4c4:	e7dd      	b.n	800e482 <_vfiprintf_r+0x346>
 800e4c6:	f01a 0f20 	tst.w	sl, #32
 800e4ca:	d007      	beq.n	800e4dc <_vfiprintf_r+0x3a0>
 800e4cc:	9a03      	ldr	r2, [sp, #12]
 800e4ce:	682b      	ldr	r3, [r5, #0]
 800e4d0:	9903      	ldr	r1, [sp, #12]
 800e4d2:	17d2      	asrs	r2, r2, #31
 800e4d4:	e9c3 1200 	strd	r1, r2, [r3]
 800e4d8:	3504      	adds	r5, #4
 800e4da:	e694      	b.n	800e206 <_vfiprintf_r+0xca>
 800e4dc:	f01a 0f10 	tst.w	sl, #16
 800e4e0:	d003      	beq.n	800e4ea <_vfiprintf_r+0x3ae>
 800e4e2:	682b      	ldr	r3, [r5, #0]
 800e4e4:	9a03      	ldr	r2, [sp, #12]
 800e4e6:	601a      	str	r2, [r3, #0]
 800e4e8:	e7f6      	b.n	800e4d8 <_vfiprintf_r+0x39c>
 800e4ea:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800e4ee:	d003      	beq.n	800e4f8 <_vfiprintf_r+0x3bc>
 800e4f0:	682b      	ldr	r3, [r5, #0]
 800e4f2:	9a03      	ldr	r2, [sp, #12]
 800e4f4:	801a      	strh	r2, [r3, #0]
 800e4f6:	e7ef      	b.n	800e4d8 <_vfiprintf_r+0x39c>
 800e4f8:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800e4fc:	d0f1      	beq.n	800e4e2 <_vfiprintf_r+0x3a6>
 800e4fe:	682b      	ldr	r3, [r5, #0]
 800e500:	9a03      	ldr	r2, [sp, #12]
 800e502:	701a      	strb	r2, [r3, #0]
 800e504:	e7e8      	b.n	800e4d8 <_vfiprintf_r+0x39c>
 800e506:	f04a 0a10 	orr.w	sl, sl, #16
 800e50a:	f01a 0320 	ands.w	r3, sl, #32
 800e50e:	d01f      	beq.n	800e550 <_vfiprintf_r+0x414>
 800e510:	3507      	adds	r5, #7
 800e512:	f025 0507 	bic.w	r5, r5, #7
 800e516:	46a8      	mov	r8, r5
 800e518:	686d      	ldr	r5, [r5, #4]
 800e51a:	f858 4b08 	ldr.w	r4, [r8], #8
 800e51e:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800e522:	2300      	movs	r3, #0
 800e524:	2200      	movs	r2, #0
 800e526:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800e52a:	9a01      	ldr	r2, [sp, #4]
 800e52c:	2a00      	cmp	r2, #0
 800e52e:	f2c0 825c 	blt.w	800e9ea <_vfiprintf_r+0x8ae>
 800e532:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800e536:	9204      	str	r2, [sp, #16]
 800e538:	ea54 0205 	orrs.w	r2, r4, r5
 800e53c:	f040 825b 	bne.w	800e9f6 <_vfiprintf_r+0x8ba>
 800e540:	9a01      	ldr	r2, [sp, #4]
 800e542:	2a00      	cmp	r2, #0
 800e544:	f000 8195 	beq.w	800e872 <_vfiprintf_r+0x736>
 800e548:	2b01      	cmp	r3, #1
 800e54a:	f040 8257 	bne.w	800e9fc <_vfiprintf_r+0x8c0>
 800e54e:	e139      	b.n	800e7c4 <_vfiprintf_r+0x688>
 800e550:	46a8      	mov	r8, r5
 800e552:	f01a 0510 	ands.w	r5, sl, #16
 800e556:	f858 4b04 	ldr.w	r4, [r8], #4
 800e55a:	d001      	beq.n	800e560 <_vfiprintf_r+0x424>
 800e55c:	461d      	mov	r5, r3
 800e55e:	e7de      	b.n	800e51e <_vfiprintf_r+0x3e2>
 800e560:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800e564:	d001      	beq.n	800e56a <_vfiprintf_r+0x42e>
 800e566:	b2a4      	uxth	r4, r4
 800e568:	e7d9      	b.n	800e51e <_vfiprintf_r+0x3e2>
 800e56a:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e56e:	d0d6      	beq.n	800e51e <_vfiprintf_r+0x3e2>
 800e570:	b2e4      	uxtb	r4, r4
 800e572:	e7f3      	b.n	800e55c <_vfiprintf_r+0x420>
 800e574:	46a8      	mov	r8, r5
 800e576:	f647 0330 	movw	r3, #30768	@ 0x7830
 800e57a:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800e57e:	f858 4b04 	ldr.w	r4, [r8], #4
 800e582:	4b03      	ldr	r3, [pc, #12]	@ (800e590 <_vfiprintf_r+0x454>)
 800e584:	9305      	str	r3, [sp, #20]
 800e586:	2500      	movs	r5, #0
 800e588:	f04a 0a02 	orr.w	sl, sl, #2
 800e58c:	2302      	movs	r3, #2
 800e58e:	e7c9      	b.n	800e524 <_vfiprintf_r+0x3e8>
 800e590:	0800eff7 	.word	0x0800eff7
 800e594:	9b01      	ldr	r3, [sp, #4]
 800e596:	46a8      	mov	r8, r5
 800e598:	2500      	movs	r5, #0
 800e59a:	42ab      	cmp	r3, r5
 800e59c:	f858 9b04 	ldr.w	r9, [r8], #4
 800e5a0:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800e5a4:	f2c0 80d0 	blt.w	800e748 <_vfiprintf_r+0x60c>
 800e5a8:	461a      	mov	r2, r3
 800e5aa:	4629      	mov	r1, r5
 800e5ac:	4648      	mov	r0, r9
 800e5ae:	f7f1 fea7 	bl	8000300 <memchr>
 800e5b2:	4604      	mov	r4, r0
 800e5b4:	b118      	cbz	r0, 800e5be <_vfiprintf_r+0x482>
 800e5b6:	eba0 0309 	sub.w	r3, r0, r9
 800e5ba:	9301      	str	r3, [sp, #4]
 800e5bc:	462c      	mov	r4, r5
 800e5be:	9b01      	ldr	r3, [sp, #4]
 800e5c0:	42a3      	cmp	r3, r4
 800e5c2:	bfb8      	it	lt
 800e5c4:	4623      	movlt	r3, r4
 800e5c6:	9304      	str	r3, [sp, #16]
 800e5c8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e5cc:	b113      	cbz	r3, 800e5d4 <_vfiprintf_r+0x498>
 800e5ce:	9b04      	ldr	r3, [sp, #16]
 800e5d0:	3301      	adds	r3, #1
 800e5d2:	9304      	str	r3, [sp, #16]
 800e5d4:	f01a 0302 	ands.w	r3, sl, #2
 800e5d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5da:	bf1e      	ittt	ne
 800e5dc:	9b04      	ldrne	r3, [sp, #16]
 800e5de:	3302      	addne	r3, #2
 800e5e0:	9304      	strne	r3, [sp, #16]
 800e5e2:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800e5e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5e8:	d11f      	bne.n	800e62a <_vfiprintf_r+0x4ee>
 800e5ea:	9b02      	ldr	r3, [sp, #8]
 800e5ec:	9a04      	ldr	r2, [sp, #16]
 800e5ee:	1a9d      	subs	r5, r3, r2
 800e5f0:	2d00      	cmp	r5, #0
 800e5f2:	dd1a      	ble.n	800e62a <_vfiprintf_r+0x4ee>
 800e5f4:	4ba8      	ldr	r3, [pc, #672]	@ (800e898 <_vfiprintf_r+0x75c>)
 800e5f6:	6033      	str	r3, [r6, #0]
 800e5f8:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800e5fc:	2d10      	cmp	r5, #16
 800e5fe:	f102 0201 	add.w	r2, r2, #1
 800e602:	f106 0008 	add.w	r0, r6, #8
 800e606:	f300 814d 	bgt.w	800e8a4 <_vfiprintf_r+0x768>
 800e60a:	6075      	str	r5, [r6, #4]
 800e60c:	2a07      	cmp	r2, #7
 800e60e:	4465      	add	r5, ip
 800e610:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800e614:	f340 8159 	ble.w	800e8ca <_vfiprintf_r+0x78e>
 800e618:	9800      	ldr	r0, [sp, #0]
 800e61a:	aa0e      	add	r2, sp, #56	@ 0x38
 800e61c:	4639      	mov	r1, r7
 800e61e:	f7fd fef9 	bl	800c414 <__sprint_r>
 800e622:	2800      	cmp	r0, #0
 800e624:	f040 81b3 	bne.w	800e98e <_vfiprintf_r+0x852>
 800e628:	ae11      	add	r6, sp, #68	@ 0x44
 800e62a:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800e62e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e632:	b161      	cbz	r1, 800e64e <_vfiprintf_r+0x512>
 800e634:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800e638:	3301      	adds	r3, #1
 800e63a:	6031      	str	r1, [r6, #0]
 800e63c:	2101      	movs	r1, #1
 800e63e:	440a      	add	r2, r1
 800e640:	2b07      	cmp	r3, #7
 800e642:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e646:	6071      	str	r1, [r6, #4]
 800e648:	f300 8141 	bgt.w	800e8ce <_vfiprintf_r+0x792>
 800e64c:	3608      	adds	r6, #8
 800e64e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e650:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e654:	b159      	cbz	r1, 800e66e <_vfiprintf_r+0x532>
 800e656:	a90d      	add	r1, sp, #52	@ 0x34
 800e658:	3301      	adds	r3, #1
 800e65a:	6031      	str	r1, [r6, #0]
 800e65c:	2102      	movs	r1, #2
 800e65e:	440a      	add	r2, r1
 800e660:	2b07      	cmp	r3, #7
 800e662:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e666:	6071      	str	r1, [r6, #4]
 800e668:	f300 813a 	bgt.w	800e8e0 <_vfiprintf_r+0x7a4>
 800e66c:	3608      	adds	r6, #8
 800e66e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e670:	2b80      	cmp	r3, #128	@ 0x80
 800e672:	d11f      	bne.n	800e6b4 <_vfiprintf_r+0x578>
 800e674:	9b02      	ldr	r3, [sp, #8]
 800e676:	9a04      	ldr	r2, [sp, #16]
 800e678:	1a9d      	subs	r5, r3, r2
 800e67a:	2d00      	cmp	r5, #0
 800e67c:	dd1a      	ble.n	800e6b4 <_vfiprintf_r+0x578>
 800e67e:	4b87      	ldr	r3, [pc, #540]	@ (800e89c <_vfiprintf_r+0x760>)
 800e680:	6033      	str	r3, [r6, #0]
 800e682:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800e686:	2d10      	cmp	r5, #16
 800e688:	f102 0201 	add.w	r2, r2, #1
 800e68c:	f106 0008 	add.w	r0, r6, #8
 800e690:	f300 812f 	bgt.w	800e8f2 <_vfiprintf_r+0x7b6>
 800e694:	6075      	str	r5, [r6, #4]
 800e696:	2a07      	cmp	r2, #7
 800e698:	4465      	add	r5, ip
 800e69a:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800e69e:	f340 813b 	ble.w	800e918 <_vfiprintf_r+0x7dc>
 800e6a2:	9800      	ldr	r0, [sp, #0]
 800e6a4:	aa0e      	add	r2, sp, #56	@ 0x38
 800e6a6:	4639      	mov	r1, r7
 800e6a8:	f7fd feb4 	bl	800c414 <__sprint_r>
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	f040 816e 	bne.w	800e98e <_vfiprintf_r+0x852>
 800e6b2:	ae11      	add	r6, sp, #68	@ 0x44
 800e6b4:	9b01      	ldr	r3, [sp, #4]
 800e6b6:	1ae4      	subs	r4, r4, r3
 800e6b8:	2c00      	cmp	r4, #0
 800e6ba:	dd1a      	ble.n	800e6f2 <_vfiprintf_r+0x5b6>
 800e6bc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e6c0:	4876      	ldr	r0, [pc, #472]	@ (800e89c <_vfiprintf_r+0x760>)
 800e6c2:	6030      	str	r0, [r6, #0]
 800e6c4:	2c10      	cmp	r4, #16
 800e6c6:	f103 0301 	add.w	r3, r3, #1
 800e6ca:	f106 0108 	add.w	r1, r6, #8
 800e6ce:	f300 8125 	bgt.w	800e91c <_vfiprintf_r+0x7e0>
 800e6d2:	6074      	str	r4, [r6, #4]
 800e6d4:	2b07      	cmp	r3, #7
 800e6d6:	4414      	add	r4, r2
 800e6d8:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800e6dc:	f340 812f 	ble.w	800e93e <_vfiprintf_r+0x802>
 800e6e0:	9800      	ldr	r0, [sp, #0]
 800e6e2:	aa0e      	add	r2, sp, #56	@ 0x38
 800e6e4:	4639      	mov	r1, r7
 800e6e6:	f7fd fe95 	bl	800c414 <__sprint_r>
 800e6ea:	2800      	cmp	r0, #0
 800e6ec:	f040 814f 	bne.w	800e98e <_vfiprintf_r+0x852>
 800e6f0:	ae11      	add	r6, sp, #68	@ 0x44
 800e6f2:	9b01      	ldr	r3, [sp, #4]
 800e6f4:	9a01      	ldr	r2, [sp, #4]
 800e6f6:	6073      	str	r3, [r6, #4]
 800e6f8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e6fa:	f8c6 9000 	str.w	r9, [r6]
 800e6fe:	4413      	add	r3, r2
 800e700:	9310      	str	r3, [sp, #64]	@ 0x40
 800e702:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e704:	3301      	adds	r3, #1
 800e706:	2b07      	cmp	r3, #7
 800e708:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e70a:	f300 811a 	bgt.w	800e942 <_vfiprintf_r+0x806>
 800e70e:	f106 0308 	add.w	r3, r6, #8
 800e712:	f01a 0f04 	tst.w	sl, #4
 800e716:	f040 811c 	bne.w	800e952 <_vfiprintf_r+0x816>
 800e71a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e71e:	9904      	ldr	r1, [sp, #16]
 800e720:	428a      	cmp	r2, r1
 800e722:	bfac      	ite	ge
 800e724:	189b      	addge	r3, r3, r2
 800e726:	185b      	addlt	r3, r3, r1
 800e728:	9303      	str	r3, [sp, #12]
 800e72a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e72c:	b13b      	cbz	r3, 800e73e <_vfiprintf_r+0x602>
 800e72e:	9800      	ldr	r0, [sp, #0]
 800e730:	aa0e      	add	r2, sp, #56	@ 0x38
 800e732:	4639      	mov	r1, r7
 800e734:	f7fd fe6e 	bl	800c414 <__sprint_r>
 800e738:	2800      	cmp	r0, #0
 800e73a:	f040 8128 	bne.w	800e98e <_vfiprintf_r+0x852>
 800e73e:	2300      	movs	r3, #0
 800e740:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e742:	4645      	mov	r5, r8
 800e744:	ae11      	add	r6, sp, #68	@ 0x44
 800e746:	e55e      	b.n	800e206 <_vfiprintf_r+0xca>
 800e748:	4648      	mov	r0, r9
 800e74a:	f7f1 fdd1 	bl	80002f0 <strlen>
 800e74e:	9001      	str	r0, [sp, #4]
 800e750:	e734      	b.n	800e5bc <_vfiprintf_r+0x480>
 800e752:	f04a 0a10 	orr.w	sl, sl, #16
 800e756:	f01a 0320 	ands.w	r3, sl, #32
 800e75a:	d008      	beq.n	800e76e <_vfiprintf_r+0x632>
 800e75c:	3507      	adds	r5, #7
 800e75e:	f025 0507 	bic.w	r5, r5, #7
 800e762:	46a8      	mov	r8, r5
 800e764:	686d      	ldr	r5, [r5, #4]
 800e766:	f858 4b08 	ldr.w	r4, [r8], #8
 800e76a:	2301      	movs	r3, #1
 800e76c:	e6da      	b.n	800e524 <_vfiprintf_r+0x3e8>
 800e76e:	46a8      	mov	r8, r5
 800e770:	f01a 0510 	ands.w	r5, sl, #16
 800e774:	f858 4b04 	ldr.w	r4, [r8], #4
 800e778:	d001      	beq.n	800e77e <_vfiprintf_r+0x642>
 800e77a:	461d      	mov	r5, r3
 800e77c:	e7f5      	b.n	800e76a <_vfiprintf_r+0x62e>
 800e77e:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800e782:	d001      	beq.n	800e788 <_vfiprintf_r+0x64c>
 800e784:	b2a4      	uxth	r4, r4
 800e786:	e7f0      	b.n	800e76a <_vfiprintf_r+0x62e>
 800e788:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e78c:	d0ed      	beq.n	800e76a <_vfiprintf_r+0x62e>
 800e78e:	b2e4      	uxtb	r4, r4
 800e790:	e7f3      	b.n	800e77a <_vfiprintf_r+0x63e>
 800e792:	4a43      	ldr	r2, [pc, #268]	@ (800e8a0 <_vfiprintf_r+0x764>)
 800e794:	e5cc      	b.n	800e330 <_vfiprintf_r+0x1f4>
 800e796:	46a8      	mov	r8, r5
 800e798:	f01a 0510 	ands.w	r5, sl, #16
 800e79c:	f858 4b04 	ldr.w	r4, [r8], #4
 800e7a0:	d001      	beq.n	800e7a6 <_vfiprintf_r+0x66a>
 800e7a2:	4615      	mov	r5, r2
 800e7a4:	e5d0      	b.n	800e348 <_vfiprintf_r+0x20c>
 800e7a6:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800e7aa:	d001      	beq.n	800e7b0 <_vfiprintf_r+0x674>
 800e7ac:	b2a4      	uxth	r4, r4
 800e7ae:	e5cb      	b.n	800e348 <_vfiprintf_r+0x20c>
 800e7b0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e7b4:	f43f adc8 	beq.w	800e348 <_vfiprintf_r+0x20c>
 800e7b8:	b2e4      	uxtb	r4, r4
 800e7ba:	e7f2      	b.n	800e7a2 <_vfiprintf_r+0x666>
 800e7bc:	2c0a      	cmp	r4, #10
 800e7be:	f175 0300 	sbcs.w	r3, r5, #0
 800e7c2:	d206      	bcs.n	800e7d2 <_vfiprintf_r+0x696>
 800e7c4:	3430      	adds	r4, #48	@ 0x30
 800e7c6:	b2e4      	uxtb	r4, r4
 800e7c8:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800e7cc:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800e7d0:	e130      	b.n	800ea34 <_vfiprintf_r+0x8f8>
 800e7d2:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e7d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7d6:	9b04      	ldr	r3, [sp, #16]
 800e7d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e7dc:	f04f 0a00 	mov.w	sl, #0
 800e7e0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7e2:	220a      	movs	r2, #10
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	4629      	mov	r1, r5
 800e7ea:	f7f1 fdd9 	bl	80003a0 <__aeabi_uldivmod>
 800e7ee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e7f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e7f2:	3230      	adds	r2, #48	@ 0x30
 800e7f4:	f801 2c01 	strb.w	r2, [r1, #-1]
 800e7f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	f101 39ff 	add.w	r9, r1, #4294967295
 800e800:	f10a 0a01 	add.w	sl, sl, #1
 800e804:	b312      	cbz	r2, 800e84c <_vfiprintf_r+0x710>
 800e806:	9a06      	ldr	r2, [sp, #24]
 800e808:	7812      	ldrb	r2, [r2, #0]
 800e80a:	4552      	cmp	r2, sl
 800e80c:	d11e      	bne.n	800e84c <_vfiprintf_r+0x710>
 800e80e:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800e812:	d01b      	beq.n	800e84c <_vfiprintf_r+0x710>
 800e814:	2c0a      	cmp	r4, #10
 800e816:	f175 0500 	sbcs.w	r5, r5, #0
 800e81a:	f0c0 810b 	bcc.w	800ea34 <_vfiprintf_r+0x8f8>
 800e81e:	9b07      	ldr	r3, [sp, #28]
 800e820:	9009      	str	r0, [sp, #36]	@ 0x24
 800e822:	eba9 0903 	sub.w	r9, r9, r3
 800e826:	461a      	mov	r2, r3
 800e828:	9908      	ldr	r1, [sp, #32]
 800e82a:	4648      	mov	r0, r9
 800e82c:	f7fe f812 	bl	800c854 <strncpy>
 800e830:	9b06      	ldr	r3, [sp, #24]
 800e832:	785a      	ldrb	r2, [r3, #1]
 800e834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e836:	b112      	cbz	r2, 800e83e <_vfiprintf_r+0x702>
 800e838:	9a06      	ldr	r2, [sp, #24]
 800e83a:	3201      	adds	r2, #1
 800e83c:	9206      	str	r2, [sp, #24]
 800e83e:	f04f 0a00 	mov.w	sl, #0
 800e842:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e844:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 800e848:	461c      	mov	r4, r3
 800e84a:	e7ca      	b.n	800e7e2 <_vfiprintf_r+0x6a6>
 800e84c:	2c0a      	cmp	r4, #10
 800e84e:	f175 0500 	sbcs.w	r5, r5, #0
 800e852:	d2f6      	bcs.n	800e842 <_vfiprintf_r+0x706>
 800e854:	e0ee      	b.n	800ea34 <_vfiprintf_r+0x8f8>
 800e856:	f004 030f 	and.w	r3, r4, #15
 800e85a:	9a05      	ldr	r2, [sp, #20]
 800e85c:	0924      	lsrs	r4, r4, #4
 800e85e:	5cd3      	ldrb	r3, [r2, r3]
 800e860:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800e864:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800e868:	092d      	lsrs	r5, r5, #4
 800e86a:	ea54 0305 	orrs.w	r3, r4, r5
 800e86e:	d1f2      	bne.n	800e856 <_vfiprintf_r+0x71a>
 800e870:	e0e0      	b.n	800ea34 <_vfiprintf_r+0x8f8>
 800e872:	b923      	cbnz	r3, 800e87e <_vfiprintf_r+0x742>
 800e874:	f01a 0f01 	tst.w	sl, #1
 800e878:	d001      	beq.n	800e87e <_vfiprintf_r+0x742>
 800e87a:	2430      	movs	r4, #48	@ 0x30
 800e87c:	e7a4      	b.n	800e7c8 <_vfiprintf_r+0x68c>
 800e87e:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800e882:	e0d7      	b.n	800ea34 <_vfiprintf_r+0x8f8>
 800e884:	2b00      	cmp	r3, #0
 800e886:	f000 80a3 	beq.w	800e9d0 <_vfiprintf_r+0x894>
 800e88a:	2400      	movs	r4, #0
 800e88c:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800e890:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800e894:	46a8      	mov	r8, r5
 800e896:	e5e3      	b.n	800e460 <_vfiprintf_r+0x324>
 800e898:	0800f361 	.word	0x0800f361
 800e89c:	0800f351 	.word	0x0800f351
 800e8a0:	0800f008 	.word	0x0800f008
 800e8a4:	2110      	movs	r1, #16
 800e8a6:	6071      	str	r1, [r6, #4]
 800e8a8:	2a07      	cmp	r2, #7
 800e8aa:	4461      	add	r1, ip
 800e8ac:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e8b0:	dd08      	ble.n	800e8c4 <_vfiprintf_r+0x788>
 800e8b2:	9800      	ldr	r0, [sp, #0]
 800e8b4:	aa0e      	add	r2, sp, #56	@ 0x38
 800e8b6:	4639      	mov	r1, r7
 800e8b8:	f7fd fdac 	bl	800c414 <__sprint_r>
 800e8bc:	2800      	cmp	r0, #0
 800e8be:	d166      	bne.n	800e98e <_vfiprintf_r+0x852>
 800e8c0:	4b60      	ldr	r3, [pc, #384]	@ (800ea44 <_vfiprintf_r+0x908>)
 800e8c2:	a811      	add	r0, sp, #68	@ 0x44
 800e8c4:	3d10      	subs	r5, #16
 800e8c6:	4606      	mov	r6, r0
 800e8c8:	e695      	b.n	800e5f6 <_vfiprintf_r+0x4ba>
 800e8ca:	4606      	mov	r6, r0
 800e8cc:	e6ad      	b.n	800e62a <_vfiprintf_r+0x4ee>
 800e8ce:	9800      	ldr	r0, [sp, #0]
 800e8d0:	aa0e      	add	r2, sp, #56	@ 0x38
 800e8d2:	4639      	mov	r1, r7
 800e8d4:	f7fd fd9e 	bl	800c414 <__sprint_r>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d158      	bne.n	800e98e <_vfiprintf_r+0x852>
 800e8dc:	ae11      	add	r6, sp, #68	@ 0x44
 800e8de:	e6b6      	b.n	800e64e <_vfiprintf_r+0x512>
 800e8e0:	9800      	ldr	r0, [sp, #0]
 800e8e2:	aa0e      	add	r2, sp, #56	@ 0x38
 800e8e4:	4639      	mov	r1, r7
 800e8e6:	f7fd fd95 	bl	800c414 <__sprint_r>
 800e8ea:	2800      	cmp	r0, #0
 800e8ec:	d14f      	bne.n	800e98e <_vfiprintf_r+0x852>
 800e8ee:	ae11      	add	r6, sp, #68	@ 0x44
 800e8f0:	e6bd      	b.n	800e66e <_vfiprintf_r+0x532>
 800e8f2:	2110      	movs	r1, #16
 800e8f4:	6071      	str	r1, [r6, #4]
 800e8f6:	2a07      	cmp	r2, #7
 800e8f8:	4461      	add	r1, ip
 800e8fa:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e8fe:	dd08      	ble.n	800e912 <_vfiprintf_r+0x7d6>
 800e900:	9800      	ldr	r0, [sp, #0]
 800e902:	aa0e      	add	r2, sp, #56	@ 0x38
 800e904:	4639      	mov	r1, r7
 800e906:	f7fd fd85 	bl	800c414 <__sprint_r>
 800e90a:	2800      	cmp	r0, #0
 800e90c:	d13f      	bne.n	800e98e <_vfiprintf_r+0x852>
 800e90e:	4b4e      	ldr	r3, [pc, #312]	@ (800ea48 <_vfiprintf_r+0x90c>)
 800e910:	a811      	add	r0, sp, #68	@ 0x44
 800e912:	3d10      	subs	r5, #16
 800e914:	4606      	mov	r6, r0
 800e916:	e6b3      	b.n	800e680 <_vfiprintf_r+0x544>
 800e918:	4606      	mov	r6, r0
 800e91a:	e6cb      	b.n	800e6b4 <_vfiprintf_r+0x578>
 800e91c:	2010      	movs	r0, #16
 800e91e:	4402      	add	r2, r0
 800e920:	2b07      	cmp	r3, #7
 800e922:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e926:	6070      	str	r0, [r6, #4]
 800e928:	dd06      	ble.n	800e938 <_vfiprintf_r+0x7fc>
 800e92a:	9800      	ldr	r0, [sp, #0]
 800e92c:	aa0e      	add	r2, sp, #56	@ 0x38
 800e92e:	4639      	mov	r1, r7
 800e930:	f7fd fd70 	bl	800c414 <__sprint_r>
 800e934:	bb58      	cbnz	r0, 800e98e <_vfiprintf_r+0x852>
 800e936:	a911      	add	r1, sp, #68	@ 0x44
 800e938:	3c10      	subs	r4, #16
 800e93a:	460e      	mov	r6, r1
 800e93c:	e6be      	b.n	800e6bc <_vfiprintf_r+0x580>
 800e93e:	460e      	mov	r6, r1
 800e940:	e6d7      	b.n	800e6f2 <_vfiprintf_r+0x5b6>
 800e942:	9800      	ldr	r0, [sp, #0]
 800e944:	aa0e      	add	r2, sp, #56	@ 0x38
 800e946:	4639      	mov	r1, r7
 800e948:	f7fd fd64 	bl	800c414 <__sprint_r>
 800e94c:	b9f8      	cbnz	r0, 800e98e <_vfiprintf_r+0x852>
 800e94e:	ab11      	add	r3, sp, #68	@ 0x44
 800e950:	e6df      	b.n	800e712 <_vfiprintf_r+0x5d6>
 800e952:	9a02      	ldr	r2, [sp, #8]
 800e954:	9904      	ldr	r1, [sp, #16]
 800e956:	1a54      	subs	r4, r2, r1
 800e958:	2c00      	cmp	r4, #0
 800e95a:	f77f aede 	ble.w	800e71a <_vfiprintf_r+0x5de>
 800e95e:	4d39      	ldr	r5, [pc, #228]	@ (800ea44 <_vfiprintf_r+0x908>)
 800e960:	2610      	movs	r6, #16
 800e962:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800e966:	2c10      	cmp	r4, #16
 800e968:	f102 0201 	add.w	r2, r2, #1
 800e96c:	601d      	str	r5, [r3, #0]
 800e96e:	dc1d      	bgt.n	800e9ac <_vfiprintf_r+0x870>
 800e970:	605c      	str	r4, [r3, #4]
 800e972:	2a07      	cmp	r2, #7
 800e974:	440c      	add	r4, r1
 800e976:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800e97a:	f77f aece 	ble.w	800e71a <_vfiprintf_r+0x5de>
 800e97e:	9800      	ldr	r0, [sp, #0]
 800e980:	aa0e      	add	r2, sp, #56	@ 0x38
 800e982:	4639      	mov	r1, r7
 800e984:	f7fd fd46 	bl	800c414 <__sprint_r>
 800e988:	2800      	cmp	r0, #0
 800e98a:	f43f aec6 	beq.w	800e71a <_vfiprintf_r+0x5de>
 800e98e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e990:	07d9      	lsls	r1, r3, #31
 800e992:	d405      	bmi.n	800e9a0 <_vfiprintf_r+0x864>
 800e994:	89bb      	ldrh	r3, [r7, #12]
 800e996:	059a      	lsls	r2, r3, #22
 800e998:	d402      	bmi.n	800e9a0 <_vfiprintf_r+0x864>
 800e99a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e99c:	f7fb ffab 	bl	800a8f6 <__retarget_lock_release_recursive>
 800e9a0:	89bb      	ldrh	r3, [r7, #12]
 800e9a2:	065b      	lsls	r3, r3, #25
 800e9a4:	f57f abf3 	bpl.w	800e18e <_vfiprintf_r+0x52>
 800e9a8:	f7ff bbee 	b.w	800e188 <_vfiprintf_r+0x4c>
 800e9ac:	3110      	adds	r1, #16
 800e9ae:	2a07      	cmp	r2, #7
 800e9b0:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e9b4:	605e      	str	r6, [r3, #4]
 800e9b6:	dc02      	bgt.n	800e9be <_vfiprintf_r+0x882>
 800e9b8:	3308      	adds	r3, #8
 800e9ba:	3c10      	subs	r4, #16
 800e9bc:	e7d1      	b.n	800e962 <_vfiprintf_r+0x826>
 800e9be:	9800      	ldr	r0, [sp, #0]
 800e9c0:	aa0e      	add	r2, sp, #56	@ 0x38
 800e9c2:	4639      	mov	r1, r7
 800e9c4:	f7fd fd26 	bl	800c414 <__sprint_r>
 800e9c8:	2800      	cmp	r0, #0
 800e9ca:	d1e0      	bne.n	800e98e <_vfiprintf_r+0x852>
 800e9cc:	ab11      	add	r3, sp, #68	@ 0x44
 800e9ce:	e7f4      	b.n	800e9ba <_vfiprintf_r+0x87e>
 800e9d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e9d2:	b913      	cbnz	r3, 800e9da <_vfiprintf_r+0x89e>
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e9d8:	e7d9      	b.n	800e98e <_vfiprintf_r+0x852>
 800e9da:	9800      	ldr	r0, [sp, #0]
 800e9dc:	aa0e      	add	r2, sp, #56	@ 0x38
 800e9de:	4639      	mov	r1, r7
 800e9e0:	f7fd fd18 	bl	800c414 <__sprint_r>
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	d0f5      	beq.n	800e9d4 <_vfiprintf_r+0x898>
 800e9e8:	e7d1      	b.n	800e98e <_vfiprintf_r+0x852>
 800e9ea:	ea54 0205 	orrs.w	r2, r4, r5
 800e9ee:	f8cd a010 	str.w	sl, [sp, #16]
 800e9f2:	f43f ada9 	beq.w	800e548 <_vfiprintf_r+0x40c>
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	f43f aee0 	beq.w	800e7bc <_vfiprintf_r+0x680>
 800e9fc:	2b02      	cmp	r3, #2
 800e9fe:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800ea02:	f43f af28 	beq.w	800e856 <_vfiprintf_r+0x71a>
 800ea06:	f004 0307 	and.w	r3, r4, #7
 800ea0a:	08e4      	lsrs	r4, r4, #3
 800ea0c:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800ea10:	08ed      	lsrs	r5, r5, #3
 800ea12:	3330      	adds	r3, #48	@ 0x30
 800ea14:	ea54 0105 	orrs.w	r1, r4, r5
 800ea18:	464a      	mov	r2, r9
 800ea1a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800ea1e:	d1f2      	bne.n	800ea06 <_vfiprintf_r+0x8ca>
 800ea20:	9904      	ldr	r1, [sp, #16]
 800ea22:	07c8      	lsls	r0, r1, #31
 800ea24:	d506      	bpl.n	800ea34 <_vfiprintf_r+0x8f8>
 800ea26:	2b30      	cmp	r3, #48	@ 0x30
 800ea28:	d004      	beq.n	800ea34 <_vfiprintf_r+0x8f8>
 800ea2a:	2330      	movs	r3, #48	@ 0x30
 800ea2c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800ea30:	f1a2 0902 	sub.w	r9, r2, #2
 800ea34:	ab3a      	add	r3, sp, #232	@ 0xe8
 800ea36:	eba3 0309 	sub.w	r3, r3, r9
 800ea3a:	9c01      	ldr	r4, [sp, #4]
 800ea3c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ea40:	9301      	str	r3, [sp, #4]
 800ea42:	e5bc      	b.n	800e5be <_vfiprintf_r+0x482>
 800ea44:	0800f361 	.word	0x0800f361
 800ea48:	0800f351 	.word	0x0800f351

0800ea4c <__sbprintf>:
 800ea4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea4e:	461f      	mov	r7, r3
 800ea50:	898b      	ldrh	r3, [r1, #12]
 800ea52:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800ea56:	f023 0302 	bic.w	r3, r3, #2
 800ea5a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ea5e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800ea60:	9319      	str	r3, [sp, #100]	@ 0x64
 800ea62:	89cb      	ldrh	r3, [r1, #14]
 800ea64:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ea68:	69cb      	ldr	r3, [r1, #28]
 800ea6a:	9307      	str	r3, [sp, #28]
 800ea6c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800ea6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea70:	ab1a      	add	r3, sp, #104	@ 0x68
 800ea72:	9300      	str	r3, [sp, #0]
 800ea74:	9304      	str	r3, [sp, #16]
 800ea76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ea7a:	4615      	mov	r5, r2
 800ea7c:	4606      	mov	r6, r0
 800ea7e:	9302      	str	r3, [sp, #8]
 800ea80:	9305      	str	r3, [sp, #20]
 800ea82:	a816      	add	r0, sp, #88	@ 0x58
 800ea84:	2300      	movs	r3, #0
 800ea86:	460c      	mov	r4, r1
 800ea88:	9306      	str	r3, [sp, #24]
 800ea8a:	f7fb ff31 	bl	800a8f0 <__retarget_lock_init_recursive>
 800ea8e:	462a      	mov	r2, r5
 800ea90:	463b      	mov	r3, r7
 800ea92:	4669      	mov	r1, sp
 800ea94:	4630      	mov	r0, r6
 800ea96:	f7ff fb51 	bl	800e13c <_vfiprintf_r>
 800ea9a:	1e05      	subs	r5, r0, #0
 800ea9c:	db07      	blt.n	800eaae <__sbprintf+0x62>
 800ea9e:	4669      	mov	r1, sp
 800eaa0:	4630      	mov	r0, r6
 800eaa2:	f7fb fd09 	bl	800a4b8 <_fflush_r>
 800eaa6:	2800      	cmp	r0, #0
 800eaa8:	bf18      	it	ne
 800eaaa:	f04f 35ff 	movne.w	r5, #4294967295
 800eaae:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800eab2:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800eab4:	065b      	lsls	r3, r3, #25
 800eab6:	bf42      	ittt	mi
 800eab8:	89a3      	ldrhmi	r3, [r4, #12]
 800eaba:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800eabe:	81a3      	strhmi	r3, [r4, #12]
 800eac0:	f7fb ff17 	bl	800a8f2 <__retarget_lock_close_recursive>
 800eac4:	4628      	mov	r0, r5
 800eac6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800eaca:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800eacc <abort>:
 800eacc:	b508      	push	{r3, lr}
 800eace:	2006      	movs	r0, #6
 800ead0:	f000 f82c 	bl	800eb2c <raise>
 800ead4:	2001      	movs	r0, #1
 800ead6:	f7f2 f958 	bl	8000d8a <_exit>

0800eada <_raise_r>:
 800eada:	291f      	cmp	r1, #31
 800eadc:	b538      	push	{r3, r4, r5, lr}
 800eade:	4605      	mov	r5, r0
 800eae0:	460c      	mov	r4, r1
 800eae2:	d904      	bls.n	800eaee <_raise_r+0x14>
 800eae4:	2316      	movs	r3, #22
 800eae6:	6003      	str	r3, [r0, #0]
 800eae8:	f04f 30ff 	mov.w	r0, #4294967295
 800eaec:	bd38      	pop	{r3, r4, r5, pc}
 800eaee:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 800eaf2:	b112      	cbz	r2, 800eafa <_raise_r+0x20>
 800eaf4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eaf8:	b94b      	cbnz	r3, 800eb0e <_raise_r+0x34>
 800eafa:	4628      	mov	r0, r5
 800eafc:	f000 f830 	bl	800eb60 <_getpid_r>
 800eb00:	4622      	mov	r2, r4
 800eb02:	4601      	mov	r1, r0
 800eb04:	4628      	mov	r0, r5
 800eb06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb0a:	f000 b817 	b.w	800eb3c <_kill_r>
 800eb0e:	2b01      	cmp	r3, #1
 800eb10:	d00a      	beq.n	800eb28 <_raise_r+0x4e>
 800eb12:	1c59      	adds	r1, r3, #1
 800eb14:	d103      	bne.n	800eb1e <_raise_r+0x44>
 800eb16:	2316      	movs	r3, #22
 800eb18:	6003      	str	r3, [r0, #0]
 800eb1a:	2001      	movs	r0, #1
 800eb1c:	e7e6      	b.n	800eaec <_raise_r+0x12>
 800eb1e:	2100      	movs	r1, #0
 800eb20:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800eb24:	4620      	mov	r0, r4
 800eb26:	4798      	blx	r3
 800eb28:	2000      	movs	r0, #0
 800eb2a:	e7df      	b.n	800eaec <_raise_r+0x12>

0800eb2c <raise>:
 800eb2c:	4b02      	ldr	r3, [pc, #8]	@ (800eb38 <raise+0xc>)
 800eb2e:	4601      	mov	r1, r0
 800eb30:	6818      	ldr	r0, [r3, #0]
 800eb32:	f7ff bfd2 	b.w	800eada <_raise_r>
 800eb36:	bf00      	nop
 800eb38:	24000028 	.word	0x24000028

0800eb3c <_kill_r>:
 800eb3c:	b538      	push	{r3, r4, r5, lr}
 800eb3e:	4d07      	ldr	r5, [pc, #28]	@ (800eb5c <_kill_r+0x20>)
 800eb40:	2300      	movs	r3, #0
 800eb42:	4604      	mov	r4, r0
 800eb44:	4608      	mov	r0, r1
 800eb46:	4611      	mov	r1, r2
 800eb48:	602b      	str	r3, [r5, #0]
 800eb4a:	f7f2 f90e 	bl	8000d6a <_kill>
 800eb4e:	1c43      	adds	r3, r0, #1
 800eb50:	d102      	bne.n	800eb58 <_kill_r+0x1c>
 800eb52:	682b      	ldr	r3, [r5, #0]
 800eb54:	b103      	cbz	r3, 800eb58 <_kill_r+0x1c>
 800eb56:	6023      	str	r3, [r4, #0]
 800eb58:	bd38      	pop	{r3, r4, r5, pc}
 800eb5a:	bf00      	nop
 800eb5c:	24000a88 	.word	0x24000a88

0800eb60 <_getpid_r>:
 800eb60:	f7f2 b8fb 	b.w	8000d5a <_getpid>

0800eb64 <_init>:
 800eb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb66:	bf00      	nop
 800eb68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb6a:	bc08      	pop	{r3}
 800eb6c:	469e      	mov	lr, r3
 800eb6e:	4770      	bx	lr

0800eb70 <_fini>:
 800eb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb72:	bf00      	nop
 800eb74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb76:	bc08      	pop	{r3}
 800eb78:	469e      	mov	lr, r3
 800eb7a:	4770      	bx	lr
