LPASS_CDC_CLK_TX_RESET_B1_CTL,VAR_0
LPASS_CDC_TX1_MUX_CTL,VAR_1
LPASS_CDC_TX1_VOL_CTL_CFG,VAR_2
TX_MUX_CTL_CF_NEG_3DB_150HZ,VAR_3
TX_MUX_CTL_CUT_OFF_FREQ_MASK,VAR_4
TX_MUX_CTL_CUT_OFF_FREQ_SHIFT,VAR_5
TX_MUX_CTL_HPF_BP_SEL_BYPASS,VAR_6
TX_MUX_CTL_HPF_BP_SEL_MASK,VAR_7
TX_MUX_CTL_HPF_BP_SEL_NO_BYPASS,VAR_8
TX_VOL_CTL_CFG_MUTE_EN_ENABLE,VAR_9
TX_VOL_CTL_CFG_MUTE_EN_MASK,VAR_10
snd_soc_component_read32,FUNC_0
snd_soc_component_update_bits,FUNC_1
snd_soc_component_write,FUNC_2
snd_soc_dapm_to_component,FUNC_3
tx_gain_reg,VAR_11
msm8916_wcd_digital_enable_dec,FUNC_4
w,VAR_12
kcontrol,VAR_13
event,VAR_14
component,VAR_15
decimator,VAR_16
dec_reset_reg,VAR_17
tx_vol_ctl_reg,VAR_18
tx_mux_ctl_reg,VAR_19
dec_hpf_cut_of_freq,VAR_20
