$date
	Sun Aug 02 02:52:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla2POS $end
$var wire 1 ! n1 $end
$var wire 1 " n2 $end
$var wire 1 # n3 $end
$var wire 1 $ out $end
$var wire 1 % r1 $end
$var wire 1 & r2 $end
$var wire 1 ' r3 $end
$var wire 1 ( r4 $end
$var wire 1 ) r5 $end
$var reg 1 * A $end
$var reg 1 + B $end
$var reg 1 , C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
1'
1&
0%
0$
1#
1"
1!
$end
#1
1$
1%
0#
1,
#2
0$
0&
1#
0"
0,
1+
#3
0'
1&
0#
1,
#4
1#
1)
0(
1"
1'
0!
0,
0+
1*
#5
0)
1(
0#
1,
#6
1$
1#
1)
0"
0,
1+
#7
0#
1,
#8
