<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv</a>
defines: 
time_elapsed: 0.900s
ram usage: 34268 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_461ub56/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:1</a>: No timescale set for &#34;adder&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:11</a>: No timescale set for &#34;select_bus&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:1</a>: Compile module &#34;work@adder&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:11</a>: Compile module &#34;work@select_bus&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:1</a>: Top level module &#34;work@adder&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv:11</a>: Top level module &#34;work@select_bus&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmp_461ub56/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_adder
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_461ub56/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_461ub56/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@adder)
 |vpiName:work@adder
 |uhdmallPackages:
 \_package: builtin, parent:work@adder
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@adder, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv</a>, line:1, parent:work@adder
   |vpiDefName:work@adder
   |vpiFullName:work@adder
   |vpiPort:
   \_port: (sum_out), line:1
     |vpiName:sum_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum_out), line:7
         |vpiName:sum_out
         |vpiFullName:work@adder.sum_out
         |vpiNetType:1
   |vpiPort:
   \_port: (carry_out), line:1
     |vpiName:carry_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_out), line:6
         |vpiName:carry_out
         |vpiFullName:work@adder.carry_out
         |vpiNetType:1
   |vpiPort:
   \_port: (carry_in), line:1
     |vpiName:carry_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_in), line:6
         |vpiName:carry_in
         |vpiFullName:work@adder.carry_in
         |vpiNetType:1
   |vpiPort:
   \_port: (ina), line:1
     |vpiName:ina
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ina), line:7
         |vpiName:ina
         |vpiFullName:work@adder.ina
         |vpiNetType:1
   |vpiPort:
   \_port: (inb), line:1
     |vpiName:inb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inb), line:7
         |vpiName:inb
         |vpiFullName:work@adder.inb
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_operation: , line:8
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:8
         |vpiOpType:24
         |vpiOperand:
         \_ref_obj: (ina), line:8
           |vpiName:ina
           |vpiFullName:work@adder.ina
         |vpiOperand:
         \_ref_obj: (inb), line:8
           |vpiName:inb
           |vpiFullName:work@adder.inb
       |vpiOperand:
       \_ref_obj: (carry_in), line:8
         |vpiName:carry_in
         |vpiFullName:work@adder.carry_in
     |vpiLhs:
     \_operation: , line:8
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (carry_out), line:8
         |vpiName:carry_out
         |vpiFullName:work@adder.carry_out
       |vpiOperand:
       \_ref_obj: (sum_out), line:8
         |vpiName:sum_out
         |vpiFullName:work@adder.sum_out
   |vpiNet:
   \_logic_net: (carry_out), line:6
   |vpiNet:
   \_logic_net: (carry_in), line:6
   |vpiNet:
   \_logic_net: (sum_out), line:7
   |vpiNet:
   \_logic_net: (ina), line:7
   |vpiNet:
   \_logic_net: (inb), line:7
 |uhdmallModules:
 \_module: work@select_bus, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv</a>, line:11, parent:work@adder
   |vpiDefName:work@select_bus
   |vpiFullName:work@select_bus
   |vpiPort:
   \_port: (busout), line:11
     |vpiName:busout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busout), line:21
         |vpiName:busout
         |vpiFullName:work@select_bus.busout
   |vpiPort:
   \_port: (bus0), line:11
     |vpiName:bus0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus0), line:11
         |vpiName:bus0
         |vpiFullName:work@select_bus.bus0
   |vpiPort:
   \_port: (bus1), line:11
     |vpiName:bus1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus1), line:11
         |vpiName:bus1
         |vpiFullName:work@select_bus.bus1
   |vpiPort:
   \_port: (bus2), line:11
     |vpiName:bus2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus2), line:11
         |vpiName:bus2
         |vpiFullName:work@select_bus.bus2
   |vpiPort:
   \_port: (bus3), line:11
     |vpiName:bus3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus3), line:11
         |vpiName:bus3
         |vpiFullName:work@select_bus.bus3
   |vpiPort:
   \_port: (enable), line:11
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:11
         |vpiName:enable
         |vpiFullName:work@select_bus.enable
   |vpiPort:
   \_port: (s), line:11
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (s), line:11
         |vpiName:s
         |vpiFullName:work@select_bus.s
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_operation: , line:24
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:24
         |vpiOpType:14
         |vpiOperand:
         \_ref_obj: (s), line:24
           |vpiName:s
           |vpiFullName:work@select_bus.s
         |vpiOperand:
         \_constant: , line:24
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_ref_obj: (bus0), line:24
         |vpiName:bus0
         |vpiFullName:work@select_bus.bus0
       |vpiOperand:
       \_ref_obj: (Zee), line:24
         |vpiName:Zee
         |vpiFullName:work@select_bus.Zee
     |vpiLhs:
     \_ref_obj: (data), line:24
       |vpiName:data
       |vpiFullName:work@select_bus.data
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_operation: , line:25
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:25
         |vpiOpType:14
         |vpiOperand:
         \_ref_obj: (s), line:25
           |vpiName:s
           |vpiFullName:work@select_bus.s
         |vpiOperand:
         \_constant: , line:25
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_ref_obj: (bus1), line:25
         |vpiName:bus1
         |vpiFullName:work@select_bus.bus1
       |vpiOperand:
       \_ref_obj: (Zee), line:25
         |vpiName:Zee
         |vpiFullName:work@select_bus.Zee
     |vpiLhs:
     \_ref_obj: (data), line:25
       |vpiName:data
       |vpiFullName:work@select_bus.data
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_operation: , line:26
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:26
         |vpiOpType:14
         |vpiOperand:
         \_ref_obj: (s), line:26
           |vpiName:s
           |vpiFullName:work@select_bus.s
         |vpiOperand:
         \_constant: , line:26
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiOperand:
       \_ref_obj: (bus2), line:26
         |vpiName:bus2
         |vpiFullName:work@select_bus.bus2
       |vpiOperand:
       \_ref_obj: (Zee), line:26
         |vpiName:Zee
         |vpiFullName:work@select_bus.Zee
     |vpiLhs:
     \_ref_obj: (data), line:26
       |vpiName:data
       |vpiFullName:work@select_bus.data
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_operation: , line:27
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:27
         |vpiOpType:14
         |vpiOperand:
         \_ref_obj: (s), line:27
           |vpiName:s
           |vpiFullName:work@select_bus.s
         |vpiOperand:
         \_constant: , line:27
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_ref_obj: (bus3), line:27
         |vpiName:bus3
         |vpiFullName:work@select_bus.bus3
       |vpiOperand:
       \_ref_obj: (Zee), line:27
         |vpiName:Zee
         |vpiFullName:work@select_bus.Zee
     |vpiLhs:
     \_ref_obj: (data), line:27
       |vpiName:data
       |vpiFullName:work@select_bus.data
   |vpiNet:
   \_logic_net: (data), line:18
     |vpiName:data
     |vpiFullName:work@select_bus.data
   |vpiNet:
   \_logic_net: (busout), line:21
   |vpiNet:
   \_logic_net: (bus0), line:11
   |vpiNet:
   \_logic_net: (bus1), line:11
   |vpiNet:
   \_logic_net: (bus2), line:11
   |vpiNet:
   \_logic_net: (bus3), line:11
   |vpiNet:
   \_logic_net: (enable), line:11
   |vpiNet:
   \_logic_net: (s), line:11
   |vpiParamAssign:
   \_param_assign: , line:12
     |vpiRhs:
     \_constant: , line:12
       |vpiConstType:7
       |vpiDecompile:16
       |vpiSize:32
       |INT:16
     |vpiLhs:
     \_parameter: (n), line:12
       |vpiName:n
   |vpiParamAssign:
   \_param_assign: , line:13
     |vpiRhs:
     \_constant: , line:13
       |vpiConstType:3
       |vpiDecompile:16&#39;bz
       |vpiSize:16
       |BIN:16&#39;bz
     |vpiLhs:
     \_parameter: (Zee), line:13
       |vpiName:Zee
   |vpiParameter:
   \_parameter: (n), line:12
   |vpiParameter:
   \_parameter: (Zee), line:13
 |uhdmtopModules:
 \_module: work@adder (work@adder), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv</a>, line:1
   |vpiDefName:work@adder
   |vpiName:work@adder
   |vpiPort:
   \_port: (sum_out), line:1, parent:work@adder
     |vpiName:sum_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sum_out), line:7, parent:work@adder
         |vpiName:sum_out
         |vpiFullName:work@adder.sum_out
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (carry_out), line:1, parent:work@adder
     |vpiName:carry_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_out), line:6, parent:work@adder
         |vpiName:carry_out
         |vpiFullName:work@adder.carry_out
         |vpiNetType:1
   |vpiPort:
   \_port: (carry_in), line:1, parent:work@adder
     |vpiName:carry_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (carry_in), line:6, parent:work@adder
         |vpiName:carry_in
         |vpiFullName:work@adder.carry_in
         |vpiNetType:1
   |vpiPort:
   \_port: (ina), line:1, parent:work@adder
     |vpiName:ina
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ina), line:7, parent:work@adder
         |vpiName:ina
         |vpiFullName:work@adder.ina
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (inb), line:1, parent:work@adder
     |vpiName:inb
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inb), line:7, parent:work@adder
         |vpiName:inb
         |vpiFullName:work@adder.inb
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (carry_out), line:6, parent:work@adder
   |vpiNet:
   \_logic_net: (carry_in), line:6, parent:work@adder
   |vpiNet:
   \_logic_net: (sum_out), line:7, parent:work@adder
   |vpiNet:
   \_logic_net: (ina), line:7, parent:work@adder
   |vpiNet:
   \_logic_net: (inb), line:7, parent:work@adder
 |uhdmtopModules:
 \_module: work@select_bus (work@select_bus), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p234.sv</a>, line:11
   |vpiDefName:work@select_bus
   |vpiName:work@select_bus
   |vpiPort:
   \_port: (busout), line:11, parent:work@select_bus
     |vpiName:busout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busout), line:21, parent:work@select_bus
         |vpiName:busout
         |vpiFullName:work@select_bus.busout
         |vpiRange:
         \_range: , line:21
           |vpiLeftRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
   |vpiPort:
   \_port: (bus0), line:11, parent:work@select_bus
     |vpiName:bus0
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus0), line:11, parent:work@select_bus
         |vpiName:bus0
         |vpiFullName:work@select_bus.bus0
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
   |vpiPort:
   \_port: (bus1), line:11, parent:work@select_bus
     |vpiName:bus1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus1), line:11, parent:work@select_bus
         |vpiName:bus1
         |vpiFullName:work@select_bus.bus1
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
   |vpiPort:
   \_port: (bus2), line:11, parent:work@select_bus
     |vpiName:bus2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus2), line:11, parent:work@select_bus
         |vpiName:bus2
         |vpiFullName:work@select_bus.bus2
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
   |vpiPort:
   \_port: (bus3), line:11, parent:work@select_bus
     |vpiName:bus3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bus3), line:11, parent:work@select_bus
         |vpiName:bus3
         |vpiFullName:work@select_bus.bus3
         |vpiRange:
         \_range: , line:15
           |vpiLeftRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
   |vpiPort:
   \_port: (enable), line:11, parent:work@select_bus
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:11, parent:work@select_bus
         |vpiName:enable
         |vpiFullName:work@select_bus.enable
   |vpiPort:
   \_port: (s), line:11, parent:work@select_bus
     |vpiName:s
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (s), line:11, parent:work@select_bus
         |vpiName:s
         |vpiFullName:work@select_bus.s
         |vpiRange:
         \_range: , line:17
           |vpiLeftRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
   |vpiNet:
   \_logic_net: (data), line:18, parent:work@select_bus
     |vpiName:data
     |vpiFullName:work@select_bus.data
     |vpiRange:
     \_range: , line:18
       |vpiLeftRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:18
         |vpiConstType:7
         |vpiDecompile:16
         |vpiSize:32
         |INT:16
   |vpiNet:
   \_logic_net: (busout), line:21, parent:work@select_bus
   |vpiNet:
   \_logic_net: (bus0), line:11, parent:work@select_bus
   |vpiNet:
   \_logic_net: (bus1), line:11, parent:work@select_bus
   |vpiNet:
   \_logic_net: (bus2), line:11, parent:work@select_bus
   |vpiNet:
   \_logic_net: (bus3), line:11, parent:work@select_bus
   |vpiNet:
   \_logic_net: (enable), line:11, parent:work@select_bus
   |vpiNet:
   \_logic_net: (s), line:11, parent:work@select_bus
   |vpiParameter:
   \_parameter: (Zee), line:13
     |vpiName:Zee
     |INT:0
   |vpiParameter:
   \_parameter: (n), line:12
     |vpiName:n
     |INT:16
Object: \work_adder of type 3000
Object: \work_adder of type 32
Object: \sum_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \carry_out of type 44
Object: \carry_in of type 44
Object: \ina of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \carry_out of type 36
Object: \carry_in of type 36
Object: \sum_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ina of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \inb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_select_bus of type 32
Object: \busout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus0 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable of type 44
Object: \s of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Zee of type 41
Object: \n of type 41
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \busout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus0 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bus3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enable of type 36
Object: \s of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_adder of type 32
Object: \sum_out of type 44
Object: \carry_out of type 44
Object: \carry_in of type 44
Object: \ina of type 44
Object: \inb of type 44
Object:  of type 8
Object:  of type 39
Object: \carry_out of type 608
Object: \sum_out of type 608
Object:  of type 39
Object:  of type 39
Object: \ina of type 608
Object: \inb of type 608
Object: \carry_in of type 608
Object: \carry_out of type 36
Object: \carry_in of type 36
Object: \sum_out of type 36
Object: \ina of type 36
Object: \inb of type 36
Object: \work_select_bus of type 32
Object: \busout of type 44
Object: \bus0 of type 44
Object: \bus1 of type 44
Object: \bus2 of type 44
Object: \bus3 of type 44
Object: \enable of type 44
Object: \s of type 44
Object:  of type 8
Object: \data of type 608
Object:  of type 39
Object:  of type 39
Object: \s of type 608
Object:  of type 7
Object: \bus0 of type 608
Object: \Zee of type 608
Object:  of type 8
Object: \data of type 608
Object:  of type 39
Object:  of type 39
Object: \s of type 608
Object:  of type 7
Object: \bus1 of type 608
Object: \Zee of type 608
Object:  of type 8
Object: \data of type 608
Object:  of type 39
Object:  of type 39
Object: \s of type 608
Object:  of type 7
Object: \bus2 of type 608
Object: \Zee of type 608
Object:  of type 8
Object: \data of type 608
Object:  of type 39
Object:  of type 39
Object: \s of type 608
Object:  of type 7
Object: \bus3 of type 608
Object: \Zee of type 608
Object: \n of type 41
Object: \Zee of type 41
Object:  of type 40
Object: \n of type 41
Object:  of type 7
Object:  of type 40
Object: \Zee of type 41
Object:  of type 7
ERROR: Failed to parse binary string: 16&#39;bz

</pre>
</body>