// Seed: 1553285547
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    output tri0  id_2
);
  assign id_2 = id_0;
  assign id_1 = 1 >= 1 * 1 + 1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1,
    output wire id_2
);
  wire id_4;
  id_5(
      .id_0(id_0), .id_1(1'b0 << 1), .id_2(1'd0), .id_3(id_1), .id_4(id_0), .id_5(1), .id_6(1)
  );
  wire id_6;
  module_0(
      id_0, id_2, id_2
  );
endmodule
