

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_oitJVx
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Ul19MS"
Running: cat _ptx_Ul19MS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_p5DcCf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_p5DcCf --output-file  /dev/null 2> _ptx_Ul19MSinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Ul19MS _ptx2_p5DcCf _ptx_Ul19MSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(18,1,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 88704 (ipc=177.4) sim_rate=14784 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:20:36 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(17,1,0) tid=(0,191,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(22,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(22,1,0) tid=(0,223,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(12,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(48,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 702528 (ipc=351.3) sim_rate=70252 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:20:40 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(55,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(14,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(14,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(23,1,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1204640 (ipc=401.5) sim_rate=109512 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:20:41 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(32,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(56,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(19,1,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1500224 (ipc=333.4) sim_rate=125018 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:20:42 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(9,1,0) tid=(0,95,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(12,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1829728 (ipc=281.5) sim_rate=140748 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:20:43 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(20,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(51,0,0) tid=(0,50,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2103723 (ipc=263.0) sim_rate=150265 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:20:44 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(4,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(5,1,0) tid=(0,241,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(21,1,0) tid=(0,161,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(14,0,0) tid=(0,40,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2432636 (ipc=256.1) sim_rate=162175 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:20:45 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(47,0,0) tid=(0,139,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(32,0,0) tid=(0,103,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(59,0,0) tid=(0,33,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2752412 (ipc=239.3) sim_rate=172025 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:20:46 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(30,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(0,158,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(16,1,0) tid=(0,242,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3115628 (ipc=222.5) sim_rate=183272 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:20:47 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,0,0) tid=(0,82,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,0,0) tid=(0,114,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(12,0,0) tid=(0,210,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(31,0,0) tid=(0,50,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(48,0,0) tid=(0,114,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3603244 (ipc=240.2) sim_rate=200180 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:20:48 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,0,0) tid=(0,18,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(53,0,0) tid=(0,242,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(30,0,0) tid=(0,178,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(48,0,0) tid=(0,114,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(48,0,0) tid=(0,146,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4031404 (ipc=252.0) sim_rate=212179 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:20:49 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(53,0,0) tid=(0,221,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(35,0,0) tid=(0,181,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(13,0,0) tid=(0,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16659,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16660,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16661,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16662,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16735,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(38,0,0) tid=(0,93,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16894,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16895,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(10,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16963,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(16964,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16974,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16975,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16994,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16995,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4573072 (ipc=269.0) sim_rate=228653 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:20:50 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,1,0) tid=(0,181,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,0,0) tid=(0,25,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17267,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17268,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17272,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17273,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(56,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17347,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17348,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(25,1,0) tid=(0,88,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4946005 (ipc=282.6) sim_rate=235524 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:20:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17523,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17524,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17525,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17526,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17563,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17564,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(62,0,0) tid=(0,146,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17705,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17706,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(8,1,0) tid=(0,242,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(51,0,0) tid=(0,146,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17862,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17863,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(46,0,0) tid=(0,82,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(46,0,0) tid=(0,178,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18400,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18443,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(18444,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(17,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5530432 (ipc=298.9) sim_rate=251383 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:20:52 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(14,0,0) tid=(0,97,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18646,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18647,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,0,0) tid=(0,50,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(56,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18884,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(18885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18901,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18902,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18912,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18913,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5893163 (ipc=310.2) sim_rate=256224 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:20:53 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,0,0) tid=(0,248,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19053,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19054,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19061,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19062,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19076,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19077,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19111,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19112,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19141,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19142,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(29,1,0) tid=(0,241,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(56,0,0) tid=(0,68,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(23,0,0) tid=(0,133,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19407,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(19408,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19506,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19506,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19507,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(19507,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19538,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19539,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19553,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19554,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(23,0,0) tid=(0,142,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19647,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19648,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19655,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19656,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(17,1,0) tid=(0,186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19754,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19755,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(34,1,0) tid=(0,208,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19860,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19861,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19871,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19872,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(24,1,0) tid=(0,76,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19970,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(19971,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6611216 (ipc=330.6) sim_rate=275467 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:20:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20000,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20001,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(16,0,0) tid=(0,140,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(14,0,0) tid=(0,241,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20220,0), 5 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(40,1,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20373,0), 5 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(43,1,0) tid=(0,158,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6982652 (ipc=340.6) sim_rate=279306 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:20:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20566,0), 4 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(17,0,0) tid=(0,208,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20698,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20849,0), 5 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(35,1,0) tid=(0,196,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7266479 (ipc=346.0) sim_rate=279479 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:20:56 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(45,0,0) tid=(0,99,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21160,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21210,0), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(50,0,0) tid=(0,96,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(24,1,0) tid=(0,236,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21537,0), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(23,0,0) tid=(0,102,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21554,0), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(21,1,0) tid=(0,90,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21725,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (21752,0), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(16,0,0) tid=(0,236,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21930,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7862096 (ipc=357.4) sim_rate=291188 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:20:57 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(49,0,0) tid=(0,184,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22051,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22162,0), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(27,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22217,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22325,0), 5 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(54,0,0) tid=(0,160,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22409,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22484,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22496,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22515,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22546,0), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(12,1,0) tid=(0,254,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,1,0) tid=(0,111,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(4,1,0) tid=(0,94,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8435142 (ipc=366.7) sim_rate=301255 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:20:58 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(26,0,0) tid=(0,94,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(49,0,0) tid=(0,24,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(18,0,0) tid=(0,247,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23732,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23772,0), 3 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(21,1,0) tid=(0,247,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23808,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8849508 (ipc=368.7) sim_rate=305155 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:20:59 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(52,1,0) tid=(0,61,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24076,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24256,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24259,0), 4 CTAs running
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(19,1,0) tid=(0,254,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24524,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24557,0), 2 CTAs running
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(29,0,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24637,0), 4 CTAs running
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(18,1,0) tid=(0,241,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24997,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9220108 (ipc=368.8) sim_rate=307336 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:21:00 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25078,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25087,0), 4 CTAs running
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(38,1,0) tid=(0,49,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25231,0), 3 CTAs running
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(9,1,0) tid=(0,74,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25473,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25571,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25712,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25728,0), 3 CTAs running
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(37,1,0) tid=(0,216,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26098,0), 3 CTAs running
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(9,1,0) tid=(0,102,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26170,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26215,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26227,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26238,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26323,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26344,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9650940 (ipc=364.2) sim_rate=311320 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:21:01 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(36,1,0) tid=(0,71,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26695,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26700,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26767,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26799,0), 3 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(26,1,0) tid=(0,70,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(42,1,0) tid=(0,22,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(41,1,0) tid=(0,246,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(48,1,0) tid=(0,201,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 10096039 (ipc=354.2) sim_rate=315501 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:21:02 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(42,1,0) tid=(0,193,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(41,1,0) tid=(0,38,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(43,1,0) tid=(0,204,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29003,0), 1 CTAs running
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(38,1,0) tid=(0,145,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(48,1,0) tid=(0,127,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(40,1,0) tid=(0,77,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10659674 (ipc=361.3) sim_rate=323020 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:21:03 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(43,1,0) tid=(0,214,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(42,1,0) tid=(0,182,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29866,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29869,0), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(43,1,0) tid=(0,97,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10952741 (ipc=365.1) sim_rate=322139 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:21:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30144,0), 2 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(50,1,0) tid=(0,248,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(29,1,0) tid=(0,29,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(60,1,0) tid=(0,231,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (30803,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30832,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30957,0), 1 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(56,1,0) tid=(0,55,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (31045,0), 2 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(47,1,0) tid=(0,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31378,0), 1 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(55,1,0) tid=(0,81,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11574317 (ipc=367.4) sim_rate=330694 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:21:05 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(63,1,0) tid=(0,197,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31713,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31775,0), 2 CTAs running
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(58,1,0) tid=(0,177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31901,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31945,0), 2 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(47,1,0) tid=(0,32,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32246,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32288,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32288,0), 2 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(34,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32457,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 11994624 (ipc=369.1) sim_rate=333184 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:21:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32508,0), 1 CTAs running
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(29,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32665,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32673,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(57,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33068,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33165,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33215,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33310,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33310,0), 1 CTAs running
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(53,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33495,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33569,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33771,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34479,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 11.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 34756
gpu_sim_insn = 12312064
gpu_ipc =     354.2428
gpu_tot_sim_cycle = 34756
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     354.2428
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 51093
gpu_stall_icnt2sh    = 76699
gpu_total_sim_rate=332758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 1918
	L1I_total_cache_miss_rate = 0.0086
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2772, Miss = 2341, Miss_rate = 0.845, Pending_hits = 229, Reservation_fails = 10264
	L1D_cache_core[1]: Access = 2464, Miss = 2133, Miss_rate = 0.866, Pending_hits = 175, Reservation_fails = 8870
	L1D_cache_core[2]: Access = 2464, Miss = 2131, Miss_rate = 0.865, Pending_hits = 160, Reservation_fails = 8693
	L1D_cache_core[3]: Access = 2464, Miss = 2137, Miss_rate = 0.867, Pending_hits = 152, Reservation_fails = 11651
	L1D_cache_core[4]: Access = 2464, Miss = 2130, Miss_rate = 0.864, Pending_hits = 154, Reservation_fails = 11594
	L1D_cache_core[5]: Access = 2772, Miss = 2318, Miss_rate = 0.836, Pending_hits = 239, Reservation_fails = 10064
	L1D_cache_core[6]: Access = 2772, Miss = 2323, Miss_rate = 0.838, Pending_hits = 223, Reservation_fails = 9643
	L1D_cache_core[7]: Access = 2464, Miss = 2128, Miss_rate = 0.864, Pending_hits = 136, Reservation_fails = 9366
	L1D_cache_core[8]: Access = 2772, Miss = 2308, Miss_rate = 0.833, Pending_hits = 209, Reservation_fails = 10386
	L1D_cache_core[9]: Access = 2464, Miss = 2136, Miss_rate = 0.867, Pending_hits = 150, Reservation_fails = 11449
	L1D_cache_core[10]: Access = 2772, Miss = 2285, Miss_rate = 0.824, Pending_hits = 240, Reservation_fails = 9807
	L1D_cache_core[11]: Access = 2772, Miss = 2404, Miss_rate = 0.867, Pending_hits = 191, Reservation_fails = 11012
	L1D_cache_core[12]: Access = 2464, Miss = 2073, Miss_rate = 0.841, Pending_hits = 215, Reservation_fails = 9334
	L1D_cache_core[13]: Access = 2772, Miss = 2364, Miss_rate = 0.853, Pending_hits = 198, Reservation_fails = 11113
	L1D_cache_core[14]: Access = 2772, Miss = 2333, Miss_rate = 0.842, Pending_hits = 223, Reservation_fails = 10412
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 33544
	L1D_total_cache_miss_rate = 0.8509
	L1D_total_cache_pending_hits = 2894
	L1D_total_cache_reservation_fails = 153658
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0647
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2559
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2986
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 113641
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6944
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40017
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 219906
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1918
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 174649
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17160
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2559
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2559
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 172090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:270982	W0_Idle:90016	W0_Scoreboard:212734	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 137280 {8:17160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2333760 {136:17160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1294 
averagemflatency = 394 
max_icnt2mem_latency = 703 
max_icnt2sh_latency = 34755 
mrq_lat_table:10783 	648 	810 	1627 	4166 	5540 	5333 	2941 	466 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7191 	18204 	8109 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11771 	4342 	4836 	6299 	4429 	2035 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3894 	9258 	3956 	67 	0 	0 	0 	0 	0 	0 	1927 	13676 	781 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	46 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        17        16        16        19        28        26        18        12        15        14        27        12        38        41 
dram[1]:        15        14        17        19        17        22        19        19        16        15        14        17        14        16        46        39 
dram[2]:        16        13        18        20        10        33        17        27        14        13        16        23        15        19        38        36 
dram[3]:        16        18        23        26        18        12        21        31        10        16        22        21        13        16        29        39 
dram[4]:        13        12        18        26        24        12        27        35        12        23        15        17        17        13        27        43 
dram[5]:        12        26        15        19        16        12        17        22        13        17        26        30        12        21        21        35 
maximum service time to same row:
dram[0]:      5776      2565      4263      3397      5886      6882      4841      3647      6910      4342      2955      4025      6546      3703      5994      5010 
dram[1]:      3368      3471      4573      3236      3920      3353      3322      3937      3875      3920      3373      4354      4463      2960      4861      5148 
dram[2]:      7633      5992      7403      6897      6150      6419      3431      6546      4104      7378      6554      3818      3048      6369      6812      5928 
dram[3]:      4526      2916      4698      3854      4769      5180      5164      2842      3492      3408      3591      4801      2540      4314      3908      5324 
dram[4]:      4681      3625      5175      6000      7521      5181      5318      2046      7043      5113      2628      6167      3933      4379      6620      5182 
dram[5]:      2340      5569      5334      5086      6968      4513      3849      4732      4593      4322      6228      4437      4964      4607      4992      5231 
average row accesses per activate:
dram[0]:  2.881188  2.625000  3.211539  3.975904  3.479592  3.203704  3.342342  2.812500  3.042735  2.823077  3.024390  3.016529  3.016949  3.000000  3.226191  3.729730 
dram[1]:  2.809524  3.117021  3.976191  3.526882  3.146789  3.376238  3.225225  3.443396  3.155172  3.077586  2.992126  2.928000  3.122807  3.236364  3.304878  3.816901 
dram[2]:  2.764151  3.179775  3.644444  3.755814  3.017391  3.129630  3.150442  3.110169  2.888889  2.918033  3.024390  2.983871  2.848000  3.104348  3.409639  3.474359 
dram[3]:  3.084211  3.010204  3.648352  3.795455  3.313725  3.078947  3.481132  3.000000  2.835938  2.861538  2.735714  3.205128  2.950000  2.824000  3.054348  3.783784 
dram[4]:  2.919192  2.777778  4.189873  4.363636  3.211009  3.229358  3.230088  3.203540  3.051282  3.217391  2.862595  3.400000  2.975410  3.333333  3.296296  3.916667 
dram[5]:  2.666667  3.163043  3.354167  3.537634  3.245283  3.044643  3.025210  3.207207  2.887097  3.050420  2.967480  3.141667  2.974790  3.445544  3.256098  3.684932 
average row locality = 32325/10216 = 3.164154
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       165       168       167       167       174       179       203       196       197       203       204       202       195       197       166       166 
dram[1]:       170       167       168       164       179       177       201       202       205       202       208       204       197       198       169       167 
dram[2]:       168       163       166       164       184       178       201       205       207       201       204       206       199       197       175       167 
dram[3]:       166       168       164       166       177       181       204       201       204       208       208       208       197       196       171       169 
dram[4]:       165       169       166       168       177       182       204       201       196       202       206       202       199       193       165       171 
dram[5]:       167       167       165       167       181       179       201       201       204       205       205       211       197       196       168       168 
total reads: 17848
bank skew: 211/163 = 1.29
chip skew: 2988/2949 = 1.01
number of total write accesses:
dram[0]:       126       126       167       163       167       167       168       164       159       164       168       163       161       163       105       110 
dram[1]:       125       126       166       164       164       164       157       163       161       155       172       162       159       158       102       104 
dram[2]:       125       120       162       159       163       160       155       162       157       155       168       164       157       160       108       104 
dram[3]:       127       127       168       168       161       170       165       162       159       164       175       167       157       157       110       111 
dram[4]:       124       131       165       168       173       170       161       161       161       168       169       172       164       157       102       111 
dram[5]:       121       124       157       162       163       162       159       155       154       158       160       166       157       152        99       101 
total reads: 14477
bank skew: 175/99 = 1.77
chip skew: 2457/2350 = 1.05
average mf latency per bank:
dram[0]:        415       395       406       385       378       374       417       417       424       417       442       396       412       396       476       459
dram[1]:        351       397       333       373       333       356       370       404       366       394       377       400       359       393       391       415
dram[2]:        436       502       403       469       382       453       432       474       435       480       427       459       413       466       498       550
dram[3]:        395       356       379       361       381       354       421       377       399       381       403       365       396       375       419       394
dram[4]:        422       459       400       425       393       451       447       489       451       472       439       474       414       485       506       513
dram[5]:        353       385       344       362       344       360       366       421       374       391       376       396       377       394       411       405
maximum mf latency per bank:
dram[0]:        917       937      1058      1115       991       887      1091      1104      1050      1001      1123       858      1164       891      1024      1035
dram[1]:        995       814       886       935       834      1033       890       828       887       842      1072       810       945       827       879       920
dram[2]:        910       979      1004      1070       900       926      1082      1052       953       985      1101       902       870       870      1294      1074
dram[3]:       1068       793       867       911       900       859      1278       963      1028      1089       914       869       989       843      1021       998
dram[4]:        720       775       835      1008       799       904      1037       848       999       856      1068      1044       861       974      1156       859
dram[5]:        743       846       918       840       737       968      1012      1104      1181      1036       945      1167       889       831       844       883

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45877 n_nop=32676 n_act=1733 n_pre=1717 n_req=5390 n_rd=5898 n_write=3853 bw_util=0.4251
n_activity=34286 dram_eff=0.5688
bk0: 330a 36373i bk1: 336a 36107i bk2: 334a 34109i bk3: 334a 34175i bk4: 348a 33486i bk5: 358a 33199i bk6: 406a 32964i bk7: 392a 32063i bk8: 394a 34110i bk9: 406a 32578i bk10: 408a 32424i bk11: 404a 33006i bk12: 390a 32615i bk13: 394a 32301i bk14: 332a 36026i bk15: 332a 35726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.22558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45877 n_nop=32812 n_act=1664 n_pre=1648 n_req=5380 n_rd=5956 n_write=3797 bw_util=0.4252
n_activity=34816 dram_eff=0.5603
bk0: 340a 36033i bk1: 334a 36019i bk2: 336a 34812i bk3: 328a 34206i bk4: 358a 33418i bk5: 354a 33164i bk6: 402a 33246i bk7: 404a 32561i bk8: 410a 32803i bk9: 404a 33069i bk10: 416a 31946i bk11: 408a 32428i bk12: 394a 32802i bk13: 396a 32743i bk14: 338a 35893i bk15: 334a 35986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.09536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45877 n_nop=32647 n_act=1721 n_pre=1705 n_req=5364 n_rd=5970 n_write=3834 bw_util=0.4274
n_activity=32820 dram_eff=0.5974
bk0: 336a 35216i bk1: 326a 35661i bk2: 332a 33789i bk3: 328a 34054i bk4: 368a 32267i bk5: 356a 32318i bk6: 402a 32436i bk7: 410a 31653i bk8: 414a 32546i bk9: 402a 33263i bk10: 408a 31902i bk11: 412a 31715i bk12: 398a 32431i bk13: 394a 31824i bk14: 350a 34000i bk15: 334a 34641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53155
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45877 n_nop=32583 n_act=1741 n_pre=1725 n_req=5436 n_rd=5976 n_write=3852 bw_util=0.4284
n_activity=35278 dram_eff=0.5572
bk0: 332a 35921i bk1: 336a 36001i bk2: 328a 34649i bk3: 332a 34977i bk4: 354a 33014i bk5: 362a 32406i bk6: 408a 32799i bk7: 402a 31672i bk8: 408a 32877i bk9: 416a 32357i bk10: 416a 32337i bk11: 416a 31926i bk12: 394a 32421i bk13: 392a 32168i bk14: 342a 35201i bk15: 338a 35525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.39946
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45877 n_nop=32758 n_act=1660 n_pre=1644 n_req=5423 n_rd=5932 n_write=3883 bw_util=0.4279
n_activity=33014 dram_eff=0.5946
bk0: 330a 36701i bk1: 338a 35734i bk2: 332a 34407i bk3: 336a 33826i bk4: 354a 32432i bk5: 364a 31937i bk6: 408a 32641i bk7: 402a 32016i bk8: 392a 33439i bk9: 404a 32325i bk10: 412a 32121i bk11: 404a 32871i bk12: 398a 32335i bk13: 386a 32679i bk14: 330a 35458i bk15: 342a 35221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.41049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45877 n_nop=32755 n_act=1698 n_pre=1682 n_req=5332 n_rd=5964 n_write=3778 bw_util=0.4247
n_activity=34689 dram_eff=0.5617
bk0: 334a 36341i bk1: 334a 36363i bk2: 330a 34149i bk3: 334a 34773i bk4: 362a 33956i bk5: 358a 32667i bk6: 402a 32165i bk7: 402a 32286i bk8: 408a 33350i bk9: 410a 32383i bk10: 410a 32370i bk11: 422a 32661i bk12: 394a 32910i bk13: 392a 32811i bk14: 336a 36036i bk15: 336a 35563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.73024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2887, Miss = 1471, Miss_rate = 0.510, Pending_hits = 285, Reservation_fails = 112
L2_cache_bank[1]: Access = 2904, Miss = 1478, Miss_rate = 0.509, Pending_hits = 281, Reservation_fails = 152
L2_cache_bank[2]: Access = 2723, Miss = 1497, Miss_rate = 0.550, Pending_hits = 258, Reservation_fails = 209
L2_cache_bank[3]: Access = 2729, Miss = 1481, Miss_rate = 0.543, Pending_hits = 285, Reservation_fails = 120
L2_cache_bank[4]: Access = 2860, Miss = 1504, Miss_rate = 0.526, Pending_hits = 269, Reservation_fails = 345
L2_cache_bank[5]: Access = 2838, Miss = 1481, Miss_rate = 0.522, Pending_hits = 260, Reservation_fails = 189
L2_cache_bank[6]: Access = 2782, Miss = 1491, Miss_rate = 0.536, Pending_hits = 286, Reservation_fails = 140
L2_cache_bank[7]: Access = 2742, Miss = 1497, Miss_rate = 0.546, Pending_hits = 261, Reservation_fails = 88
L2_cache_bank[8]: Access = 2902, Miss = 1478, Miss_rate = 0.509, Pending_hits = 276, Reservation_fails = 180
L2_cache_bank[9]: Access = 2877, Miss = 1488, Miss_rate = 0.517, Pending_hits = 300, Reservation_fails = 435
L2_cache_bank[10]: Access = 2771, Miss = 1488, Miss_rate = 0.537, Pending_hits = 216, Reservation_fails = 11
L2_cache_bank[11]: Access = 2739, Miss = 1494, Miss_rate = 0.545, Pending_hits = 260, Reservation_fails = 39
L2_total_cache_accesses = 33754
L2_total_cache_misses = 17848
L2_total_cache_miss_rate = 0.5288
L2_total_cache_pending_hits = 3237
L2_total_cache_reservation_fails = 2020
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1071
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8805
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 212
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 158
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 637
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.171

icnt_total_pkts_mem_to_simt=103204
icnt_total_pkts_simt_to_mem=78810
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.6272
	minimum = 6
	maximum = 471
Network latency average = 19.989
	minimum = 6
	maximum = 408
Slowest packet = 5801
Flit latency average = 17.45
	minimum = 6
	maximum = 405
Slowest flit = 135053
Fragmentation average = 0.13471
	minimum = 0
	maximum = 299
Injected packet rate average = 0.0719386
	minimum = 0.0600472 (at node 12)
	maximum = 0.0835539 (at node 16)
Accepted packet rate average = 0.0719386
	minimum = 0.0600472 (at node 12)
	maximum = 0.0835539 (at node 16)
Injected flit rate average = 0.19396
	minimum = 0.141069 (at node 12)
	maximum = 0.259408 (at node 16)
Accepted flit rate average= 0.19396
	minimum = 0.182328 (at node 12)
	maximum = 0.215215 (at node 11)
Injected packet length average = 2.69618
Accepted packet length average = 2.69618
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6272 (1 samples)
	minimum = 6 (1 samples)
	maximum = 471 (1 samples)
Network latency average = 19.989 (1 samples)
	minimum = 6 (1 samples)
	maximum = 408 (1 samples)
Flit latency average = 17.45 (1 samples)
	minimum = 6 (1 samples)
	maximum = 405 (1 samples)
Fragmentation average = 0.13471 (1 samples)
	minimum = 0 (1 samples)
	maximum = 299 (1 samples)
Injected packet rate average = 0.0719386 (1 samples)
	minimum = 0.0600472 (1 samples)
	maximum = 0.0835539 (1 samples)
Accepted packet rate average = 0.0719386 (1 samples)
	minimum = 0.0600472 (1 samples)
	maximum = 0.0835539 (1 samples)
Injected flit rate average = 0.19396 (1 samples)
	minimum = 0.141069 (1 samples)
	maximum = 0.259408 (1 samples)
Accepted flit rate average = 0.19396 (1 samples)
	minimum = 0.182328 (1 samples)
	maximum = 0.215215 (1 samples)
Injected packet size average = 2.69618 (1 samples)
Accepted packet size average = 2.69618 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 332758 (inst/sec)
gpgpu_simulation_rate = 939 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34756)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34756)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34756)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34756)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34756)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34756)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34756)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(14,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(41,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(19,1,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 35256  inst.: 12663168 (ipc=702.2) sim_rate=333241 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:21:08 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(21,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(9,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(35,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(22,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(23,0,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 35756  inst.: 13085088 (ipc=773.0) sim_rate=335515 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:21:09 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(19,1,0) tid=(0,223,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(15,1,0) tid=(0,159,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(6,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 36756  inst.: 13498240 (ipc=593.1) sim_rate=337456 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:21:10 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(47,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(25,1,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 38256  inst.: 13792160 (ipc=422.9) sim_rate=336394 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:21:11 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(45,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(49,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,1,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 40256  inst.: 14112416 (ipc=327.3) sim_rate=336009 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:21:12 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,0,0) tid=(0,37,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(9,1,0) tid=(0,147,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(24,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 41756  inst.: 14378419 (ipc=295.2) sim_rate=334381 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:21:13 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,0,0) tid=(0,64,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(52,0,0) tid=(0,236,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(27,0,0) tid=(0,66,0)
GPGPU-Sim uArch: cycles simulated: 43256  inst.: 14691081 (ipc=279.9) sim_rate=333888 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:21:14 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(42,0,0) tid=(0,162,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(38,0,0) tid=(0,42,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(16,0,0) tid=(0,179,0)
GPGPU-Sim uArch: cycles simulated: 45256  inst.: 14985143 (ipc=254.6) sim_rate=333003 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:21:15 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(22,1,0) tid=(0,225,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(20,0,0) tid=(0,14,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(28,0,0) tid=(0,68,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,1,0) tid=(0,58,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,1,0) tid=(0,70,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(20,0,0) tid=(0,34,0)
GPGPU-Sim uArch: cycles simulated: 47756  inst.: 15589735 (ipc=252.1) sim_rate=338907 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:21:16 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(12,1,0) tid=(0,237,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(49,0,0) tid=(0,73,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(53,0,0) tid=(0,233,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(61,0,0) tid=(0,73,0)
GPGPU-Sim uArch: cycles simulated: 48256  inst.: 15958100 (ipc=270.1) sim_rate=339534 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:21:17 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(24,0,0) tid=(0,73,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(32,0,0) tid=(0,41,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(10,1,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 49256  inst.: 16330356 (ipc=277.1) sim_rate=340215 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:21:18 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(14,1,0) tid=(0,137,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(12,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14911,34756), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14912,34756)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(20,1,0) tid=(0,96,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15042,34756), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15043,34756)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(44,0,0) tid=(0,101,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15146,34756), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15147,34756)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15218,34756), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15219,34756)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15228,34756), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15229,34756)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(53,0,0) tid=(0,140,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15349,34756), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15350,34756)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15356,34756), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15357,34756)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(20,1,0) tid=(0,238,0)
GPGPU-Sim uArch: cycles simulated: 50256  inst.: 16920487 (ipc=297.3) sim_rate=345316 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:21:19 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(53,0,0) tid=(0,167,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15601,34756), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15602,34756)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(8,1,0) tid=(0,154,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15682,34756), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15683,34756)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15687,34756), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15688,34756)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15796,34756), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15797,34756)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(50,0,0) tid=(0,42,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15858,34756), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15859,34756)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,0,0) tid=(0,61,0)
GPGPU-Sim uArch: cycles simulated: 50756  inst.: 17288210 (ipc=311.0) sim_rate=345764 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:21:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16047,34756), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16048,34756)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(41,0,0) tid=(0,157,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16124,34756), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16125,34756)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16154,34756), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16155,34756)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(35,0,0) tid=(0,221,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,0,0) tid=(0,220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16506,34756), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(16507,34756)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,1,0) tid=(0,118,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16673,34756), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16674,34756)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(44,0,0) tid=(0,192,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (16833,34756), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(16834,34756)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(2,0,0) tid=(0,108,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(57,0,0) tid=(0,127,0)
GPGPU-Sim uArch: cycles simulated: 51756  inst.: 17944335 (ipc=331.3) sim_rate=351849 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:21:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17080,34756), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17081,34756)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17098,34756), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(17099,34756)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17101,34756), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17102,34756)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(57,0,0) tid=(0,173,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(7,1,0) tid=(0,196,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17305,34756), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17306,34756)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17373,34756), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17374,34756)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17391,34756), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17392,34756)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(47,0,0) tid=(0,33,0)
GPGPU-Sim uArch: cycles simulated: 52256  inst.: 18265254 (ipc=340.2) sim_rate=351254 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:21:22 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17521,34756), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17522,34756)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(52,0,0) tid=(0,72,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17682,34756), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17683,34756)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17690,34756), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17691,34756)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17704,34756), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17705,34756)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17723,34756), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17724,34756)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(5,0,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17749,34756), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17750,34756)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17824,34756), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17824,34756), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17825,34756)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17825,34756)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17860,34756), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(17861,34756)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17880,34756), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17881,34756)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,0,0) tid=(0,59,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17887,34756), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17888,34756)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17889,34756), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17890,34756)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17919,34756), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(17920,34756)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17969,34756), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17970,34756)
GPGPU-Sim uArch: cycles simulated: 52756  inst.: 18607673 (ipc=349.8) sim_rate=351088 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:21:23 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,0,0) tid=(0,182,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18127,34756), 5 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(15,0,0) tid=(0,175,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18142,34756), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18152,34756), 5 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(38,0,0) tid=(0,192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18272,34756), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18302,34756), 5 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(25,1,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18482,34756), 5 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(33,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(9,0,0) tid=(0,25,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(33,0,0) tid=(0,53,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(40,0,0) tid=(0,183,0)
GPGPU-Sim uArch: cycles simulated: 53756  inst.: 19316188 (ipc=368.6) sim_rate=357707 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:21:24 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(17,1,0) tid=(0,79,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19439,34756), 5 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(33,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(46,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(15,0,0) tid=(0,238,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19859,34756), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19910,34756), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 54756  inst.: 19781802 (ipc=373.5) sim_rate=359669 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:21:25 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(42,0,0) tid=(0,195,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20095,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20267,34756), 5 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(30,1,0) tid=(0,214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20371,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20494,34756), 5 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(32,1,0) tid=(0,168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20642,34756), 5 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(61,1,0) tid=(0,45,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20745,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20892,34756), 4 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(62,0,0) tid=(0,205,0)
GPGPU-Sim uArch: cycles simulated: 55756  inst.: 20221372 (ipc=376.6) sim_rate=361095 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:21:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21006,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21072,34756), 5 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(37,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1,1,0) tid=(0,173,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21314,34756), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21424,34756), 4 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(36,1,0) tid=(0,71,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(62,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(22,1,0) tid=(0,68,0)
GPGPU-Sim uArch: cycles simulated: 56756  inst.: 20709639 (ipc=381.7) sim_rate=363327 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:21:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22153,34756), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22165,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22167,34756), 4 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(24,1,0) tid=(0,55,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(31,0,0) tid=(0,28,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22545,34756), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(36,0,0) tid=(0,124,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22577,34756), 4 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(16,1,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22922,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22926,34756), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 57756  inst.: 21180476 (ipc=385.6) sim_rate=365180 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:21:28 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(9,1,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23167,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23205,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23226,34756), 4 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(51,1,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23537,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23564,34756), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23581,34756), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(47,1,0) tid=(0,16,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23708,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23743,34756), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(30,0,0) tid=(0,119,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23903,34756), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 58756  inst.: 21534573 (ipc=384.3) sim_rate=364992 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:21:29 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24075,34756), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(29,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24330,34756), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(62,1,0) tid=(0,250,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24438,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24438,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24444,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24455,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24519,34756), 3 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(23,1,0) tid=(0,115,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24948,34756), 2 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(56,1,0) tid=(0,206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25013,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25129,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (25270,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25362,34756), 3 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(40,1,0) tid=(0,57,0)
GPGPU-Sim uArch: cycles simulated: 60256  inst.: 22021358 (ipc=380.8) sim_rate=367022 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:21:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25531,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25682,34756), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25828,34756), 2 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(62,1,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26011,34756), 3 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(31,1,0) tid=(0,23,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(26,1,0) tid=(0,215,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(32,1,0) tid=(0,204,0)
GPGPU-Sim uArch: cycles simulated: 62256  inst.: 22468335 (ipc=369.3) sim_rate=368333 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:21:31 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(26,1,0) tid=(0,251,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(36,1,0) tid=(0,54,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(58,1,0) tid=(0,118,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(55,1,0) tid=(0,49,0)
GPGPU-Sim uArch: cycles simulated: 62756  inst.: 22811195 (ipc=375.0) sim_rate=367922 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:21:32 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(44,1,0) tid=(0,43,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(54,1,0) tid=(0,11,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(33,1,0) tid=(0,132,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(57,1,0) tid=(0,221,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(55,1,0) tid=(0,119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29134,34756), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(33,1,0) tid=(0,65,0)
GPGPU-Sim uArch: cycles simulated: 64256  inst.: 23434087 (ipc=377.0) sim_rate=371969 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:21:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29506,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29579,34756), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(37,1,0) tid=(0,118,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(29,1,0) tid=(0,76,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29836,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29904,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29934,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(37,1,0) tid=(0,96,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30159,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30169,34756), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(33,1,0) tid=(0,64,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30385,34756), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(56,1,0) tid=(0,219,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30468,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30492,34756), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 65256  inst.: 23897866 (ipc=379.9) sim_rate=373404 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:21:34 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(32,1,0) tid=(0,128,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30778,34756), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(47,1,0) tid=(0,26,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31013,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(63,1,0) tid=(0,147,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31053,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31065,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31088,34756), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31100,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31228,34756), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(39,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (31499,34756), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 66256  inst.: 24364224 (ipc=382.6) sim_rate=374834 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:21:35 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(54,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (31658,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31714,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31733,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31773,34756), 1 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(62,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (31926,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31968,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31991,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32148,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32173,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(42,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32254,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32348,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32416,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32575,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32609,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32651,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32677,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (32695,34756), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32848,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33216,34756), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 33217
gpu_sim_insn = 12312064
gpu_ipc =     370.6555
gpu_tot_sim_cycle = 67973
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     362.2634
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 106531
gpu_stall_icnt2sh    = 158268
gpu_total_sim_rate=378832

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 1918
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 5236, Miss = 4512, Miss_rate = 0.862, Pending_hits = 398, Reservation_fails = 22807
	L1D_cache_core[1]: Access = 5236, Miss = 4509, Miss_rate = 0.861, Pending_hits = 351, Reservation_fails = 19473
	L1D_cache_core[2]: Access = 4928, Miss = 4269, Miss_rate = 0.866, Pending_hits = 329, Reservation_fails = 19922
	L1D_cache_core[3]: Access = 4928, Miss = 4294, Miss_rate = 0.871, Pending_hits = 274, Reservation_fails = 23560
	L1D_cache_core[4]: Access = 4928, Miss = 4262, Miss_rate = 0.865, Pending_hits = 303, Reservation_fails = 23099
	L1D_cache_core[5]: Access = 5236, Miss = 4449, Miss_rate = 0.850, Pending_hits = 415, Reservation_fails = 21259
	L1D_cache_core[6]: Access = 5544, Miss = 4706, Miss_rate = 0.849, Pending_hits = 415, Reservation_fails = 20981
	L1D_cache_core[7]: Access = 5236, Miss = 4498, Miss_rate = 0.859, Pending_hits = 308, Reservation_fails = 20743
	L1D_cache_core[8]: Access = 5544, Miss = 4719, Miss_rate = 0.851, Pending_hits = 412, Reservation_fails = 21640
	L1D_cache_core[9]: Access = 5236, Miss = 4510, Miss_rate = 0.861, Pending_hits = 320, Reservation_fails = 22395
	L1D_cache_core[10]: Access = 5544, Miss = 4666, Miss_rate = 0.842, Pending_hits = 448, Reservation_fails = 21080
	L1D_cache_core[11]: Access = 5236, Miss = 4564, Miss_rate = 0.872, Pending_hits = 324, Reservation_fails = 22219
	L1D_cache_core[12]: Access = 5236, Miss = 4472, Miss_rate = 0.854, Pending_hits = 415, Reservation_fails = 21140
	L1D_cache_core[13]: Access = 5236, Miss = 4497, Miss_rate = 0.859, Pending_hits = 345, Reservation_fails = 21635
	L1D_cache_core[14]: Access = 5544, Miss = 4717, Miss_rate = 0.851, Pending_hits = 368, Reservation_fails = 21671
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 67644
	L1D_total_cache_miss_rate = 0.8579
	L1D_total_cache_pending_hits = 5425
	L1D_total_cache_reservation_fails = 323624
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0323
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 2559
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 235904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14368
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2559
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 87720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 441730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1918
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 958, 760, 760, 760, 760, 760, 760, 956, 1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 958, 760, 760, 760, 760, 760, 760, 956, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 363047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34876
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2559
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2559
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 360488
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:564037	W0_Idle:137792	W0_Scoreboard:418821	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279008 {8:34876,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4743136 {136:34876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1358 
averagemflatency = 397 
max_icnt2mem_latency = 711 
max_icnt2sh_latency = 67972 
mrq_lat_table:21173 	1230 	1663 	3166 	8547 	11385 	11274 	6254 	1043 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14408 	36648 	16489 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23988 	8823 	9324 	12361 	8886 	4397 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	7843 	18674 	8229 	145 	0 	0 	0 	0 	0 	0 	1927 	13676 	15375 	1790 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	90 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        16        31        38        18        35        28        26        18        22        34        23        33        21        38        41 
dram[1]:        15        19        27        23        38        22        19        21        16        25        18        41        39        32        46        39 
dram[2]:        16        14        22        20        22        33        18        27        26        13        16        29        25        29        38        36 
dram[3]:        22        18        32        26        29        21        21        31        27        16        44        21        15        49        29        39 
dram[4]:        13        29        19        26        41        40        27        35        15        23        27        32        22        20        27        43 
dram[5]:        16        26        33        19        20        17        17        22        13        17        26        34        23        24        21        35 
maximum service time to same row:
dram[0]:      5776      4031      4263      3397      5886      6882      4841      3647      6910      4342      2955      4025      6546      3703      5994      5010 
dram[1]:      6094      7147      4573      3236      6135      5444      3322      4382      6606      6187      3453      6065      7169      7055      4861      5148 
dram[2]:      7633      5992      7403      6897      6150      6419      3431      6546      4104      7378      6554      3818      3055      6369      6812      5928 
dram[3]:      6469      7383      4698      4089      4937      5180      5164      3868      5053      3527      4474      4801      6718      5598      3908      5324 
dram[4]:      8659      7628      5175      6000      7521      5181      5318      2899      7043      5113      2628      6167      4619      4379      6620      5182 
dram[5]:      8089      5569      5334      5086      6968      4513      3849      4732      5062      5574      6228      5488      5163      5648      4992      5231 
average row accesses per activate:
dram[0]:  3.240642  2.865385  3.100502  3.342391  2.968036  3.022624  2.860377  2.679856  2.879377  2.681319  3.012048  2.854406  3.261261  2.951417  3.338889  3.465517 
dram[1]:  3.106599  3.082051  3.280423  3.331551  3.079070  2.955555  2.766423  3.167364  2.983936  2.875969  3.072289  3.227468  3.318182  3.243363  3.373626  3.777778 
dram[2]:  3.085427  3.164021  3.116751  3.180412  2.855319  2.680162  2.892720  2.901141  2.616197  2.803030  2.885057  3.077869  2.905882  2.947155  3.333333  3.329670 
dram[3]:  3.318919  3.117949  3.522727  3.299465  2.877193  2.951111  2.957198  2.623693  2.692029  2.704380  2.910853  3.098765  3.028926  2.963115  3.351648  3.825000 
dram[4]:  3.182292  3.201031  3.594286  3.632184  3.040724  3.072398  2.939163  3.015748  2.976000  2.980080  3.023904  3.231760  2.948000  3.144681  3.480000  3.768293 
dram[5]:  2.960000  3.364641  3.117347  3.090452  3.088372  2.782979  2.703571  3.190678  2.834615  3.075314  2.948819  3.266376  3.042194  3.218750  3.227513  3.713415 
average row locality = 65764/21488 = 3.060499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       325       330       329       325       338       358       399       390       395       394       402       394       390       387       328       327 
dram[1]:       332       326       327       330       345       349       396       393       394       397       409       400       388       384       332       329 
dram[2]:       336       323       324       328       362       353       397       403       403       395       401       402       400       388       334       331 
dram[3]:       331       329       329       325       346       352       398       396       400       401       402       402       390       382       334       333 
dram[4]:       326       334       336       336       354       362       408       401       391       402       407       402       393       392       333       334 
dram[5]:       323       326       323       324       355       346       398       394       395       396       400       402       382       385       330       329 
total reads: 35091
bank skew: 409/323 = 1.27
chip skew: 5911/5808 = 1.02
number of total write accesses:
dram[0]:       281       266       288       290       312       310       359       355       345       338       348       351       334       342       273       276 
dram[1]:       280       275       293       293       317       316       362       364       349       345       356       352       342       349       282       283 
dram[2]:       278       275       290       289       309       309       358       360       340       345       352       349       341       337       276       275 
dram[3]:       283       279       291       292       310       312       362       357       343       340       349       351       343       341       276       279 
dram[4]:       285       287       293       296       318       317       365       365       353       346       352       351       344       347       276       284 
dram[5]:       269       283       288       291       309       308       359       359       342       339       349       346       339       336       280       280 
total reads: 30673
bank skew: 365/266 = 1.37
chip skew: 5179/5068 = 1.02
average mf latency per bank:
dram[0]:        390       388       394       374       377       366       387       387       386       387       398       374       373       371       414       407
dram[1]:        405       429       394       403       395       409       388       416       397       403       406       413       384       396       412       420
dram[2]:        414       440       396       437       378       426       402       428       399       434       403       431       385       418       443       463
dram[3]:        416       398       432       419       418       404       411       391       405       410       426       395       405       393       418       410
dram[4]:        418       450       419       443       415       442       414       454       434       449       428       454       403       435       447       467
dram[5]:        397       405       396       396       392       392       380       409       394       401       405       416       393       392       413       411
maximum mf latency per bank:
dram[0]:        917       937      1058      1115       991       887      1091      1104      1050      1001      1123       926      1164       891      1024      1035
dram[1]:       1084      1045       946       935      1026      1033       942      1060      1019      1030      1072      1022      1080       927      1038      1171
dram[2]:       1198       979      1004      1070       904       926      1220      1052       953      1016      1101      1005      1074      1016      1294      1146
dram[3]:       1114      1134       867       917       929       859      1278       963      1028      1089       919       931       989       863      1128       998
dram[4]:       1034      1214       877      1008       900       904      1037      1051       999      1066      1358      1044      1173       974      1156       864
dram[5]:        924       984       932       999      1030       968      1012      1104      1181      1036      1140      1167      1094       932      1302       915

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89723 n_nop=62666 n_act=3625 n_pre=3609 n_req=10879 n_rd=11622 n_write=8201 bw_util=0.4419
n_activity=69162 dram_eff=0.5732
bk0: 650a 67682i bk1: 660a 68722i bk2: 658a 67705i bk3: 650a 67520i bk4: 676a 64559i bk5: 716a 64781i bk6: 798a 61031i bk7: 780a 59507i bk8: 790a 63227i bk9: 788a 61719i bk10: 804a 61859i bk11: 788a 61256i bk12: 780a 62106i bk13: 774a 61717i bk14: 656a 65597i bk15: 654a 65200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.46878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89723 n_nop=62810 n_act=3500 n_pre=3484 n_req=10989 n_rd=11662 n_write=8267 bw_util=0.4442
n_activity=68514 dram_eff=0.5817
bk0: 664a 67608i bk1: 652a 67371i bk2: 654a 67106i bk3: 660a 67028i bk4: 690a 63746i bk5: 698a 62674i bk6: 792a 60172i bk7: 786a 59029i bk8: 788a 61574i bk9: 794a 61448i bk10: 818a 60378i bk11: 800a 60978i bk12: 776a 62192i bk13: 768a 61619i bk14: 664a 64417i bk15: 658a 64478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.08162
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89723 n_nop=62311 n_act=3704 n_pre=3688 n_req=10963 n_rd=11760 n_write=8260 bw_util=0.4463
n_activity=68425 dram_eff=0.5852
bk0: 672a 66843i bk1: 646a 67343i bk2: 648a 66776i bk3: 656a 67420i bk4: 724a 63773i bk5: 706a 62821i bk6: 794a 60002i bk7: 806a 59189i bk8: 806a 61555i bk9: 790a 62026i bk10: 802a 61177i bk11: 804a 60043i bk12: 800a 61015i bk13: 776a 61512i bk14: 668a 63390i bk15: 662a 63531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.81451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89723 n_nop=62523 n_act=3619 n_pre=3603 n_req=10958 n_rd=11700 n_write=8278 bw_util=0.4453
n_activity=70169 dram_eff=0.5694
bk0: 662a 67488i bk1: 658a 67333i bk2: 658a 67667i bk3: 650a 67521i bk4: 692a 63745i bk5: 704a 63848i bk6: 796a 60155i bk7: 792a 59240i bk8: 800a 61518i bk9: 802a 61525i bk10: 804a 62316i bk11: 804a 59849i bk12: 780a 61428i bk13: 764a 60642i bk14: 668a 65104i bk15: 666a 65513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.85544
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80095000, atomic=0 1 entries : 0x7f9af6196400 :  mf: uid=898339, sid10:w39, part=4, addr=0x80095000, load , size=32, unknown  status = IN_PARTITION_DRAM (67969), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89723 n_nop=62639 n_act=3503 n_pre=3487 n_req=11090 n_rd=11822 n_write=8272 bw_util=0.4479
n_activity=67749 dram_eff=0.5932
bk0: 652a 68385i bk1: 668a 67530i bk2: 672a 66779i bk3: 672a 66592i bk4: 708a 63499i bk5: 724a 62629i bk6: 816a 59993i bk7: 802a 59462i bk8: 782a 62333i bk9: 804a 61290i bk10: 814a 61596i bk11: 804a 61540i bk12: 786a 61780i bk13: 784a 60862i bk14: 666a 64968i bk15: 668a 64952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.07042
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89723 n_nop=62835 n_act=3538 n_pre=3522 n_req=10885 n_rd=11616 n_write=8212 bw_util=0.442
n_activity=69081 dram_eff=0.5741
bk0: 646a 69234i bk1: 652a 67586i bk2: 646a 67094i bk3: 648a 68134i bk4: 710a 65512i bk5: 692a 63979i bk6: 796a 59792i bk7: 788a 59918i bk8: 790a 62948i bk9: 792a 61164i bk10: 800a 61473i bk11: 804a 62232i bk12: 764a 62660i bk13: 770a 62131i bk14: 660a 65718i bk15: 658a 64985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.64539

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5598, Miss = 2906, Miss_rate = 0.519, Pending_hits = 520, Reservation_fails = 123
L2_cache_bank[1]: Access = 5636, Miss = 2905, Miss_rate = 0.515, Pending_hits = 516, Reservation_fails = 167
L2_cache_bank[2]: Access = 5622, Miss = 2923, Miss_rate = 0.520, Pending_hits = 550, Reservation_fails = 308
L2_cache_bank[3]: Access = 5626, Miss = 2908, Miss_rate = 0.517, Pending_hits = 567, Reservation_fails = 196
L2_cache_bank[4]: Access = 5653, Miss = 2957, Miss_rate = 0.523, Pending_hits = 542, Reservation_fails = 371
L2_cache_bank[5]: Access = 5627, Miss = 2923, Miss_rate = 0.519, Pending_hits = 508, Reservation_fails = 205
L2_cache_bank[6]: Access = 5692, Miss = 2930, Miss_rate = 0.515, Pending_hits = 533, Reservation_fails = 297
L2_cache_bank[7]: Access = 5622, Miss = 2920, Miss_rate = 0.519, Pending_hits = 510, Reservation_fails = 183
L2_cache_bank[8]: Access = 5742, Miss = 2948, Miss_rate = 0.513, Pending_hits = 566, Reservation_fails = 577
L2_cache_bank[9]: Access = 5723, Miss = 2963, Miss_rate = 0.518, Pending_hits = 586, Reservation_fails = 966
L2_cache_bank[10]: Access = 5662, Miss = 2906, Miss_rate = 0.513, Pending_hits = 498, Reservation_fails = 31
L2_cache_bank[11]: Access = 5651, Miss = 2902, Miss_rate = 0.514, Pending_hits = 561, Reservation_fails = 194
L2_total_cache_accesses = 67854
L2_total_cache_misses = 35091
L2_total_cache_miss_rate = 0.5172
L2_total_cache_pending_hits = 6457
L2_total_cache_reservation_fails = 3618
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2417
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8866
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 464
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 158
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 637
L2_cache_data_port_util = 0.131
L2_cache_fill_port_util = 0.172

icnt_total_pkts_mem_to_simt=208168
icnt_total_pkts_simt_to_mem=157966
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.0771
	minimum = 6
	maximum = 503
Network latency average = 20.0399
	minimum = 6
	maximum = 450
Slowest packet = 86755
Flit latency average = 17.722
	minimum = 6
	maximum = 450
Slowest flit = 238913
Fragmentation average = 0.137053
	minimum = 0
	maximum = 303
Injected packet rate average = 0.0760432
	minimum = 0.0641539 (at node 5)
	maximum = 0.087666 (at node 26)
Accepted packet rate average = 0.0760432
	minimum = 0.0641539 (at node 5)
	maximum = 0.087666 (at node 26)
Injected flit rate average = 0.205294
	minimum = 0.14893 (at node 5)
	maximum = 0.276184 (at node 21)
Accepted flit rate average= 0.205294
	minimum = 0.195292 (at node 15)
	maximum = 0.224192 (at node 8)
Injected packet length average = 2.69971
Accepted packet length average = 2.69971
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8522 (2 samples)
	minimum = 6 (2 samples)
	maximum = 487 (2 samples)
Network latency average = 20.0144 (2 samples)
	minimum = 6 (2 samples)
	maximum = 429 (2 samples)
Flit latency average = 17.586 (2 samples)
	minimum = 6 (2 samples)
	maximum = 427.5 (2 samples)
Fragmentation average = 0.135881 (2 samples)
	minimum = 0 (2 samples)
	maximum = 301 (2 samples)
Injected packet rate average = 0.0739909 (2 samples)
	minimum = 0.0621005 (2 samples)
	maximum = 0.0856099 (2 samples)
Accepted packet rate average = 0.0739909 (2 samples)
	minimum = 0.0621005 (2 samples)
	maximum = 0.0856099 (2 samples)
Injected flit rate average = 0.199627 (2 samples)
	minimum = 0.144999 (2 samples)
	maximum = 0.267796 (2 samples)
Accepted flit rate average = 0.199627 (2 samples)
	minimum = 0.18881 (2 samples)
	maximum = 0.219704 (2 samples)
Injected packet size average = 2.69799 (2 samples)
Accepted packet size average = 2.69799 (2 samples)
Hops average = 1 (2 samples)
