{"sha": "b08c12cb46738547176092037cffed6e054e6f28", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjA4YzEyY2I0NjczODU0NzE3NjA5MjAzN2NmZmVkNmUwNTRlNmYyOA==", "commit": {"author": {"name": "Michael Eager", "email": "eager@eagercon.com", "date": "2012-12-05T17:27:05Z"}, "committer": {"name": "Michael Eager", "email": "eager@gcc.gnu.org", "date": "2012-12-05T17:27:05Z"}, "message": "re PR rtl-optimization/54739 (FAIL: gcc.dg/lower-subreg-1.c scan-rtl-dump subreg1 \"Splitting reg\")\n\nPR rtl-optimization/54739\n\t* config/microblaze/microblaze.md: (anddi3, iordi3, xordi3): Delete patterns.\n\nFrom-SVN: r194226", "tree": {"sha": "44c0b79d8f1812e76e90d0b41b6c9da314d6fd67", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/44c0b79d8f1812e76e90d0b41b6c9da314d6fd67"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b08c12cb46738547176092037cffed6e054e6f28", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b08c12cb46738547176092037cffed6e054e6f28", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b08c12cb46738547176092037cffed6e054e6f28", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b08c12cb46738547176092037cffed6e054e6f28/comments", "author": {"login": "eagerm", "id": 945532, "node_id": "MDQ6VXNlcjk0NTUzMg==", "avatar_url": "https://avatars.githubusercontent.com/u/945532?v=4", "gravatar_id": "", "url": "https://api.github.com/users/eagerm", "html_url": "https://github.com/eagerm", "followers_url": "https://api.github.com/users/eagerm/followers", "following_url": "https://api.github.com/users/eagerm/following{/other_user}", "gists_url": "https://api.github.com/users/eagerm/gists{/gist_id}", "starred_url": "https://api.github.com/users/eagerm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/eagerm/subscriptions", "organizations_url": "https://api.github.com/users/eagerm/orgs", "repos_url": "https://api.github.com/users/eagerm/repos", "events_url": "https://api.github.com/users/eagerm/events{/privacy}", "received_events_url": "https://api.github.com/users/eagerm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d07e82f92b9ec4272577e99f919dc406b44fce7a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d07e82f92b9ec4272577e99f919dc406b44fce7a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d07e82f92b9ec4272577e99f919dc406b44fce7a"}], "stats": {"total": 87, "additions": 6, "deletions": 81}, "files": [{"sha": "c261541e6ee463bf33dec5801696c8ade7e7d58d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b08c12cb46738547176092037cffed6e054e6f28/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b08c12cb46738547176092037cffed6e054e6f28/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b08c12cb46738547176092037cffed6e054e6f28", "patch": "@@ -1,3 +1,9 @@\n+2012-12-05  Michael Eager  <eager@eagercon.com>\n+\n+\tPR rtl-optimization/54739\n+\t* config/microblaze/microblaze.md: (anddi3, iordi3, xordi3): Delete\n+\tpatterns.\n+\n 2012-12-05  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config/aarch64/aarch64-simd-builtins.def: Add new builtins."}, {"sha": "8480b43f2c08adae0c347dadeff8e0e20e20004a", "filename": "gcc/config/microblaze/microblaze.md", "status": "modified", "additions": 0, "deletions": 81, "changes": 81, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b08c12cb46738547176092037cffed6e054e6f28/gcc%2Fconfig%2Fmicroblaze%2Fmicroblaze.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b08c12cb46738547176092037cffed6e054e6f28/gcc%2Fconfig%2Fmicroblaze%2Fmicroblaze.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmicroblaze%2Fmicroblaze.md?ref=b08c12cb46738547176092037cffed6e054e6f28", "patch": "@@ -722,32 +722,6 @@\n   (set_attr \"length\"\t\"4,8,8,8\")])\n \n \n-(define_insn \"anddi3\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n-\t(and:DI (match_operand:DI 1 \"register_operand\" \"d\")\n-\t\t(match_operand:DI 2 \"register_operand\" \"d\")))]\n-  \"\"\n-  \"and\\t%M0,%M1,%M2\\;and\\t%L0,%L1,%L2\"\n-  [(set_attr \"type\"\t\"darith\")\n-  (set_attr \"mode\"\t\"DI\")\n-  (set_attr \"length\"    \"8\")])\n-\n-\n-(define_split\n-  [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t(and:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t(match_operand:DI 2 \"register_operand\" \"\")))]\n-  \"reload_completed \n-   && GET_CODE (operands[0]) == REG && GP_REG_P (REGNO (operands[0]))\n-   && GET_CODE (operands[1]) == REG && GP_REG_P (REGNO (operands[1]))\n-   && GET_CODE (operands[2]) == REG && GP_REG_P (REGNO (operands[2]))\"\n-\n-  [(set (subreg:SI (match_dup 0) 0) (and:SI (subreg:SI (match_dup 1) 0) \n-\t\t\t\t\t    (subreg:SI (match_dup 2) 0)))\n-  (set (subreg:SI (match_dup 0) 4) (and:SI (subreg:SI (match_dup 1) 4) \n-\t\t\t\t\t   (subreg:SI (match_dup 2) 4)))]\n-  \"\")\n-\n (define_insn \"iorsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d,d,d,d\")\n \t(ior:SI (match_operand:SI 1 \"arith_operand\" \"%d,d,d,d\")\n@@ -762,34 +736,6 @@\n   (set_attr \"mode\"\t\"SI,SI,SI,SI\")\n   (set_attr \"length\"\t\"4,8,8,8\")])\n \n-\n-(define_insn \"iordi3\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n-\t(ior:DI (match_operand:DI 1 \"register_operand\" \"d\")\n-\t\t(match_operand:DI 2 \"register_operand\" \"d\")))]\n-  \"\"\n-  \"or\\t%M0,%M1,%M2\\;or\\t%L0,%L1,%L2\"\n-  [(set_attr \"type\"\t\"darith\")\n-  (set_attr \"mode\"\t\"DI\")\n-  (set_attr \"length\"    \"8\")]\n-)\n-\n-\n-(define_split\n-  [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t(ior:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t(match_operand:DI 2 \"register_operand\" \"\")))]\n-  \"reload_completed \n-   && GET_CODE (operands[0]) == REG && GP_REG_P (REGNO (operands[0]))\n-   && GET_CODE (operands[1]) == REG && GP_REG_P (REGNO (operands[1]))\n-   && GET_CODE (operands[2]) == REG && GP_REG_P (REGNO (operands[2]))\"\n-\n-  [(set (subreg:SI (match_dup 0) 0) (ior:SI (subreg:SI (match_dup 1) 0) \n-\t\t\t\t\t    (subreg:SI (match_dup 2) 0)))\n-  (set (subreg:SI (match_dup 0) 4) (ior:SI (subreg:SI (match_dup 1) 4) \n-\t\t\t\t\t   (subreg:SI (match_dup 2) 4)))]\n-  \"\")\n-\n (define_insn \"xorsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=d,d,d\")\n \t(xor:SI (match_operand:SI 1 \"arith_operand\" \"%d,d,d\")\n@@ -803,33 +749,6 @@\n   (set_attr \"mode\"\t\"SI,SI,SI\")\n   (set_attr \"length\"\t\"4,8,8\")])\n \n-(define_insn \"xordi3\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n-\t(xor:DI (match_operand:DI 1 \"register_operand\" \"d\")\n-\t\t(match_operand:DI 2 \"register_operand\" \"d\")))]\n-  \"\"\n-  \"xor\\t%M0,%M1,%M2\\;xor\\t%L0,%L1,%L2\"\n-  [(set_attr \"type\"\t\"darith\")\n-  (set_attr \"mode\"\t\"DI\")\n-  (set_attr \"length\"    \"8\")]\n-)\n-\n-\n-(define_split\n-  [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t(xor:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t(match_operand:DI 2 \"register_operand\" \"\")))]\n-  \"reload_completed \n-   && GET_CODE (operands[0]) == REG && GP_REG_P (REGNO (operands[0]))\n-   && GET_CODE (operands[1]) == REG && GP_REG_P (REGNO (operands[1]))\n-   && GET_CODE (operands[2]) == REG && GP_REG_P (REGNO (operands[2]))\"\n-\n-  [(set (subreg:SI (match_dup 0) 0) (xor:SI (subreg:SI (match_dup 1) 0) \n-\t\t\t\t\t    (subreg:SI (match_dup 2) 0)))\n-  (set (subreg:SI (match_dup 0) 4) (xor:SI (subreg:SI (match_dup 1) 4) \n-\t\t\t\t\t   (subreg:SI (match_dup 2) 4)))]\n-  \"\")\n-\n ;;----------------------------------------------------------------\n ;; Zero extension\n ;;----------------------------------------------------------------"}]}