// Seed: 2725008942
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output wor id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input uwire id_9,
    input wor id_10,
    output wand id_11,
    output supply0 id_12
    , id_26,
    input tri1 id_13,
    input tri0 id_14,
    output tri id_15,
    input tri1 id_16
    , id_27,
    output wand id_17,
    input tri id_18,
    input supply1 id_19,
    input supply0 id_20,
    input supply0 id_21,
    input supply0 id_22,
    output tri1 id_23,
    output supply1 id_24
);
  module_0(
      id_17, id_16, id_6
  );
  uwire id_28 = id_4;
endmodule
