{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714567955254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714567955254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:52:35 2024 " "Processing started: Wed May  1 14:52:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714567955254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567955254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_map --read_settings_files=on --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567955255 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1714567955471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/board_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/board_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BoardController " "Found entity 1: BoardController" {  } { { "../verilog/board_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "halt HALT audio_controller.sv(106) " "Verilog HDL Declaration information at audio_controller.sv(106): object \"halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714567960628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/audio_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/audio_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudioController " "Found entity 1: AudioController" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960628 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C " "Found entity 2: I2C" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ddr_sdram_ctrl.v(29) " "Verilog HDL Declaration information at ddr_sdram_ctrl.v(29): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714567960629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr_sdram_ctrl " "Found entity 1: ddr_sdram_ctrl" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdrxframe.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdrxframe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdrxframe " "Found entity 1: sdrxframe" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdtxframe.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdtxframe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdtxframe " "Found entity 1: sdtxframe" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdwb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdwb " "Found entity 1: sdwb" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdio_top " "Found entity 1: sdio_top" {  } { { "../../../sdspi/rtl/sdio_top.v" "" { Text "/home/petya/sdspi/rtl/sdio_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdio.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdio " "Found entity 1: sdio" {  } { { "../../../sdspi/rtl/sdio.v" "" { Text "/home/petya/sdspi/rtl/sdio.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdfrontend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdfrontend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdfrontend " "Found entity 1: sdfrontend" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdcmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdcmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdcmd " "Found entity 1: sdcmd" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/sdspi/rtl/sdckgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/sdspi/rtl/sdckgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdckgen " "Found entity 1: sdckgen" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960639 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(4091) " "Verilog HDL Attribute warning at EndeavourSoc.v(4091): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960646 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(4113) " "Verilog HDL Attribute warning at EndeavourSoc.v(4113): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960646 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(4234) " "Verilog HDL Attribute warning at EndeavourSoc.v(4234): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960646 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../spinal/EndeavourSoc.v(10567) " "Unrecognized synthesis attribute \"ram_style\" at ../spinal/EndeavourSoc.v(10567)" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10567 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960656 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(11374) " "Verilog HDL Attribute warning at EndeavourSoc.v(11374): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11374 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960657 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep EndeavourSoc.v(11389) " "Verilog HDL Attribute warning at EndeavourSoc.v(11389): overriding existing value for attribute \"syn_keep\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11389 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960657 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../spinal/EndeavourSoc.v(11438) " "Unrecognized synthesis attribute \"ram_style\" at ../spinal/EndeavourSoc.v(11438)" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11438 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v 20 20 " "Found 20 design units, including 20 entities, in source file /home/petya/endeavour/rtl/spinal/EndeavourSoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EndeavourSoc " "Found entity 1: EndeavourSoc" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "2 Apb3Router " "Found entity 2: Apb3Router" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "3 Apb3Decoder " "Found entity 3: Apb3Decoder" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "4 Axi4SharedArbiter_2 " "Found entity 4: Axi4SharedArbiter_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "5 Axi4SharedArbiter_1 " "Found entity 5: Axi4SharedArbiter_1" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "6 Axi4SharedArbiter " "Found entity 6: Axi4SharedArbiter" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "7 Axi4SharedDecoder " "Found entity 7: Axi4SharedDecoder" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "8 Axi4ReadOnlyDecoder " "Found entity 8: Axi4ReadOnlyDecoder" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "9 Axi4SharedToApb3Bridge " "Found entity 9: Axi4SharedToApb3Bridge" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "10 Axi4SharedOnChipRam " "Found entity 10: Axi4SharedOnChipRam" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "11 VexRiscv " "Found entity 11: VexRiscv" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "12 StreamArbiter " "Found entity 12: StreamArbiter" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "13 StreamArbiter_1 " "Found entity 13: StreamArbiter_1" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "14 StreamFifoLowLatency_2 " "Found entity 14: StreamFifoLowLatency_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "15 StreamArbiter_2 " "Found entity 15: StreamArbiter_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "16 Axi4SharedErrorSlave " "Found entity 16: Axi4SharedErrorSlave" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "17 Axi4ReadOnlyErrorSlave " "Found entity 17: Axi4ReadOnlyErrorSlave" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "18 DataCache " "Found entity 18: DataCache" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "19 InstructionCache " "Found entity 19: InstructionCache" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""} { "Info" "ISGN_ENTITY_NAME" "20 StreamFifo_2 " "Found entity 20: StreamFifo_2" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/video_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VideoController " "Found entity 1: VideoController" {  } { { "../verilog/video_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960661 ""} { "Info" "ISGN_ENTITY_NAME" "2 TMDS_encoder " "Found entity 2: TMDS_encoder" {  } { { "../verilog/video_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/uart_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/uart_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UartController " "Found entity 1: UartController" {  } { { "../verilog/uart_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/uart_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/petya/endeavour/rtl/verilog/sdcard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SdcardController " "Found entity 1: SdcardController" {  } { { "../verilog/sdcard_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960662 ""} { "Info" "ISGN_ENTITY_NAME" "2 IOBUF " "Found entity 2: IOBUF" {  } { { "../verilog/sdcard_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/petya/endeavour/rtl/verilog/internal_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/petya/endeavour/rtl/verilog/internal_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ram_1wrs " "Found entity 1: Ram_1wrs" {  } { { "../verilog/internal_ram.sv" "" { Text "/home/petya/endeavour/rtl/verilog/internal_ram.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OnChipRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file OnChipRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRAM " "Found entity 1: OnChipRAM" {  } { { "OnChipRAM.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO8.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_IO8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_IO8 " "Found entity 1: DDR_IO8" {  } { { "DDR_IO8.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_IO8/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_IO8/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960666 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O4.v 1 1 " "Found 1 design units, including 1 entities, in source file DDR_O4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR_O4 " "Found entity 1: DDR_O4" {  } { { "DDR_O4.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDR_O4/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file DDR_O4/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960668 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EndeavourSoc " "Elaborating entity \"EndeavourSoc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714567960783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_b_payload_resp EndeavourSoc.v(353) " "Verilog HDL or VHDL warning at EndeavourSoc.v(353): object \"dbus_axi_b_payload_resp\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbus_axi_r_payload_last EndeavourSoc.v(358) " "Verilog HDL or VHDL warning at EndeavourSoc.v(358): object \"dbus_axi_r_payload_last\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_payload_uncached EndeavourSoc.v(398) " "Verilog HDL or VHDL warning at EndeavourSoc.v(398): object \"toplevel_vexRiscv_1_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_payload_uncached\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_cache EndeavourSoc.v(444) " "Verilog HDL or VHDL warning at EndeavourSoc.v(444): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_prot EndeavourSoc.v(445) " "Verilog HDL or VHDL warning at EndeavourSoc.v(445): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_0_ar_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_cache EndeavourSoc.v(453) " "Verilog HDL or VHDL warning at EndeavourSoc.v(453): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_prot EndeavourSoc.v(454) " "Verilog HDL or VHDL warning at EndeavourSoc.v(454): object \"toplevel_axi4ReadOnlyDecoder_1_io_outputs_1_ar_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960789 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_cache EndeavourSoc.v(462) " "Verilog HDL or VHDL warning at EndeavourSoc.v(462): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960790 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_prot EndeavourSoc.v(463) " "Verilog HDL or VHDL warning at EndeavourSoc.v(463): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_0_arw_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960790 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_cache EndeavourSoc.v(472) " "Verilog HDL or VHDL warning at EndeavourSoc.v(472): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960790 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_prot EndeavourSoc.v(473) " "Verilog HDL or VHDL warning at EndeavourSoc.v(473): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_1_arw_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960790 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_cache EndeavourSoc.v(482) " "Verilog HDL or VHDL warning at EndeavourSoc.v(482): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_cache\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960790 "|EndeavourSoc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_prot EndeavourSoc.v(483) " "Verilog HDL or VHDL warning at EndeavourSoc.v(483): object \"toplevel_dbus_axi_decoder_io_sharedOutputs_2_arw_validPipe_payload_prot\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960790 "|EndeavourSoc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoardController BoardController:board_ctrl " "Elaborating entity \"BoardController\" for hierarchy \"BoardController:board_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "board_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL BoardController:board_ctrl\|PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"BoardController:board_ctrl\|PLL:pll\"" {  } { { "../verilog/board_controller.sv" "pll" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2604 " "Parameter \"clk1_phase_shift\" = \"2604\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 12 " "Parameter \"clk2_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960828 ""}  } { { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567960828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoController VideoController:video_ctrl " "Elaborating entity \"VideoController\" for hierarchy \"VideoController:video_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "video_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_encoder VideoController:video_ctrl\|TMDS_encoder:encode_R " "Elaborating entity \"TMDS_encoder\" for hierarchy \"VideoController:video_ctrl\|TMDS_encoder:encode_R\"" {  } { { "../verilog/video_controller.sv" "encode_R" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_O4 VideoController:video_ctrl\|DDR_O4:out_p " "Elaborating entity \"DDR_O4\" for hierarchy \"VideoController:video_ctrl\|DDR_O4:out_p\"" {  } { { "../verilog/video_controller.sv" "out_p" { Text "/home/petya/endeavour/rtl/verilog/video_controller.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst\"" {  } { { "DDR_O4.v" "ddr_o4_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"VideoController:video_ctrl\|DDR_O4:out_p\|altera_gpio_lite:ddr_o4_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_O4/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960865 "|EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_O4/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_O4/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960865 "|EndeavourSoc|VideoController:video_ctrl|DDR_O4:out_p|altera_gpio_lite:ddr_o4_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartController UartController:uart_ctrl " "Elaborating entity \"UartController\" for hierarchy \"UartController:uart_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "uart_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdcardController SdcardController:sdcard_ctrl " "Elaborating entity \"SdcardController\" for hierarchy \"SdcardController:sdcard_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "sdcard_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdio_top SdcardController:sdcard_ctrl\|sdio_top:impl " "Elaborating entity \"sdio_top\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\"" {  } { { "../verilog/sdcard_controller.sv" "impl" { Text "/home/petya/endeavour/rtl/verilog/sdcard_controller.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdio SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio " "Elaborating entity \"sdio\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\"" {  } { { "../../../sdspi/rtl/sdio_top.v" "u_sdio" { Text "/home/petya/sdspi/rtl/sdio_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused sdio.v(340) " "Verilog HDL or VHDL warning at sdio.v(340): object \"unused\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdio.v" "" { Text "/home/petya/sdspi/rtl/sdio.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960878 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdwb SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control " "Elaborating entity \"sdwb\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_control" { Text "/home/petya/sdspi/rtl/sdio.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_card_detect sdwb.v(1015) " "Verilog HDL or VHDL warning at sdwb.v(1015): object \"unused_card_detect\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1015 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused sdwb.v(1341) " "Verilog HDL or VHDL warning at sdwb.v(1341): object \"unused\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdwb.v(441) " "Verilog HDL assignment warning at sdwb.v(441): truncated value with size 32 to match size of target (12)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdwb.v(450) " "Verilog HDL assignment warning at sdwb.v(450): truncated value with size 32 to match size of target (12)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sdwb.v(452) " "Verilog HDL assignment warning at sdwb.v(452): truncated value with size 32 to match size of target (12)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdwb.v(691) " "Verilog HDL assignment warning at sdwb.v(691): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdwb.v(696) " "Verilog HDL assignment warning at sdwb.v(696): truncated value with size 32 to match size of target (10)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdwb.v(921) " "Verilog HDL assignment warning at sdwb.v(921): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdwb.v(1080) " "Verilog HDL assignment warning at sdwb.v(1080): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdwb.v(1097) " "Verilog HDL assignment warning at sdwb.v(1097): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdwb.v(1121) " "Verilog HDL assignment warning at sdwb.v(1121): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdwb.v(1131) " "Verilog HDL assignment warning at sdwb.v(1131): truncated value with size 32 to match size of target (16)" {  } { { "../../../sdspi/rtl/sdwb.v" "" { Text "/home/petya/sdspi/rtl/sdwb.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567960920 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdwb:u_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1 " "Instantiated megafunction \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567960936 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567960936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4d1 " "Found entity 1: altsyncram_g4d1" {  } { { "db/altsyncram_g4d1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_g4d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567960964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567960964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4d1 SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\|altsyncram_g4d1:auto_generated " "Elaborating entity \"altsyncram_g4d1\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdwb:u_control\|altsyncram:fifo_a\[0\]\[31\]__1\|altsyncram_g4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567960964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdckgen SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdckgen:u_clkgen " "Elaborating entity \"sdckgen\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdckgen:u_clkgen\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_clkgen" { Text "/home/petya/sdspi/rtl/sdio.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdckgen.v(84) " "Verilog HDL assignment warning at sdckgen.v(84): truncated value with size 32 to match size of target (9)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961003 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdckgen.v(89) " "Verilog HDL assignment warning at sdckgen.v(89): truncated value with size 32 to match size of target (3)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961003 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdckgen.v(101) " "Verilog HDL assignment warning at sdckgen.v(101): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961003 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdckgen.v(111) " "Verilog HDL assignment warning at sdckgen.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdckgen.v" "" { Text "/home/petya/sdspi/rtl/sdckgen.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961003 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdckgen:u_clkgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdcmd SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdcmd:u_sdcmd " "Elaborating entity \"sdcmd\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdcmd:u_sdcmd\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_sdcmd" { Text "/home/petya/sdspi/rtl/sdio.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_emmc sdcmd.v(511) " "Verilog HDL or VHDL warning at sdcmd.v(511): object \"unused_emmc\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused sdcmd.v(675) " "Verilog HDL or VHDL warning at sdcmd.v(675): object \"unused\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sdcmd.v(165) " "Verilog HDL assignment warning at sdcmd.v(165): truncated value with size 32 to match size of target (6)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sdcmd.v(169) " "Verilog HDL assignment warning at sdcmd.v(169): truncated value with size 32 to match size of target (6)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdcmd.v(249) " "Verilog HDL assignment warning at sdcmd.v(249): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdcmd.v(257) " "Verilog HDL assignment warning at sdcmd.v(257): truncated value with size 32 to match size of target (8)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sdcmd.v(394) " "Verilog HDL assignment warning at sdcmd.v(394): truncated value with size 32 to match size of target (7)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(527) " "Verilog HDL assignment warning at sdcmd.v(527): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(533) " "Verilog HDL assignment warning at sdcmd.v(533): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(540) " "Verilog HDL assignment warning at sdcmd.v(540): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sdcmd.v(544) " "Verilog HDL assignment warning at sdcmd.v(544): truncated value with size 32 to match size of target (26)" {  } { { "../../../sdspi/rtl/sdcmd.v" "" { Text "/home/petya/sdspi/rtl/sdcmd.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961006 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdcmd:u_sdcmd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdtxframe SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdtxframe:u_txframe " "Elaborating entity \"sdtxframe\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdtxframe:u_txframe\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_txframe" { Text "/home/petya/sdspi/rtl/sdio.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_loaded_count sdtxframe.sv(722) " "Verilog HDL or VHDL warning at sdtxframe.sv(722): object \"f_loaded_count\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 722 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fs_last sdtxframe.sv(725) " "Verilog HDL or VHDL warning at sdtxframe.sv(725): object \"fs_last\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdtxframe.sv(226) " "Verilog HDL assignment warning at sdtxframe.sv(226): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdtxframe.sv(228) " "Verilog HDL assignment warning at sdtxframe.sv(228): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdtxframe.sv(231) " "Verilog HDL assignment warning at sdtxframe.sv(231): truncated value with size 32 to match size of target (4)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdtxframe.sv(513) " "Verilog HDL assignment warning at sdtxframe.sv(513): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(504) " "Verilog HDL Case Statement information at sdtxframe.sv(504): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 504 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdtxframe.sv(579) " "Verilog HDL assignment warning at sdtxframe.sv(579): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(580) " "Verilog HDL Case Statement information at sdtxframe.sv(580): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 580 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdtxframe.sv(648) " "Verilog HDL assignment warning at sdtxframe.sv(648): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(651) " "Verilog HDL Case Statement information at sdtxframe.sv(651): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 651 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(742) " "Verilog HDL assignment warning at sdtxframe.sv(742): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(743) " "Verilog HDL assignment warning at sdtxframe.sv(743): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(744) " "Verilog HDL assignment warning at sdtxframe.sv(744): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(750) " "Verilog HDL assignment warning at sdtxframe.sv(750): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(751) " "Verilog HDL assignment warning at sdtxframe.sv(751): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(752) " "Verilog HDL assignment warning at sdtxframe.sv(752): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(758) " "Verilog HDL assignment warning at sdtxframe.sv(758): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(759) " "Verilog HDL assignment warning at sdtxframe.sv(759): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(760) " "Verilog HDL assignment warning at sdtxframe.sv(760): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(783) " "Verilog HDL assignment warning at sdtxframe.sv(783): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(784) " "Verilog HDL assignment warning at sdtxframe.sv(784): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(785) " "Verilog HDL assignment warning at sdtxframe.sv(785): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(782) " "Verilog HDL Case Statement information at sdtxframe.sv(782): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 782 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(789) " "Verilog HDL assignment warning at sdtxframe.sv(789): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(790) " "Verilog HDL assignment warning at sdtxframe.sv(790): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961018 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(791) " "Verilog HDL assignment warning at sdtxframe.sv(791): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(788) " "Verilog HDL Case Statement information at sdtxframe.sv(788): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 788 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(795) " "Verilog HDL assignment warning at sdtxframe.sv(795): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(796) " "Verilog HDL assignment warning at sdtxframe.sv(796): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(797) " "Verilog HDL assignment warning at sdtxframe.sv(797): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(794) " "Verilog HDL Case Statement information at sdtxframe.sv(794): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 794 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdtxframe.sv(811) " "Verilog HDL assignment warning at sdtxframe.sv(811): truncated value with size 32 to match size of target (10)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdtxframe.sv(812) " "Verilog HDL assignment warning at sdtxframe.sv(812): truncated value with size 32 to match size of target (11)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdtxframe.sv(815) " "Verilog HDL assignment warning at sdtxframe.sv(815): truncated value with size 32 to match size of target (11)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(825) " "Verilog HDL assignment warning at sdtxframe.sv(825): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(824) " "Verilog HDL Case Statement information at sdtxframe.sv(824): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 824 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(831) " "Verilog HDL assignment warning at sdtxframe.sv(831): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(830) " "Verilog HDL Case Statement information at sdtxframe.sv(830): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 830 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdtxframe.sv(837) " "Verilog HDL assignment warning at sdtxframe.sv(837): truncated value with size 32 to match size of target (15)" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdtxframe.sv(836) " "Verilog HDL Case Statement information at sdtxframe.sv(836): all case item expressions in this case statement are onehot" {  } { { "../../../sdspi/rtl/sdtxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdtxframe.sv" 836 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961019 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdtxframe:u_txframe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdrxframe SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdrxframe:u_rxframe " "Elaborating entity \"sdrxframe\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdio:u_sdio\|sdrxframe:u_rxframe\"" {  } { { "../../../sdspi/rtl/sdio.v" "u_rxframe" { Text "/home/petya/sdspi/rtl/sdio.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdrxframe.sv(166) " "Verilog HDL assignment warning at sdrxframe.sv(166): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdrxframe.sv(168) " "Verilog HDL assignment warning at sdrxframe.sv(168): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sdrxframe.sv(170) " "Verilog HDL assignment warning at sdrxframe.sv(170): truncated value with size 32 to match size of target (5)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 sdrxframe.sv(229) " "Verilog HDL assignment warning at sdrxframe.sv(229): truncated value with size 20 to match size of target (16)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 16 sdrxframe.sv(231) " "Verilog HDL assignment warning at sdrxframe.sv(231): truncated value with size 28 to match size of target (16)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdrxframe.sv(666) " "Verilog HDL assignment warning at sdrxframe.sv(666): truncated value with size 32 to match size of target (3)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(402) " "Verilog HDL assignment warning at sdrxframe.sv(402): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(404) " "Verilog HDL assignment warning at sdrxframe.sv(404): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(405) " "Verilog HDL assignment warning at sdrxframe.sv(405): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(406) " "Verilog HDL assignment warning at sdrxframe.sv(406): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(418) " "Verilog HDL assignment warning at sdrxframe.sv(418): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdrxframe.sv(439) " "Verilog HDL assignment warning at sdrxframe.sv(439): truncated value with size 32 to match size of target (13)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 sdrxframe.sv(652) " "Verilog HDL assignment warning at sdrxframe.sv(652): truncated value with size 32 to match size of target (23)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 sdrxframe.sv(656) " "Verilog HDL assignment warning at sdrxframe.sv(656): truncated value with size 32 to match size of target (23)" {  } { { "../../../sdspi/rtl/sdrxframe.sv" "" { Text "/home/petya/sdspi/rtl/sdrxframe.sv" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961026 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdio:u_sdio|sdrxframe:u_rxframe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdfrontend SdcardController:sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend " "Elaborating entity \"sdfrontend\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\"" {  } { { "../../../sdspi/rtl/sdio_top.v" "u_sdfrontend" { Text "/home/petya/sdspi/rtl/sdio_top.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_no_serdes sdfrontend.v(317) " "Verilog HDL or VHDL warning at sdfrontend.v(317): object \"unused_no_serdes\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961029 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_ds sdfrontend.v(1199) " "Verilog HDL or VHDL warning at sdfrontend.v(1199): object \"unused_ds\" assigned a value but never read" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 1199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961030 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sdfrontend.v(189) " "Verilog HDL assignment warning at sdfrontend.v(189): truncated value with size 3 to match size of target (1)" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961030 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sdfrontend.v(208) " "Verilog HDL assignment warning at sdfrontend.v(208): truncated value with size 3 to match size of target (1)" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961030 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sdfrontend.v(225) " "Verilog HDL assignment warning at sdfrontend.v(225): truncated value with size 3 to match size of target (1)" {  } { { "../../../sdspi/rtl/sdfrontend.v" "" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961030 "|EndeavourSoc|SdcardController:sdcard_ctrl|sdio_top:impl|sdfrontend:u_sdfrontend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOBUF SdcardController:sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|IOBUF:u_cmdbuf " "Elaborating entity \"IOBUF\" for hierarchy \"SdcardController:sdcard_ctrl\|sdio_top:impl\|sdfrontend:u_sdfrontend\|IOBUF:u_cmdbuf\"" {  } { { "../../../sdspi/rtl/sdfrontend.v" "u_cmdbuf" { Text "/home/petya/sdspi/rtl/sdfrontend.v" 1215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioController AudioController:audio_ctrl " "Elaborating entity \"AudioController\" for hierarchy \"AudioController:audio_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "audio_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C AudioController:audio_ctrl\|I2C:i2c " "Elaborating entity \"I2C\" for hierarchy \"AudioController:audio_ctrl\|I2C:i2c\"" {  } { { "../verilog/audio_controller.sv" "i2c" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_controller.sv(146) " "Verilog HDL assignment warning at audio_controller.sv(146): truncated value with size 32 to match size of target (6)" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961035 "|EndeavourSoc|AudioController:audio_ctrl|I2C:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr_sdram_ctrl ddr_sdram_ctrl:ram_ctrl " "Elaborating entity \"ddr_sdram_ctrl\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\"" {  } { { "../spinal/EndeavourSoc.v" "ram_ctrl" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_dqs_c ddr_sdram_ctrl.v(390) " "Verilog HDL or VHDL warning at ddr_sdram_ctrl.v(390): object \"i_dqs_c\" assigned a value but never read" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961038 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDR_IO8 ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l " "Elaborating entity \"DDR_IO8\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\"" {  } { { "../verilog/ddr_sdram_ctrl.v" "io_l" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst\"" {  } { { "DDR_IO8.v" "ddr_io8_inst" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"ddr_sdram_ctrl:ram_ctrl\|DDR_IO8:io_l\|altera_gpio_lite:ddr_io8_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "DDR_IO8/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961041 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "DDR_IO8/altera_gpio_lite.sv" "" { Text "/home/petya/endeavour/rtl/board_rev2/DDR_IO8/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961041 "|EndeavourSoc|ddr_sdram_ctrl:ram_ctrl|DDR_IO8:io_l|altera_gpio_lite:ddr_io8_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:vexRiscv_1 " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:vexRiscv_1\"" {  } { { "../spinal/EndeavourSoc.v" "vexRiscv_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT EndeavourSoc.v(3990) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3990): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving EndeavourSoc.v(4164) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4164): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring EndeavourSoc.v(4165) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4165): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving EndeavourSoc.v(4175) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4175): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving EndeavourSoc.v(4186) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4186): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring EndeavourSoc.v(4187) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4187): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving EndeavourSoc.v(4197) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4197): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction EndeavourSoc.v(4199) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4199): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc EndeavourSoc.v(4200) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4200): object \"lastStagePc\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid EndeavourSoc.v(4201) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4201): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring EndeavourSoc.v(4202) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4202): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_inDebugNoFetchFlag EndeavourSoc.v(4208) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4208): object \"BranchPlugin_inDebugNoFetchFlag\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree EndeavourSoc.v(4213) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4213): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi EndeavourSoc.v(4215) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4215): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 EndeavourSoc.v(4219) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4219): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException EndeavourSoc.v(4228) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4228): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction EndeavourSoc.v(4232) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4232): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_decodePrediction_rsp_wasWrong EndeavourSoc.v(4236) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4236): object \"BranchPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 EndeavourSoc.v(4238) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4238): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961068 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 EndeavourSoc.v(4239) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4239): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 EndeavourSoc.v(4240) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4240): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck EndeavourSoc.v(4245) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4245): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end EndeavourSoc.v(4265) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4265): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck EndeavourSoc.v(4268) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4268): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end EndeavourSoc.v(4288) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4288): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_dBusAccess_cmd_payload_write EndeavourSoc.v(4299) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4299): object \"MmuPlugin_dBusAccess_cmd_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_dBusAccess_cmd_payload_data EndeavourSoc.v(4300) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4300): object \"MmuPlugin_dBusAccess_cmd_payload_data\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_dBusAccess_cmd_payload_writeMask EndeavourSoc.v(4301) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4301): object \"MmuPlugin_dBusAccess_cmd_payload_writeMask\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_mtval EndeavourSoc.v(4454) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4454): object \"CsrPlugin_mtval\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4454 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi EndeavourSoc.v(4487) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4487): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_trapCauseEbreakDebug EndeavourSoc.v(4502) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4502): object \"CsrPlugin_trapCauseEbreakDebug\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode EndeavourSoc.v(4503) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4503): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4503 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess EndeavourSoc.v(4515) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4515): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4515 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction EndeavourSoc.v(4516) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4516): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable EndeavourSoc.v(4522) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4522): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4522 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected EndeavourSoc.v(4544) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4544): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload EndeavourSoc.v(4561) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4561): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_cacheLine_valid EndeavourSoc.v(4760) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4760): object \"MmuPlugin_ports_0_cacheLine_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_cacheLine_virtualAddress_0 EndeavourSoc.v(4763) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4763): object \"MmuPlugin_ports_0_cacheLine_virtualAddress_0\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4763 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_cacheLine_virtualAddress_1 EndeavourSoc.v(4764) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4764): object \"MmuPlugin_ports_0_cacheLine_virtualAddress_1\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_0_entryToReplace_willOverflow EndeavourSoc.v(4776) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4776): object \"MmuPlugin_ports_0_entryToReplace_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_cacheLine_valid EndeavourSoc.v(4832) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4832): object \"MmuPlugin_ports_1_cacheLine_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961069 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_cacheLine_virtualAddress_0 EndeavourSoc.v(4835) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4835): object \"MmuPlugin_ports_1_cacheLine_virtualAddress_0\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4835 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_cacheLine_virtualAddress_1 EndeavourSoc.v(4836) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4836): object \"MmuPlugin_ports_1_cacheLine_virtualAddress_1\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_ports_1_entryToReplace_willOverflow EndeavourSoc.v(4848) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4848): object \"MmuPlugin_ports_1_entryToReplace_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_V EndeavourSoc.v(4871) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4871): object \"MmuPlugin_shared_pteBuffer_V\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4871 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_R EndeavourSoc.v(4872) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4872): object \"MmuPlugin_shared_pteBuffer_R\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_W EndeavourSoc.v(4873) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4873): object \"MmuPlugin_shared_pteBuffer_W\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4873 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_X EndeavourSoc.v(4874) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4874): object \"MmuPlugin_shared_pteBuffer_X\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_U EndeavourSoc.v(4875) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4875): object \"MmuPlugin_shared_pteBuffer_U\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4875 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_G EndeavourSoc.v(4876) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4876): object \"MmuPlugin_shared_pteBuffer_G\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_A EndeavourSoc.v(4877) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4877): object \"MmuPlugin_shared_pteBuffer_A\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4877 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_D EndeavourSoc.v(4878) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4878): object \"MmuPlugin_shared_pteBuffer_D\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4878 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_pteBuffer_RSW EndeavourSoc.v(4879) " "Verilog HDL or VHDL warning at EndeavourSoc.v(4879): object \"MmuPlugin_shared_pteBuffer_RSW\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4879 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_string EndeavourSoc.v(5101) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5101): object \"_zz_memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_to_writeBack_ENV_CTRL_1_string EndeavourSoc.v(5102) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5102): object \"_zz_memory_to_writeBack_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_string EndeavourSoc.v(5103) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5103): object \"_zz_execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_ENV_CTRL_1_string EndeavourSoc.v(5104) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5104): object \"_zz_execute_to_memory_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string EndeavourSoc.v(5105) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5105): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_string EndeavourSoc.v(5106) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5106): object \"_zz_decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_string EndeavourSoc.v(5107) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5107): object \"_zz_decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ENV_CTRL_1_string EndeavourSoc.v(5108) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5108): object \"_zz_decode_to_execute_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_string EndeavourSoc.v(5109) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5109): object \"_zz_execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_to_memory_SHIFT_CTRL_1_string EndeavourSoc.v(5110) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5110): object \"_zz_execute_to_memory_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string EndeavourSoc.v(5111) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5111): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_string EndeavourSoc.v(5112) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5112): object \"_zz_decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_string EndeavourSoc.v(5113) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5113): object \"_zz_decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961070 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_SHIFT_CTRL_1_string EndeavourSoc.v(5114) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5114): object \"_zz_decode_to_execute_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_string EndeavourSoc.v(5115) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5115): object \"_zz_decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_BRANCH_CTRL_1_string EndeavourSoc.v(5116) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5116): object \"_zz_decode_to_execute_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string EndeavourSoc.v(5117) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5117): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_string EndeavourSoc.v(5118) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5118): object \"_zz_decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5119) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5119): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string EndeavourSoc.v(5120) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5120): object \"_zz_decode_to_execute_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string EndeavourSoc.v(5121) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5121): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_string EndeavourSoc.v(5122) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5122): object \"_zz_decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_string EndeavourSoc.v(5123) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5123): object \"_zz_decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_to_execute_ALU_CTRL_1_string EndeavourSoc.v(5124) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5124): object \"_zz_decode_to_execute_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string EndeavourSoc.v(5125) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5125): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_string EndeavourSoc.v(5126) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5126): object \"_zz_decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string EndeavourSoc.v(5127) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5127): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_ENV_CTRL_string EndeavourSoc.v(5128) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5128): object \"_zz_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string EndeavourSoc.v(5129) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5129): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ENV_CTRL_string EndeavourSoc.v(5130) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5130): object \"_zz_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string EndeavourSoc.v(5131) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5131): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_writeBack_ENV_CTRL_string EndeavourSoc.v(5132) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5132): object \"_zz_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string EndeavourSoc.v(5133) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5133): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_memory_SHIFT_CTRL_string EndeavourSoc.v(5134) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5134): object \"_zz_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string EndeavourSoc.v(5135) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5135): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_SHIFT_CTRL_string EndeavourSoc.v(5136) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5136): object \"_zz_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string EndeavourSoc.v(5137) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5137): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961071 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_BRANCH_CTRL_string EndeavourSoc.v(5138) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5138): object \"_zz_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string EndeavourSoc.v(5139) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5139): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_string EndeavourSoc.v(5140) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5140): object \"_zz_decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string EndeavourSoc.v(5141) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5141): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_string EndeavourSoc.v(5142) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5142): object \"_zz_decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string EndeavourSoc.v(5143) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5143): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_CTRL_string EndeavourSoc.v(5144) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5144): object \"_zz_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5145) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5145): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5146) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5146): object \"_zz_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_1_string EndeavourSoc.v(5147) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5147): object \"_zz_decode_ENV_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_1_string EndeavourSoc.v(5148) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5148): object \"_zz_decode_SHIFT_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_1_string EndeavourSoc.v(5149) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5149): object \"_zz_decode_BRANCH_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_1_string EndeavourSoc.v(5150) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5150): object \"_zz_decode_ALU_BITWISE_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_1_string EndeavourSoc.v(5151) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5151): object \"_zz_decode_ALU_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_1_string EndeavourSoc.v(5152) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5152): object \"_zz_decode_SRC2_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_1_string EndeavourSoc.v(5153) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5153): object \"_zz_decode_SRC1_CTRL_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC1_CTRL_2_string EndeavourSoc.v(5154) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5154): object \"_zz_decode_SRC1_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SRC2_CTRL_2_string EndeavourSoc.v(5155) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5155): object \"_zz_decode_SRC2_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_CTRL_2_string EndeavourSoc.v(5156) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5156): object \"_zz_decode_ALU_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ALU_BITWISE_CTRL_2_string EndeavourSoc.v(5157) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5157): object \"_zz_decode_ALU_BITWISE_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961072 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_BRANCH_CTRL_2_string EndeavourSoc.v(5158) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5158): object \"_zz_decode_BRANCH_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_SHIFT_CTRL_2_string EndeavourSoc.v(5159) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5159): object \"_zz_decode_SHIFT_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_decode_ENV_CTRL_2_string EndeavourSoc.v(5160) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5160): object \"_zz_decode_ENV_CTRL_2_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MmuPlugin_shared_state_1_string EndeavourSoc.v(5161) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5161): object \"MmuPlugin_shared_state_1_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string EndeavourSoc.v(5162) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5162): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string EndeavourSoc.v(5163) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5163): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string EndeavourSoc.v(5164) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5164): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string EndeavourSoc.v(5165) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5165): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string EndeavourSoc.v(5166) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5166): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string EndeavourSoc.v(5167) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5167): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string EndeavourSoc.v(5168) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5168): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string EndeavourSoc.v(5169) " "Verilog HDL or VHDL warning at EndeavourSoc.v(5169): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 EndeavourSoc.v(5236) " "Verilog HDL assignment warning at EndeavourSoc.v(5236): truncated value with size 32 to match size of target (27)" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(6900) " "Verilog HDL Case Statement information at EndeavourSoc.v(6900): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6900 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(6914) " "Verilog HDL Case Statement information at EndeavourSoc.v(6914): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6914 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(7380) " "Verilog HDL Case Statement information at EndeavourSoc.v(7380): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 7380 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(7394) " "Verilog HDL Case Statement information at EndeavourSoc.v(7394): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 7394 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(8609) " "Verilog HDL Case Statement information at EndeavourSoc.v(8609): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 8609 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(8629) " "Verilog HDL Case Statement information at EndeavourSoc.v(8629): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 8629 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(9216) " "Verilog HDL Case Statement information at EndeavourSoc.v(9216): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9216 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(9484) " "Verilog HDL Case Statement information at EndeavourSoc.v(9484): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9484 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961073 "|EndeavourSoc|VexRiscv:vexRiscv_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_cache" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear EndeavourSoc.v(11386) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11386): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11386 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961077 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow EndeavourSoc.v(11388) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11388): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961077 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess EndeavourSoc.v(11417) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11417): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961077 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead EndeavourSoc.v(11419) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11419): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961077 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite EndeavourSoc.v(11420) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11420): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961077 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation EndeavourSoc.v(11424) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11424): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961077 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_0_sel EndeavourSoc.v(11425) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11425): object \"decodeStage_mmuRsp_ways_0_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_0_physical EndeavourSoc.v(11426) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11426): object \"decodeStage_mmuRsp_ways_0_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_1_sel EndeavourSoc.v(11427) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11427): object \"decodeStage_mmuRsp_ways_1_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_1_physical EndeavourSoc.v(11428) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11428): object \"decodeStage_mmuRsp_ways_1_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_2_sel EndeavourSoc.v(11429) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11429): object \"decodeStage_mmuRsp_ways_2_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_2_physical EndeavourSoc.v(11430) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11430): object \"decodeStage_mmuRsp_ways_2_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_3_sel EndeavourSoc.v(11431) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11431): object \"decodeStage_mmuRsp_ways_3_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_ways_3_physical EndeavourSoc.v(11432) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11432): object \"decodeStage_mmuRsp_ways_3_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961078 "|EndeavourSoc|VexRiscv:vexRiscv_1|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:vexRiscv_1\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\"" {  } { { "../spinal/EndeavourSoc.v" "dataCache_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 5586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961079 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu EndeavourSoc.v(10403) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10403): object \"haltCpu\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsReadCmd_valid EndeavourSoc.v(10404) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10404): object \"tagsReadCmd_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid EndeavourSoc.v(10412) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10412): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way EndeavourSoc.v(10413) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10413): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10413 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address EndeavourSoc.v(10414) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10414): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10414 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid EndeavourSoc.v(10415) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10415): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10415 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error EndeavourSoc.v(10416) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10416): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10416 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address EndeavourSoc.v(10417) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10417): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent EndeavourSoc.v(10470) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10470): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute EndeavourSoc.v(10478) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10478): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation EndeavourSoc.v(10481) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10481): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_0_sel EndeavourSoc.v(10482) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10482): object \"stageB_mmuRsp_ways_0_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_0_physical EndeavourSoc.v(10483) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10483): object \"stageB_mmuRsp_ways_0_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_1_sel EndeavourSoc.v(10484) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10484): object \"stageB_mmuRsp_ways_1_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10484 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_1_physical EndeavourSoc.v(10485) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10485): object \"stageB_mmuRsp_ways_1_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_2_sel EndeavourSoc.v(10486) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10486): object \"stageB_mmuRsp_ways_2_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_2_physical EndeavourSoc.v(10487) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10487): object \"stageB_mmuRsp_ways_2_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_3_sel EndeavourSoc.v(10488) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10488): object \"stageB_mmuRsp_ways_3_sel\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_ways_3_physical EndeavourSoc.v(10489) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10489): object \"stageB_mmuRsp_ways_3_physical\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid EndeavourSoc.v(10491) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10491): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address EndeavourSoc.v(10493) " "Verilog HDL or VHDL warning at EndeavourSoc.v(10493): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writesPending EndeavourSoc.v(10370) " "Output port \"io_cpu_writesPending\" at EndeavourSoc.v(10370) has no driver" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714567961084 "|EndeavourSoc|VexRiscv:vexRiscv_1|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedOnChipRam Axi4SharedOnChipRam:internalRam " "Elaborating entity \"Axi4SharedOnChipRam\" for hierarchy \"Axi4SharedOnChipRam:internalRam\"" {  } { { "../spinal/EndeavourSoc.v" "internalRam" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_addr EndeavourSoc.v(3298) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3298): object \"stage1_payload_fragment_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961087 "|EndeavourSoc|Axi4SharedOnChipRam:internalRam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_size EndeavourSoc.v(3300) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3300): object \"stage1_payload_fragment_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961087 "|EndeavourSoc|Axi4SharedOnChipRam:internalRam"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_payload_fragment_burst EndeavourSoc.v(3301) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3301): object \"stage1_payload_fragment_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961087 "|EndeavourSoc|Axi4SharedOnChipRam:internalRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram_1wrs Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram " "Elaborating entity \"Ram_1wrs\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\"" {  } { { "../spinal/EndeavourSoc.v" "ram" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRAM Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram " "Elaborating entity \"OnChipRAM\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\"" {  } { { "../verilog/internal_ram.sv" "internal_ram" { Text "/home/petya/endeavour/rtl/verilog/internal_ram.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\"" {  } { { "OnChipRAM.v" "altsyncram_component" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\"" {  } { { "OnChipRAM.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../software/bios/bios.hex " "Parameter \"init_file\" = \"../../software/bios/bios.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567961104 ""}  } { { "OnChipRAM.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/OnChipRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567961104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sk1 " "Found entity 1: altsyncram_0sk1" {  } { { "db/altsyncram_0sk1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_0sk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567961138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567961138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sk1 Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\|altsyncram_0sk1:auto_generated " "Elaborating entity \"altsyncram_0sk1\" for hierarchy \"Axi4SharedOnChipRam:internalRam\|Ram_1wrs:ram\|OnChipRAM:internal_ram\|altsyncram:altsyncram_component\|altsyncram_0sk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedToApb3Bridge Axi4SharedToApb3Bridge:apbBridge " "Elaborating entity \"Axi4SharedToApb3Bridge\" for hierarchy \"Axi4SharedToApb3Bridge:apbBridge\"" {  } { { "../spinal/EndeavourSoc.v" "apbBridge" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phase_string EndeavourSoc.v(3029) " "Verilog HDL or VHDL warning at EndeavourSoc.v(3029): object \"phase_string\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3046) " "Verilog HDL Case Statement information at EndeavourSoc.v(3046): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3046 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3066) " "Verilog HDL Case Statement information at EndeavourSoc.v(3066): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3066 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3086) " "Verilog HDL Case Statement information at EndeavourSoc.v(3086): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3086 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3101) " "Verilog HDL Case Statement information at EndeavourSoc.v(3101): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3116) " "Verilog HDL Case Statement information at EndeavourSoc.v(3116): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3135) " "Verilog HDL Case Statement information at EndeavourSoc.v(3135): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3161) " "Verilog HDL Case Statement information at EndeavourSoc.v(3161): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EndeavourSoc.v(3191) " "Verilog HDL Case Statement information at EndeavourSoc.v(3191): all case item expressions in this case statement are onehot" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 3191 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714567961143 "|EndeavourSoc|Axi4SharedToApb3Bridge:apbBridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyDecoder Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1 " "Elaborating entity \"Axi4ReadOnlyDecoder\" for hierarchy \"Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1\"" {  } { { "../spinal/EndeavourSoc.v" "axi4ReadOnlyDecoder_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingCmdCounter_willOverflow EndeavourSoc.v(2856) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2856): object \"pendingCmdCounter_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961146 "|EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readRspIndex EndeavourSoc.v(2867) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2867): object \"readRspIndex\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2867 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961146 "|EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4ReadOnlyErrorSlave Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1\|Axi4ReadOnlyErrorSlave:errorSlave " "Elaborating entity \"Axi4ReadOnlyErrorSlave\" for hierarchy \"Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1\|Axi4ReadOnlyErrorSlave:errorSlave\"" {  } { { "../spinal/EndeavourSoc.v" "errorSlave" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961147 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data EndeavourSoc.v(10260) " "Output port \"io_axi_r_payload_data\" at EndeavourSoc.v(10260) has no driver" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714567961147 "|EndeavourSoc|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_1|Axi4ReadOnlyErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedDecoder Axi4SharedDecoder:dbus_axi_decoder " "Elaborating entity \"Axi4SharedDecoder\" for hierarchy \"Axi4SharedDecoder:dbus_axi_decoder\"" {  } { { "../spinal/EndeavourSoc.v" "dbus_axi_decoder" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pendingDataCounter_willOverflow EndeavourSoc.v(2554) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2554): object \"pendingDataCounter_willOverflow\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2554 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961149 "|EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedErrorSlave Axi4SharedDecoder:dbus_axi_decoder\|Axi4SharedErrorSlave:errorSlave " "Elaborating entity \"Axi4SharedErrorSlave\" for hierarchy \"Axi4SharedDecoder:dbus_axi_decoder\|Axi4SharedErrorSlave:errorSlave\"" {  } { { "../spinal/EndeavourSoc.v" "errorSlave" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961149 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_axi_r_payload_data EndeavourSoc.v(10180) " "Output port \"io_axi_r_payload_data\" at EndeavourSoc.v(10180) has no driver" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714567961150 "|EndeavourSoc|Axi4SharedDecoder:dbus_axi_decoder|Axi4SharedErrorSlave:errorSlave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter Axi4SharedArbiter:ram_ctrl_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\"" {  } { { "../spinal/EndeavourSoc.v" "ram_ctrl_axi_arbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_addr EndeavourSoc.v(2247) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2247): object \"cmdRouteFork_thrown_payload_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961151 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_len EndeavourSoc.v(2248) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2248): object \"cmdRouteFork_thrown_payload_len\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961151 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_size EndeavourSoc.v(2249) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2249): object \"cmdRouteFork_thrown_payload_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961151 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_burst EndeavourSoc.v(2250) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2250): object \"cmdRouteFork_thrown_payload_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961151 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_write EndeavourSoc.v(2251) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2251): object \"cmdRouteFork_thrown_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961152 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready EndeavourSoc.v(2255) " "Verilog HDL or VHDL warning at EndeavourSoc.v(2255): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961152 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_2 Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamArbiter_2:cmdArbiter " "Elaborating entity \"StreamArbiter_2\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamArbiter_2:cmdArbiter\"" {  } { { "../spinal/EndeavourSoc.v" "cmdArbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifoLowLatency_2 Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo " "Elaborating entity \"StreamFifoLowLatency_2\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo\"" {  } { { "../spinal/EndeavourSoc.v" "cmdRouteFork_thrown_translated_fifo" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFifo_2 Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo\|StreamFifo_2:fifo " "Elaborating entity \"StreamFifo_2\" for hierarchy \"Axi4SharedArbiter:ram_ctrl_axi_arbiter\|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo\|StreamFifo_2:fifo\"" {  } { { "../spinal/EndeavourSoc.v" "fifo" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_ptr_wentUp EndeavourSoc.v(11656) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11656): object \"logic_ptr_wentUp\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961154 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_push_onRam_write_valid EndeavourSoc.v(11658) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11658): object \"logic_push_onRam_write_valid\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11658 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961154 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_push_onRam_write_payload_address EndeavourSoc.v(11659) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11659): object \"logic_push_onRam_write_payload_address\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961154 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_pop_addressGen_payload EndeavourSoc.v(11662) " "Verilog HDL or VHDL warning at EndeavourSoc.v(11662): object \"logic_pop_addressGen_payload\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961154 "|EndeavourSoc|Axi4SharedArbiter:ram_ctrl_axi_arbiter|StreamFifoLowLatency_2:cmdRouteFork_thrown_translated_fifo|StreamFifo_2:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_1 Axi4SharedArbiter_1:internalRam_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_1\" for hierarchy \"Axi4SharedArbiter_1:internalRam_io_axi_arbiter\"" {  } { { "../spinal/EndeavourSoc.v" "internalRam_io_axi_arbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_addr EndeavourSoc.v(1948) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1948): object \"cmdRouteFork_thrown_payload_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1948 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961156 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_len EndeavourSoc.v(1949) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1949): object \"cmdRouteFork_thrown_payload_len\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1949 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961156 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_size EndeavourSoc.v(1950) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1950): object \"cmdRouteFork_thrown_payload_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1950 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961156 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_burst EndeavourSoc.v(1951) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1951): object \"cmdRouteFork_thrown_payload_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1951 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961156 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_write EndeavourSoc.v(1952) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1952): object \"cmdRouteFork_thrown_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1952 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961156 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready EndeavourSoc.v(1956) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1956): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1956 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961156 "|EndeavourSoc|Axi4SharedArbiter_1:internalRam_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter_1 Axi4SharedArbiter_1:internalRam_io_axi_arbiter\|StreamArbiter_1:cmdArbiter " "Elaborating entity \"StreamArbiter_1\" for hierarchy \"Axi4SharedArbiter_1:internalRam_io_axi_arbiter\|StreamArbiter_1:cmdArbiter\"" {  } { { "../spinal/EndeavourSoc.v" "cmdArbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Axi4SharedArbiter_2 Axi4SharedArbiter_2:apbBridge_io_axi_arbiter " "Elaborating entity \"Axi4SharedArbiter_2\" for hierarchy \"Axi4SharedArbiter_2:apbBridge_io_axi_arbiter\"" {  } { { "../spinal/EndeavourSoc.v" "apbBridge_io_axi_arbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_addr EndeavourSoc.v(1668) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1668): object \"cmdRouteFork_thrown_payload_addr\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_id EndeavourSoc.v(1669) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1669): object \"cmdRouteFork_thrown_payload_id\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1669 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_len EndeavourSoc.v(1670) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1670): object \"cmdRouteFork_thrown_payload_len\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1670 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_size EndeavourSoc.v(1671) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1671): object \"cmdRouteFork_thrown_payload_size\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_burst EndeavourSoc.v(1672) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1672): object \"cmdRouteFork_thrown_payload_burst\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmdRouteFork_thrown_payload_write EndeavourSoc.v(1673) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1673): object \"cmdRouteFork_thrown_payload_write\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeLogic_routeDataInput_ready EndeavourSoc.v(1677) " "Verilog HDL or VHDL warning at EndeavourSoc.v(1677): object \"writeLogic_routeDataInput_ready\" assigned a value but never read" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714567961159 "|EndeavourSoc|Axi4SharedArbiter_2:apbBridge_io_axi_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamArbiter Axi4SharedArbiter_2:apbBridge_io_axi_arbiter\|StreamArbiter:cmdArbiter " "Elaborating entity \"StreamArbiter\" for hierarchy \"Axi4SharedArbiter_2:apbBridge_io_axi_arbiter\|StreamArbiter:cmdArbiter\"" {  } { { "../spinal/EndeavourSoc.v" "cmdArbiter" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Decoder Apb3Decoder:io_apb_decoder " "Elaborating entity \"Apb3Decoder\" for hierarchy \"Apb3Decoder:io_apb_decoder\"" {  } { { "../spinal/EndeavourSoc.v" "io_apb_decoder" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Apb3Router Apb3Router:apb3Router_1 " "Elaborating entity \"Apb3Router\" for hierarchy \"Apb3Router:apb3Router_1\"" {  } { { "../spinal/EndeavourSoc.v" "apb3Router_1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567961164 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964853 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred RAM node \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964854 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964855 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964855 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964855 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964855 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred dual-clock RAM node \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964856 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "AudioController:audio_ctrl\|fifo_rtl_0 " "Inferred RAM node \"AudioController:audio_ctrl\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714567964856 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartController:uart_ctrl\|fifo_tx_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartController:uart_ctrl\|fifo_tx_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UartController:uart_ctrl\|fifo_rx_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UartController:uart_ctrl\|fifo_rx_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AudioController:audio_ctrl\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AudioController:audio_ctrl\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714567967984 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714567967984 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult3\"" {  } { { "../spinal/EndeavourSoc.v" "Mult3" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567967987 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult1\"" {  } { { "../spinal/EndeavourSoc.v" "Mult1" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6320 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567967987 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult0\"" {  } { { "../spinal/EndeavourSoc.v" "Mult0" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6319 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567967987 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VexRiscv:vexRiscv_1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VexRiscv:vexRiscv_1\|Mult2\"" {  } { { "../spinal/EndeavourSoc.v" "Mult2" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6321 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567967987 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714567967987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968009 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ad1 " "Found entity 1: altsyncram_1ad1" {  } { { "db/altsyncram_1ad1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_1ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UartController:uart_ctrl\|altsyncram:fifo_tx_rtl_0 " "Elaborated megafunction instantiation \"UartController:uart_ctrl\|altsyncram:fifo_tx_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartController:uart_ctrl\|altsyncram:fifo_tx_rtl_0 " "Instantiated megafunction \"UartController:uart_ctrl\|altsyncram:fifo_tx_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968046 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dg1 " "Found entity 1: altsyncram_6dg1" {  } { { "db/altsyncram_6dg1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_6dg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968080 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_47g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_47g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_47g1 " "Found entity 1: altsyncram_47g1" {  } { { "db/altsyncram_47g1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_47g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcd1 " "Found entity 1: altsyncram_mcd1" {  } { { "db/altsyncram_mcd1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_mcd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9d1 " "Found entity 1: altsyncram_s9d1" {  } { { "db/altsyncram_s9d1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_s9d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UartController:uart_ctrl\|altsyncram:fifo_rx_rtl_0 " "Elaborated megafunction instantiation \"UartController:uart_ctrl\|altsyncram:fifo_rx_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartController:uart_ctrl\|altsyncram:fifo_rx_rtl_0 " "Instantiated megafunction \"UartController:uart_ctrl\|altsyncram:fifo_rx_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968200 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dg1 " "Found entity 1: altsyncram_8dg1" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_8dg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioController:audio_ctrl\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"AudioController:audio_ctrl\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioController:audio_ctrl\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"AudioController:audio_ctrl\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968233 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfg1 " "Found entity 1: altsyncram_sfg1" {  } { { "db/altsyncram_sfg1.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/altsyncram_sfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult3\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6322 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult3 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968272 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6322 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/mult_tns.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult1\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6320 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult1 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968302 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6320 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/mult_tgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714567968328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567968328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult0\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6319 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult0 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968331 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6319 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:vexRiscv_1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"VexRiscv:vexRiscv_1\|lpm_mult:Mult2\"" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6321 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567968334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:vexRiscv_1\|lpm_mult:Mult2 " "Instantiated megafunction \"VexRiscv:vexRiscv_1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714567968334 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 6321 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714567968334 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714567968957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1314 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1660 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 431 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1659 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2237 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10145 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2238 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 430 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10020 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1938 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 1939 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 2564 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4640 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 9008 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 10518 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11376 -1 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4330 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1714567969079 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1714567969079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714567973374 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "59 " "59 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714567977828 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[1\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[1\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[1\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[25\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[25\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[25\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[24\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[24\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[24\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[23\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[23\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[23\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[22\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[22\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[22\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[21\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[21\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[21\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[20\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[20\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[20\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[19\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[19\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[19\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[18\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[18\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[18\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[17\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[17\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[17\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[16\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[16\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[16\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[15\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[15\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[15\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[14\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[14\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[14\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[13\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[13\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[13\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[12\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[12\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[12\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[11\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[11\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[11\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[10\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[10\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[10\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[9\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[9\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[9\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[8\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[8\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[8\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[7\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[7\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[7\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[6\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[6\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[6\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[5\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[5\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[5\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[4\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[4\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[4\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[3\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[3\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[3\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[2\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[2\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[2\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[0\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[0\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[0\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:vexRiscv_1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../spinal/EndeavourSoc.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[26\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[26\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[26\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[27\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[27\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[27\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[28\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[28\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[28\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[29\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[29\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[29\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[30\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[30\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[30\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS1\[31\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS1\[31\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS1\[31\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[0\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[0\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[0\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[1\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[1\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[1\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[2\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[2\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[2\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[7\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[7\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[7\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[15\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[15\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[15\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[31\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[31\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[31\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[6\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[6\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[6\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[14\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[14\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[14\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[30\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[30\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[30\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[5\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[5\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[5\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[13\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[13\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[13\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[29\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[29\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[29\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[4\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[4\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[4\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[12\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[12\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[12\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[28\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[28\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[28\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[3\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[3\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[3\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[11\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[11\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[11\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[27\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[27\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[27\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[10\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[10\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[10\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[26\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[26\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[26\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[9\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[9\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[9\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[25\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[25\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[25\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[8\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[8\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[8\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[24\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[24\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[24\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[23\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[23\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[23\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[22\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[22\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[22\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[21\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[21\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[21\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[20\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[20\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[20\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[19\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[19\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[19\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[18\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[18\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[18\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[17\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[17\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[17\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:vexRiscv_1\|execute_RS2\[16\] " "Logic cell \"VexRiscv:vexRiscv_1\|execute_RS2\[16\]\"" {  } { { "../spinal/EndeavourSoc.v" "execute_RS2\[16\]" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 4091 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1714567977879 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1714567977879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.map.smsg " "Generated suppressed messages file /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567978080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714567978585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714567978585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9054 " "Implemented 9054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714567979116 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714567979116 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714567979116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8645 " "Implemented 8645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714567979116 ""} { "Info" "ICUT_CUT_TM_RAMS" "297 " "Implemented 297 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714567979116 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714567979116 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714567979116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714567979116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714567979157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:52:59 2024 " "Processing ended: Wed May  1 14:52:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714567979157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714567979157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714567979157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714567979157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714567980380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714567980380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:53:00 2024 " "Processing started: Wed May  1 14:53:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714567980380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714567980380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714567980380 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714567980409 ""}
{ "Info" "0" "" "Project  = endeavour" {  } {  } 0 0 "Project  = endeavour" 0 0 "Fitter" 0 0 1714567980409 ""}
{ "Info" "0" "" "Revision = EndeavourSoc" {  } {  } 0 0 "Revision = EndeavourSoc" 0 0 "Fitter" 0 0 1714567980409 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1714567980564 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EndeavourSoc 10M50SAE144C8G " "Selected device 10M50SAE144C8G for design \"EndeavourSoc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714567980602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714567980641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714567980641 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 24 25 0 0 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714567980696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 24 25 90 2604 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 90 degrees (2604 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714567980696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714567980696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1714567980696 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1714567980696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714567980909 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714567980913 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1714567981040 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50SAE144C8GES " "Device 10M50SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714567981042 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40SAE144C8G " "Device 10M40SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714567981042 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714567981042 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714567981054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 17 " "Pin ~ALTERA_TCK~ is reserved at location 17" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714567981054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 18 " "Pin ~ALTERA_TDI~ is reserved at location 18" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714567981054 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 19 " "Pin ~ALTERA_TDO~ is reserved at location 19" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714567981054 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714567981054 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714567981054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714567981054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714567981054 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1714567981054 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714567981057 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714567981810 ""}
{ "Info" "ISTA_SDC_FOUND" "EndeavourSoc.sdc " "Reading SDC File: 'EndeavourSoc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714567983421 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714567983460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714567983460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714567983460 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714567983460 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1714567983460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1714567983460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EndeavourSoc.sdc 73 clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at EndeavourSoc.sdc(73): clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714567983461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EndeavourSoc.sdc 73 Argument -clock is not an object ID " "Ignored set_input_delay at EndeavourSoc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[all_inputs\] " "set_input_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[all_inputs\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714567983461 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714567983461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at EndeavourSoc.sdc(79): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -4.0 \[all_outputs\] " "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -4.0 \[all_outputs\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714567983461 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714567983461 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at EndeavourSoc.sdc(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\] " "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714567983462 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714567983462 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1714567983535 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1714567983537 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.416 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.416 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.833 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.166 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   4.166 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    io_clk_in " "  10.000    io_clk_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 io_plla_clk0 " "  10.000 io_plla_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 io_plla_clk1 " "  10.000 io_plla_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 io_plla_clk2 " "  10.000 io_plla_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 io_pllb_clk0 " "  10.000 io_pllb_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 io_pllb_clk1 " "  10.000 io_pllb_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 io_pllb_clk2 " "  10.000 io_pllb_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714567983537 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714567983537 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984574 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984574 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984574 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_plla_clk0~input (placed in PIN 51 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node io_plla_clk0~input (placed in PIN 51 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_plla_clk1~input (placed in PIN 52 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) " "Automatically promoted node io_plla_clk1~input (placed in PIN 52 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_plla_clk2~input (placed in PIN 55 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node io_plla_clk2~input (placed in PIN 55 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_pllb_clk0~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node io_pllb_clk0~input (placed in PIN 88 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_pllb_clk1~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed)) " "Automatically promoted node io_pllb_clk1~input (placed in PIN 89 (CLK2n, DIFFIO_RX_R38n, DIFFOUT_R38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_pllb_clk2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R40p, DIFFOUT_R40p, High_Speed)) " "Automatically promoted node io_pllb_clk2~input (placed in PIN 90 (CLK3p, DIFFIO_RX_R40p, DIFFOUT_R40p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 21521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BoardController:board_ctrl\|reset  " "Automatically promoted node BoardController:board_ctrl\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:audio_ctrl\|state\[0\] " "Destination node AudioController:audio_ctrl\|state\[0\]" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:audio_ctrl\|state\[1\] " "Destination node AudioController:audio_ctrl\|state\[1\]" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AudioController:audio_ctrl\|state\[2\] " "Destination node AudioController:audio_ctrl\|state\[2\]" {  } { { "../verilog/audio_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/audio_controller.sv" 64 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 4101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartController:uart_ctrl\|uart_tx " "Destination node UartController:uart_ctrl\|uart_tx" {  } { { "../verilog/uart_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/uart_controller.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 5876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[0\] " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[0\]" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 3965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[1\] " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_ba\[1\]" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 3966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_a\[0\] " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_a\[0\]" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 3951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|ddr_a\[8\] " "Destination node ddr_sdram_ctrl:ram_ctrl\|ddr_a\[8\]" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 3959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartController:uart_ctrl\|selbuf_conf " "Destination node UartController:uart_ctrl\|selbuf_conf" {  } { { "../verilog/uart_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/uart_controller.sv" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 5862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddr_sdram_ctrl:ram_ctrl\|init_done " "Destination node ddr_sdram_ctrl:ram_ctrl\|init_done" {  } { { "../verilog/ddr_sdram_ctrl.v" "" { Text "/home/petya/endeavour/rtl/verilog/ddr_sdram_ctrl.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 3995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714567984575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1714567984575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714567984575 ""}  } { { "../verilog/board_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 6134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714567984575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714567985596 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714567985608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714567985609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714567985624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714567985646 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714567985669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714567986148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1714567986160 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 Embedded multiplier output " "Packed 132 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1714567986160 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714567986160 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] io_ddr_sdram_ck_n~output " "PLL \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"io_ddr_sdram_ck_n~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } } { "../verilog/board_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 119 0 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 518 0 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 39 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1714567986304 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] io_ddr_sdram_ck_p~output " "PLL \"BoardController:board_ctrl\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"io_ddr_sdram_ck_p~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_altpll.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/db/PLL_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/home/petya/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "/home/petya/endeavour/rtl/board_rev2/PLL.v" 103 0 0 } } { "../verilog/board_controller.sv" "" { Text "/home/petya/endeavour/rtl/verilog/board_controller.sv" 119 0 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 518 0 0 } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1714567986304 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714567987083 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714567987095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714567988684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714567990143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714567990233 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714568001014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714568001014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714568002505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X11_Y11 X21_Y21 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21" {  } { { "loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21"} { { 12 { 0 ""} 11 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714568007510 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714568007510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714568013139 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1714568013139 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714568013139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714568013142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.49 " "Total time spent on timing analysis during the Fitter is 5.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714568013523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714568013602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714568015635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714568015641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714568018031 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714568019739 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1714568020721 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_i2c_sda 3.3-V LVTTL 91 " "Pin io_pllb_i2c_sda uses I/O standard 3.3-V LVTTL at 91" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_audio_i2c_sda 3.3-V LVTTL 97 " "Pin io_audio_i2c_sda uses I/O standard 3.3-V LVTTL at 97" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_audio_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_audio_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_cmd 3.3-V LVTTL 30 " "Pin io_sdcard_cmd uses I/O standard 3.3-V LVTTL at 30" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_cmd } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_cmd" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[0\] 3.3-V LVTTL 27 " "Pin io_sdcard_data\[0\] uses I/O standard 3.3-V LVTTL at 27" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[0] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[0\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[1\] 3.3-V LVTTL 26 " "Pin io_sdcard_data\[1\] uses I/O standard 3.3-V LVTTL at 26" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[1] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[1\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[2\] 3.3-V LVTTL 33 " "Pin io_sdcard_data\[2\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[2] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[2\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sdcard_data\[3\] 3.3-V LVTTL 32 " "Pin io_sdcard_data\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_sdcard_data[3] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_sdcard_data\[3\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_clk2 3.3-V LVTTL 90 " "Pin io_pllb_clk2 uses I/O standard 3.3-V LVTTL at 90" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_clk2 } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_clk2" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_clk1 3.3-V LVTTL 89 " "Pin io_pllb_clk1 uses I/O standard 3.3-V LVTTL at 89" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_clk1 } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_clk1" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_pllb_clk0 3.3-V LVTTL 88 " "Pin io_pllb_clk0 uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_clk0 } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_clk0" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_nreset 3.3-V LVTTL 25 " "Pin io_nreset uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_nreset } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_nreset" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_keys\[1\] 2.5 V Schmitt Trigger 126 " "Pin io_keys\[1\] uses I/O standard 2.5 V Schmitt Trigger at 126" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_keys[1] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_keys\[1\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_keys\[0\] 2.5 V Schmitt Trigger 130 " "Pin io_keys\[0\] uses I/O standard 2.5 V Schmitt Trigger at 130" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_keys[0] } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_keys\[0\]" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_uart_rx 3.3 V Schmitt Trigger 23 " "Pin io_uart_rx uses I/O standard 3.3 V Schmitt Trigger at 23" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_uart_rx } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_uart_rx" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1714568020749 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1714568020749 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_plla_i2c_sda a permanently disabled " "Pin io_plla_i2c_sda has a permanently disabled output enable" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_plla_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_plla_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714568020750 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "io_pllb_i2c_sda a permanently disabled " "Pin io_pllb_i2c_sda has a permanently disabled output enable" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/petya/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { io_pllb_i2c_sda } } } { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io_pllb_i2c_sda" } } } } { "../spinal/EndeavourSoc.v" "" { Text "/home/petya/endeavour/rtl/spinal/EndeavourSoc.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/petya/endeavour/rtl/board_rev2/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714568020750 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1714568020750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.fit.smsg " "Generated suppressed messages file /home/petya/endeavour/rtl/board_rev2/output_files/EndeavourSoc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714568021230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1406 " "Peak virtual memory: 1406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568022468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:53:42 2024 " "Processing ended: Wed May  1 14:53:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568022468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568022468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568022468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714568022468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714568023697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714568023697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:53:43 2024 " "Processing started: Wed May  1 14:53:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714568023697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714568023697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714568023698 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714568025486 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714568025534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568026266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:53:46 2024 " "Processing ended: Wed May  1 14:53:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568026266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568026266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568026266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714568026266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714568027438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714568027439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:53:47 2024 " "Processing started: Wed May  1 14:53:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714568027439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1714568027439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_pow --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1714568027439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1714568027729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1714568027729 ""}
{ "Info" "ISTA_SDC_FOUND" "EndeavourSoc.sdc " "Reading SDC File: 'EndeavourSoc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1714568028647 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568028681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568028681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568028681 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568028681 ""}  } {  } 0 332110 "%1!s!" 0 0 "Power Analyzer" 0 -1 1714568028681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1714568028681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EndeavourSoc.sdc 73 clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at EndeavourSoc.sdc(73): clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1714568028681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EndeavourSoc.sdc 73 Argument -clock is not an object ID " "Ignored set_input_delay at EndeavourSoc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[all_inputs\] " "set_input_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[all_inputs\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568028682 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568028682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at EndeavourSoc.sdc(79): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -4.0 \[all_outputs\] " "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -4.0 \[all_outputs\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568028682 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568028682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at EndeavourSoc.sdc(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\] " "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568028683 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1714568028683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1714568028751 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1714568028837 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1714568028857 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1714568029034 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1714568029284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1714568029404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1714568031846 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "11.050 millions of transitions / sec " "Average toggle rate for this design is 11.050 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1714568033807 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "774.02 mW " "Total thermal power estimate for the design is 774.02 mW" {  } { { "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/petya/intelFPGA_lite/21.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1714568033886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568034085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:53:54 2024 " "Processing ended: Wed May  1 14:53:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568034085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568034085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568034085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1714568034085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1714568035267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714568035267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:53:55 2024 " "Processing started: Wed May  1 14:53:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714568035267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714568035267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta endeavour -c EndeavourSoc " "Command: quartus_sta endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714568035268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714568035298 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1714568035543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568035582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568035582 ""}
{ "Info" "ISTA_SDC_FOUND" "EndeavourSoc.sdc " "Reading SDC File: 'EndeavourSoc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714568036180 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568036212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 24 -phase 90.00 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568036212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568036212 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714568036212 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568036212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714568036212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "EndeavourSoc.sdc 73 clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at EndeavourSoc.sdc(73): clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568036213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EndeavourSoc.sdc 73 Argument -clock is not an object ID " "Ignored set_input_delay at EndeavourSoc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[all_inputs\] " "set_input_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[all_inputs\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568036213 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568036213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at EndeavourSoc.sdc(79): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -4.0 \[all_outputs\] " "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -4.0 \[all_outputs\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568036213 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568036213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay EndeavourSoc.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at EndeavourSoc.sdc(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\] " "set_output_delay -clock \{clocks\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} 0 \[get_ports \{io_ddr_*\}\]" {  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714568036213 ""}  } { { "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" "" { Text "/home/petya/endeavour/rtl/board_rev2/EndeavourSoc.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714568036213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568036254 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714568036256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714568036264 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1714568036323 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714568036351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.068 " "Worst-case setup slack is -0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.068 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.068              -0.068 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.863               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.010               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.010               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.428               0.000 io_pllb_clk1  " "    7.428               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.625               0.000 io_plla_clk1  " "    7.625               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.627               0.000 io_pllb_clk2  " "    7.627               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.629               0.000 io_pllb_clk0  " "    7.629               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.630               0.000 io_plla_clk0  " "    7.630               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.631               0.000 io_plla_clk2  " "    7.631               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568036352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.292               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 io_plla_clk0  " "    0.372               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 io_pllb_clk0  " "    0.372               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 io_pllb_clk1  " "    0.372               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 io_plla_clk1  " "    0.373               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 io_pllb_clk2  " "    0.373               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 io_plla_clk2  " "    0.374               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.404               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.407               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568036381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.231 " "Worst-case recovery slack is 5.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.231               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.231               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568036388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.934 " "Worst-case removal slack is 3.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.934               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.934               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568036394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 io_pllb_clk0  " "    4.740               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 io_pllb_clk2  " "    4.744               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 io_pllb_clk1  " "    4.749               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.754               0.000 io_plla_clk0  " "    4.754               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.755               0.000 io_plla_clk1  " "    4.755               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.755               0.000 io_plla_clk2  " "    4.755               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.804               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.804               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.907               0.000 io_clk_in  " "    4.907               0.000 io_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.130               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.130               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568036400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568036400 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568036429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568036429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568036429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568036429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.205 ns " "Worst Case Available Settling Time: 16.205 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568036429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568036429 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568036429 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714568036432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714568036465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714568038924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568039285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.222 " "Worst-case setup slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.222               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.963               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.681               0.000 io_pllb_clk1  " "    7.681               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.771               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.771               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.848               0.000 io_plla_clk1  " "    7.848               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.854               0.000 io_plla_clk2  " "    7.854               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.854               0.000 io_pllb_clk2  " "    7.854               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.855               0.000 io_plla_clk0  " "    7.855               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.855               0.000 io_pllb_clk0  " "    7.855               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.232               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.329               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.332               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 io_pllb_clk0  " "    0.332               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 io_plla_clk0  " "    0.333               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 io_plla_clk1  " "    0.333               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 io_pllb_clk1  " "    0.333               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 io_pllb_clk2  " "    0.334               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 io_plla_clk2  " "    0.335               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.570 " "Worst-case recovery slack is 5.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.570               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.570               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.461 " "Worst-case removal slack is 3.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.461               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.461               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.679 " "Worst-case minimum pulse width slack is 1.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.679               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.751               0.000 io_pllb_clk0  " "    4.751               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.758               0.000 io_pllb_clk2  " "    4.758               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.759               0.000 io_pllb_clk1  " "    4.759               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.772               0.000 io_plla_clk2  " "    4.772               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 io_plla_clk0  " "    4.773               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 io_plla_clk1  " "    4.773               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.813               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.930               0.000 io_clk_in  " "    4.930               0.000 io_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.127               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.127               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.390 ns " "Worst Case Available Settling Time: 16.390 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039437 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039437 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568039437 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714568039439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568039748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.877 " "Worst-case setup slack is 2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.877               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.444               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.444               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.998               0.000 io_pllb_clk1  " "    8.998               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.087               0.000 io_plla_clk1  " "    9.087               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.089               0.000 io_pllb_clk2  " "    9.089               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.092               0.000 io_plla_clk2  " "    9.092               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.093               0.000 io_plla_clk0  " "    9.093               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.093               0.000 io_pllb_clk0  " "    9.093               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.668               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.668               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.135               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_plla_clk0  " "    0.152               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_plla_clk1  " "    0.152               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_pllb_clk0  " "    0.152               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 io_pllb_clk1  " "    0.152               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 io_plla_clk2  " "    0.153               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 io_pllb_clk2  " "    0.153               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.208               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.209               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.009 " "Worst-case recovery slack is 8.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.009               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.009               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.879 " "Worst-case removal slack is 1.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.879               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.879               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.818 " "Worst-case minimum pulse width slack is 1.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.818               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.818               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.336               0.000 io_pllb_clk0  " "    4.336               0.000 io_pllb_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.336               0.000 io_pllb_clk2  " "    4.336               0.000 io_pllb_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.339               0.000 io_pllb_clk1  " "    4.339               0.000 io_pllb_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.469               0.000 io_plla_clk0  " "    4.469               0.000 io_plla_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.469               0.000 io_plla_clk1  " "    4.469               0.000 io_plla_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.472               0.000 io_plla_clk2  " "    4.472               0.000 io_plla_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.666               0.000 io_clk_in  " "    4.666               0.000 io_clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.923               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.923               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.217               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.217               0.000 board_ctrl\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714568039817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714568039817 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.813 ns " "Worst Case Available Settling Time: 18.813 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039845 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714568039845 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714568039845 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714568040601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714568040603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568040662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:54:00 2024 " "Processing ended: Wed May  1 14:54:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568040662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568040662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568040662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714568040662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714568041927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714568041927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  1 14:54:01 2024 " "Processing started: Wed May  1 14:54:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714568041927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714568041927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off endeavour -c EndeavourSoc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714568041928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EndeavourSoc.vo /home/petya/endeavour/rtl/board_rev2/simulation/modelsim/ simulation " "Generated file EndeavourSoc.vo in folder \"/home/petya/endeavour/rtl/board_rev2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714568043249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714568043321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  1 14:54:03 2024 " "Processing ended: Wed May  1 14:54:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714568043321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714568043321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714568043321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714568043321 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 328 s " "Quartus Prime Full Compilation was successful. 0 errors, 328 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714568043994 ""}
