
---------- Begin Simulation Statistics ----------
final_tick                               815130049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223398                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843908                       # Number of bytes of host memory used
host_op_rate                                   281022                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   447.63                       # Real time elapsed on the host
host_tick_rate                             1820985644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     125793993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.815130                       # Number of seconds simulated
sim_ticks                                815130049500                       # Number of ticks simulated
system.cpu.Branches                           5058678                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     125793993                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    47374263                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        154484                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    17694732                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        442815                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   146030520                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1630260099                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1630260099                       # Number of busy cycles
system.cpu.num_cc_register_reads             26575754                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968347                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3953386                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_func_calls                       69318                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             124882992                       # Number of integer alu accesses
system.cpu.num_int_insts                    124882992                       # number of integer instructions
system.cpu.num_int_register_reads           314740254                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332038                       # number of times the integer registers were written
system.cpu.num_load_insts                    47374238                       # Number of load instructions
system.cpu.num_mem_refs                      65068958                       # number of memory refs
system.cpu.num_store_insts                   17694720                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8069700      6.07%      6.07% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683295     44.89%     50.96% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     51.06% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                      142      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                     241      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::MemRead                 47374156     35.63%     86.69% # Class of executed instruction
system.cpu.op_class::MemWrite                17694556     13.31%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  82      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  132953499                       # Class of executed instruction
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7939211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15946095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8170937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        82578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16351574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          82578                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3901677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4105677                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3833534                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4105207                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4105207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3901677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23952979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23952979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23952979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    193800976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    193800976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193800976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8006884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8006884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8006884                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20051776500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18215600750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4036654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8434274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7719891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4143983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4143983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4035140                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     24529177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              24532211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    200123520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200147840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7983234                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65690832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16163871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16081293     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  82578      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16163871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10340088500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8179123000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1514000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.data               173753                       # number of demand (read+write) hits
system.l2.demand_hits::total                   173753                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data              173753                       # number of overall hits
system.l2.overall_hits::total                  173753                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            8005370                       # number of demand (read+write) misses
system.l2.demand_misses::total                8006884                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1514                       # number of overall misses
system.l2.overall_misses::.cpu.data           8005370                       # number of overall misses
system.l2.overall_misses::total               8006884                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    112274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 594985172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     595097446000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    112274000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 594985172000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    595097446000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          8179123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8180637                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         8179123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8180637                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.978757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978760                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.978757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978760                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74157.199472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74323.257014                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74323.225614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74157.199472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74323.257014                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74323.225614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4105677                       # number of writebacks
system.l2.writebacks::total                   4105677                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       8005370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8006884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      8005370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8006884                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     97134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 514931472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 515028606000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     97134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 514931472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 515028606000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.978757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.978757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978760                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64157.199472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64323.257014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64323.225614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64157.199472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64323.257014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64323.225614                       # average overall mshr miss latency
system.l2.replacements                        7983234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4328597                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4328597                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4328597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4328597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        38555                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         38555                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             38776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38776                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         4105207                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4105207                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 309428766500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  309428766500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       4143983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4143983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.990643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75374.704978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75374.704978                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      4105207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4105207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 268376696500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 268376696500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65374.704978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65374.704978                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    112274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74157.199472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74157.199472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     97134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97134000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64157.199472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64157.199472                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        134977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            134977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      3900163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3900163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 285556405500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 285556405500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      4035140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4035140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.966550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.966550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73216.531078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73216.531078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      3900163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3900163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 246554775500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 246554775500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.966550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.966550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63216.531078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63216.531078                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63634.857447                       # Cycle average of tags in use
system.l2.tags.total_refs                    16313019                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8048770                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.026772                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     539.266179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        30.235124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63065.356143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.962301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        37673                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24400344                       # Number of tag accesses
system.l2.tags.data_accesses                 24400344                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      128085920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          128110144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65690832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65690832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         8005370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8006884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4105677                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4105677                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             29718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         157135564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157165282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        29718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            29718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80589388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80589388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80589388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            29718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        157135564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237754670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1296663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   8005256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006935880500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80078                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80078                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20248144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1218847                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8006884                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4105677                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8006884                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4105677                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2809014                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            500913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            499875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            499975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            501463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            501852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            501549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            500900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            501202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           500288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           499914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           499277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           499019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           500194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           499449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             81353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             81234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             80741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             80686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            80898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38422167750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40033850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            188549105250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4798.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23548.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7264419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1093876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               8006884                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4              4105677                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7941177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  78938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       945104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    630.002065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   389.840676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   423.804695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       240882     25.49%     25.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        61328      6.49%     31.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32716      3.46%     35.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20798      2.20%     37.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72654      7.69%     45.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12801      1.35%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23509      2.49%     49.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47974      5.08%     54.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       432442     45.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       945104                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        80078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.986963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    145.297951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        80013     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           32      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           27      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80078                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.181897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.596555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            72389     90.40%     90.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              321      0.40%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7037      8.79%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              330      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80078                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              512433280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                82984768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               128110144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65690832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       628.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  815129855500                       # Total gap between requests
system.mem_ctrls.avgGap                      67296.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    128084096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20746192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29717.957293880871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 157133326.244771212339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25451389.030162356794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      8005370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4105677                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35381250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 188513724000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19856611505500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23369.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23548.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4836379.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3393363540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1803600315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28559557320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3389847120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     64345432320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264279446640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      90458826240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       456230073495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.702190                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 231158983500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27218880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 556752186000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3354736140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1783069365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28608780480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3378598020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     64345432320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     266031496680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88983415680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       456485528685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.015582                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 227300703000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27218880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 560610466500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    146029006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146029006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146029006                       # number of overall hits
system.cpu.icache.overall_hits::total       146029006                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1514                       # number of overall misses
system.cpu.icache.overall_misses::total          1514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116059000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116059000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116059000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116059000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146030520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146030520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146030520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146030520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76657.199472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76657.199472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76657.199472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76657.199472                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114545000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114545000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75657.199472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75657.199472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75657.199472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75657.199472                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146029006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146029006                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76657.199472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76657.199472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75657.199472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75657.199472                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1127.740072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146030520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          96453.447820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1127.740072                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.137664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.137664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1508                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.184082                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         292062554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        292062554                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     56839774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56839774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56839774                       # number of overall hits
system.cpu.dcache.overall_hits::total        56839774                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8113587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8113587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8179123                       # number of overall misses
system.cpu.dcache.overall_misses::total       8179123                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 612079778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 612079778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 612079778500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 612079778500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64953361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     65018897                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018897                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.125796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75438.863045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75438.863045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74834.401989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74834.401989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4328597                       # number of writebacks
system.cpu.dcache.writebacks::total           4328597                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      8113587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8113587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8179123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8179123                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 603966191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 603966191500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 609078263500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 609078263500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.125796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.125796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74438.863045                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74438.863045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74467.429271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74467.429271                       # average overall mshr miss latency
system.cpu.dcache.replacements                8170931                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43339123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43339123                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3969604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3969604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 291883906500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 291883906500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47308727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.083908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.083908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73529.729036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73529.729036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      3969604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3969604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 287914302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 287914302500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.083908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.083908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72529.729036                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72529.729036                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13500651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13500651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4143983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4143983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 320195872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 320195872000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17644634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.234858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.234858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77267.660606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77267.660606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      4143983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4143983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 316051889000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 316051889000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.234858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.234858                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76267.660606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76267.660606                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   5112072000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5112072000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78004.028320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78004.028320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          7984.241626                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65018897                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8179123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.949373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            260500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  7984.241626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         138216917                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        138216917                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 815130049500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 815130049500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
