Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Sep  2 11:50:04 2024
| Host         : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_design_analysis -file ./report/gesture_model_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                 Path #1                                                                |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                 |
| Path Delay                | 3.729                                                                                                                                  |
| Logic Delay               | 3.405(92%)                                                                                                                             |
| Net Delay                 | 0.324(8%)                                                                                                                              |
| Clock Skew                | -0.039                                                                                                                                 |
| Slack                     | 6.222                                                                                                                                  |
| Clock Uncertainty         | 0.035                                                                                                                                  |
| Clock Relationship        | Safely Timed                                                                                                                           |
| Clock Delay Group         | Same Clock                                                                                                                             |
| Logic Levels              | 13                                                                                                                                     |
| Routes                    | NA                                                                                                                                     |
| Logical Path              | DSP_ALU/CLK-(1)-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                 |
| End Point Clock           | ap_clk                                                                                                                                 |
| DSP Block                 | Seq                                                                                                                                    |
| RAM Registers             | None-None                                                                                                                              |
| IO Crossings              | 0                                                                                                                                      |
| SLR Crossings             | 0                                                                                                                                      |
| PBlocks                   | 0                                                                                                                                      |
| High Fanout               | 1                                                                                                                                      |
| Dont Touch                | 0                                                                                                                                      |
| Mark Debug                | 0                                                                                                                                      |
| Start Point Pin Primitive | DSP_ALU/CLK                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                                                                                                                                 |
| Start Point Pin           | DSP_ALU_INST/CLK                                                                                                                       |
| End Point Pin             | opt_has_pipe.first_q_reg[56]/D                                                                                                         |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+----+-----+-----+----+-----+----+----+----+----+----+
| End Point Clock | Requirement |  5 | 6 |  7 |  8 |  9  |  10 | 11 |  12 | 13 | 14 | 15 | 16 | 19 |
+-----------------+-------------+----+---+----+----+-----+-----+----+-----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 24 | 1 | 36 | 62 | 173 | 153 | 97 | 302 | 96 |  7 |  1 | 46 |  2 |
+-----------------+-------------+----+---+----+----+-----+-----+----+-----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


