<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[31]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[30]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[29]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[28]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[27]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[26]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[25]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[24]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[23]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[22]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[21]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[20]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[19]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[18]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[17]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[16]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[15]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[14]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[13]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[12]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[11]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[10]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[9]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[8]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[7]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[6]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[5]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[4]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[3]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[2]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[1]"/>
        <net name="design_ps_i/xadc_wiz_0/s_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch3/hf_sig[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_sig_ch1/hf_sig[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_out[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_out[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_out[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_state[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_state[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_state[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/inst/sw_ch_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[15]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[14]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[13]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[12]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[11]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[10]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[9]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[8]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[7]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[6]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[5]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[4]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[3]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[2]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[1]"/>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch1_S_AXIS_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch1_send_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch1_send_busy_t"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch2_S_AXIS_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch2_send_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch2_send_busy_t"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_start"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch3_S_AXIS_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch3_send_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/ch3_send_busy_t"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0_hf_ch_send_flag"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0_S_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_ch1_send_flag"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_ch2_send_flag"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/inst/hf_ch3_send_flag"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1_0"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/Timer_10us_m_0_timer_10us_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/adjusted_value[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/pretrig[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_h_ch3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_ILA" value="u_ila_2_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[15]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[14]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[13]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[12]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[11]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[10]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[9]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[8]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[7]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[6]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[5]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[4]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[3]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[2]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[1]"/>
        <net name="design_ps_i/DataGen_3ch_0/trig_level_l_ch3[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
