/// Auto-generated register definitions for OTG_FS_DEVICE
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::otg_fs_device {

// ============================================================================
// OTG_FS_DEVICE - USB on the go full speed
// Base Address: 0x50000800
// ============================================================================

/// OTG_FS_DEVICE Register Structure
struct OTG_FS_DEVICE_Registers {

    /// OTG_FS device configuration register
          (OTG_FS_DCFG)
    /// Offset: 0x0000
    /// Reset value: 0x02200000
    /// Access: read-write
    volatile uint32_t FS_DCFG;

    /// OTG_FS device control register
          (OTG_FS_DCTL)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t FS_DCTL;

    /// OTG_FS device status register
          (OTG_FS_DSTS)
    /// Offset: 0x0008
    /// Reset value: 0x00000010
    /// Access: read-only
    volatile uint32_t FS_DSTS;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// OTG_FS device IN endpoint common interrupt
          mask register (OTG_FS_DIEPMSK)
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_DIEPMSK;

    /// OTG_FS device OUT endpoint common interrupt
          mask register (OTG_FS_DOEPMSK)
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_DOEPMSK;

    /// OTG_FS device all endpoints interrupt
          register (OTG_FS_DAINT)
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t FS_DAINT;

    /// OTG_FS all endpoints interrupt mask register
          (OTG_FS_DAINTMSK)
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FS_DAINTMSK;
    uint8_t RESERVED_0020[8]; ///< Reserved

    /// OTG_FS device VBUS discharge time
          register
    /// Offset: 0x0028
    /// Reset value: 0x000017D7
    /// Access: read-write
    volatile uint32_t DVBUSDIS;

    /// OTG_FS device VBUS pulsing time
          register
    /// Offset: 0x002C
    /// Reset value: 0x000005B8
    /// Access: read-write
    volatile uint32_t DVBUSPULSE;
    uint8_t RESERVED_0030[4]; ///< Reserved

    /// OTG_FS device IN endpoint FIFO empty
          interrupt mask register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIEPEMPMSK;
    uint8_t RESERVED_0038[200]; ///< Reserved

    /// OTG_FS device control IN endpoint 0 control
          register (OTG_FS_DIEPCTL0)
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    volatile uint32_t FS_DIEPCTL0;
    uint8_t RESERVED_0104[4]; ///< Reserved

    /// device endpoint-x interrupt
          register
    /// Offset: 0x0108
    /// Reset value: 0x00000080
    volatile uint32_t DIEPINT0;
    uint8_t RESERVED_010C[4]; ///< Reserved

    /// device endpoint-0 transfer size
          register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIEPTSIZ0;
    uint8_t RESERVED_0114[4]; ///< Reserved

    /// OTG_FS device IN endpoint transmit FIFO
          status register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DTXFSTS0;
    uint8_t RESERVED_011C[4]; ///< Reserved

    /// OTG device endpoint-1 control
          register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    volatile uint32_t DIEPCTL1;
    uint8_t RESERVED_0124[4]; ///< Reserved

    /// device endpoint-1 interrupt
          register
    /// Offset: 0x0128
    /// Reset value: 0x00000080
    volatile uint32_t DIEPINT1;
    uint8_t RESERVED_012C[4]; ///< Reserved

    /// device endpoint-1 transfer size
          register
    /// Offset: 0x0130
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIEPTSIZ1;
    uint8_t RESERVED_0134[4]; ///< Reserved

    /// OTG_FS device IN endpoint transmit FIFO
          status register
    /// Offset: 0x0138
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DTXFSTS1;
    uint8_t RESERVED_013C[4]; ///< Reserved

    /// OTG device endpoint-2 control
          register
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    volatile uint32_t DIEPCTL2;
    uint8_t RESERVED_0144[4]; ///< Reserved

    /// device endpoint-2 interrupt
          register
    /// Offset: 0x0148
    /// Reset value: 0x00000080
    volatile uint32_t DIEPINT2;
    uint8_t RESERVED_014C[4]; ///< Reserved

    /// device endpoint-2 transfer size
          register
    /// Offset: 0x0150
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIEPTSIZ2;
    uint8_t RESERVED_0154[4]; ///< Reserved

    /// OTG_FS device IN endpoint transmit FIFO
          status register
    /// Offset: 0x0158
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DTXFSTS2;
    uint8_t RESERVED_015C[4]; ///< Reserved

    /// OTG device endpoint-3 control
          register
    /// Offset: 0x0160
    /// Reset value: 0x00000000
    volatile uint32_t DIEPCTL3;
    uint8_t RESERVED_0164[4]; ///< Reserved

    /// device endpoint-3 interrupt
          register
    /// Offset: 0x0168
    /// Reset value: 0x00000080
    volatile uint32_t DIEPINT3;
    uint8_t RESERVED_016C[4]; ///< Reserved

    /// device endpoint-3 transfer size
          register
    /// Offset: 0x0170
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DIEPTSIZ3;
    uint8_t RESERVED_0174[4]; ///< Reserved

    /// OTG_FS device IN endpoint transmit FIFO
          status register
    /// Offset: 0x0178
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DTXFSTS3;
    uint8_t RESERVED_017C[388]; ///< Reserved

    /// device endpoint-0 control
          register
    /// Offset: 0x0300
    /// Reset value: 0x00008000
    volatile uint32_t DOEPCTL0;
    uint8_t RESERVED_0304[4]; ///< Reserved

    /// device endpoint-0 interrupt
          register
    /// Offset: 0x0308
    /// Reset value: 0x00000080
    /// Access: read-write
    volatile uint32_t DOEPINT0;
    uint8_t RESERVED_030C[4]; ///< Reserved

    /// device OUT endpoint-0 transfer size
          register
    /// Offset: 0x0310
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DOEPTSIZ0;
    uint8_t RESERVED_0314[12]; ///< Reserved

    /// device endpoint-1 control
          register
    /// Offset: 0x0320
    /// Reset value: 0x00000000
    volatile uint32_t DOEPCTL1;
    uint8_t RESERVED_0324[4]; ///< Reserved

    /// device endpoint-1 interrupt
          register
    /// Offset: 0x0328
    /// Reset value: 0x00000080
    /// Access: read-write
    volatile uint32_t DOEPINT1;
    uint8_t RESERVED_032C[4]; ///< Reserved

    /// device OUT endpoint-1 transfer size
          register
    /// Offset: 0x0330
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DOEPTSIZ1;
    uint8_t RESERVED_0334[12]; ///< Reserved

    /// device endpoint-2 control
          register
    /// Offset: 0x0340
    /// Reset value: 0x00000000
    volatile uint32_t DOEPCTL2;
    uint8_t RESERVED_0344[4]; ///< Reserved

    /// device endpoint-2 interrupt
          register
    /// Offset: 0x0348
    /// Reset value: 0x00000080
    /// Access: read-write
    volatile uint32_t DOEPINT2;
    uint8_t RESERVED_034C[4]; ///< Reserved

    /// device OUT endpoint-2 transfer size
          register
    /// Offset: 0x0350
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DOEPTSIZ2;
    uint8_t RESERVED_0354[12]; ///< Reserved

    /// device endpoint-3 control
          register
    /// Offset: 0x0360
    /// Reset value: 0x00000000
    volatile uint32_t DOEPCTL3;
    uint8_t RESERVED_0364[4]; ///< Reserved

    /// device endpoint-3 interrupt
          register
    /// Offset: 0x0368
    /// Reset value: 0x00000080
    /// Access: read-write
    volatile uint32_t DOEPINT3;
    uint8_t RESERVED_036C[4]; ///< Reserved

    /// device OUT endpoint-3 transfer size
          register
    /// Offset: 0x0370
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DOEPTSIZ3;
};

static_assert(sizeof(OTG_FS_DEVICE_Registers) >= 884, "OTG_FS_DEVICE_Registers size mismatch");

/// OTG_FS_DEVICE peripheral instance
constexpr OTG_FS_DEVICE_Registers* OTG_FS_DEVICE = 
    reinterpret_cast<OTG_FS_DEVICE_Registers*>(0x50000800);

}  // namespace alloy::hal::st::stm32f4::stm32f407::otg_fs_device
