Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  4 04:40:49 2024
| Host         : 9900k running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Car_Game_control_sets_placed.rpt
| Design       : Car_Game
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |              63 |           16 |
| Yes          | No                    | No                     |              64 |           21 |
| Yes          | No                    | Yes                    |              44 |           11 |
| Yes          | Yes                   | No                     |             211 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+----------------------------------------------+------------------+----------------+
|  clka_BUFG     | R_sig_out1                        | Hsync_out                                    |                1 |              1 |
|  clka_BUFG     | Vsync_out7_out                    | Vsync_out                                    |                1 |              1 |
|  clk_IBUF_BUFG |                                   |                                              |                2 |              2 |
|  clka_BUFG     | address_obstacle                  | address_car                                  |                3 |             11 |
|  clka_BUFG     | address_car[10]_i_1_n_0           | address_car                                  |                3 |             11 |
|  clka_BUFG     | R_sig_out                         | R_sig_out[3]_i_1_n_0                         |                5 |             12 |
|  clka_BUFG     |                                   |                                              |                7 |             15 |
|  clk_IBUF_BUFG | sel                               | refresh_counter0                             |                4 |             16 |
|  clka_BUFG     | address_road[0]_i_2_n_0           | address_road[0]_i_1_n_0                      |                5 |             17 |
|  clk_IBUF_BUFG |                                   | refresh_counter0                             |                5 |             20 |
|  clk_IBUF_BUFG | one_second_counter[0]_i_1_n_0     | refresh_counter0                             |                7 |             28 |
|  clka_BUFG     | delay_counter[31]_i_2_n_0         | delay_counter[31]_i_1_n_0                    |                8 |             31 |
|  clk_IBUF_BUFG |                                   | clk25                                        |                8 |             31 |
|  clka_BUFG     |                                   | p_4_in                                       |                8 |             32 |
|  clka_BUFG     | Car_left[31]_i_1_n_0              |                                              |               13 |             32 |
|  clka_BUFG     | p_4_in                            | address_car                                  |                8 |             32 |
|  clka_BUFG     | address_car                       |                                              |                8 |             32 |
|  clka_BUFG     | change_obstacle_vertical_position | change_obstacle_vertical_position[0]_i_1_n_0 |                8 |             32 |
|  clka_BUFG     | address_car                       | Car_top                                      |               30 |             63 |
+----------------+-----------------------------------+----------------------------------------------+------------------+----------------+


