#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000188d3d63140 .scope module, "hazard_test_with_memory" "hazard_test_with_memory" 2 4;
 .timescale -9 -10;
L_00000188d3d440c0 .functor BUFZ 32, L_00000188d3e36020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d44f30 .functor BUFZ 32, L_00000188d3e35300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000188d3dd47c0_0 .net *"_ivl_0", 31 0, L_00000188d3e36020;  1 drivers
v00000188d3dd3f00_0 .net *"_ivl_3", 29 0, L_00000188d3e35d00;  1 drivers
v00000188d3dd3820_0 .net *"_ivl_6", 31 0, L_00000188d3e35300;  1 drivers
v00000188d3dd3960_0 .net *"_ivl_9", 29 0, L_00000188d3e35940;  1 drivers
v00000188d3dd3a00_0 .net "alu_result_ma", 31 0, v00000188d3dc5f30_0;  1 drivers
v00000188d3dd3b40_0 .var "clk", 0 0;
v00000188d3dd3e60 .array "dmem", 255 0, 31 0;
v00000188d3dd3fa0_0 .net "dmem_data_in", 31 0, v00000188d3dc5df0_0;  1 drivers
v00000188d3dd1a20_0 .net "dmem_data_out", 31 0, L_00000188d3d44f30;  1 drivers
v00000188d3dd31e0_0 .net "flush_id_ex", 0 0, L_00000188d3d447c0;  1 drivers
v00000188d3dd2a60_0 .net "flush_if_id", 0 0, L_00000188d3d444b0;  1 drivers
v00000188d3dd2600_0 .net "forward_rs1", 1 0, L_00000188d3d43f70;  1 drivers
v00000188d3dd1b60_0 .net "forward_rs2", 1 0, L_00000188d3d45630;  1 drivers
v00000188d3dd0bc0_0 .var/i "i", 31 0;
v00000188d3dd1840_0 .net "id_ex_enable", 0 0, L_00000188d3d43c60;  1 drivers
v00000188d3dd1ac0_0 .net "if_id_enable", 0 0, L_00000188d3d456a0;  1 drivers
v00000188d3dd0c60 .array "imem", 63 0, 31 0;
v00000188d3dd1200_0 .net "instr_if", 31 0, L_00000188d3d440c0;  1 drivers
v00000188d3dd2e20_0 .net "mem_read_ma", 1 0, v00000188d3dc5fd0_0;  1 drivers
v00000188d3dd2ce0_0 .net "mem_write_ma", 1 0, v00000188d3dc6750_0;  1 drivers
v00000188d3dd1480_0 .net "pc_enable", 0 0, L_00000188d3d44050;  1 drivers
v00000188d3dd1020_0 .net "pc_out", 31 0, v00000188d3dca2f0_0;  1 drivers
v00000188d3dd0d00_0 .var "reset", 0 0;
v00000188d3dd3000_0 .net "rs1_id", 4 0, L_00000188d3d43b80;  1 drivers
v00000188d3dd30a0_0 .net "rs2_id", 4 0, L_00000188d3d443d0;  1 drivers
v00000188d3dd0da0_0 .net "rs_data_forwarded_id", 31 0, L_00000188d3d44d00;  1 drivers
v00000188d3dd1e80_0 .net "rt_data_forwarded_id", 31 0, L_00000188d3d44de0;  1 drivers
v00000188d3dd18e0_0 .net "stall_pipeline", 0 0, L_00000188d3d44670;  1 drivers
E_00000188d3d4cb30 .event posedge, v00000188d3dc7a10_0;
L_00000188d3e36020 .array/port v00000188d3dd0c60, L_00000188d3e35d00;
L_00000188d3e35d00 .part v00000188d3dca2f0_0, 2, 30;
L_00000188d3e35300 .array/port v00000188d3dd3e60, L_00000188d3e35940;
L_00000188d3e35940 .part v00000188d3dc5f30_0, 2, 30;
S_00000188d3c34520 .scope module, "cpu_inst" "cpu" 2 31, 3 22 0, S_00000188d3d63140;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_if";
    .port_info 3 /INPUT 32 "dmem_data_out";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "dmem_data_in";
    .port_info 6 /OUTPUT 32 "alu_result_ma";
    .port_info 7 /OUTPUT 2 "mem_write_ma";
    .port_info 8 /OUTPUT 2 "mem_read_ma";
    .port_info 9 /OUTPUT 5 "rs1_id";
    .port_info 10 /OUTPUT 5 "rs2_id";
    .port_info 11 /OUTPUT 32 "rs_data_forwarded_id";
    .port_info 12 /OUTPUT 32 "rt_data_forwarded_id";
    .port_info 13 /OUTPUT 2 "forward_rs1";
    .port_info 14 /OUTPUT 2 "forward_rs2";
    .port_info 15 /OUTPUT 1 "stall_pipeline";
    .port_info 16 /OUTPUT 1 "if_id_enable";
    .port_info 17 /OUTPUT 1 "id_ex_enable";
    .port_info 18 /OUTPUT 1 "pc_enable";
    .port_info 19 /OUTPUT 1 "flush_if_id";
    .port_info 20 /OUTPUT 1 "flush_id_ex";
L_00000188d3d43b80 .functor BUFZ 5, L_00000188d3dd2920, C4<00000>, C4<00000>, C4<00000>;
L_00000188d3d443d0 .functor BUFZ 5, L_00000188d3dd27e0, C4<00000>, C4<00000>, C4<00000>;
L_00000188d3d44d00 .functor BUFZ 32, v00000188d3dc6f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d44de0 .functor BUFZ 32, v00000188d3dca9d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d43f70 .functor BUFZ 2, v00000188d3dcac50_0, C4<00>, C4<00>, C4<00>;
L_00000188d3d45630 .functor BUFZ 2, v00000188d3dcb970_0, C4<00>, C4<00>, C4<00>;
L_00000188d3d44670 .functor BUFZ 1, v00000188d3dca4d0_0, C4<0>, C4<0>, C4<0>;
L_00000188d3d456a0 .functor BUFZ 1, v00000188d3dcb5b0_0, C4<0>, C4<0>, C4<0>;
L_00000188d3d43c60 .functor BUFZ 1, v00000188d3dcb290_0, C4<0>, C4<0>, C4<0>;
L_00000188d3d44050 .functor BUFZ 1, v00000188d3dcaa70_0, C4<0>, C4<0>, C4<0>;
L_00000188d3d444b0 .functor BUFZ 1, v00000188d3dcb330_0, C4<0>, C4<0>, C4<0>;
L_00000188d3d447c0 .functor BUFZ 1, v00000188d3dca430_0, C4<0>, C4<0>, C4<0>;
v00000188d3dceaf0_0 .net "alu_input2_ex", 31 0, L_00000188d3e30f10;  1 drivers
v00000188d3dcced0_0 .net "alu_op_ex", 4 0, v00000188d3dc7c30_0;  1 drivers
v00000188d3dcef50_0 .net "alu_result_ex", 31 0, v00000188d3d5e970_0;  1 drivers
v00000188d3dcd3d0_0 .net "alu_result_ma", 31 0, v00000188d3dc5f30_0;  alias, 1 drivers
v00000188d3dceb90_0 .net "alu_result_wb", 31 0, v00000188d3dc7f50_0;  1 drivers
v00000188d3dcd0b0_0 .net "aluop_id", 4 0, L_00000188d3dd0f80;  1 drivers
v00000188d3dcd150_0 .net "branch_jump_ex", 1 0, v00000188d3dc8310_0;  1 drivers
v00000188d3dcdd30_0 .net "branch_jump_id", 1 0, L_00000188d3e31370;  1 drivers
v00000188d3dce5f0_0 .net "clk", 0 0, v00000188d3dd3b40_0;  1 drivers
v00000188d3dcec30_0 .net "dmem_data_in", 31 0, v00000188d3dc5df0_0;  alias, 1 drivers
v00000188d3dcddd0_0 .net "dmem_data_out", 31 0, L_00000188d3d44f30;  alias, 1 drivers
v00000188d3dce410_0 .net "dmem_out_wb", 31 0, v00000188d3dca250_0;  1 drivers
v00000188d3dce190_0 .net "flush_id_ex", 0 0, L_00000188d3d447c0;  alias, 1 drivers
v00000188d3dced70_0 .net "flush_id_ex_internal", 0 0, v00000188d3dca430_0;  1 drivers
v00000188d3dcee10_0 .net "flush_if_id", 0 0, L_00000188d3d444b0;  alias, 1 drivers
v00000188d3dceeb0_0 .net "flush_if_id_internal", 0 0, v00000188d3dcb330_0;  1 drivers
v00000188d3dccbb0_0 .net "forward_rs1", 1 0, L_00000188d3d43f70;  alias, 1 drivers
v00000188d3dceff0_0 .net "forward_rs1_internal", 1 0, v00000188d3dcac50_0;  1 drivers
v00000188d3dcf090_0 .net "forward_rs2", 1 0, L_00000188d3d45630;  alias, 1 drivers
v00000188d3dcf310_0 .net "forward_rs2_internal", 1 0, v00000188d3dcb970_0;  1 drivers
v00000188d3dcf130_0 .net "id_ex_enable", 0 0, L_00000188d3d43c60;  alias, 1 drivers
v00000188d3dcf1d0_0 .net "id_ex_enable_internal", 0 0, v00000188d3dcb290_0;  1 drivers
v00000188d3dcf810_0 .net "if_id_enable", 0 0, L_00000188d3d456a0;  alias, 1 drivers
v00000188d3dd0210_0 .net "if_id_enable_internal", 0 0, v00000188d3dcb5b0_0;  1 drivers
v00000188d3dd0530_0 .net "imm_ex", 31 0, v00000188d3dca1b0_0;  1 drivers
v00000188d3dcff90_0 .net "imm_id", 31 0, v00000188d3dcce30_0;  1 drivers
v00000188d3dd0350_0 .net "imm_sel_id", 2 0, L_00000188d3e321d0;  1 drivers
v00000188d3dcf6d0_0 .net "instr_ex", 4 0, v00000188d3dc8ef0_0;  1 drivers
v00000188d3dd05d0_0 .net "instr_id", 31 0, v00000188d3dc97b0_0;  1 drivers
v00000188d3dcf8b0_0 .net "instr_if", 31 0, L_00000188d3d440c0;  alias, 1 drivers
v00000188d3dcfe50_0 .net "instr_ma", 4 0, v00000188d3dc5d50_0;  1 drivers
v00000188d3dd02b0_0 .net "instr_wb", 4 0, v00000188d3dc8630_0;  1 drivers
v00000188d3dcfc70_0 .net "is_load_ex", 0 0, v00000188d3dc81d0_0;  1 drivers
o00000188d3d73958 .functor BUFZ 1, C4<z>; HiZ drive
v00000188d3dd0a30_0 .net "is_load_id", 0 0, o00000188d3d73958;  0 drivers
v00000188d3dd03f0_0 .net "mem_read_ex", 1 0, v00000188d3dc9cb0_0;  1 drivers
v00000188d3dcfef0_0 .net "mem_read_id", 1 0, L_00000188d3e31a50;  1 drivers
v00000188d3dcfbd0_0 .net "mem_read_ma", 1 0, v00000188d3dc5fd0_0;  alias, 1 drivers
v00000188d3dd0990_0 .net "mem_write_ex", 1 0, v00000188d3dc8770_0;  1 drivers
v00000188d3dcf3b0_0 .net "mem_write_id", 1 0, L_00000188d3e31f50;  1 drivers
v00000188d3dcf9f0_0 .net "mem_write_ma", 1 0, v00000188d3dc6750_0;  alias, 1 drivers
v00000188d3dcfb30_0 .net "op_sel_ex", 0 0, v00000188d3dc8450_0;  1 drivers
v00000188d3dcfd10_0 .net "op_sel_id", 0 0, L_00000188d3dd13e0;  1 drivers
v00000188d3dd0850_0 .net "pc_enable", 0 0, L_00000188d3d44050;  alias, 1 drivers
v00000188d3dd0030_0 .net "pc_enable_internal", 0 0, v00000188d3dcaa70_0;  1 drivers
v00000188d3dd0710_0 .net "pc_ex", 31 0, v00000188d3dc92b0_0;  1 drivers
v00000188d3dcfa90_0 .net "pc_id", 31 0, v00000188d3dc95d0_0;  1 drivers
v00000188d3dd0490_0 .net "pc_initial_if", 31 0, L_00000188d3dd26a0;  1 drivers
v00000188d3dd00d0_0 .net "pc_ma", 31 0, v00000188d3dc6110_0;  1 drivers
v00000188d3dd0670_0 .net "pc_out", 31 0, v00000188d3dca2f0_0;  alias, 1 drivers
v00000188d3dd0170_0 .net "pc_plus_4_if", 31 0, L_00000188d3dd29c0;  1 drivers
v00000188d3dcfdb0_0 .net "pc_plus_4_ma", 31 0, L_00000188d3e34ea0;  1 drivers
v00000188d3dcf770_0 .net "pc_plus_4_wb", 31 0, v00000188d3dc8090_0;  1 drivers
v00000188d3dcf950_0 .net "pc_plus_offset_ma", 31 0, L_00000188d3e36980;  1 drivers
v00000188d3dcf450_0 .net "pc_sel_ex", 0 0, v00000188d3dbfdc0_0;  1 drivers
v00000188d3dd07b0_0 .net "pc_sel_ma", 0 0, v00000188d3dc61b0_0;  1 drivers
v00000188d3dcf4f0_0 .net "reg_write_data_wb", 31 0, L_00000188d3e35260;  1 drivers
v00000188d3dd08f0_0 .net "reg_write_enable_ex", 0 0, v00000188d3dc9df0_0;  1 drivers
v00000188d3dcf590_0 .net "reg_write_enable_id", 0 0, L_00000188d3dd21a0;  1 drivers
v00000188d3dcf630_0 .net "reg_write_enable_ma", 0 0, v00000188d3dc6250_0;  1 drivers
v00000188d3dd4180_0 .net "reg_write_enable_wb", 0 0, v00000188d3dc9710_0;  1 drivers
v00000188d3dd3460_0 .net "reg_write_select_ex", 1 0, v00000188d3dc9530_0;  1 drivers
v00000188d3dd4860_0 .net "reg_write_select_id", 1 0, L_00000188d3e31ff0;  1 drivers
v00000188d3dd3aa0_0 .net "reg_write_select_ma", 1 0, v00000188d3dc62f0_0;  1 drivers
v00000188d3dd3500_0 .net "reg_write_select_wb", 1 0, v00000188d3dca070_0;  1 drivers
v00000188d3dd4220_0 .net "reset", 0 0, v00000188d3dd0d00_0;  1 drivers
v00000188d3dd4040_0 .net "rs1_id", 4 0, L_00000188d3d43b80;  alias, 1 drivers
v00000188d3dd3be0_0 .net "rs1_id_internal", 4 0, L_00000188d3dd2920;  1 drivers
v00000188d3dd3d20_0 .net "rs2_id", 4 0, L_00000188d3d443d0;  alias, 1 drivers
v00000188d3dd4900_0 .net "rs2_id_internal", 4 0, L_00000188d3dd27e0;  1 drivers
v00000188d3dd38c0_0 .net "rs_data_ex", 31 0, v00000188d3dc7cd0_0;  1 drivers
v00000188d3dd35a0_0 .net "rs_data_forwarded_id", 31 0, L_00000188d3d44d00;  alias, 1 drivers
v00000188d3dd4360_0 .net "rs_data_forwarded_id_internal", 31 0, v00000188d3dc6f70_0;  1 drivers
v00000188d3dd42c0_0 .net "rs_data_id", 31 0, L_00000188d3d45470;  1 drivers
v00000188d3dd3c80_0 .net "rt_data_ex", 31 0, v00000188d3dc8270_0;  1 drivers
v00000188d3dd33c0_0 .net "rt_data_forwarded_id", 31 0, L_00000188d3d44de0;  alias, 1 drivers
v00000188d3dd3dc0_0 .net "rt_data_forwarded_id_internal", 31 0, v00000188d3dca9d0_0;  1 drivers
v00000188d3dd49a0_0 .net "rt_data_id", 31 0, L_00000188d3d45160;  1 drivers
v00000188d3dd40e0_0 .net "stall_pipeline", 0 0, L_00000188d3d44670;  alias, 1 drivers
v00000188d3dd4a40_0 .net "stall_pipeline_internal", 0 0, v00000188d3dca4d0_0;  1 drivers
v00000188d3dd3640_0 .net "zero", 0 0, v00000188d3d5ee70_0;  1 drivers
L_00000188d3dd2920 .part v00000188d3dc97b0_0, 15, 5;
L_00000188d3dd27e0 .part v00000188d3dc97b0_0, 20, 5;
L_00000188d3e32090 .part v00000188d3dc97b0_0, 0, 7;
L_00000188d3e32130 .part v00000188d3dc97b0_0, 12, 3;
L_00000188d3e329f0 .part v00000188d3dc97b0_0, 25, 7;
L_00000188d3e30dd0 .part v00000188d3dc97b0_0, 7, 25;
L_00000188d3e30e70 .part v00000188d3dc97b0_0, 7, 5;
S_00000188d3d6b210 .scope module, "alu" "alu" 3 284, 4 5 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
L_00000188d3d43f00/d .functor XOR 32, v00000188d3dc7cd0_0, L_00000188d3e30f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d43f00 .delay 32 (2000,2000,2000) L_00000188d3d43f00/d;
L_00000188d3d44590/d .functor OR 32, v00000188d3dc7cd0_0, L_00000188d3e30f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d44590 .delay 32 (2000,2000,2000) L_00000188d3d44590/d;
L_00000188d3d455c0/d .functor AND 32, v00000188d3dc7cd0_0, L_00000188d3e30f10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000188d3d455c0 .delay 32 (2000,2000,2000) L_00000188d3d455c0/d;
v00000188d3d5e790_0 .net "DATA1", 31 0, v00000188d3dc7cd0_0;  alias, 1 drivers
v00000188d3d5f0f0_0 .net "DATA2", 31 0, L_00000188d3e30f10;  alias, 1 drivers
v00000188d3d5e970_0 .var "RESULT", 31 0;
v00000188d3d5fe10_0 .net "SELECT", 4 0, v00000188d3dc7c30_0;  alias, 1 drivers
v00000188d3d5ee70_0 .var "ZERO", 0 0;
v00000188d3d5fb90_0 .net *"_ivl_1", 4 0, L_00000188d3e31050;  1 drivers
v00000188d3d5e650_0 .net *"_ivl_20", 0 0, L_00000188d3e35e40;  1 drivers
L_00000188d3dd5f70 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000188d3d5ea10_0 .net/2u *"_ivl_22", 31 0, L_00000188d3dd5f70;  1 drivers
L_00000188d3dd5fb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5fd70_0 .net/2u *"_ivl_24", 31 0, L_00000188d3dd5fb8;  1 drivers
v00000188d3d5edd0_0 .net *"_ivl_28", 0 0, L_00000188d3e35ee0;  1 drivers
L_00000188d3dd6000 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000188d3d5e6f0_0 .net/2u *"_ivl_30", 31 0, L_00000188d3dd6000;  1 drivers
L_00000188d3dd6048 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5eab0_0 .net/2u *"_ivl_32", 31 0, L_00000188d3dd6048;  1 drivers
L_00000188d3dd6168 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5e830_0 .net/2u *"_ivl_46", 31 0, L_00000188d3dd6168;  1 drivers
v00000188d3d5feb0_0 .net *"_ivl_48", 0 0, L_00000188d3e34d60;  1 drivers
v00000188d3d5eb50_0 .net *"_ivl_5", 4 0, L_00000188d3e37100;  1 drivers
L_00000188d3dd61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5ef10_0 .net/2u *"_ivl_50", 31 0, L_00000188d3dd61b0;  1 drivers
v00000188d3d5e8d0_0 .net *"_ivl_52", 31 0, L_00000188d3e35620;  1 drivers
L_00000188d3dd61f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d60090_0 .net/2u *"_ivl_56", 31 0, L_00000188d3dd61f8;  1 drivers
v00000188d3d5f690_0 .net *"_ivl_58", 0 0, L_00000188d3e36340;  1 drivers
L_00000188d3dd6240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d60130_0 .net/2u *"_ivl_60", 31 0, L_00000188d3dd6240;  1 drivers
v00000188d3d601d0_0 .net *"_ivl_62", 31 0, L_00000188d3e35760;  1 drivers
L_00000188d3dd6288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5ebf0_0 .net/2u *"_ivl_66", 31 0, L_00000188d3dd6288;  1 drivers
v00000188d3d60270_0 .net *"_ivl_68", 0 0, L_00000188d3e36d40;  1 drivers
L_00000188d3dd62d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5f730_0 .net/2u *"_ivl_70", 31 0, L_00000188d3dd62d0;  1 drivers
v00000188d3d5ec90_0 .net *"_ivl_72", 31 0, L_00000188d3e35080;  1 drivers
L_00000188d3dd6318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5f7d0_0 .net/2u *"_ivl_76", 31 0, L_00000188d3dd6318;  1 drivers
v00000188d3d5ed30_0 .net *"_ivl_78", 0 0, L_00000188d3e36e80;  1 drivers
L_00000188d3dd6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d60310_0 .net/2u *"_ivl_80", 31 0, L_00000188d3dd6360;  1 drivers
v00000188d3d5f870_0 .net *"_ivl_82", 31 0, L_00000188d3e35f80;  1 drivers
v00000188d3d5f050_0 .net *"_ivl_9", 4 0, L_00000188d3e36b60;  1 drivers
v00000188d3d5f190_0 .net "addData", 31 0, L_00000188d3e372e0;  1 drivers
v00000188d3d5f230_0 .net "andData", 31 0, L_00000188d3d455c0;  1 drivers
v00000188d3d5f2d0_0 .net "divData", 31 0, L_00000188d3e35a80;  1 drivers
v00000188d3d603b0_0 .net "divuData", 31 0, L_00000188d3e35b20;  1 drivers
v00000188d3d5f410_0 .net "mulData", 31 0, L_00000188d3e36480;  1 drivers
L_00000188d3dd6090 .delay 32 (4000,4000,4000) L_00000188d3dd6090/d;
L_00000188d3dd6090/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5f4b0_0 .net "mulhData", 31 0, L_00000188d3dd6090;  1 drivers
L_00000188d3dd60d8 .delay 32 (4000,4000,4000) L_00000188d3dd60d8/d;
L_00000188d3dd60d8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5f550_0 .net "mulhsuData", 31 0, L_00000188d3dd60d8;  1 drivers
L_00000188d3dd6120 .delay 32 (4000,4000,4000) L_00000188d3dd6120/d;
L_00000188d3dd6120/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3d5f5f0_0 .net "mulhuData", 31 0, L_00000188d3dd6120;  1 drivers
v00000188d3d38ce0_0 .net "orData", 31 0, L_00000188d3d44590;  1 drivers
v00000188d3d38d80_0 .net "remData", 31 0, L_00000188d3e34e00;  1 drivers
v00000188d3d39c80_0 .net "remuData", 31 0, L_00000188d3e34c20;  1 drivers
v00000188d3d39fa0_0 .net "sllData", 31 0, L_00000188d3e30fb0;  1 drivers
v00000188d3dc04a0_0 .net "sltData", 31 0, L_00000188d3e356c0;  1 drivers
v00000188d3dbfc80_0 .net "sltuData", 31 0, L_00000188d3e37380;  1 drivers
v00000188d3dc0ea0_0 .net "sraData", 31 0, L_00000188d3e35da0;  1 drivers
v00000188d3dc0720_0 .net "srlData", 31 0, L_00000188d3e34fe0;  1 drivers
v00000188d3dc02c0_0 .net "subData", 31 0, L_00000188d3e34cc0;  1 drivers
v00000188d3dbfb40_0 .net "xorData", 31 0, L_00000188d3d43f00;  1 drivers
E_00000188d3d4ce70/0 .event anyedge, v00000188d3d5fe10_0, v00000188d3d5f190_0, v00000188d3dc02c0_0, v00000188d3d39fa0_0;
E_00000188d3d4ce70/1 .event anyedge, v00000188d3dc04a0_0, v00000188d3dbfc80_0, v00000188d3dbfb40_0, v00000188d3dc0720_0;
E_00000188d3d4ce70/2 .event anyedge, v00000188d3dc0ea0_0, v00000188d3d38ce0_0, v00000188d3d5f230_0, v00000188d3d5f410_0;
E_00000188d3d4ce70/3 .event anyedge, v00000188d3d5f4b0_0, v00000188d3d5f550_0, v00000188d3d5f5f0_0, v00000188d3d5f2d0_0;
E_00000188d3d4ce70/4 .event anyedge, v00000188d3d603b0_0, v00000188d3d38d80_0, v00000188d3d39c80_0, v00000188d3d5e970_0;
E_00000188d3d4ce70 .event/or E_00000188d3d4ce70/0, E_00000188d3d4ce70/1, E_00000188d3d4ce70/2, E_00000188d3d4ce70/3, E_00000188d3d4ce70/4;
L_00000188d3e31050 .part L_00000188d3e30f10, 0, 5;
L_00000188d3e30fb0 .delay 32 (1000,1000,1000) L_00000188d3e30fb0/d;
L_00000188d3e30fb0/d .shift/l 32, v00000188d3dc7cd0_0, L_00000188d3e31050;
L_00000188d3e37100 .part L_00000188d3e30f10, 0, 5;
L_00000188d3e34fe0 .delay 32 (1000,1000,1000) L_00000188d3e34fe0/d;
L_00000188d3e34fe0/d .shift/r 32, v00000188d3dc7cd0_0, L_00000188d3e37100;
L_00000188d3e36b60 .part L_00000188d3e30f10, 0, 5;
L_00000188d3e35da0 .delay 32 (1000,1000,1000) L_00000188d3e35da0/d;
L_00000188d3e35da0/d .shift/rs 32, v00000188d3dc7cd0_0, L_00000188d3e36b60;
L_00000188d3e372e0 .delay 32 (2000,2000,2000) L_00000188d3e372e0/d;
L_00000188d3e372e0/d .arith/sum 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e35e40 .cmp/gt.s 32, L_00000188d3e30f10, v00000188d3dc7cd0_0;
L_00000188d3e356c0 .delay 32 (2000,2000,2000) L_00000188d3e356c0/d;
L_00000188d3e356c0/d .functor MUXZ 32, L_00000188d3dd5fb8, L_00000188d3dd5f70, L_00000188d3e35e40, C4<>;
L_00000188d3e35ee0 .cmp/gt 32, L_00000188d3e30f10, v00000188d3dc7cd0_0;
L_00000188d3e37380 .delay 32 (2000,2000,2000) L_00000188d3e37380/d;
L_00000188d3e37380/d .functor MUXZ 32, L_00000188d3dd6048, L_00000188d3dd6000, L_00000188d3e35ee0, C4<>;
L_00000188d3e34cc0 .delay 32 (3000,3000,3000) L_00000188d3e34cc0/d;
L_00000188d3e34cc0/d .arith/sub 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e36480 .delay 32 (4000,4000,4000) L_00000188d3e36480/d;
L_00000188d3e36480/d .arith/mult 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e34d60 .cmp/eq 32, L_00000188d3e30f10, L_00000188d3dd6168;
L_00000188d3e35620 .arith/div 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e35a80 .delay 32 (4000,4000,4000) L_00000188d3e35a80/d;
L_00000188d3e35a80/d .functor MUXZ 32, L_00000188d3e35620, L_00000188d3dd61b0, L_00000188d3e34d60, C4<>;
L_00000188d3e36340 .cmp/eq 32, L_00000188d3e30f10, L_00000188d3dd61f8;
L_00000188d3e35760 .arith/div 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e35b20 .delay 32 (4000,4000,4000) L_00000188d3e35b20/d;
L_00000188d3e35b20/d .functor MUXZ 32, L_00000188d3e35760, L_00000188d3dd6240, L_00000188d3e36340, C4<>;
L_00000188d3e36d40 .cmp/eq 32, L_00000188d3e30f10, L_00000188d3dd6288;
L_00000188d3e35080 .arith/mod 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e34e00 .delay 32 (4000,4000,4000) L_00000188d3e34e00/d;
L_00000188d3e34e00/d .functor MUXZ 32, L_00000188d3e35080, L_00000188d3dd62d0, L_00000188d3e36d40, C4<>;
L_00000188d3e36e80 .cmp/eq 32, L_00000188d3e30f10, L_00000188d3dd6318;
L_00000188d3e35f80 .arith/mod 32, v00000188d3dc7cd0_0, L_00000188d3e30f10;
L_00000188d3e34c20 .delay 32 (4000,4000,4000) L_00000188d3e34c20/d;
L_00000188d3e34c20/d .functor MUXZ 32, L_00000188d3e35f80, L_00000188d3dd6360, L_00000188d3e36e80, C4<>;
S_00000188d3d65230 .scope module, "alu_input2_mux" "mux_32b_2to1" 3 276, 5 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000188d3dc1080_0 .net "in0", 31 0, v00000188d3dc8270_0;  alias, 1 drivers
v00000188d3dbfd20_0 .net "in1", 31 0, v00000188d3dca1b0_0;  alias, 1 drivers
v00000188d3dc0220_0 .net "out", 31 0, L_00000188d3e30f10;  alias, 1 drivers
v00000188d3dc1580_0 .net "sel", 0 0, v00000188d3dc8450_0;  alias, 1 drivers
L_00000188d3e30f10 .delay 32 (1000,1000,1000) L_00000188d3e30f10/d;
L_00000188d3e30f10/d .functor MUXZ 32, v00000188d3dc8270_0, v00000188d3dca1b0_0, v00000188d3dc8450_0, C4<>;
S_00000188d3d653c0 .scope module, "branch_selector" "branch_selector" 3 294, 6 3 0, S_00000188d3c34520;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "BRANCH_SEL";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "PC_SEL";
v00000188d3dc19e0_0 .net "BRANCH_SEL", 1 0, v00000188d3dc8310_0;  alias, 1 drivers
v00000188d3dbfdc0_0 .var "PC_SEL", 0 0;
v00000188d3dc0b80_0 .net "ZERO", 0 0, v00000188d3d5ee70_0;  alias, 1 drivers
E_00000188d3d4c470 .event anyedge, v00000188d3dc19e0_0, v00000188d3d5ee70_0;
S_00000188d3c44e60 .scope module, "control_unit" "control_unit" 3 213, 7 4 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "imm_sel";
    .port_info 4 /OUTPUT 5 "alu_op";
    .port_info 5 /OUTPUT 2 "branch_sel";
    .port_info 6 /OUTPUT 1 "use_imm";
    .port_info 7 /OUTPUT 2 "mem_write";
    .port_info 8 /OUTPUT 2 "mem_read";
    .port_info 9 /OUTPUT 2 "write_back_sel";
    .port_info 10 /OUTPUT 1 "reg_write_en";
L_00000188d3d449f0 .functor OR 1, L_00000188d3dd2ba0, L_00000188d3dd1de0, C4<0>, C4<0>;
L_00000188d3d43fe0 .functor OR 1, L_00000188d3dd2c40, L_00000188d3dd2d80, C4<0>, C4<0>;
L_00000188d3d44fa0 .functor OR 1, L_00000188d3dd2f60, L_00000188d3dd2240, C4<0>, C4<0>;
L_00000188d3d43e90 .functor OR 1, L_00000188d3dd3140, L_00000188d3dd15c0, C4<0>, C4<0>;
L_00000188d3d44bb0 .functor OR 1, L_00000188d3dd3280, L_00000188d3dd1d40, C4<0>, C4<0>;
L_00000188d3d446e0 .functor OR 1, L_00000188d3d44bb0, L_00000188d3dd3320, C4<0>, C4<0>;
L_00000188d3d44600 .functor OR 1, L_00000188d3d446e0, L_00000188d3dd10c0, C4<0>, C4<0>;
L_00000188d3d451d0 .functor OR 1, L_00000188d3dd1160, L_00000188d3dd1700, C4<0>, C4<0>;
L_00000188d3d454e0 .functor OR 1, L_00000188d3d451d0, L_00000188d3dd2060, C4<0>, C4<0>;
L_00000188d3d43db0 .functor OR 1, L_00000188d3dd2100, L_00000188d3dd22e0, C4<0>, C4<0>;
L_00000188d3d44c20 .functor OR 1, L_00000188d3e314b0, L_00000188d3e326d0, C4<0>, C4<0>;
L_00000188d3d44c90 .functor OR 1, L_00000188d3e315f0, L_00000188d3e324f0, C4<0>, C4<0>;
L_00000188d3d44440 .functor OR 1, L_00000188d3d44c90, L_00000188d3e31410, C4<0>, C4<0>;
L_00000188d3d45550 .functor OR 1, L_00000188d3e32590, L_00000188d3e32630, C4<0>, C4<0>;
L_00000188d3d44360 .functor OR 1, L_00000188d3d45550, L_00000188d3e312d0, C4<0>, C4<0>;
L_00000188d3d43cd0 .functor OR 1, L_00000188d3e31c30, L_00000188d3e31730, C4<0>, C4<0>;
L_00000188d3dd4c50 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v00000188d3dbfe60_0 .net/2u *"_ivl_0", 6 0, L_00000188d3dd4c50;  1 drivers
L_00000188d3dd4c98 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000188d3dbfbe0_0 .net/2u *"_ivl_10", 6 0, L_00000188d3dd4c98;  1 drivers
L_00000188d3dd5238 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc1300_0 .net/2u *"_ivl_100", 6 0, L_00000188d3dd5238;  1 drivers
v00000188d3dc0a40_0 .net *"_ivl_102", 0 0, L_00000188d3dd3320;  1 drivers
v00000188d3dbff00_0 .net *"_ivl_105", 0 0, L_00000188d3d446e0;  1 drivers
L_00000188d3dd5280 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc16c0_0 .net/2u *"_ivl_106", 6 0, L_00000188d3dd5280;  1 drivers
v00000188d3dc00e0_0 .net *"_ivl_108", 0 0, L_00000188d3dd10c0;  1 drivers
v00000188d3dc0f40_0 .net *"_ivl_111", 0 0, L_00000188d3d44600;  1 drivers
L_00000188d3dd52c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000188d3dbffa0_0 .net/2u *"_ivl_112", 0 0, L_00000188d3dd52c8;  1 drivers
L_00000188d3dd5310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000188d3dc1760_0 .net/2u *"_ivl_114", 0 0, L_00000188d3dd5310;  1 drivers
L_00000188d3dd5358 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0ae0_0 .net/2u *"_ivl_118", 6 0, L_00000188d3dd5358;  1 drivers
v00000188d3dc0040_0 .net *"_ivl_12", 0 0, L_00000188d3dd1660;  1 drivers
v00000188d3dc05e0_0 .net *"_ivl_120", 0 0, L_00000188d3dd1160;  1 drivers
L_00000188d3dd53a0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0680_0 .net/2u *"_ivl_122", 6 0, L_00000188d3dd53a0;  1 drivers
v00000188d3dc0c20_0 .net *"_ivl_124", 0 0, L_00000188d3dd1700;  1 drivers
v00000188d3dc1800_0 .net *"_ivl_127", 0 0, L_00000188d3d451d0;  1 drivers
L_00000188d3dd53e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0180_0 .net/2u *"_ivl_128", 6 0, L_00000188d3dd53e8;  1 drivers
v00000188d3dc0400_0 .net *"_ivl_130", 0 0, L_00000188d3dd2060;  1 drivers
v00000188d3dc07c0_0 .net *"_ivl_133", 0 0, L_00000188d3d454e0;  1 drivers
L_00000188d3dd5430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0860_0 .net/2u *"_ivl_134", 2 0, L_00000188d3dd5430;  1 drivers
L_00000188d3dd5478 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0360_0 .net/2u *"_ivl_136", 6 0, L_00000188d3dd5478;  1 drivers
v00000188d3dc0d60_0 .net *"_ivl_138", 0 0, L_00000188d3dd1980;  1 drivers
L_00000188d3dd4ce0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc14e0_0 .net/2u *"_ivl_14", 1 0, L_00000188d3dd4ce0;  1 drivers
L_00000188d3dd54c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0540_0 .net/2u *"_ivl_140", 2 0, L_00000188d3dd54c0;  1 drivers
L_00000188d3dd5508 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0cc0_0 .net/2u *"_ivl_142", 6 0, L_00000188d3dd5508;  1 drivers
v00000188d3dc0900_0 .net *"_ivl_144", 0 0, L_00000188d3dd17a0;  1 drivers
L_00000188d3dd5550 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000188d3dc09a0_0 .net/2u *"_ivl_146", 2 0, L_00000188d3dd5550;  1 drivers
L_00000188d3dd5598 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc0e00_0 .net/2u *"_ivl_148", 6 0, L_00000188d3dd5598;  1 drivers
v00000188d3dc0fe0_0 .net *"_ivl_150", 0 0, L_00000188d3dd2100;  1 drivers
L_00000188d3dd55e0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc1120_0 .net/2u *"_ivl_152", 6 0, L_00000188d3dd55e0;  1 drivers
v00000188d3dc11c0_0 .net *"_ivl_154", 0 0, L_00000188d3dd22e0;  1 drivers
v00000188d3dc1260_0 .net *"_ivl_157", 0 0, L_00000188d3d43db0;  1 drivers
L_00000188d3dd5628 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc1620_0 .net/2u *"_ivl_158", 2 0, L_00000188d3dd5628;  1 drivers
v00000188d3dc1940_0 .net *"_ivl_16", 4 0, L_00000188d3dd24c0;  1 drivers
L_00000188d3dd5670 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc13a0_0 .net/2u *"_ivl_160", 6 0, L_00000188d3dd5670;  1 drivers
v00000188d3dc1440_0 .net *"_ivl_162", 0 0, L_00000188d3dd2420;  1 drivers
L_00000188d3dd56b8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000188d3dc18a0_0 .net/2u *"_ivl_164", 2 0, L_00000188d3dd56b8;  1 drivers
L_00000188d3dd5700 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc1fb0_0 .net/2u *"_ivl_166", 2 0, L_00000188d3dd5700;  1 drivers
v00000188d3dc2a50_0 .net *"_ivl_168", 2 0, L_00000188d3dd2560;  1 drivers
v00000188d3dc39f0_0 .net *"_ivl_170", 2 0, L_00000188d3e319b0;  1 drivers
v00000188d3dc27d0_0 .net *"_ivl_172", 2 0, L_00000188d3e31690;  1 drivers
v00000188d3dc2730_0 .net *"_ivl_174", 2 0, L_00000188d3e32450;  1 drivers
L_00000188d3dd5748 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc25f0_0 .net/2u *"_ivl_178", 6 0, L_00000188d3dd5748;  1 drivers
L_00000188d3dd4d28 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc34f0_0 .net/2u *"_ivl_18", 6 0, L_00000188d3dd4d28;  1 drivers
v00000188d3dc2230_0 .net *"_ivl_180", 0 0, L_00000188d3e317d0;  1 drivers
L_00000188d3dd5790 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2870_0 .net/2u *"_ivl_182", 1 0, L_00000188d3dd5790;  1 drivers
L_00000188d3dd57d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2af0_0 .net/2u *"_ivl_184", 1 0, L_00000188d3dd57d8;  1 drivers
L_00000188d3dd5820 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2550_0 .net/2u *"_ivl_188", 6 0, L_00000188d3dd5820;  1 drivers
v00000188d3dc33b0_0 .net *"_ivl_190", 0 0, L_00000188d3e32950;  1 drivers
L_00000188d3dd5868 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2e10_0 .net/2u *"_ivl_192", 1 0, L_00000188d3dd5868;  1 drivers
L_00000188d3dd58b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3310_0 .net/2u *"_ivl_194", 1 0, L_00000188d3dd58b0;  1 drivers
L_00000188d3dd58f8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc29b0_0 .net/2u *"_ivl_198", 6 0, L_00000188d3dd58f8;  1 drivers
v00000188d3dc2cd0_0 .net *"_ivl_2", 0 0, L_00000188d3dd2ec0;  1 drivers
v00000188d3dc2370_0 .net *"_ivl_20", 0 0, L_00000188d3dd2b00;  1 drivers
v00000188d3dc2690_0 .net *"_ivl_200", 0 0, L_00000188d3e310f0;  1 drivers
L_00000188d3dd5940 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3450_0 .net/2u *"_ivl_202", 1 0, L_00000188d3dd5940;  1 drivers
L_00000188d3dd5988 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2f50_0 .net/2u *"_ivl_204", 6 0, L_00000188d3dd5988;  1 drivers
v00000188d3dc2b90_0 .net *"_ivl_206", 0 0, L_00000188d3e314b0;  1 drivers
L_00000188d3dd59d0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2d70_0 .net/2u *"_ivl_208", 6 0, L_00000188d3dd59d0;  1 drivers
v00000188d3dc1b50_0 .net *"_ivl_210", 0 0, L_00000188d3e326d0;  1 drivers
v00000188d3dc2410_0 .net *"_ivl_213", 0 0, L_00000188d3d44c20;  1 drivers
L_00000188d3dd5a18 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000188d3dc20f0_0 .net/2u *"_ivl_214", 1 0, L_00000188d3dd5a18;  1 drivers
L_00000188d3dd5a60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2910_0 .net/2u *"_ivl_216", 1 0, L_00000188d3dd5a60;  1 drivers
v00000188d3dc1d30_0 .net *"_ivl_218", 1 0, L_00000188d3e31550;  1 drivers
L_00000188d3dd4d70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2ff0_0 .net/2u *"_ivl_22", 2 0, L_00000188d3dd4d70;  1 drivers
L_00000188d3dd5aa8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2c30_0 .net/2u *"_ivl_222", 6 0, L_00000188d3dd5aa8;  1 drivers
v00000188d3dc24b0_0 .net *"_ivl_224", 0 0, L_00000188d3e31b90;  1 drivers
L_00000188d3dd5af0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2eb0_0 .net/2u *"_ivl_226", 2 0, L_00000188d3dd5af0;  1 drivers
v00000188d3dc3090_0 .net *"_ivl_228", 0 0, L_00000188d3e315f0;  1 drivers
L_00000188d3dd5b38 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v00000188d3dc22d0_0 .net/2u *"_ivl_230", 2 0, L_00000188d3dd5b38;  1 drivers
v00000188d3dc1dd0_0 .net *"_ivl_232", 0 0, L_00000188d3e324f0;  1 drivers
v00000188d3dc1bf0_0 .net *"_ivl_235", 0 0, L_00000188d3d44c90;  1 drivers
L_00000188d3dd5b80 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3590_0 .net/2u *"_ivl_236", 2 0, L_00000188d3dd5b80;  1 drivers
v00000188d3dc3630_0 .net *"_ivl_238", 0 0, L_00000188d3e31410;  1 drivers
v00000188d3dc3130_0 .net *"_ivl_24", 0 0, L_00000188d3dd2ba0;  1 drivers
v00000188d3dc31d0_0 .net *"_ivl_241", 0 0, L_00000188d3d44440;  1 drivers
L_00000188d3dd5bc8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3270_0 .net/2u *"_ivl_242", 1 0, L_00000188d3dd5bc8;  1 drivers
L_00000188d3dd5c10 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000188d3dc36d0_0 .net/2u *"_ivl_244", 2 0, L_00000188d3dd5c10;  1 drivers
v00000188d3dc1c90_0 .net *"_ivl_246", 0 0, L_00000188d3e32590;  1 drivers
L_00000188d3dd5c58 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3770_0 .net/2u *"_ivl_248", 2 0, L_00000188d3dd5c58;  1 drivers
v00000188d3dc3810_0 .net *"_ivl_250", 0 0, L_00000188d3e32630;  1 drivers
v00000188d3dc38b0_0 .net *"_ivl_253", 0 0, L_00000188d3d45550;  1 drivers
L_00000188d3dd5ca0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3950_0 .net/2u *"_ivl_254", 2 0, L_00000188d3dd5ca0;  1 drivers
v00000188d3dc1e70_0 .net *"_ivl_256", 0 0, L_00000188d3e312d0;  1 drivers
v00000188d3dc1f10_0 .net *"_ivl_259", 0 0, L_00000188d3d44360;  1 drivers
L_00000188d3dd4db8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2050_0 .net/2u *"_ivl_26", 2 0, L_00000188d3dd4db8;  1 drivers
L_00000188d3dd5ce8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000188d3dc2190_0 .net/2u *"_ivl_260", 1 0, L_00000188d3dd5ce8;  1 drivers
L_00000188d3dd5d30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc5280_0 .net/2u *"_ivl_262", 1 0, L_00000188d3dd5d30;  1 drivers
v00000188d3dc5780_0 .net *"_ivl_264", 1 0, L_00000188d3e328b0;  1 drivers
v00000188d3dc3c00_0 .net *"_ivl_266", 1 0, L_00000188d3e32770;  1 drivers
L_00000188d3dd5d78 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc5320_0 .net/2u *"_ivl_268", 6 0, L_00000188d3dd5d78;  1 drivers
v00000188d3dc5140_0 .net *"_ivl_270", 0 0, L_00000188d3e31c30;  1 drivers
L_00000188d3dd5dc0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4f60_0 .net/2u *"_ivl_272", 6 0, L_00000188d3dd5dc0;  1 drivers
v00000188d3dc4560_0 .net *"_ivl_274", 0 0, L_00000188d3e31730;  1 drivers
v00000188d3dc50a0_0 .net *"_ivl_277", 0 0, L_00000188d3d43cd0;  1 drivers
L_00000188d3dd5e08 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000188d3dc56e0_0 .net/2u *"_ivl_278", 1 0, L_00000188d3dd5e08;  1 drivers
v00000188d3dc4b00_0 .net *"_ivl_28", 0 0, L_00000188d3dd1de0;  1 drivers
L_00000188d3dd5e50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3ca0_0 .net/2u *"_ivl_280", 1 0, L_00000188d3dd5e50;  1 drivers
v00000188d3dc3d40_0 .net *"_ivl_282", 1 0, L_00000188d3e32810;  1 drivers
v00000188d3dc4ce0_0 .net *"_ivl_31", 0 0, L_00000188d3d449f0;  1 drivers
L_00000188d3dd4e00 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc51e0_0 .net/2u *"_ivl_32", 4 0, L_00000188d3dd4e00;  1 drivers
L_00000188d3dd4e48 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4600_0 .net/2u *"_ivl_34", 2 0, L_00000188d3dd4e48;  1 drivers
v00000188d3dc5640_0 .net *"_ivl_36", 0 0, L_00000188d3dd2c40;  1 drivers
L_00000188d3dd4e90 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3fc0_0 .net/2u *"_ivl_38", 2 0, L_00000188d3dd4e90;  1 drivers
v00000188d3dc3b60_0 .net *"_ivl_40", 0 0, L_00000188d3dd2d80;  1 drivers
v00000188d3dc4740_0 .net *"_ivl_43", 0 0, L_00000188d3d43fe0;  1 drivers
L_00000188d3dd4ed8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v00000188d3dc53c0_0 .net/2u *"_ivl_44", 4 0, L_00000188d3dd4ed8;  1 drivers
L_00000188d3dd4f20 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4060_0 .net/2u *"_ivl_46", 2 0, L_00000188d3dd4f20;  1 drivers
v00000188d3dc3e80_0 .net *"_ivl_48", 0 0, L_00000188d3dd2f60;  1 drivers
v00000188d3dc4100_0 .net *"_ivl_5", 0 0, L_00000188d3dd1fc0;  1 drivers
L_00000188d3dd4f68 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v00000188d3dc5460_0 .net/2u *"_ivl_50", 2 0, L_00000188d3dd4f68;  1 drivers
v00000188d3dc4d80_0 .net *"_ivl_52", 0 0, L_00000188d3dd2240;  1 drivers
v00000188d3dc46a0_0 .net *"_ivl_55", 0 0, L_00000188d3d44fa0;  1 drivers
L_00000188d3dd4fb0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4e20_0 .net/2u *"_ivl_56", 4 0, L_00000188d3dd4fb0;  1 drivers
L_00000188d3dd4ff8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc5960_0 .net/2u *"_ivl_58", 4 0, L_00000188d3dd4ff8;  1 drivers
v00000188d3dc41a0_0 .net *"_ivl_60", 4 0, L_00000188d3dd2380;  1 drivers
v00000188d3dc5500_0 .net *"_ivl_62", 4 0, L_00000188d3dd12a0;  1 drivers
v00000188d3dc5000_0 .net *"_ivl_64", 4 0, L_00000188d3dd0ee0;  1 drivers
L_00000188d3dd5040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc3de0_0 .net/2u *"_ivl_66", 4 0, L_00000188d3dd5040;  1 drivers
v00000188d3dc4240_0 .net *"_ivl_68", 4 0, L_00000188d3dd1ca0;  1 drivers
v00000188d3dc3f20_0 .net *"_ivl_7", 0 0, L_00000188d3dd0e40;  1 drivers
v00000188d3dc5820_0 .net *"_ivl_70", 4 0, L_00000188d3dd1340;  1 drivers
L_00000188d3dd5088 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc42e0_0 .net/2u *"_ivl_74", 6 0, L_00000188d3dd5088;  1 drivers
v00000188d3dc47e0_0 .net *"_ivl_76", 0 0, L_00000188d3dd3140;  1 drivers
L_00000188d3dd50d0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4380_0 .net/2u *"_ivl_78", 6 0, L_00000188d3dd50d0;  1 drivers
v00000188d3dc55a0_0 .net *"_ivl_8", 4 0, L_00000188d3dd1520;  1 drivers
v00000188d3dc5a00_0 .net *"_ivl_80", 0 0, L_00000188d3dd15c0;  1 drivers
v00000188d3dc4420_0 .net *"_ivl_83", 0 0, L_00000188d3d43e90;  1 drivers
L_00000188d3dd5118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000188d3dc44c0_0 .net/2u *"_ivl_84", 0 0, L_00000188d3dd5118;  1 drivers
L_00000188d3dd5160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4ba0_0 .net/2u *"_ivl_86", 0 0, L_00000188d3dd5160;  1 drivers
L_00000188d3dd51a8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc4880_0 .net/2u *"_ivl_90", 6 0, L_00000188d3dd51a8;  1 drivers
v00000188d3dc4920_0 .net *"_ivl_92", 0 0, L_00000188d3dd3280;  1 drivers
L_00000188d3dd51f0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v00000188d3dc58c0_0 .net/2u *"_ivl_94", 6 0, L_00000188d3dd51f0;  1 drivers
v00000188d3dc49c0_0 .net *"_ivl_96", 0 0, L_00000188d3dd1d40;  1 drivers
v00000188d3dc4a60_0 .net *"_ivl_99", 0 0, L_00000188d3d44bb0;  1 drivers
v00000188d3dc4c40_0 .net "alu_op", 4 0, L_00000188d3dd0f80;  alias, 1 drivers
v00000188d3dc4ec0_0 .net "branch_sel", 1 0, L_00000188d3e31370;  alias, 1 drivers
v00000188d3dc73d0_0 .net "funct3", 2 0, L_00000188d3e32130;  1 drivers
v00000188d3dc6570_0 .net "funct7", 6 0, L_00000188d3e329f0;  1 drivers
v00000188d3dc7470_0 .net "imm_sel", 2 0, L_00000188d3e321d0;  alias, 1 drivers
v00000188d3dc6d90_0 .net "mem_read", 1 0, L_00000188d3e31a50;  alias, 1 drivers
v00000188d3dc76f0_0 .net "mem_write", 1 0, L_00000188d3e31f50;  alias, 1 drivers
v00000188d3dc6ed0_0 .net "opcode", 6 0, L_00000188d3e32090;  1 drivers
v00000188d3dc64d0_0 .net "reg_write_en", 0 0, L_00000188d3dd21a0;  alias, 1 drivers
v00000188d3dc7510_0 .net "use_imm", 0 0, L_00000188d3dd13e0;  alias, 1 drivers
v00000188d3dc7150_0 .net "write_back_sel", 1 0, L_00000188d3e31ff0;  alias, 1 drivers
L_00000188d3dd2ec0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd4c50;
L_00000188d3dd1fc0 .part L_00000188d3e329f0, 5, 1;
L_00000188d3dd0e40 .part L_00000188d3e329f0, 0, 1;
L_00000188d3dd1520 .concat [ 3 1 1 0], L_00000188d3e32130, L_00000188d3dd0e40, L_00000188d3dd1fc0;
L_00000188d3dd1660 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd4c98;
L_00000188d3dd24c0 .concat [ 3 2 0 0], L_00000188d3e32130, L_00000188d3dd4ce0;
L_00000188d3dd2b00 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd4d28;
L_00000188d3dd2ba0 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd4d70;
L_00000188d3dd1de0 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd4db8;
L_00000188d3dd2c40 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd4e48;
L_00000188d3dd2d80 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd4e90;
L_00000188d3dd2f60 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd4f20;
L_00000188d3dd2240 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd4f68;
L_00000188d3dd2380 .functor MUXZ 5, L_00000188d3dd4ff8, L_00000188d3dd4fb0, L_00000188d3d44fa0, C4<>;
L_00000188d3dd12a0 .functor MUXZ 5, L_00000188d3dd2380, L_00000188d3dd4ed8, L_00000188d3d43fe0, C4<>;
L_00000188d3dd0ee0 .functor MUXZ 5, L_00000188d3dd12a0, L_00000188d3dd4e00, L_00000188d3d449f0, C4<>;
L_00000188d3dd1ca0 .functor MUXZ 5, L_00000188d3dd5040, L_00000188d3dd0ee0, L_00000188d3dd2b00, C4<>;
L_00000188d3dd1340 .functor MUXZ 5, L_00000188d3dd1ca0, L_00000188d3dd24c0, L_00000188d3dd1660, C4<>;
L_00000188d3dd0f80 .delay 5 (3000,3000,3000) L_00000188d3dd0f80/d;
L_00000188d3dd0f80/d .functor MUXZ 5, L_00000188d3dd1340, L_00000188d3dd1520, L_00000188d3dd2ec0, C4<>;
L_00000188d3dd3140 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5088;
L_00000188d3dd15c0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd50d0;
L_00000188d3dd21a0 .delay 1 (3000,3000,3000) L_00000188d3dd21a0/d;
L_00000188d3dd21a0/d .functor MUXZ 1, L_00000188d3dd5160, L_00000188d3dd5118, L_00000188d3d43e90, C4<>;
L_00000188d3dd3280 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd51a8;
L_00000188d3dd1d40 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd51f0;
L_00000188d3dd3320 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5238;
L_00000188d3dd10c0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5280;
L_00000188d3dd13e0 .delay 1 (3000,3000,3000) L_00000188d3dd13e0/d;
L_00000188d3dd13e0/d .functor MUXZ 1, L_00000188d3dd5310, L_00000188d3dd52c8, L_00000188d3d44600, C4<>;
L_00000188d3dd1160 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5358;
L_00000188d3dd1700 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd53a0;
L_00000188d3dd2060 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd53e8;
L_00000188d3dd1980 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5478;
L_00000188d3dd17a0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5508;
L_00000188d3dd2100 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5598;
L_00000188d3dd22e0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd55e0;
L_00000188d3dd2420 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5670;
L_00000188d3dd2560 .functor MUXZ 3, L_00000188d3dd5700, L_00000188d3dd56b8, L_00000188d3dd2420, C4<>;
L_00000188d3e319b0 .functor MUXZ 3, L_00000188d3dd2560, L_00000188d3dd5628, L_00000188d3d43db0, C4<>;
L_00000188d3e31690 .functor MUXZ 3, L_00000188d3e319b0, L_00000188d3dd5550, L_00000188d3dd17a0, C4<>;
L_00000188d3e32450 .functor MUXZ 3, L_00000188d3e31690, L_00000188d3dd54c0, L_00000188d3dd1980, C4<>;
L_00000188d3e321d0 .delay 3 (2000,2000,2000) L_00000188d3e321d0/d;
L_00000188d3e321d0/d .functor MUXZ 3, L_00000188d3e32450, L_00000188d3dd5430, L_00000188d3d454e0, C4<>;
L_00000188d3e317d0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5748;
L_00000188d3e31f50 .delay 2 (2000,2000,2000) L_00000188d3e31f50/d;
L_00000188d3e31f50/d .functor MUXZ 2, L_00000188d3dd57d8, L_00000188d3dd5790, L_00000188d3e317d0, C4<>;
L_00000188d3e32950 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5820;
L_00000188d3e31a50 .delay 2 (2000,2000,2000) L_00000188d3e31a50/d;
L_00000188d3e31a50/d .functor MUXZ 2, L_00000188d3dd58b0, L_00000188d3dd5868, L_00000188d3e32950, C4<>;
L_00000188d3e310f0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd58f8;
L_00000188d3e314b0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5988;
L_00000188d3e326d0 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd59d0;
L_00000188d3e31550 .functor MUXZ 2, L_00000188d3dd5a60, L_00000188d3dd5a18, L_00000188d3d44c20, C4<>;
L_00000188d3e31ff0 .delay 2 (2000,2000,2000) L_00000188d3e31ff0/d;
L_00000188d3e31ff0/d .functor MUXZ 2, L_00000188d3e31550, L_00000188d3dd5940, L_00000188d3e310f0, C4<>;
L_00000188d3e31b90 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5aa8;
L_00000188d3e315f0 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd5af0;
L_00000188d3e324f0 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd5b38;
L_00000188d3e31410 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd5b80;
L_00000188d3e32590 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd5c10;
L_00000188d3e32630 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd5c58;
L_00000188d3e312d0 .cmp/eq 3, L_00000188d3e32130, L_00000188d3dd5ca0;
L_00000188d3e328b0 .functor MUXZ 2, L_00000188d3dd5d30, L_00000188d3dd5ce8, L_00000188d3d44360, C4<>;
L_00000188d3e32770 .functor MUXZ 2, L_00000188d3e328b0, L_00000188d3dd5bc8, L_00000188d3d44440, C4<>;
L_00000188d3e31c30 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5d78;
L_00000188d3e31730 .cmp/eq 7, L_00000188d3e32090, L_00000188d3dd5dc0;
L_00000188d3e32810 .functor MUXZ 2, L_00000188d3dd5e50, L_00000188d3dd5e08, L_00000188d3d43cd0, C4<>;
L_00000188d3e31370 .delay 2 (2000,2000,2000) L_00000188d3e31370/d;
L_00000188d3e31370/d .functor MUXZ 2, L_00000188d3e32810, L_00000188d3e32770, L_00000188d3e31b90, C4<>;
S_00000188d3c44ff0 .scope module, "data_mux" "mux_32b_4to1" 3 368, 8 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
L_00000188d3dd6438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dc7830_0 .net/2u *"_ivl_0", 1 0, L_00000188d3dd6438;  1 drivers
v00000188d3dc70b0_0 .net *"_ivl_10", 0 0, L_00000188d3e36660;  1 drivers
v00000188d3dc71f0_0 .net *"_ivl_12", 31 0, L_00000188d3e35120;  1 drivers
v00000188d3dc7290_0 .net *"_ivl_14", 31 0, L_00000188d3e351c0;  1 drivers
v00000188d3dc5b70_0 .net *"_ivl_2", 0 0, L_00000188d3e34f40;  1 drivers
L_00000188d3dd6480 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000188d3dc7330_0 .net/2u *"_ivl_4", 1 0, L_00000188d3dd6480;  1 drivers
v00000188d3dc67f0_0 .net *"_ivl_6", 0 0, L_00000188d3e358a0;  1 drivers
L_00000188d3dd64c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000188d3dc7790_0 .net/2u *"_ivl_8", 1 0, L_00000188d3dd64c8;  1 drivers
v00000188d3dc78d0_0 .net "in0", 31 0, v00000188d3dc8090_0;  alias, 1 drivers
v00000188d3dc6610_0 .net "in1", 31 0, v00000188d3dc7f50_0;  alias, 1 drivers
v00000188d3dc75b0_0 .net "in2", 31 0, v00000188d3dca250_0;  alias, 1 drivers
L_00000188d3dd6510 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3dc7010_0 .net "in3", 31 0, L_00000188d3dd6510;  1 drivers
v00000188d3dc7650_0 .net "out", 31 0, L_00000188d3e35260;  alias, 1 drivers
v00000188d3dc6070_0 .net "sel", 1 0, v00000188d3dca070_0;  alias, 1 drivers
L_00000188d3e34f40 .cmp/eq 2, v00000188d3dca070_0, L_00000188d3dd6438;
L_00000188d3e358a0 .cmp/eq 2, v00000188d3dca070_0, L_00000188d3dd6480;
L_00000188d3e36660 .cmp/eq 2, v00000188d3dca070_0, L_00000188d3dd64c8;
L_00000188d3e35120 .functor MUXZ 32, L_00000188d3dd6510, v00000188d3dca250_0, L_00000188d3e36660, C4<>;
L_00000188d3e351c0 .functor MUXZ 32, L_00000188d3e35120, v00000188d3dc7f50_0, L_00000188d3e358a0, C4<>;
L_00000188d3e35260 .delay 32 (1000,1000,1000) L_00000188d3e35260/d;
L_00000188d3e35260/d .functor MUXZ 32, L_00000188d3e351c0, v00000188d3dc8090_0, L_00000188d3e34f40, C4<>;
S_00000188d3c64d20 .scope module, "ex_ma_reg" "EX_MA_reg" 3 304, 9 10 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "IMMEDIATE";
    .port_info 4 /INPUT 2 "MEM_WRITE";
    .port_info 5 /INPUT 2 "MEM_READ";
    .port_info 6 /INPUT 2 "REG_WRITE_SEL";
    .port_info 7 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 8 /INPUT 1 "PC_SEL";
    .port_info 9 /INPUT 1 "CLK";
    .port_info 10 /INPUT 1 "RESET";
    .port_info 11 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 12 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 13 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 14 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 15 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 16 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 17 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 18 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
    .port_info 19 /OUTPUT 1 "OUT_PC_SEL";
v00000188d3dc7970_0 .net "ALU_RESULT", 31 0, v00000188d3d5e970_0;  alias, 1 drivers
v00000188d3dc7a10_0 .net "CLK", 0 0, v00000188d3dd3b40_0;  alias, 1 drivers
v00000188d3dc5c10_0 .net "DEST_REG", 4 0, v00000188d3dc8ef0_0;  alias, 1 drivers
v00000188d3dc5e90_0 .net "IMMEDIATE", 31 0, v00000188d3dca1b0_0;  alias, 1 drivers
v00000188d3dc5cb0_0 .net "MEM_READ", 1 0, v00000188d3dc9cb0_0;  alias, 1 drivers
v00000188d3dc66b0_0 .net "MEM_WRITE", 1 0, v00000188d3dc8770_0;  alias, 1 drivers
v00000188d3dc5f30_0 .var "OUT_ALU_RESULT", 31 0;
v00000188d3dc5d50_0 .var "OUT_DEST_REG", 4 0;
v00000188d3dc5df0_0 .var "OUT_IMMEDIATE", 31 0;
v00000188d3dc5fd0_0 .var "OUT_MEM_READ", 1 0;
v00000188d3dc6750_0 .var "OUT_MEM_WRITE", 1 0;
v00000188d3dc6110_0 .var "OUT_PC_PLUS_4", 31 0;
v00000188d3dc61b0_0 .var "OUT_PC_SEL", 0 0;
v00000188d3dc6250_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v00000188d3dc62f0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v00000188d3dc6390_0 .net "PC_PLUS_4", 31 0, v00000188d3dc92b0_0;  alias, 1 drivers
v00000188d3dc6430_0 .net "PC_SEL", 0 0, v00000188d3dbfdc0_0;  alias, 1 drivers
v00000188d3dc6890_0 .net "REG_WRITE_ENABLE", 0 0, v00000188d3dc9df0_0;  alias, 1 drivers
v00000188d3dc6930_0 .net "REG_WRITE_SEL", 1 0, v00000188d3dc9530_0;  alias, 1 drivers
v00000188d3dc69d0_0 .net "RESET", 0 0, v00000188d3dd0d00_0;  alias, 1 drivers
E_00000188d3d4c070 .event posedge, v00000188d3dc69d0_0, v00000188d3dc7a10_0;
S_00000188d3c64eb0 .scope module, "forwarding_unit" "forwarding_unit" 3 126, 10 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "rs1_data_id";
    .port_info 1 /INPUT 32 "rs2_data_id";
    .port_info 2 /INPUT 32 "alu_result_ex";
    .port_info 3 /INPUT 32 "alu_result_ma";
    .port_info 4 /INPUT 32 "reg_write_data_wb";
    .port_info 5 /INPUT 2 "forward_rs1";
    .port_info 6 /INPUT 2 "forward_rs2";
    .port_info 7 /OUTPUT 32 "rs1_data_forwarded";
    .port_info 8 /OUTPUT 32 "rs2_data_forwarded";
v00000188d3dc6b10_0 .net "alu_result_ex", 31 0, v00000188d3d5e970_0;  alias, 1 drivers
v00000188d3dc6bb0_0 .net "alu_result_ma", 31 0, v00000188d3dc5f30_0;  alias, 1 drivers
v00000188d3dc6c50_0 .net "forward_rs1", 1 0, v00000188d3dcac50_0;  alias, 1 drivers
v00000188d3dc6cf0_0 .net "forward_rs2", 1 0, v00000188d3dcb970_0;  alias, 1 drivers
v00000188d3dc6e30_0 .net "reg_write_data_wb", 31 0, L_00000188d3e35260;  alias, 1 drivers
v00000188d3dc6f70_0 .var "rs1_data_forwarded", 31 0;
v00000188d3dcb510_0 .net "rs1_data_id", 31 0, L_00000188d3d45470;  alias, 1 drivers
v00000188d3dca9d0_0 .var "rs2_data_forwarded", 31 0;
v00000188d3dcba10_0 .net "rs2_data_id", 31 0, L_00000188d3d45160;  alias, 1 drivers
E_00000188d3d4c1f0/0 .event anyedge, v00000188d3dc6c50_0, v00000188d3dcb510_0, v00000188d3d5e970_0, v00000188d3dc5f30_0;
E_00000188d3d4c1f0/1 .event anyedge, v00000188d3dc7650_0, v00000188d3dc6cf0_0, v00000188d3dcba10_0;
E_00000188d3d4c1f0 .event/or E_00000188d3d4c1f0/0, E_00000188d3d4c1f0/1;
S_00000188d3c88370 .scope module, "hazard_control_unit" "hazard_control_unit" 3 140, 11 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "stall_pipeline";
    .port_info 1 /INPUT 2 "branch_jump_ex";
    .port_info 2 /INPUT 1 "pc_sel_ex";
    .port_info 3 /OUTPUT 1 "if_id_enable";
    .port_info 4 /OUTPUT 1 "id_ex_enable";
    .port_info 5 /OUTPUT 1 "pc_enable";
    .port_info 6 /OUTPUT 1 "flush_if_id";
    .port_info 7 /OUTPUT 1 "flush_id_ex";
v00000188d3dca750_0 .net "branch_jump_ex", 1 0, v00000188d3dc8310_0;  alias, 1 drivers
v00000188d3dca430_0 .var "flush_id_ex", 0 0;
v00000188d3dcb330_0 .var "flush_if_id", 0 0;
v00000188d3dcb290_0 .var "id_ex_enable", 0 0;
v00000188d3dcb5b0_0 .var "if_id_enable", 0 0;
v00000188d3dcaa70_0 .var "pc_enable", 0 0;
v00000188d3dcae30_0 .net "pc_sel_ex", 0 0, v00000188d3dbfdc0_0;  alias, 1 drivers
v00000188d3dcab10_0 .net "stall_pipeline", 0 0, v00000188d3dca4d0_0;  alias, 1 drivers
E_00000188d3d4c4b0 .event anyedge, v00000188d3dcab10_0, v00000188d3dc19e0_0, v00000188d3dbfdc0_0;
S_00000188d3c88500 .scope module, "hazard_detection_unit" "hazard_detection_unit" 3 109, 12 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "rs1_id";
    .port_info 1 /INPUT 5 "rs2_id";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 5 "rd_ma";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_enable_ex";
    .port_info 6 /INPUT 1 "reg_write_enable_ma";
    .port_info 7 /INPUT 1 "reg_write_enable_wb";
    .port_info 8 /INPUT 1 "is_load_ex";
    .port_info 9 /OUTPUT 1 "stall_pipeline";
    .port_info 10 /OUTPUT 2 "forward_rs1";
    .port_info 11 /OUTPUT 2 "forward_rs2";
v00000188d3dcac50_0 .var "forward_rs1", 1 0;
v00000188d3dcb970_0 .var "forward_rs2", 1 0;
v00000188d3dcb010_0 .net "is_load_ex", 0 0, v00000188d3dc81d0_0;  alias, 1 drivers
v00000188d3dcb0b0_0 .net "rd_ex", 4 0, v00000188d3dc8ef0_0;  alias, 1 drivers
v00000188d3dcb150_0 .net "rd_ma", 4 0, v00000188d3dc5d50_0;  alias, 1 drivers
v00000188d3dcb470_0 .net "rd_wb", 4 0, v00000188d3dc8630_0;  alias, 1 drivers
v00000188d3dcb790_0 .net "reg_write_enable_ex", 0 0, v00000188d3dc9df0_0;  alias, 1 drivers
v00000188d3dcaf70_0 .net "reg_write_enable_ma", 0 0, v00000188d3dc6250_0;  alias, 1 drivers
v00000188d3dcb830_0 .net "reg_write_enable_wb", 0 0, v00000188d3dc9710_0;  alias, 1 drivers
v00000188d3dcacf0_0 .net "rs1_id", 4 0, L_00000188d3dd2920;  alias, 1 drivers
v00000188d3dcad90_0 .net "rs2_id", 4 0, L_00000188d3dd27e0;  alias, 1 drivers
v00000188d3dca4d0_0 .var "stall_pipeline", 0 0;
E_00000188d3d4c570/0 .event anyedge, v00000188d3dcacf0_0, v00000188d3dc5c10_0, v00000188d3dc5d50_0, v00000188d3dcb470_0;
E_00000188d3d4c570/1 .event anyedge, v00000188d3dc6890_0, v00000188d3dc6250_0, v00000188d3dcb830_0, v00000188d3dcad90_0;
E_00000188d3d4c570/2 .event anyedge, v00000188d3dcb010_0;
E_00000188d3d4c570 .event/or E_00000188d3d4c570/0, E_00000188d3d4c570/1, E_00000188d3d4c570/2;
S_00000188d3c95880 .scope autofunction.vec4.s2, "check_hazard" "check_hazard" 12 25, 12 25 0, S_00000188d3c88500;
 .timescale -9 -10;
; Variable check_hazard is vec4 return value of scope S_00000188d3c95880
v00000188d3dca930_0 .var "rd_ex", 4 0;
v00000188d3dcb650_0 .var "rd_ma", 4 0;
v00000188d3dcaed0_0 .var "rd_wb", 4 0;
v00000188d3dcabb0_0 .var "reg_write_enable_ex", 0 0;
v00000188d3dca390_0 .var "reg_write_enable_ma", 0 0;
v00000188d3dcb6f0_0 .var "reg_write_enable_wb", 0 0;
v00000188d3dcb3d0_0 .var "rs_addr", 4 0;
TD_hazard_test_with_memory.cpu_inst.hazard_detection_unit.check_hazard ;
    %load/vec4 v00000188d3dcb3d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000188d3dcabb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000188d3dcb3d0_0;
    %load/vec4 v00000188d3dca930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000188d3dca390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v00000188d3dcb3d0_0;
    %load/vec4 v00000188d3dcb650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000188d3dcb6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v00000188d3dcb3d0_0;
    %load/vec4 v00000188d3dcaed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
T_0.9 ;
T_0.6 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to check_hazard (store_vec4_to_lval)
T_0.1 ;
    %end;
S_00000188d3c95a10 .scope module, "id_ex_reg" "ID_EX_reg" 3 239, 13 9 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "DEST_REG";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 32 "READ_DATA1";
    .port_info 3 /INPUT 32 "READ_DATA2";
    .port_info 4 /INPUT 32 "IMMEDIATE";
    .port_info 5 /INPUT 5 "ALU_OP";
    .port_info 6 /INPUT 2 "BRANCH_JUMP";
    .port_info 7 /INPUT 1 "OP_SEL";
    .port_info 8 /INPUT 2 "MEM_WRITE";
    .port_info 9 /INPUT 2 "MEM_READ";
    .port_info 10 /INPUT 2 "REG_WRITE_SEL";
    .port_info 11 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 12 /INPUT 1 "IS_LOAD";
    .port_info 13 /INPUT 1 "CLK";
    .port_info 14 /INPUT 1 "RESET";
    .port_info 15 /INPUT 1 "ENABLE";
    .port_info 16 /INPUT 1 "FLUSH";
    .port_info 17 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 18 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 19 /OUTPUT 32 "OUT_READ_DATA1";
    .port_info 20 /OUTPUT 32 "OUT_READ_DATA2";
    .port_info 21 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 22 /OUTPUT 5 "OUT_ALU_OP";
    .port_info 23 /OUTPUT 2 "OUT_BRANCH_JUMP";
    .port_info 24 /OUTPUT 1 "OUT_OP_SEL";
    .port_info 25 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 26 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 27 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 28 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
    .port_info 29 /OUTPUT 1 "OUT_IS_LOAD";
v00000188d3dcb8d0_0 .net "ALU_OP", 4 0, L_00000188d3dd0f80;  alias, 1 drivers
v00000188d3dca570_0 .net "BRANCH_JUMP", 1 0, L_00000188d3e31370;  alias, 1 drivers
v00000188d3dca610_0 .net "CLK", 0 0, v00000188d3dd3b40_0;  alias, 1 drivers
v00000188d3dca6b0_0 .net "DEST_REG", 4 0, L_00000188d3e30e70;  1 drivers
v00000188d3dca7f0_0 .net "ENABLE", 0 0, v00000188d3dcb290_0;  alias, 1 drivers
v00000188d3dca890_0 .net "FLUSH", 0 0, v00000188d3dca430_0;  alias, 1 drivers
v00000188d3dc7d70_0 .net "IMMEDIATE", 31 0, v00000188d3dcce30_0;  alias, 1 drivers
v00000188d3dc89f0_0 .net "IS_LOAD", 0 0, o00000188d3d73958;  alias, 0 drivers
v00000188d3dc9490_0 .net "MEM_READ", 1 0, L_00000188d3e31a50;  alias, 1 drivers
v00000188d3dc8a90_0 .net "MEM_WRITE", 1 0, L_00000188d3e31f50;  alias, 1 drivers
v00000188d3dc8c70_0 .net "OP_SEL", 0 0, L_00000188d3dd13e0;  alias, 1 drivers
v00000188d3dc7c30_0 .var "OUT_ALU_OP", 4 0;
v00000188d3dc8310_0 .var "OUT_BRANCH_JUMP", 1 0;
v00000188d3dc8ef0_0 .var "OUT_DEST_REG", 4 0;
v00000188d3dca1b0_0 .var "OUT_IMMEDIATE", 31 0;
v00000188d3dc81d0_0 .var "OUT_IS_LOAD", 0 0;
v00000188d3dc9cb0_0 .var "OUT_MEM_READ", 1 0;
v00000188d3dc8770_0 .var "OUT_MEM_WRITE", 1 0;
v00000188d3dc8450_0 .var "OUT_OP_SEL", 0 0;
v00000188d3dc92b0_0 .var "OUT_PC_PLUS_4", 31 0;
v00000188d3dc7cd0_0 .var "OUT_READ_DATA1", 31 0;
v00000188d3dc8270_0 .var "OUT_READ_DATA2", 31 0;
v00000188d3dc9df0_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v00000188d3dc9530_0 .var "OUT_REG_WRITE_SEL", 1 0;
v00000188d3dc9d50_0 .net "PC_PLUS_4", 31 0, v00000188d3dc95d0_0;  alias, 1 drivers
v00000188d3dc7ff0_0 .net "READ_DATA1", 31 0, v00000188d3dc6f70_0;  alias, 1 drivers
v00000188d3dc7e10_0 .net "READ_DATA2", 31 0, v00000188d3dca9d0_0;  alias, 1 drivers
v00000188d3dc8f90_0 .net "REG_WRITE_ENABLE", 0 0, L_00000188d3dd21a0;  alias, 1 drivers
v00000188d3dc9170_0 .net "REG_WRITE_SEL", 1 0, L_00000188d3e31ff0;  alias, 1 drivers
v00000188d3dc83b0_0 .net "RESET", 0 0, v00000188d3dd0d00_0;  alias, 1 drivers
S_00000188d3c93560 .scope module, "if_id_reg" "IF_ID_reg" 3 185, 14 10 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "ENABLE";
    .port_info 5 /INPUT 1 "FLUSH";
    .port_info 6 /OUTPUT 32 "OUT_INSTRUCTION";
    .port_info 7 /OUTPUT 32 "OUT_PC_PLUS_4";
v00000188d3dc8950_0 .net "CLK", 0 0, v00000188d3dd3b40_0;  alias, 1 drivers
v00000188d3dc9e90_0 .net "ENABLE", 0 0, v00000188d3dcb5b0_0;  alias, 1 drivers
v00000188d3dc9f30_0 .net "FLUSH", 0 0, v00000188d3dcb330_0;  alias, 1 drivers
v00000188d3dc84f0_0 .net "INSTRUCTION", 31 0, L_00000188d3d440c0;  alias, 1 drivers
v00000188d3dc97b0_0 .var "OUT_INSTRUCTION", 31 0;
v00000188d3dc95d0_0 .var "OUT_PC_PLUS_4", 31 0;
v00000188d3dc9850_0 .net "PC_PLUS_4", 31 0, v00000188d3dca2f0_0;  alias, 1 drivers
v00000188d3dc8130_0 .net "RESET", 0 0, v00000188d3dd0d00_0;  alias, 1 drivers
S_00000188d3c3aa10 .scope module, "ma_wb_reg" "MA_WB_reg" 3 347, 15 9 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "DATA_OUT";
    .port_info 4 /INPUT 2 "REG_WRITE_SEL";
    .port_info 5 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RESET";
    .port_info 8 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 9 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 10 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 11 /OUTPUT 32 "OUT_DATA_OUT";
    .port_info 12 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 13 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v00000188d3dc9fd0_0 .net "ALU_RESULT", 31 0, v00000188d3dc5f30_0;  alias, 1 drivers
v00000188d3dc9670_0 .net "CLK", 0 0, v00000188d3dd3b40_0;  alias, 1 drivers
v00000188d3dc9ad0_0 .net "DATA_OUT", 31 0, L_00000188d3d44f30;  alias, 1 drivers
v00000188d3dc7eb0_0 .net "DEST_REG", 4 0, v00000188d3dc5d50_0;  alias, 1 drivers
v00000188d3dc7f50_0 .var "OUT_ALU_RESULT", 31 0;
v00000188d3dca250_0 .var "OUT_DATA_OUT", 31 0;
v00000188d3dc8630_0 .var "OUT_DEST_REG", 4 0;
v00000188d3dc8090_0 .var "OUT_PC_PLUS_4", 31 0;
v00000188d3dc9710_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v00000188d3dca070_0 .var "OUT_REG_WRITE_SEL", 1 0;
v00000188d3dc8590_0 .net "PC_PLUS_4", 31 0, L_00000188d3e34ea0;  alias, 1 drivers
v00000188d3dca110_0 .net "REG_WRITE_ENABLE", 0 0, v00000188d3dc6250_0;  alias, 1 drivers
v00000188d3dc7b90_0 .net "REG_WRITE_SEL", 1 0, v00000188d3dc62f0_0;  alias, 1 drivers
v00000188d3dc86d0_0 .net "RESET", 0 0, v00000188d3dd0d00_0;  alias, 1 drivers
S_00000188d3c3aba0 .scope module, "pc" "pc" 3 173, 16 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
v00000188d3dc8d10_0 .net "clk", 0 0, v00000188d3dd3b40_0;  alias, 1 drivers
v00000188d3dc9b70_0 .net "enable", 0 0, v00000188d3dcaa70_0;  alias, 1 drivers
v00000188d3dc88b0_0 .net "pc_in", 31 0, L_00000188d3dd26a0;  alias, 1 drivers
v00000188d3dca2f0_0 .var "pc_out", 31 0;
v00000188d3dc8b30_0 .net "reset", 0 0, v00000188d3dd0d00_0;  alias, 1 drivers
S_00000188d3c5f410 .scope module, "pc_adder" "pc_adder_32b" 3 167, 17 5 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_00000188d3dd4b78 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000188d3dc8810_0 .net/2u *"_ivl_0", 31 0, L_00000188d3dd4b78;  1 drivers
v00000188d3dc8bd0_0 .net "pc_in", 31 0, v00000188d3dca2f0_0;  alias, 1 drivers
v00000188d3dc9a30_0 .net "pc_out", 31 0, L_00000188d3dd29c0;  alias, 1 drivers
L_00000188d3dd29c0 .delay 32 (1000,1000,1000) L_00000188d3dd29c0/d;
L_00000188d3dd29c0/d .arith/sum 32, v00000188d3dca2f0_0, L_00000188d3dd4b78;
S_00000188d3dcc360 .scope module, "pc_adder_ma" "pc_adder_32b" 3 330, 17 5 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_00000188d3dd63a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000188d3dc9990_0 .net/2u *"_ivl_0", 31 0, L_00000188d3dd63a8;  1 drivers
v00000188d3dc8db0_0 .net "pc_in", 31 0, v00000188d3dc6110_0;  alias, 1 drivers
v00000188d3dc9c10_0 .net "pc_out", 31 0, L_00000188d3e34ea0;  alias, 1 drivers
L_00000188d3e34ea0 .delay 32 (1000,1000,1000) L_00000188d3e34ea0/d;
L_00000188d3e34ea0/d .arith/sum 32, v00000188d3dc6110_0, L_00000188d3dd63a8;
S_00000188d3dcc810 .scope module, "pc_mux" "mux_32b_2to1" 3 159, 5 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000188d3dc98f0_0 .net "in0", 31 0, L_00000188d3dd29c0;  alias, 1 drivers
v00000188d3dc8e50_0 .net "in1", 31 0, L_00000188d3e36980;  alias, 1 drivers
v00000188d3dc9030_0 .net "out", 31 0, L_00000188d3dd26a0;  alias, 1 drivers
v00000188d3dc90d0_0 .net "sel", 0 0, v00000188d3dc61b0_0;  alias, 1 drivers
L_00000188d3dd26a0 .delay 32 (1000,1000,1000) L_00000188d3dd26a0/d;
L_00000188d3dd26a0/d .functor MUXZ 32, L_00000188d3dd29c0, L_00000188d3e36980, v00000188d3dc61b0_0, C4<>;
S_00000188d3dcc4f0 .scope module, "pc_offset_adder" "adder_32b" 3 335, 18 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v00000188d3dc9210_0 .net *"_ivl_0", 31 0, L_00000188d3e35c60;  1 drivers
L_00000188d3dd63f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000188d3dc9350_0 .net/2u *"_ivl_2", 31 0, L_00000188d3dd63f0;  1 drivers
v00000188d3dc93f0_0 .net "a", 31 0, v00000188d3dc6110_0;  alias, 1 drivers
v00000188d3dcd830_0 .net "b", 31 0, v00000188d3dc5df0_0;  alias, 1 drivers
v00000188d3dcea50_0 .net "sum", 31 0, L_00000188d3e36980;  alias, 1 drivers
L_00000188d3e35c60 .arith/sum 32, v00000188d3dc6110_0, v00000188d3dc5df0_0;
L_00000188d3e36980 .arith/sum 32, L_00000188d3e35c60, L_00000188d3dd63f0;
S_00000188d3dcbeb0 .scope module, "reg_file" "reg_file" 3 200, 19 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "WRITE_DATA";
    .port_info 1 /OUTPUT 32 "DATA_OUT1";
    .port_info 2 /OUTPUT 32 "DATA_OUT2";
    .port_info 3 /INPUT 5 "WRITE_ADDR";
    .port_info 4 /INPUT 5 "OUT_ADDR1";
    .port_info 5 /INPUT 5 "OUT_ADDR2";
    .port_info 6 /INPUT 1 "WRITE_ENABLE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000188d3d45470/d .functor BUFZ 32, L_00000188d3dd1f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d45470 .delay 32 (2000,2000,2000) L_00000188d3d45470/d;
L_00000188d3d45160/d .functor BUFZ 32, L_00000188d3dd2880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000188d3d45160 .delay 32 (2000,2000,2000) L_00000188d3d45160/d;
v00000188d3dce550_0 .net "CLK", 0 0, v00000188d3dd3b40_0;  alias, 1 drivers
v00000188d3dcd470_0 .net "DATA_OUT1", 31 0, L_00000188d3d45470;  alias, 1 drivers
v00000188d3dcdb50_0 .net "DATA_OUT2", 31 0, L_00000188d3d45160;  alias, 1 drivers
v00000188d3dcd5b0_0 .net "OUT_ADDR1", 4 0, L_00000188d3dd2920;  alias, 1 drivers
v00000188d3dce2d0_0 .net "OUT_ADDR2", 4 0, L_00000188d3dd27e0;  alias, 1 drivers
v00000188d3dcd6f0 .array "REGISTERS", 0 31, 31 0;
v00000188d3dce730_0 .net "RESET", 0 0, v00000188d3dd0d00_0;  alias, 1 drivers
v00000188d3dce0f0_0 .net "WRITE_ADDR", 4 0, v00000188d3dc8630_0;  alias, 1 drivers
v00000188d3dccf70_0 .net "WRITE_DATA", 31 0, L_00000188d3e35260;  alias, 1 drivers
v00000188d3dcd790_0 .net "WRITE_ENABLE", 0 0, v00000188d3dc9710_0;  alias, 1 drivers
v00000188d3dce910_0 .net *"_ivl_0", 31 0, L_00000188d3dd1f20;  1 drivers
v00000188d3dcd8d0_0 .net *"_ivl_10", 6 0, L_00000188d3dd1c00;  1 drivers
L_00000188d3dd4c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dccd90_0 .net *"_ivl_13", 1 0, L_00000188d3dd4c08;  1 drivers
v00000188d3dce4b0_0 .net *"_ivl_2", 6 0, L_00000188d3dd2740;  1 drivers
L_00000188d3dd4bc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000188d3dcdbf0_0 .net *"_ivl_5", 1 0, L_00000188d3dd4bc0;  1 drivers
v00000188d3dcd510_0 .net *"_ivl_8", 31 0, L_00000188d3dd2880;  1 drivers
v00000188d3dccc50_0 .var/i "i", 31 0;
E_00000188d3d4ccb0 .event negedge, v00000188d3dc7a10_0;
L_00000188d3dd1f20 .array/port v00000188d3dcd6f0, L_00000188d3dd2740;
L_00000188d3dd2740 .concat [ 5 2 0 0], L_00000188d3dd2920, L_00000188d3dd4bc0;
L_00000188d3dd2880 .array/port v00000188d3dcd6f0, L_00000188d3dd1c00;
L_00000188d3dd1c00 .concat [ 5 2 0 0], L_00000188d3dd27e0, L_00000188d3dd4c08;
S_00000188d3dcc9a0 .scope module, "sign_extender" "sign_extender" 3 228, 20 3 0, S_00000188d3c34520;
 .timescale -9 -10;
    .port_info 0 /INPUT 25 "instr_25";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_out";
v00000188d3dcd650_0 .net *"_ivl_11", 0 0, L_00000188d3e31230;  1 drivers
v00000188d3dcecd0_0 .net *"_ivl_13", 5 0, L_00000188d3e32310;  1 drivers
v00000188d3dcd1f0_0 .net *"_ivl_15", 3 0, L_00000188d3e30bf0;  1 drivers
L_00000188d3dd5e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000188d3dcd290_0 .net/2u *"_ivl_16", 0 0, L_00000188d3dd5e98;  1 drivers
v00000188d3dcd970_0 .net *"_ivl_21", 19 0, L_00000188d3e31cd0;  1 drivers
L_00000188d3dd5ee0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000188d3dcd010_0 .net/2u *"_ivl_22", 11 0, L_00000188d3dd5ee0;  1 drivers
v00000188d3dcccf0_0 .net *"_ivl_27", 0 0, L_00000188d3e30c90;  1 drivers
v00000188d3dcdfb0_0 .net *"_ivl_29", 7 0, L_00000188d3e31190;  1 drivers
v00000188d3dce9b0_0 .net *"_ivl_3", 6 0, L_00000188d3e31910;  1 drivers
v00000188d3dcde70_0 .net *"_ivl_31", 0 0, L_00000188d3e31e10;  1 drivers
v00000188d3dcda10_0 .net *"_ivl_33", 9 0, L_00000188d3e31eb0;  1 drivers
L_00000188d3dd5f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000188d3dcf270_0 .net/2u *"_ivl_34", 0 0, L_00000188d3dd5f28;  1 drivers
v00000188d3dcdc90_0 .net *"_ivl_5", 4 0, L_00000188d3e32a90;  1 drivers
v00000188d3dce230_0 .net *"_ivl_9", 0 0, L_00000188d3e32270;  1 drivers
v00000188d3dce7d0_0 .net "imm_b", 12 0, L_00000188d3e323b0;  1 drivers
v00000188d3dcd330_0 .net "imm_i", 11 0, L_00000188d3e31870;  1 drivers
v00000188d3dcdf10_0 .net "imm_j", 20 0, L_00000188d3e30d30;  1 drivers
v00000188d3dcce30_0 .var "imm_out", 31 0;
v00000188d3dce370_0 .net "imm_s", 11 0, L_00000188d3e31af0;  1 drivers
v00000188d3dce690_0 .net "imm_sel", 2 0, L_00000188d3e321d0;  alias, 1 drivers
v00000188d3dcdab0_0 .net "imm_u", 31 0, L_00000188d3e31d70;  1 drivers
v00000188d3dce050_0 .net "instr_25", 24 0, L_00000188d3e30dd0;  1 drivers
E_00000188d3d4c6b0/0 .event anyedge, v00000188d3dc7470_0, v00000188d3dcd330_0, v00000188d3dce370_0, v00000188d3dce7d0_0;
E_00000188d3d4c6b0/1 .event anyedge, v00000188d3dcdab0_0, v00000188d3dcdf10_0;
E_00000188d3d4c6b0 .event/or E_00000188d3d4c6b0/0, E_00000188d3d4c6b0/1;
L_00000188d3e31870 .part L_00000188d3e30dd0, 13, 12;
L_00000188d3e31910 .part L_00000188d3e30dd0, 18, 7;
L_00000188d3e32a90 .part L_00000188d3e30dd0, 0, 5;
L_00000188d3e31af0 .concat [ 5 7 0 0], L_00000188d3e32a90, L_00000188d3e31910;
L_00000188d3e32270 .part L_00000188d3e30dd0, 24, 1;
L_00000188d3e31230 .part L_00000188d3e30dd0, 0, 1;
L_00000188d3e32310 .part L_00000188d3e30dd0, 18, 6;
L_00000188d3e30bf0 .part L_00000188d3e30dd0, 1, 4;
LS_00000188d3e323b0_0_0 .concat [ 1 4 6 1], L_00000188d3dd5e98, L_00000188d3e30bf0, L_00000188d3e32310, L_00000188d3e31230;
LS_00000188d3e323b0_0_4 .concat [ 1 0 0 0], L_00000188d3e32270;
L_00000188d3e323b0 .concat [ 12 1 0 0], LS_00000188d3e323b0_0_0, LS_00000188d3e323b0_0_4;
L_00000188d3e31cd0 .part L_00000188d3e30dd0, 5, 20;
L_00000188d3e31d70 .concat [ 12 20 0 0], L_00000188d3dd5ee0, L_00000188d3e31cd0;
L_00000188d3e30c90 .part L_00000188d3e30dd0, 24, 1;
L_00000188d3e31190 .part L_00000188d3e30dd0, 5, 8;
L_00000188d3e31e10 .part L_00000188d3e30dd0, 13, 1;
L_00000188d3e31eb0 .part L_00000188d3e30dd0, 14, 10;
LS_00000188d3e30d30_0_0 .concat [ 1 10 1 8], L_00000188d3dd5f28, L_00000188d3e31eb0, L_00000188d3e31e10, L_00000188d3e31190;
LS_00000188d3e30d30_0_4 .concat [ 1 0 0 0], L_00000188d3e30c90;
L_00000188d3e30d30 .concat [ 20 1 0 0], LS_00000188d3e30d30_0_0, LS_00000188d3e30d30_0_4;
S_00000188d3dcc040 .scope function.vec4.s32, "decode_instruction" "decode_instruction" 2 70, 2 70 0, S_00000188d3d63140;
 .timescale -9 -10;
; Variable decode_instruction is vec4 return value of scope S_00000188d3dcc040
v00000188d3dd4680_0 .var "instr", 31 0;
TD_hazard_test_with_memory.decode_instruction ;
    %load/vec4 v00000188d3dd4680_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %pushi/vec4 1852798830, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 1954115685, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to decode_instruction (store_vec4_to_lval)
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %end;
S_00000188d3dcc1d0 .scope function.vec4.s32, "get_forwarding_source" "get_forwarding_source" 2 151, 2 151 0, S_00000188d3d63140;
 .timescale -9 -10;
v00000188d3dd3780_0 .var "forward_signal", 1 0;
; Variable get_forwarding_source is vec4 return value of scope S_00000188d3dcc1d0
TD_hazard_test_with_memory.get_forwarding_source ;
    %load/vec4 v00000188d3dd3780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 1852798830, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 1315925605, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 1952540517, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 1952540517, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 1952540517, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_forwarding_source (store_vec4_to_lval)
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %end;
S_00000188d3dcbb90 .scope function.vec4.s32, "get_instruction_name" "get_instruction_name" 2 86, 2 86 0, S_00000188d3d63140;
 .timescale -9 -10;
; Variable get_instruction_name is vec4 return value of scope S_00000188d3dcbb90
v00000188d3dd4720_0 .var "instr", 31 0;
TD_hazard_test_with_memory.get_instruction_name ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %pushi/vec4 1313822542, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.33;
T_3.25 ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %jmp T_3.42;
T_3.34 ;
    %pushi/vec4 4277316, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.35 ;
    %pushi/vec4 5459020, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.36 ;
    %pushi/vec4 5459028, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.37 ;
    %pushi/vec4 1397511253, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.38 ;
    %pushi/vec4 5787474, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.39 ;
    %pushi/vec4 5460556, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 20306, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 4279876, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.26 ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %jmp T_3.51;
T_3.43 ;
    %pushi/vec4 1094992969, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.44 ;
    %pushi/vec4 1397511241, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.45 ;
    %pushi/vec4 1280592213, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.46 ;
    %pushi/vec4 1481593417, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.47 ;
    %pushi/vec4 5198409, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.48 ;
    %pushi/vec4 1095648329, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.49 ;
    %pushi/vec4 1397509193, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.51;
T_3.50 ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 7, 25, 6;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 1397902409, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 1397899593, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
T_3.53 ;
    %jmp T_3.51;
T_3.51 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.27 ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 19522, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 19528, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 19543, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 4997717, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 4999253, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.28 ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %jmp T_3.63;
T_3.60 ;
    %pushi/vec4 21314, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.63;
T_3.61 ;
    %pushi/vec4 21320, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 21335, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.63;
T_3.63 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.29 ;
    %load/vec4 v00000188d3dd4720_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %jmp T_3.70;
T_3.64 ;
    %pushi/vec4 4343121, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.65 ;
    %pushi/vec4 4345413, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.66 ;
    %pushi/vec4 4344916, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.67 ;
    %pushi/vec4 4343621, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.68 ;
    %pushi/vec4 1112298581, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.69 ;
    %pushi/vec4 1111967061, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.70;
T_3.70 ;
    %pop/vec4 1;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 4866380, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 1245793362, 0, 32; draw_string_vec4
    %ret/vec4 0, 0, 32;  Assign to get_instruction_name (store_vec4_to_lval)
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %end;
S_00000188d3dcc680 .scope function.vec4.s32, "get_phase_description" "get_phase_description" 2 165, 2 165 0, S_00000188d3d63140;
 .timescale -9 -10;
; Variable get_phase_description is vec4 return value of scope S_00000188d3dcc680
v00000188d3dd45e0_0 .var "pc", 31 0;
TD_hazard_test_with_memory.get_phase_description ;
    %load/vec4 v00000188d3dd45e0_0;
    %parti/s 30, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %pushi/vec4 1751216997, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.71 ;
    %pushi/vec4 1819633011, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.72 ;
    %pushi/vec4 1702065267, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.73 ;
    %pushi/vec4 2053206628, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.74 ;
    %pushi/vec4 1702127971, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.75 ;
    %pushi/vec4 1684631143, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.76 ;
    %pushi/vec4 2053206628, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.77 ;
    %pushi/vec4 1768910451, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.78 ;
    %pushi/vec4 1768910451, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_phase_description (store_vec4_to_lval)
    %jmp T_4.80;
T_4.80 ;
    %pop/vec4 1;
    %end;
    .scope S_00000188d3c88500;
T_5 ;
    %wait E_00000188d3d4c570;
    %alloc S_00000188d3c95880;
    %load/vec4 v00000188d3dcacf0_0;
    %load/vec4 v00000188d3dcb0b0_0;
    %load/vec4 v00000188d3dcb150_0;
    %load/vec4 v00000188d3dcb470_0;
    %load/vec4 v00000188d3dcb790_0;
    %load/vec4 v00000188d3dcaf70_0;
    %load/vec4 v00000188d3dcb830_0;
    %store/vec4 v00000188d3dcb6f0_0, 0, 1;
    %store/vec4 v00000188d3dca390_0, 0, 1;
    %store/vec4 v00000188d3dcabb0_0, 0, 1;
    %store/vec4 v00000188d3dcaed0_0, 0, 5;
    %store/vec4 v00000188d3dcb650_0, 0, 5;
    %store/vec4 v00000188d3dca930_0, 0, 5;
    %store/vec4 v00000188d3dcb3d0_0, 0, 5;
    %callf/vec4 TD_hazard_test_with_memory.cpu_inst.hazard_detection_unit.check_hazard, S_00000188d3c95880;
    %free S_00000188d3c95880;
    %store/vec4 v00000188d3dcac50_0, 0, 2;
    %alloc S_00000188d3c95880;
    %load/vec4 v00000188d3dcad90_0;
    %load/vec4 v00000188d3dcb0b0_0;
    %load/vec4 v00000188d3dcb150_0;
    %load/vec4 v00000188d3dcb470_0;
    %load/vec4 v00000188d3dcb790_0;
    %load/vec4 v00000188d3dcaf70_0;
    %load/vec4 v00000188d3dcb830_0;
    %store/vec4 v00000188d3dcb6f0_0, 0, 1;
    %store/vec4 v00000188d3dca390_0, 0, 1;
    %store/vec4 v00000188d3dcabb0_0, 0, 1;
    %store/vec4 v00000188d3dcaed0_0, 0, 5;
    %store/vec4 v00000188d3dcb650_0, 0, 5;
    %store/vec4 v00000188d3dca930_0, 0, 5;
    %store/vec4 v00000188d3dcb3d0_0, 0, 5;
    %callf/vec4 TD_hazard_test_with_memory.cpu_inst.hazard_detection_unit.check_hazard, S_00000188d3c95880;
    %free S_00000188d3c95880;
    %store/vec4 v00000188d3dcb970_0, 0, 2;
    %load/vec4 v00000188d3dcb010_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v00000188d3dcb0b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000188d3dcacf0_0;
    %load/vec4 v00000188d3dcb0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.4, 4;
    %load/vec4 v00000188d3dcad90_0;
    %load/vec4 v00000188d3dcb0b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dca4d0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dca4d0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000188d3c64eb0;
T_6 ;
    %wait E_00000188d3d4c1f0;
    %load/vec4 v00000188d3dc6c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v00000188d3dcb510_0;
    %store/vec4 v00000188d3dc6f70_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v00000188d3dcb510_0;
    %store/vec4 v00000188d3dc6f70_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v00000188d3dc6b10_0;
    %store/vec4 v00000188d3dc6f70_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v00000188d3dc6bb0_0;
    %store/vec4 v00000188d3dc6f70_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v00000188d3dc6e30_0;
    %store/vec4 v00000188d3dc6f70_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v00000188d3dc6cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %load/vec4 v00000188d3dcba10_0;
    %store/vec4 v00000188d3dca9d0_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000188d3dcba10_0;
    %store/vec4 v00000188d3dca9d0_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000188d3dc6b10_0;
    %store/vec4 v00000188d3dca9d0_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000188d3dc6bb0_0;
    %store/vec4 v00000188d3dca9d0_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000188d3dc6e30_0;
    %store/vec4 v00000188d3dca9d0_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000188d3c88370;
T_7 ;
    %wait E_00000188d3d4c4b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dcb5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dcb290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dcaa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dcb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dca430_0, 0, 1;
    %load/vec4 v00000188d3dcab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dcb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dcb290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dcaa70_0, 0, 1;
T_7.0 ;
    %load/vec4 v00000188d3dca750_0;
    %cmpi/ne 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v00000188d3dcae30_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dcb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dca430_0, 0, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000188d3c3aba0;
T_8 ;
    %wait E_00000188d3d4c070;
    %load/vec4 v00000188d3dc8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dca2f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000188d3dc9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %delay 2000, 0;
    %load/vec4 v00000188d3dc88b0_0;
    %assign/vec4 v00000188d3dca2f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000188d3c93560;
T_9 ;
    %wait E_00000188d3d4c070;
    %load/vec4 v00000188d3dc8130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc97b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc95d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000188d3dc9f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v00000188d3dc97b0_0, 0;
    %load/vec4 v00000188d3dc9850_0;
    %assign/vec4 v00000188d3dc95d0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000188d3dc9e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000188d3dc84f0_0;
    %assign/vec4 v00000188d3dc97b0_0, 0;
    %load/vec4 v00000188d3dc9850_0;
    %assign/vec4 v00000188d3dc95d0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000188d3dcbeb0;
T_10 ;
    %wait E_00000188d3d4ccb0;
    %load/vec4 v00000188d3dce730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188d3dccc50_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000188d3dccc50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000188d3dccc50_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v00000188d3dcd6f0, 0, 4;
    %load/vec4 v00000188d3dccc50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188d3dccc50_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000188d3dcd790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v00000188d3dce0f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000188d3dccf70_0;
    %load/vec4 v00000188d3dce0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v00000188d3dcd6f0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000188d3dcc9a0;
T_11 ;
    %wait E_00000188d3d4c6b0;
    %load/vec4 v00000188d3dce690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188d3dcce30_0, 0, 32;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v00000188d3dcd330_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v00000188d3dcd330_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000188d3dcce30_0, 0, 32;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v00000188d3dce370_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v00000188d3dce370_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000188d3dcce30_0, 0, 32;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v00000188d3dce7d0_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v00000188d3dce7d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000188d3dcce30_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v00000188d3dcdab0_0;
    %store/vec4 v00000188d3dcce30_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v00000188d3dcdf10_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v00000188d3dcdf10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000188d3dcce30_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000188d3c95a10;
T_12 ;
    %wait E_00000188d3d4c070;
    %load/vec4 v00000188d3dc83b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000188d3dc8ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc92b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc7cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc8270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dca1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000188d3dc7c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc8450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc8770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc9cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc9530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc81d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000188d3dca890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000188d3dc8ef0_0, 0;
    %load/vec4 v00000188d3dc9d50_0;
    %assign/vec4 v00000188d3dc92b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc7cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc8270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dca1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000188d3dc7c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc8450_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc8770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc9cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc9530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc9df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc81d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000188d3dca7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v00000188d3dca6b0_0;
    %assign/vec4 v00000188d3dc8ef0_0, 0;
    %load/vec4 v00000188d3dc9d50_0;
    %assign/vec4 v00000188d3dc92b0_0, 0;
    %load/vec4 v00000188d3dc7ff0_0;
    %assign/vec4 v00000188d3dc7cd0_0, 0;
    %load/vec4 v00000188d3dc7e10_0;
    %assign/vec4 v00000188d3dc8270_0, 0;
    %load/vec4 v00000188d3dc7d70_0;
    %assign/vec4 v00000188d3dca1b0_0, 0;
    %load/vec4 v00000188d3dcb8d0_0;
    %assign/vec4 v00000188d3dc7c30_0, 0;
    %load/vec4 v00000188d3dca570_0;
    %assign/vec4 v00000188d3dc8310_0, 0;
    %load/vec4 v00000188d3dc8c70_0;
    %assign/vec4 v00000188d3dc8450_0, 0;
    %load/vec4 v00000188d3dc8a90_0;
    %assign/vec4 v00000188d3dc8770_0, 0;
    %load/vec4 v00000188d3dc9490_0;
    %assign/vec4 v00000188d3dc9cb0_0, 0;
    %load/vec4 v00000188d3dc9170_0;
    %assign/vec4 v00000188d3dc9530_0, 0;
    %load/vec4 v00000188d3dc8f90_0;
    %assign/vec4 v00000188d3dc9df0_0, 0;
    %load/vec4 v00000188d3dc89f0_0;
    %assign/vec4 v00000188d3dc81d0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000188d3d6b210;
T_13 ;
    %wait E_00000188d3d4ce70;
    %load/vec4 v00000188d3d5fe10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.0 ;
    %load/vec4 v00000188d3d5f190_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.1 ;
    %load/vec4 v00000188d3dc02c0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.2 ;
    %load/vec4 v00000188d3d39fa0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.3 ;
    %load/vec4 v00000188d3dc04a0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.4 ;
    %load/vec4 v00000188d3dbfc80_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.5 ;
    %load/vec4 v00000188d3dbfb40_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.6 ;
    %load/vec4 v00000188d3dc0720_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.7 ;
    %load/vec4 v00000188d3dc0ea0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.8 ;
    %load/vec4 v00000188d3d38ce0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.9 ;
    %load/vec4 v00000188d3d5f230_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.10 ;
    %load/vec4 v00000188d3d5f410_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.11 ;
    %load/vec4 v00000188d3d5f4b0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.12 ;
    %load/vec4 v00000188d3d5f550_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.13 ;
    %load/vec4 v00000188d3d5f5f0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.14 ;
    %load/vec4 v00000188d3d5f2d0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.15 ;
    %load/vec4 v00000188d3d603b0_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.16 ;
    %load/vec4 v00000188d3d38d80_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.17 ;
    %load/vec4 v00000188d3d39c80_0;
    %store/vec4 v00000188d3d5e970_0, 0, 32;
    %jmp T_13.19;
T_13.19 ;
    %pop/vec4 1;
    %load/vec4 v00000188d3d5e970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3d5ee70_0, 0, 1;
    %jmp T_13.21;
T_13.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3d5ee70_0, 0, 1;
T_13.21 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000188d3d653c0;
T_14 ;
    %wait E_00000188d3d4c470;
    %load/vec4 v00000188d3dc19e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dbfdc0_0, 0, 1;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dbfdc0_0, 0, 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v00000188d3dc0b80_0;
    %store/vec4 v00000188d3dbfdc0_0, 0, 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v00000188d3dc0b80_0;
    %inv;
    %store/vec4 v00000188d3dbfdc0_0, 0, 1;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dbfdc0_0, 0, 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000188d3c64d20;
T_15 ;
    %wait E_00000188d3d4c070;
    %load/vec4 v00000188d3dc69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc5f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000188d3dc5d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc6110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc5df0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc6750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc5fd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dc62f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc6250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc61b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000188d3dc7970_0;
    %assign/vec4 v00000188d3dc5f30_0, 0;
    %load/vec4 v00000188d3dc5c10_0;
    %assign/vec4 v00000188d3dc5d50_0, 0;
    %load/vec4 v00000188d3dc6390_0;
    %assign/vec4 v00000188d3dc6110_0, 0;
    %load/vec4 v00000188d3dc5e90_0;
    %assign/vec4 v00000188d3dc5df0_0, 0;
    %load/vec4 v00000188d3dc66b0_0;
    %assign/vec4 v00000188d3dc6750_0, 0;
    %load/vec4 v00000188d3dc5cb0_0;
    %assign/vec4 v00000188d3dc5fd0_0, 0;
    %load/vec4 v00000188d3dc6930_0;
    %assign/vec4 v00000188d3dc62f0_0, 0;
    %load/vec4 v00000188d3dc6890_0;
    %assign/vec4 v00000188d3dc6250_0, 0;
    %load/vec4 v00000188d3dc6430_0;
    %assign/vec4 v00000188d3dc61b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000188d3c3aa10;
T_16 ;
    %wait E_00000188d3d4c070;
    %load/vec4 v00000188d3dc86d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc7f50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000188d3dc8630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dc8090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000188d3dca250_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000188d3dca070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000188d3dc9710_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000188d3dc9fd0_0;
    %assign/vec4 v00000188d3dc7f50_0, 0;
    %load/vec4 v00000188d3dc7eb0_0;
    %assign/vec4 v00000188d3dc8630_0, 0;
    %load/vec4 v00000188d3dc8590_0;
    %assign/vec4 v00000188d3dc8090_0, 0;
    %load/vec4 v00000188d3dc9ad0_0;
    %assign/vec4 v00000188d3dca250_0, 0;
    %load/vec4 v00000188d3dc7b90_0;
    %assign/vec4 v00000188d3dca070_0, 0;
    %load/vec4 v00000188d3dca110_0;
    %assign/vec4 v00000188d3dc9710_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000188d3d63140;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dd3b40_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v00000188d3dd3b40_0;
    %inv;
    %store/vec4 v00000188d3dd3b40_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_00000188d3d63140;
T_18 ;
    %wait E_00000188d3d4cb30;
    %load/vec4 v00000188d3dd0d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_func 2 185 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call 2 185 "$display", "=== Clock Cycle %0d ===", S<0,vec4,u64> {1 0 0};
    %load/vec4 v00000188d3dd1200_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v00000188d3dd1200_0;
    %store/vec4 v00000188d3dd4720_0, 0, 32;
    %callf/vec4 TD_hazard_test_with_memory.get_instruction_name, S_00000188d3dcbb90;
    %load/vec4 v00000188d3dd1200_0;
    %store/vec4 v00000188d3dd4680_0, 0, 32;
    %callf/vec4 TD_hazard_test_with_memory.decode_instruction, S_00000188d3dcc040;
    %vpi_call 2 189 "$display", "Instruction: %h (%s %s)", v00000188d3dd1200_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %vpi_call 2 190 "$display", "  rs1: x%0d, rs2: x%0d, rd: x%0d", &PV<v00000188d3dd1200_0, 15, 5>, &PV<v00000188d3dd1200_0, 20, 5>, &PV<v00000188d3dd1200_0, 7, 5> {0 0 0};
T_18.2 ;
    %load/vec4 v00000188d3dd3000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_18.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000188d3dd30a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
T_18.6;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 2 196 "$display", "Hazard Detection:" {0 0 0};
    %vpi_call 2 197 "$display", "  rs1_id: x%0d, rs2_id: x%0d", v00000188d3dd3000_0, v00000188d3dd30a0_0 {0 0 0};
    %load/vec4 v00000188d3dd2600_0;
    %store/vec4 v00000188d3dd3780_0, 0, 2;
    %callf/vec4 TD_hazard_test_with_memory.get_forwarding_source, S_00000188d3dcc1d0;
    %vpi_call 2 198 "$display", "  Forward rs1: %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000188d3dd1b60_0;
    %store/vec4 v00000188d3dd3780_0, 0, 2;
    %callf/vec4 TD_hazard_test_with_memory.get_forwarding_source, S_00000188d3dcc1d0;
    %vpi_call 2 199 "$display", "  Forward rs2: %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000188d3dd2600_0;
    %cmpi/ne 0, 0, 2;
    %jmp/1 T_18.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000188d3dd1b60_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 4, 8;
T_18.9;
    %jmp/0xz  T_18.7, 4;
    %vpi_call 2 202 "$display", "  *** DATA HAZARD DETECTED - FORWARDING ACTIVATED ***" {0 0 0};
T_18.7 ;
T_18.4 ;
    %vpi_call 2 207 "$display", "Pipeline Control:" {0 0 0};
    %vpi_call 2 208 "$display", "  Stall: %b, IF/ID Enable: %b, ID/EX Enable: %b, PC Enable: %b", v00000188d3dd18e0_0, v00000188d3dd1ac0_0, v00000188d3dd1840_0, v00000188d3dd1480_0 {0 0 0};
    %vpi_call 2 210 "$display", "  Flush IF/ID: %b, Flush ID/EX: %b", v00000188d3dd2a60_0, v00000188d3dd31e0_0 {0 0 0};
    %load/vec4 v00000188d3dd18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %vpi_call 2 213 "$display", "  *** PIPELINE STALLED - Load-Use Hazard ***" {0 0 0};
T_18.10 ;
    %load/vec4 v00000188d3dd2a60_0;
    %flag_set/vec4 8;
    %jmp/1 T_18.14, 8;
    %load/vec4 v00000188d3dd31e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.14;
    %jmp/0xz  T_18.12, 8;
    %vpi_call 2 217 "$display", "  *** PIPELINE FLUSHED - Control Hazard ***" {0 0 0};
T_18.12 ;
    %vpi_call 2 220 "$display", "\000" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000188d3d63140;
T_19 ;
    %vpi_call 2 226 "$display", "=== RV32IM Pipeline Hazard Test with Memory File ===" {0 0 0};
    %vpi_call 2 227 "$display", "Loading instructions from imem_with_hazard.mem..." {0 0 0};
    %vpi_call 2 228 "$display", "\000" {0 0 0};
    %vpi_call 2 233 "$readmemh", "output/control_hazard_branch.mem", v00000188d3dd0c60 {0 0 0};
    %pushi/vec4 170, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 187, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 204, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 221, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 238, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 273, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 290, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 307, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 324, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 341, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 358, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 375, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 392, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 409, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 426, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000188d3dd3e60, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000188d3dd0d00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000188d3dd0d00_0, 0, 1;
    %vpi_call 2 259 "$display", "Reset completed. Starting hazard tests with memory file..." {0 0 0};
    %vpi_call 2 260 "$display", "\000" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 265 "$display", "=== Hazard Test with Memory File Completed ===" {0 0 0};
    %vpi_call 2 266 "$display", "Check the output above to verify hazard detection and resolution." {0 0 0};
    %vpi_call 2 267 "$display", "Expected final register values:" {0 0 0};
    %vpi_call 2 268 "$display", "  x1=10, x2=20, x3=30, x4=40, x5=50" {0 0 0};
    %vpi_call 2 269 "$display", "  x6=30, x7=60, x8=100, x9=150" {0 0 0};
    %vpi_call 2 270 "$display", "  x10=0xAA, x11=0xAA+20, x12=130, x13=330" {0 0 0};
    %vpi_call 2 271 "$display", "  x14=480, x15=580, x16=640, x17=1280, x18=2560" {0 0 0};
    %vpi_call 2 272 "$display", "  x19=100, x20=100, x22=200" {0 0 0};
    %vpi_call 2 273 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000188d3d63140;
T_20 ;
    %vpi_call 2 279 "$dumpfile", "hazard_test_with_memory.vcd" {0 0 0};
    %vpi_call 2 280 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000188d3d63140 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000188d3dd0bc0_0, 0, 32;
T_20.0 ;
    %load/vec4 v00000188d3dd0bc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.1, 5;
    %vpi_call 2 282 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000188d3dcd6f0, v00000188d3dd0bc0_0 > {0 0 0};
    %load/vec4 v00000188d3dd0bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000188d3dd0bc0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %delay 300000, 0;
    %vpi_call 2 285 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "hazard_test_with_memory.v";
    "./cpu.v";
    "./3_EX_STAGE/alu.v";
    "./muxes/mux_32b_2to1.v";
    "./3_EX_STAGE/branch_selector.v";
    "./2_ID_RF_STAGE/control_unit.v";
    "./muxes/mux_32b_4to1.v";
    "./Pipeline_REG_Modules/EX_MA_REG/EX_MA_reg.v";
    "./hazard_handling/forwarding_unit.v";
    "./hazard_handling/hazard_control_unit.v";
    "./hazard_handling/hazard_detection_unit.v";
    "./Pipeline_REG_Modules/ID_EX_REG/ID_EX_reg.v";
    "./Pipeline_REG_Modules/IF_ID_REG/IF_ID_reg.v";
    "./Pipeline_REG_Modules/MA_WB_REG/MA_WB_reg.v";
    "./1_IF_STAGE/pc.v";
    "./adders/pc_adder_32b.v";
    "./adders/adder_32b.v";
    "./2_ID_RF_STAGE/reg_file.v";
    "./2_ID_RF_STAGE/sign_extender.v";
