// Seed: 67028215
module module_0;
  parameter id_1 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    output wor id_15,
    output logic id_16
);
  wire id_18;
  module_0 modCall_1 ();
  always_latch id_16 <= -1;
endmodule
