
BUTTON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d48  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e54  08002e54  00012e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e78  08002e78  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08002e78  08002e78  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e78  08002e78  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e78  08002e78  00012e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e7c  08002e7c  00012e7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08002e80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000064  08002ee4  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08002ee4  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009331  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a47  00000000  00000000  000293be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002ae08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002b858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a88  00000000  00000000  0002c1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b2d5  00000000  00000000  00042c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082542  00000000  00000000  0004df1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d045f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002940  00000000  00000000  000d04b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e3c 	.word	0x08002e3c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08002e3c 	.word	0x08002e3c

0800014c <keyProcessing>:
int keyRegPast[NUM_OF_BUTTONS] = {INITIAL_BUTTON_STATE, INITIAL_BUTTON_STATE, INITIAL_BUTTON_STATE};

int timerForKeyPress[NUM_OF_BUTTONS] = {TIME_PRESS, TIME_PRESS, TIME_PRESS};
int mode = 1;

void keyProcessing(int num){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	switch(num){
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b02      	cmp	r3, #2
 8000158:	f000 80ab 	beq.w	80002b2 <keyProcessing+0x166>
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	2b02      	cmp	r3, #2
 8000160:	f300 80c9 	bgt.w	80002f6 <keyProcessing+0x1aa>
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b00      	cmp	r3, #0
 8000168:	d003      	beq.n	8000172 <keyProcessing+0x26>
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	2b01      	cmp	r3, #1
 800016e:	d060      	beq.n	8000232 <keyProcessing+0xe6>
		default:
			break;
		}
		break;
	default:
		break;
 8000170:	e0c1      	b.n	80002f6 <keyProcessing+0x1aa>
		switch(mode){
 8000172:	4b63      	ldr	r3, [pc, #396]	; (8000300 <keyProcessing+0x1b4>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	3b01      	subs	r3, #1
 8000178:	2b03      	cmp	r3, #3
 800017a:	d855      	bhi.n	8000228 <keyProcessing+0xdc>
 800017c:	a201      	add	r2, pc, #4	; (adr r2, 8000184 <keyProcessing+0x38>)
 800017e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000182:	bf00      	nop
 8000184:	08000195 	.word	0x08000195
 8000188:	080001b9 	.word	0x080001b9
 800018c:	080001dd 	.word	0x080001dd
 8000190:	08000201 	.word	0x08000201
			mode = 2;
 8000194:	4b5a      	ldr	r3, [pc, #360]	; (8000300 <keyProcessing+0x1b4>)
 8000196:	2202      	movs	r2, #2
 8000198:	601a      	str	r2, [r3, #0]
			timeRedBuffer = timeRed;
 800019a:	4b5a      	ldr	r3, [pc, #360]	; (8000304 <keyProcessing+0x1b8>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	4a5a      	ldr	r2, [pc, #360]	; (8000308 <keyProcessing+0x1bc>)
 80001a0:	6013      	str	r3, [r2, #0]
			timeAmberBuffer = timeAmber;
 80001a2:	4b5a      	ldr	r3, [pc, #360]	; (800030c <keyProcessing+0x1c0>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	4a5a      	ldr	r2, [pc, #360]	; (8000310 <keyProcessing+0x1c4>)
 80001a8:	6013      	str	r3, [r2, #0]
			timeGreenBuffer = timeGreen;
 80001aa:	4b5a      	ldr	r3, [pc, #360]	; (8000314 <keyProcessing+0x1c8>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a5a      	ldr	r2, [pc, #360]	; (8000318 <keyProcessing+0x1cc>)
 80001b0:	6013      	str	r3, [r2, #0]
			disableAllLeds();
 80001b2:	f001 f80d 	bl	80011d0 <disableAllLeds>
			break;
 80001b6:	e03b      	b.n	8000230 <keyProcessing+0xe4>
			mode = 3;
 80001b8:	4b51      	ldr	r3, [pc, #324]	; (8000300 <keyProcessing+0x1b4>)
 80001ba:	2203      	movs	r2, #3
 80001bc:	601a      	str	r2, [r3, #0]
			timeRedBuffer = timeRed;
 80001be:	4b51      	ldr	r3, [pc, #324]	; (8000304 <keyProcessing+0x1b8>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a51      	ldr	r2, [pc, #324]	; (8000308 <keyProcessing+0x1bc>)
 80001c4:	6013      	str	r3, [r2, #0]
			timeAmberBuffer = timeAmber;
 80001c6:	4b51      	ldr	r3, [pc, #324]	; (800030c <keyProcessing+0x1c0>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	4a51      	ldr	r2, [pc, #324]	; (8000310 <keyProcessing+0x1c4>)
 80001cc:	6013      	str	r3, [r2, #0]
			timeGreenBuffer = timeGreen;
 80001ce:	4b51      	ldr	r3, [pc, #324]	; (8000314 <keyProcessing+0x1c8>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	4a51      	ldr	r2, [pc, #324]	; (8000318 <keyProcessing+0x1cc>)
 80001d4:	6013      	str	r3, [r2, #0]
			disableAllLeds();
 80001d6:	f000 fffb 	bl	80011d0 <disableAllLeds>
			break;
 80001da:	e029      	b.n	8000230 <keyProcessing+0xe4>
			mode = 4;
 80001dc:	4b48      	ldr	r3, [pc, #288]	; (8000300 <keyProcessing+0x1b4>)
 80001de:	2204      	movs	r2, #4
 80001e0:	601a      	str	r2, [r3, #0]
			timeRedBuffer = timeRed;
 80001e2:	4b48      	ldr	r3, [pc, #288]	; (8000304 <keyProcessing+0x1b8>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4a48      	ldr	r2, [pc, #288]	; (8000308 <keyProcessing+0x1bc>)
 80001e8:	6013      	str	r3, [r2, #0]
			timeAmberBuffer = timeAmber;
 80001ea:	4b48      	ldr	r3, [pc, #288]	; (800030c <keyProcessing+0x1c0>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a48      	ldr	r2, [pc, #288]	; (8000310 <keyProcessing+0x1c4>)
 80001f0:	6013      	str	r3, [r2, #0]
			timeGreenBuffer = timeGreen;
 80001f2:	4b48      	ldr	r3, [pc, #288]	; (8000314 <keyProcessing+0x1c8>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a48      	ldr	r2, [pc, #288]	; (8000318 <keyProcessing+0x1cc>)
 80001f8:	6013      	str	r3, [r2, #0]
			disableAllLeds();
 80001fa:	f000 ffe9 	bl	80011d0 <disableAllLeds>
			break;
 80001fe:	e017      	b.n	8000230 <keyProcessing+0xe4>
			mode = 1;
 8000200:	4b3f      	ldr	r3, [pc, #252]	; (8000300 <keyProcessing+0x1b4>)
 8000202:	2201      	movs	r2, #1
 8000204:	601a      	str	r2, [r3, #0]
			timeRedBuffer = timeRed;
 8000206:	4b3f      	ldr	r3, [pc, #252]	; (8000304 <keyProcessing+0x1b8>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	4a3f      	ldr	r2, [pc, #252]	; (8000308 <keyProcessing+0x1bc>)
 800020c:	6013      	str	r3, [r2, #0]
			timeAmberBuffer = timeAmber;
 800020e:	4b3f      	ldr	r3, [pc, #252]	; (800030c <keyProcessing+0x1c0>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a3f      	ldr	r2, [pc, #252]	; (8000310 <keyProcessing+0x1c4>)
 8000214:	6013      	str	r3, [r2, #0]
			timeGreenBuffer = timeGreen;
 8000216:	4b3f      	ldr	r3, [pc, #252]	; (8000314 <keyProcessing+0x1c8>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a3f      	ldr	r2, [pc, #252]	; (8000318 <keyProcessing+0x1cc>)
 800021c:	6013      	str	r3, [r2, #0]
			disableAllLeds();
 800021e:	f000 ffd7 	bl	80011d0 <disableAllLeds>
			INIT_MODE();
 8000222:	f000 fff9 	bl	8001218 <INIT_MODE>
			break;
 8000226:	e003      	b.n	8000230 <keyProcessing+0xe4>
			mode = 1;
 8000228:	4b35      	ldr	r3, [pc, #212]	; (8000300 <keyProcessing+0x1b4>)
 800022a:	2201      	movs	r2, #1
 800022c:	601a      	str	r2, [r3, #0]
			break;
 800022e:	bf00      	nop
		break;
 8000230:	e062      	b.n	80002f8 <keyProcessing+0x1ac>
		switch(mode){
 8000232:	4b33      	ldr	r3, [pc, #204]	; (8000300 <keyProcessing+0x1b4>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	3b01      	subs	r3, #1
 8000238:	2b03      	cmp	r3, #3
 800023a:	d832      	bhi.n	80002a2 <keyProcessing+0x156>
 800023c:	a201      	add	r2, pc, #4	; (adr r2, 8000244 <keyProcessing+0xf8>)
 800023e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000242:	bf00      	nop
 8000244:	080002a3 	.word	0x080002a3
 8000248:	08000255 	.word	0x08000255
 800024c:	0800026f 	.word	0x0800026f
 8000250:	08000289 	.word	0x08000289
			timeRedBuffer++;
 8000254:	4b2c      	ldr	r3, [pc, #176]	; (8000308 <keyProcessing+0x1bc>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	3301      	adds	r3, #1
 800025a:	4a2b      	ldr	r2, [pc, #172]	; (8000308 <keyProcessing+0x1bc>)
 800025c:	6013      	str	r3, [r2, #0]
			if (timeRedBuffer > 99){
 800025e:	4b2a      	ldr	r3, [pc, #168]	; (8000308 <keyProcessing+0x1bc>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b63      	cmp	r3, #99	; 0x63
 8000264:	dd1f      	ble.n	80002a6 <keyProcessing+0x15a>
				timeRedBuffer = 1;
 8000266:	4b28      	ldr	r3, [pc, #160]	; (8000308 <keyProcessing+0x1bc>)
 8000268:	2201      	movs	r2, #1
 800026a:	601a      	str	r2, [r3, #0]
			break;
 800026c:	e01b      	b.n	80002a6 <keyProcessing+0x15a>
			timeAmberBuffer++;
 800026e:	4b28      	ldr	r3, [pc, #160]	; (8000310 <keyProcessing+0x1c4>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	3301      	adds	r3, #1
 8000274:	4a26      	ldr	r2, [pc, #152]	; (8000310 <keyProcessing+0x1c4>)
 8000276:	6013      	str	r3, [r2, #0]
			if (timeAmberBuffer > 99){
 8000278:	4b25      	ldr	r3, [pc, #148]	; (8000310 <keyProcessing+0x1c4>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2b63      	cmp	r3, #99	; 0x63
 800027e:	dd14      	ble.n	80002aa <keyProcessing+0x15e>
				timeAmberBuffer = 1;
 8000280:	4b23      	ldr	r3, [pc, #140]	; (8000310 <keyProcessing+0x1c4>)
 8000282:	2201      	movs	r2, #1
 8000284:	601a      	str	r2, [r3, #0]
			break;
 8000286:	e010      	b.n	80002aa <keyProcessing+0x15e>
			timeGreenBuffer++;
 8000288:	4b23      	ldr	r3, [pc, #140]	; (8000318 <keyProcessing+0x1cc>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	4a22      	ldr	r2, [pc, #136]	; (8000318 <keyProcessing+0x1cc>)
 8000290:	6013      	str	r3, [r2, #0]
			if (timeGreenBuffer > 99){
 8000292:	4b21      	ldr	r3, [pc, #132]	; (8000318 <keyProcessing+0x1cc>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	2b63      	cmp	r3, #99	; 0x63
 8000298:	dd09      	ble.n	80002ae <keyProcessing+0x162>
				timeGreenBuffer = 1;
 800029a:	4b1f      	ldr	r3, [pc, #124]	; (8000318 <keyProcessing+0x1cc>)
 800029c:	2201      	movs	r2, #1
 800029e:	601a      	str	r2, [r3, #0]
			break;
 80002a0:	e005      	b.n	80002ae <keyProcessing+0x162>
			break;
 80002a2:	bf00      	nop
 80002a4:	e028      	b.n	80002f8 <keyProcessing+0x1ac>
			break;
 80002a6:	bf00      	nop
 80002a8:	e026      	b.n	80002f8 <keyProcessing+0x1ac>
			break;
 80002aa:	bf00      	nop
 80002ac:	e024      	b.n	80002f8 <keyProcessing+0x1ac>
			break;
 80002ae:	bf00      	nop
		break;
 80002b0:	e022      	b.n	80002f8 <keyProcessing+0x1ac>
		switch(mode){
 80002b2:	4b13      	ldr	r3, [pc, #76]	; (8000300 <keyProcessing+0x1b4>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	3b01      	subs	r3, #1
 80002b8:	2b03      	cmp	r3, #3
 80002ba:	d81a      	bhi.n	80002f2 <keyProcessing+0x1a6>
 80002bc:	a201      	add	r2, pc, #4	; (adr r2, 80002c4 <keyProcessing+0x178>)
 80002be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002c2:	bf00      	nop
 80002c4:	080002f3 	.word	0x080002f3
 80002c8:	080002d5 	.word	0x080002d5
 80002cc:	080002df 	.word	0x080002df
 80002d0:	080002e9 	.word	0x080002e9
			timeRed = timeRedBuffer;
 80002d4:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <keyProcessing+0x1bc>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a0a      	ldr	r2, [pc, #40]	; (8000304 <keyProcessing+0x1b8>)
 80002da:	6013      	str	r3, [r2, #0]
			break;
 80002dc:	e00a      	b.n	80002f4 <keyProcessing+0x1a8>
			timeAmber = timeAmberBuffer;
 80002de:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <keyProcessing+0x1c4>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	4a0a      	ldr	r2, [pc, #40]	; (800030c <keyProcessing+0x1c0>)
 80002e4:	6013      	str	r3, [r2, #0]
			break;
 80002e6:	e005      	b.n	80002f4 <keyProcessing+0x1a8>
			timeGreen = timeGreenBuffer;
 80002e8:	4b0b      	ldr	r3, [pc, #44]	; (8000318 <keyProcessing+0x1cc>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	4a09      	ldr	r2, [pc, #36]	; (8000314 <keyProcessing+0x1c8>)
 80002ee:	6013      	str	r3, [r2, #0]
			break;
 80002f0:	e000      	b.n	80002f4 <keyProcessing+0x1a8>
			break;
 80002f2:	bf00      	nop
		break;
 80002f4:	e000      	b.n	80002f8 <keyProcessing+0x1ac>
		break;
 80002f6:	bf00      	nop
	}
}
 80002f8:	bf00      	nop
 80002fa:	3708      	adds	r7, #8
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	2000003c 	.word	0x2000003c
 8000304:	20000040 	.word	0x20000040
 8000308:	2000004c 	.word	0x2000004c
 800030c:	20000044 	.word	0x20000044
 8000310:	20000050 	.word	0x20000050
 8000314:	20000048 	.word	0x20000048
 8000318:	20000054 	.word	0x20000054

0800031c <keyHoldProcessing>:

void keyHoldProcessing(int num){
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
	keyProcessing(num);
 8000324:	6878      	ldr	r0, [r7, #4]
 8000326:	f7ff ff11 	bl	800014c <keyProcessing>
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
	...

08000334 <getKeyInput>:

void getKeyInput(){
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_OF_BUTTONS; i++){
 800033a:	2300      	movs	r3, #0
 800033c:	607b      	str	r3, [r7, #4]
 800033e:	e08e      	b.n	800045e <getKeyInput+0x12a>
		keyReg0[i] = keyReg1[i];
 8000340:	4a4b      	ldr	r2, [pc, #300]	; (8000470 <getKeyInput+0x13c>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000348:	494a      	ldr	r1, [pc, #296]	; (8000474 <getKeyInput+0x140>)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg2[i];
 8000350:	4a49      	ldr	r2, [pc, #292]	; (8000478 <getKeyInput+0x144>)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000358:	4945      	ldr	r1, [pc, #276]	; (8000470 <getKeyInput+0x13c>)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (i == 0) {
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	2b00      	cmp	r3, #0
 8000364:	d10a      	bne.n	800037c <getKeyInput+0x48>
			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 8000366:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800036a:	4844      	ldr	r0, [pc, #272]	; (800047c <getKeyInput+0x148>)
 800036c:	f001 fd2e 	bl	8001dcc <HAL_GPIO_ReadPin>
 8000370:	4603      	mov	r3, r0
 8000372:	4619      	mov	r1, r3
 8000374:	4a40      	ldr	r2, [pc, #256]	; (8000478 <getKeyInput+0x144>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if (i == 1){
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	2b01      	cmp	r3, #1
 8000380:	d10a      	bne.n	8000398 <getKeyInput+0x64>
			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 8000382:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000386:	483d      	ldr	r0, [pc, #244]	; (800047c <getKeyInput+0x148>)
 8000388:	f001 fd20 	bl	8001dcc <HAL_GPIO_ReadPin>
 800038c:	4603      	mov	r3, r0
 800038e:	4619      	mov	r1, r3
 8000390:	4a39      	ldr	r2, [pc, #228]	; (8000478 <getKeyInput+0x144>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if (i == 2){
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2b02      	cmp	r3, #2
 800039c:	d10a      	bne.n	80003b4 <getKeyInput+0x80>
			keyReg2[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 800039e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003a2:	4836      	ldr	r0, [pc, #216]	; (800047c <getKeyInput+0x148>)
 80003a4:	f001 fd12 	bl	8001dcc <HAL_GPIO_ReadPin>
 80003a8:	4603      	mov	r3, r0
 80003aa:	4619      	mov	r1, r3
 80003ac:	4a32      	ldr	r2, [pc, #200]	; (8000478 <getKeyInput+0x144>)
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if ((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i])) { // stable input
 80003b4:	4a2f      	ldr	r2, [pc, #188]	; (8000474 <getKeyInput+0x140>)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003bc:	492c      	ldr	r1, [pc, #176]	; (8000470 <getKeyInput+0x13c>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80003c4:	429a      	cmp	r2, r3
 80003c6:	d147      	bne.n	8000458 <getKeyInput+0x124>
 80003c8:	4a29      	ldr	r2, [pc, #164]	; (8000470 <getKeyInput+0x13c>)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003d0:	4929      	ldr	r1, [pc, #164]	; (8000478 <getKeyInput+0x144>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80003d8:	429a      	cmp	r2, r3
 80003da:	d13d      	bne.n	8000458 <getKeyInput+0x124>
			if (keyRegPast[i] != keyReg2[i]){ // press and release
 80003dc:	4a28      	ldr	r2, [pc, #160]	; (8000480 <getKeyInput+0x14c>)
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003e4:	4924      	ldr	r1, [pc, #144]	; (8000478 <getKeyInput+0x144>)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80003ec:	429a      	cmp	r2, r3
 80003ee:	d016      	beq.n	800041e <getKeyInput+0xea>
				keyRegPast[i] = keyReg2[i];
 80003f0:	4a21      	ldr	r2, [pc, #132]	; (8000478 <getKeyInput+0x144>)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003f8:	4921      	ldr	r1, [pc, #132]	; (8000480 <getKeyInput+0x14c>)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (keyReg2[i] == BUTTON_IS_PRESSED) {
 8000400:	4a1d      	ldr	r2, [pc, #116]	; (8000478 <getKeyInput+0x144>)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d125      	bne.n	8000458 <getKeyInput+0x124>
					timerForKeyPress[i] = TIME_PRESS;
 800040c:	4a1d      	ldr	r2, [pc, #116]	; (8000484 <getKeyInput+0x150>)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	2164      	movs	r1, #100	; 0x64
 8000412:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					// TODO
					keyProcessing(i);
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f7ff fe98 	bl	800014c <keyProcessing>
 800041c:	e01c      	b.n	8000458 <getKeyInput+0x124>
				}
			}else { // press and hold
				timerForKeyPress[i]--;
 800041e:	4a19      	ldr	r2, [pc, #100]	; (8000484 <getKeyInput+0x150>)
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000426:	1e5a      	subs	r2, r3, #1
 8000428:	4916      	ldr	r1, [pc, #88]	; (8000484 <getKeyInput+0x150>)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (timerForKeyPress[i] <= 0){
 8000430:	4a14      	ldr	r2, [pc, #80]	; (8000484 <getKeyInput+0x150>)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000438:	2b00      	cmp	r3, #0
 800043a:	dc0d      	bgt.n	8000458 <getKeyInput+0x124>
					timerForKeyPress[i] = TIME_PRESS;
 800043c:	4a11      	ldr	r2, [pc, #68]	; (8000484 <getKeyInput+0x150>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2164      	movs	r1, #100	; 0x64
 8000442:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					// TODO
					if (keyReg2[i] == BUTTON_IS_PRESSED){
 8000446:	4a0c      	ldr	r2, [pc, #48]	; (8000478 <getKeyInput+0x144>)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800044e:	2b00      	cmp	r3, #0
 8000450:	d102      	bne.n	8000458 <getKeyInput+0x124>
						keyHoldProcessing(i);
 8000452:	6878      	ldr	r0, [r7, #4]
 8000454:	f7ff ff62 	bl	800031c <keyHoldProcessing>
	for (int i = 0; i < NUM_OF_BUTTONS; i++){
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	3301      	adds	r3, #1
 800045c:	607b      	str	r3, [r7, #4]
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	2b02      	cmp	r3, #2
 8000462:	f77f af6d 	ble.w	8000340 <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 8000466:	bf00      	nop
 8000468:	bf00      	nop
 800046a:	3708      	adds	r7, #8
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	2000000c 	.word	0x2000000c
 8000474:	20000000 	.word	0x20000000
 8000478:	20000018 	.word	0x20000018
 800047c:	40011000 	.word	0x40011000
 8000480:	20000024 	.word	0x20000024
 8000484:	20000030 	.word	0x20000030

08000488 <setValueSEG0>:
 */


#include "control_leds_segment.h"

void setValueSEG0(int num){
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b09      	cmp	r3, #9
 8000494:	f200 80ea 	bhi.w	800066c <setValueSEG0+0x1e4>
 8000498:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <setValueSEG0+0x18>)
 800049a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800049e:	bf00      	nop
 80004a0:	080004c9 	.word	0x080004c9
 80004a4:	080004f3 	.word	0x080004f3
 80004a8:	0800051d 	.word	0x0800051d
 80004ac:	08000547 	.word	0x08000547
 80004b0:	08000571 	.word	0x08000571
 80004b4:	0800059b 	.word	0x0800059b
 80004b8:	080005c5 	.word	0x080005c5
 80004bc:	080005ef 	.word	0x080005ef
 80004c0:	08000619 	.word	0x08000619
 80004c4:	08000643 	.word	0x08000643
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2101      	movs	r1, #1
 80004cc:	4876      	ldr	r0, [pc, #472]	; (80006a8 <setValueSEG0+0x220>)
 80004ce:	f001 fc94 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2102      	movs	r1, #2
 80004d6:	4874      	ldr	r0, [pc, #464]	; (80006a8 <setValueSEG0+0x220>)
 80004d8:	f001 fc8f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2104      	movs	r1, #4
 80004e0:	4871      	ldr	r0, [pc, #452]	; (80006a8 <setValueSEG0+0x220>)
 80004e2:	f001 fc8a 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, RESET);
 80004e6:	2200      	movs	r2, #0
 80004e8:	2108      	movs	r1, #8
 80004ea:	486f      	ldr	r0, [pc, #444]	; (80006a8 <setValueSEG0+0x220>)
 80004ec:	f001 fc85 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80004f0:	e0d5      	b.n	800069e <setValueSEG0+0x216>
	case 1:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 80004f2:	2200      	movs	r2, #0
 80004f4:	2101      	movs	r1, #1
 80004f6:	486c      	ldr	r0, [pc, #432]	; (80006a8 <setValueSEG0+0x220>)
 80004f8:	f001 fc7f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	2102      	movs	r1, #2
 8000500:	4869      	ldr	r0, [pc, #420]	; (80006a8 <setValueSEG0+0x220>)
 8000502:	f001 fc7a 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, RESET);
 8000506:	2200      	movs	r2, #0
 8000508:	2104      	movs	r1, #4
 800050a:	4867      	ldr	r0, [pc, #412]	; (80006a8 <setValueSEG0+0x220>)
 800050c:	f001 fc75 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, SET);
 8000510:	2201      	movs	r2, #1
 8000512:	2108      	movs	r1, #8
 8000514:	4864      	ldr	r0, [pc, #400]	; (80006a8 <setValueSEG0+0x220>)
 8000516:	f001 fc70 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800051a:	e0c0      	b.n	800069e <setValueSEG0+0x216>
	case 2:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2101      	movs	r1, #1
 8000520:	4861      	ldr	r0, [pc, #388]	; (80006a8 <setValueSEG0+0x220>)
 8000522:	f001 fc6a 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	2102      	movs	r1, #2
 800052a:	485f      	ldr	r0, [pc, #380]	; (80006a8 <setValueSEG0+0x220>)
 800052c:	f001 fc65 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, SET);
 8000530:	2201      	movs	r2, #1
 8000532:	2104      	movs	r1, #4
 8000534:	485c      	ldr	r0, [pc, #368]	; (80006a8 <setValueSEG0+0x220>)
 8000536:	f001 fc60 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, RESET);
 800053a:	2200      	movs	r2, #0
 800053c:	2108      	movs	r1, #8
 800053e:	485a      	ldr	r0, [pc, #360]	; (80006a8 <setValueSEG0+0x220>)
 8000540:	f001 fc5b 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000544:	e0ab      	b.n	800069e <setValueSEG0+0x216>
	case 3:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	2101      	movs	r1, #1
 800054a:	4857      	ldr	r0, [pc, #348]	; (80006a8 <setValueSEG0+0x220>)
 800054c:	f001 fc55 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	2102      	movs	r1, #2
 8000554:	4854      	ldr	r0, [pc, #336]	; (80006a8 <setValueSEG0+0x220>)
 8000556:	f001 fc50 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, SET);
 800055a:	2201      	movs	r2, #1
 800055c:	2104      	movs	r1, #4
 800055e:	4852      	ldr	r0, [pc, #328]	; (80006a8 <setValueSEG0+0x220>)
 8000560:	f001 fc4b 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, SET);
 8000564:	2201      	movs	r2, #1
 8000566:	2108      	movs	r1, #8
 8000568:	484f      	ldr	r0, [pc, #316]	; (80006a8 <setValueSEG0+0x220>)
 800056a:	f001 fc46 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800056e:	e096      	b.n	800069e <setValueSEG0+0x216>
	case 4:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2101      	movs	r1, #1
 8000574:	484c      	ldr	r0, [pc, #304]	; (80006a8 <setValueSEG0+0x220>)
 8000576:	f001 fc40 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, SET);
 800057a:	2201      	movs	r2, #1
 800057c:	2102      	movs	r1, #2
 800057e:	484a      	ldr	r0, [pc, #296]	; (80006a8 <setValueSEG0+0x220>)
 8000580:	f001 fc3b 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2104      	movs	r1, #4
 8000588:	4847      	ldr	r0, [pc, #284]	; (80006a8 <setValueSEG0+0x220>)
 800058a:	f001 fc36 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2108      	movs	r1, #8
 8000592:	4845      	ldr	r0, [pc, #276]	; (80006a8 <setValueSEG0+0x220>)
 8000594:	f001 fc31 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000598:	e081      	b.n	800069e <setValueSEG0+0x216>
	case 5:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	2101      	movs	r1, #1
 800059e:	4842      	ldr	r0, [pc, #264]	; (80006a8 <setValueSEG0+0x220>)
 80005a0:	f001 fc2b 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, SET);
 80005a4:	2201      	movs	r2, #1
 80005a6:	2102      	movs	r1, #2
 80005a8:	483f      	ldr	r0, [pc, #252]	; (80006a8 <setValueSEG0+0x220>)
 80005aa:	f001 fc26 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	2104      	movs	r1, #4
 80005b2:	483d      	ldr	r0, [pc, #244]	; (80006a8 <setValueSEG0+0x220>)
 80005b4:	f001 fc21 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	2108      	movs	r1, #8
 80005bc:	483a      	ldr	r0, [pc, #232]	; (80006a8 <setValueSEG0+0x220>)
 80005be:	f001 fc1c 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80005c2:	e06c      	b.n	800069e <setValueSEG0+0x216>
	case 6:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2101      	movs	r1, #1
 80005c8:	4837      	ldr	r0, [pc, #220]	; (80006a8 <setValueSEG0+0x220>)
 80005ca:	f001 fc16 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, SET);
 80005ce:	2201      	movs	r2, #1
 80005d0:	2102      	movs	r1, #2
 80005d2:	4835      	ldr	r0, [pc, #212]	; (80006a8 <setValueSEG0+0x220>)
 80005d4:	f001 fc11 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	2104      	movs	r1, #4
 80005dc:	4832      	ldr	r0, [pc, #200]	; (80006a8 <setValueSEG0+0x220>)
 80005de:	f001 fc0c 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2108      	movs	r1, #8
 80005e6:	4830      	ldr	r0, [pc, #192]	; (80006a8 <setValueSEG0+0x220>)
 80005e8:	f001 fc07 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80005ec:	e057      	b.n	800069e <setValueSEG0+0x216>
	case 7:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2101      	movs	r1, #1
 80005f2:	482d      	ldr	r0, [pc, #180]	; (80006a8 <setValueSEG0+0x220>)
 80005f4:	f001 fc01 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, SET);
 80005f8:	2201      	movs	r2, #1
 80005fa:	2102      	movs	r1, #2
 80005fc:	482a      	ldr	r0, [pc, #168]	; (80006a8 <setValueSEG0+0x220>)
 80005fe:	f001 fbfc 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, SET);
 8000602:	2201      	movs	r2, #1
 8000604:	2104      	movs	r1, #4
 8000606:	4828      	ldr	r0, [pc, #160]	; (80006a8 <setValueSEG0+0x220>)
 8000608:	f001 fbf7 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, SET);
 800060c:	2201      	movs	r2, #1
 800060e:	2108      	movs	r1, #8
 8000610:	4825      	ldr	r0, [pc, #148]	; (80006a8 <setValueSEG0+0x220>)
 8000612:	f001 fbf2 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000616:	e042      	b.n	800069e <setValueSEG0+0x216>
	case 8:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, SET);
 8000618:	2201      	movs	r2, #1
 800061a:	2101      	movs	r1, #1
 800061c:	4822      	ldr	r0, [pc, #136]	; (80006a8 <setValueSEG0+0x220>)
 800061e:	f001 fbec 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, RESET);
 8000622:	2200      	movs	r2, #0
 8000624:	2102      	movs	r1, #2
 8000626:	4820      	ldr	r0, [pc, #128]	; (80006a8 <setValueSEG0+0x220>)
 8000628:	f001 fbe7 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	2104      	movs	r1, #4
 8000630:	481d      	ldr	r0, [pc, #116]	; (80006a8 <setValueSEG0+0x220>)
 8000632:	f001 fbe2 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, RESET);
 8000636:	2200      	movs	r2, #0
 8000638:	2108      	movs	r1, #8
 800063a:	481b      	ldr	r0, [pc, #108]	; (80006a8 <setValueSEG0+0x220>)
 800063c:	f001 fbdd 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000640:	e02d      	b.n	800069e <setValueSEG0+0x216>
	case 9:
		HAL_GPIO_WritePin(SEG0_A_GPIO_Port, SEG0_A_Pin, SET);
 8000642:	2201      	movs	r2, #1
 8000644:	2101      	movs	r1, #1
 8000646:	4818      	ldr	r0, [pc, #96]	; (80006a8 <setValueSEG0+0x220>)
 8000648:	f001 fbd7 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_B_GPIO_Port, SEG0_B_Pin, RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2102      	movs	r1, #2
 8000650:	4815      	ldr	r0, [pc, #84]	; (80006a8 <setValueSEG0+0x220>)
 8000652:	f001 fbd2 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_C_GPIO_Port, SEG0_C_Pin, RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2104      	movs	r1, #4
 800065a:	4813      	ldr	r0, [pc, #76]	; (80006a8 <setValueSEG0+0x220>)
 800065c:	f001 fbcd 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_D_GPIO_Port, SEG0_D_Pin, SET);
 8000660:	2201      	movs	r2, #1
 8000662:	2108      	movs	r1, #8
 8000664:	4810      	ldr	r0, [pc, #64]	; (80006a8 <setValueSEG0+0x220>)
 8000666:	f001 fbc8 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800066a:	e018      	b.n	800069e <setValueSEG0+0x216>
	default:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000672:	480d      	ldr	r0, [pc, #52]	; (80006a8 <setValueSEG0+0x220>)
 8000674:	f001 fbc1 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800067e:	480a      	ldr	r0, [pc, #40]	; (80006a8 <setValueSEG0+0x220>)
 8000680:	f001 fbbb 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800068a:	4807      	ldr	r0, [pc, #28]	; (80006a8 <setValueSEG0+0x220>)
 800068c:	f001 fbb5 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000690:	2200      	movs	r2, #0
 8000692:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000696:	4804      	ldr	r0, [pc, #16]	; (80006a8 <setValueSEG0+0x220>)
 8000698:	f001 fbaf 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800069c:	bf00      	nop
	}
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40010c00 	.word	0x40010c00

080006ac <setValueSEG1>:


void setValueSEG1(int num){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2b09      	cmp	r3, #9
 80006b8:	f200 80ea 	bhi.w	8000890 <setValueSEG1+0x1e4>
 80006bc:	a201      	add	r2, pc, #4	; (adr r2, 80006c4 <setValueSEG1+0x18>)
 80006be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006c2:	bf00      	nop
 80006c4:	080006ed 	.word	0x080006ed
 80006c8:	08000717 	.word	0x08000717
 80006cc:	08000741 	.word	0x08000741
 80006d0:	0800076b 	.word	0x0800076b
 80006d4:	08000795 	.word	0x08000795
 80006d8:	080007bf 	.word	0x080007bf
 80006dc:	080007e9 	.word	0x080007e9
 80006e0:	08000813 	.word	0x08000813
 80006e4:	0800083d 	.word	0x0800083d
 80006e8:	08000867 	.word	0x08000867
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	2110      	movs	r1, #16
 80006f0:	4876      	ldr	r0, [pc, #472]	; (80008cc <setValueSEG1+0x220>)
 80006f2:	f001 fb82 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2120      	movs	r1, #32
 80006fa:	4874      	ldr	r0, [pc, #464]	; (80008cc <setValueSEG1+0x220>)
 80006fc:	f001 fb7d 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	2140      	movs	r1, #64	; 0x40
 8000704:	4871      	ldr	r0, [pc, #452]	; (80008cc <setValueSEG1+0x220>)
 8000706:	f001 fb78 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, RESET);
 800070a:	2200      	movs	r2, #0
 800070c:	2180      	movs	r1, #128	; 0x80
 800070e:	486f      	ldr	r0, [pc, #444]	; (80008cc <setValueSEG1+0x220>)
 8000710:	f001 fb73 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000714:	e0d5      	b.n	80008c2 <setValueSEG1+0x216>
	case 1:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 8000716:	2200      	movs	r2, #0
 8000718:	2110      	movs	r1, #16
 800071a:	486c      	ldr	r0, [pc, #432]	; (80008cc <setValueSEG1+0x220>)
 800071c:	f001 fb6d 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	2120      	movs	r1, #32
 8000724:	4869      	ldr	r0, [pc, #420]	; (80008cc <setValueSEG1+0x220>)
 8000726:	f001 fb68 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	2140      	movs	r1, #64	; 0x40
 800072e:	4867      	ldr	r0, [pc, #412]	; (80008cc <setValueSEG1+0x220>)
 8000730:	f001 fb63 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2180      	movs	r1, #128	; 0x80
 8000738:	4864      	ldr	r0, [pc, #400]	; (80008cc <setValueSEG1+0x220>)
 800073a:	f001 fb5e 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800073e:	e0c0      	b.n	80008c2 <setValueSEG1+0x216>
	case 2:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	2110      	movs	r1, #16
 8000744:	4861      	ldr	r0, [pc, #388]	; (80008cc <setValueSEG1+0x220>)
 8000746:	f001 fb58 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, RESET);
 800074a:	2200      	movs	r2, #0
 800074c:	2120      	movs	r1, #32
 800074e:	485f      	ldr	r0, [pc, #380]	; (80008cc <setValueSEG1+0x220>)
 8000750:	f001 fb53 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, SET);
 8000754:	2201      	movs	r2, #1
 8000756:	2140      	movs	r1, #64	; 0x40
 8000758:	485c      	ldr	r0, [pc, #368]	; (80008cc <setValueSEG1+0x220>)
 800075a:	f001 fb4e 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	2180      	movs	r1, #128	; 0x80
 8000762:	485a      	ldr	r0, [pc, #360]	; (80008cc <setValueSEG1+0x220>)
 8000764:	f001 fb49 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000768:	e0ab      	b.n	80008c2 <setValueSEG1+0x216>
	case 3:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	2110      	movs	r1, #16
 800076e:	4857      	ldr	r0, [pc, #348]	; (80008cc <setValueSEG1+0x220>)
 8000770:	f001 fb43 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, RESET);
 8000774:	2200      	movs	r2, #0
 8000776:	2120      	movs	r1, #32
 8000778:	4854      	ldr	r0, [pc, #336]	; (80008cc <setValueSEG1+0x220>)
 800077a:	f001 fb3e 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, SET);
 800077e:	2201      	movs	r2, #1
 8000780:	2140      	movs	r1, #64	; 0x40
 8000782:	4852      	ldr	r0, [pc, #328]	; (80008cc <setValueSEG1+0x220>)
 8000784:	f001 fb39 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, SET);
 8000788:	2201      	movs	r2, #1
 800078a:	2180      	movs	r1, #128	; 0x80
 800078c:	484f      	ldr	r0, [pc, #316]	; (80008cc <setValueSEG1+0x220>)
 800078e:	f001 fb34 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000792:	e096      	b.n	80008c2 <setValueSEG1+0x216>
	case 4:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	2110      	movs	r1, #16
 8000798:	484c      	ldr	r0, [pc, #304]	; (80008cc <setValueSEG1+0x220>)
 800079a:	f001 fb2e 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	2120      	movs	r1, #32
 80007a2:	484a      	ldr	r0, [pc, #296]	; (80008cc <setValueSEG1+0x220>)
 80007a4:	f001 fb29 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	2140      	movs	r1, #64	; 0x40
 80007ac:	4847      	ldr	r0, [pc, #284]	; (80008cc <setValueSEG1+0x220>)
 80007ae:	f001 fb24 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2180      	movs	r1, #128	; 0x80
 80007b6:	4845      	ldr	r0, [pc, #276]	; (80008cc <setValueSEG1+0x220>)
 80007b8:	f001 fb1f 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80007bc:	e081      	b.n	80008c2 <setValueSEG1+0x216>
	case 5:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2110      	movs	r1, #16
 80007c2:	4842      	ldr	r0, [pc, #264]	; (80008cc <setValueSEG1+0x220>)
 80007c4:	f001 fb19 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	2120      	movs	r1, #32
 80007cc:	483f      	ldr	r0, [pc, #252]	; (80008cc <setValueSEG1+0x220>)
 80007ce:	f001 fb14 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2140      	movs	r1, #64	; 0x40
 80007d6:	483d      	ldr	r0, [pc, #244]	; (80008cc <setValueSEG1+0x220>)
 80007d8:	f001 fb0f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, SET);
 80007dc:	2201      	movs	r2, #1
 80007de:	2180      	movs	r1, #128	; 0x80
 80007e0:	483a      	ldr	r0, [pc, #232]	; (80008cc <setValueSEG1+0x220>)
 80007e2:	f001 fb0a 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80007e6:	e06c      	b.n	80008c2 <setValueSEG1+0x216>
	case 6:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2110      	movs	r1, #16
 80007ec:	4837      	ldr	r0, [pc, #220]	; (80008cc <setValueSEG1+0x220>)
 80007ee:	f001 fb04 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, SET);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2120      	movs	r1, #32
 80007f6:	4835      	ldr	r0, [pc, #212]	; (80008cc <setValueSEG1+0x220>)
 80007f8:	f001 faff 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2140      	movs	r1, #64	; 0x40
 8000800:	4832      	ldr	r0, [pc, #200]	; (80008cc <setValueSEG1+0x220>)
 8000802:	f001 fafa 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2180      	movs	r1, #128	; 0x80
 800080a:	4830      	ldr	r0, [pc, #192]	; (80008cc <setValueSEG1+0x220>)
 800080c:	f001 faf5 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000810:	e057      	b.n	80008c2 <setValueSEG1+0x216>
	case 7:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	2110      	movs	r1, #16
 8000816:	482d      	ldr	r0, [pc, #180]	; (80008cc <setValueSEG1+0x220>)
 8000818:	f001 faef 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, SET);
 800081c:	2201      	movs	r2, #1
 800081e:	2120      	movs	r1, #32
 8000820:	482a      	ldr	r0, [pc, #168]	; (80008cc <setValueSEG1+0x220>)
 8000822:	f001 faea 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, SET);
 8000826:	2201      	movs	r2, #1
 8000828:	2140      	movs	r1, #64	; 0x40
 800082a:	4828      	ldr	r0, [pc, #160]	; (80008cc <setValueSEG1+0x220>)
 800082c:	f001 fae5 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2180      	movs	r1, #128	; 0x80
 8000834:	4825      	ldr	r0, [pc, #148]	; (80008cc <setValueSEG1+0x220>)
 8000836:	f001 fae0 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800083a:	e042      	b.n	80008c2 <setValueSEG1+0x216>
	case 8:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, SET);
 800083c:	2201      	movs	r2, #1
 800083e:	2110      	movs	r1, #16
 8000840:	4822      	ldr	r0, [pc, #136]	; (80008cc <setValueSEG1+0x220>)
 8000842:	f001 fada 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2120      	movs	r1, #32
 800084a:	4820      	ldr	r0, [pc, #128]	; (80008cc <setValueSEG1+0x220>)
 800084c:	f001 fad5 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	2140      	movs	r1, #64	; 0x40
 8000854:	481d      	ldr	r0, [pc, #116]	; (80008cc <setValueSEG1+0x220>)
 8000856:	f001 fad0 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2180      	movs	r1, #128	; 0x80
 800085e:	481b      	ldr	r0, [pc, #108]	; (80008cc <setValueSEG1+0x220>)
 8000860:	f001 facb 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000864:	e02d      	b.n	80008c2 <setValueSEG1+0x216>
	case 9:
		HAL_GPIO_WritePin(SEG1_A_GPIO_Port, SEG1_A_Pin, SET);
 8000866:	2201      	movs	r2, #1
 8000868:	2110      	movs	r1, #16
 800086a:	4818      	ldr	r0, [pc, #96]	; (80008cc <setValueSEG1+0x220>)
 800086c:	f001 fac5 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_B_GPIO_Port, SEG1_B_Pin, RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	2120      	movs	r1, #32
 8000874:	4815      	ldr	r0, [pc, #84]	; (80008cc <setValueSEG1+0x220>)
 8000876:	f001 fac0 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_C_GPIO_Port, SEG1_C_Pin, RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2140      	movs	r1, #64	; 0x40
 800087e:	4813      	ldr	r0, [pc, #76]	; (80008cc <setValueSEG1+0x220>)
 8000880:	f001 fabb 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_D_GPIO_Port, SEG1_D_Pin, SET);
 8000884:	2201      	movs	r2, #1
 8000886:	2180      	movs	r1, #128	; 0x80
 8000888:	4810      	ldr	r0, [pc, #64]	; (80008cc <setValueSEG1+0x220>)
 800088a:	f001 fab6 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 800088e:	e018      	b.n	80008c2 <setValueSEG1+0x216>
	default:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000896:	480d      	ldr	r0, [pc, #52]	; (80008cc <setValueSEG1+0x220>)
 8000898:	f001 faaf 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a2:	480a      	ldr	r0, [pc, #40]	; (80008cc <setValueSEG1+0x220>)
 80008a4:	f001 faa9 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ae:	4807      	ldr	r0, [pc, #28]	; (80008cc <setValueSEG1+0x220>)
 80008b0:	f001 faa3 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008ba:	4804      	ldr	r0, [pc, #16]	; (80008cc <setValueSEG1+0x220>)
 80008bc:	f001 fa9d 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80008c0:	bf00      	nop
	}
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40010c00 	.word	0x40010c00

080008d0 <setValueSEG2>:


void setValueSEG2(int num){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2b09      	cmp	r3, #9
 80008dc:	f200 8112 	bhi.w	8000b04 <setValueSEG2+0x234>
 80008e0:	a201      	add	r2, pc, #4	; (adr r2, 80008e8 <setValueSEG2+0x18>)
 80008e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e6:	bf00      	nop
 80008e8:	08000911 	.word	0x08000911
 80008ec:	08000943 	.word	0x08000943
 80008f0:	08000975 	.word	0x08000975
 80008f4:	080009a7 	.word	0x080009a7
 80008f8:	080009d9 	.word	0x080009d9
 80008fc:	08000a0b 	.word	0x08000a0b
 8000900:	08000a3d 	.word	0x08000a3d
 8000904:	08000a6f 	.word	0x08000a6f
 8000908:	08000aa1 	.word	0x08000aa1
 800090c:	08000ad3 	.word	0x08000ad3
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000916:	488a      	ldr	r0, [pc, #552]	; (8000b40 <setValueSEG2+0x270>)
 8000918:	f001 fa6f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000922:	4887      	ldr	r0, [pc, #540]	; (8000b40 <setValueSEG2+0x270>)
 8000924:	f001 fa69 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, RESET);
 8000928:	2200      	movs	r2, #0
 800092a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800092e:	4884      	ldr	r0, [pc, #528]	; (8000b40 <setValueSEG2+0x270>)
 8000930:	f001 fa63 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, RESET);
 8000934:	2200      	movs	r2, #0
 8000936:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800093a:	4881      	ldr	r0, [pc, #516]	; (8000b40 <setValueSEG2+0x270>)
 800093c:	f001 fa5d 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000940:	e0f9      	b.n	8000b36 <setValueSEG2+0x266>
	case 1:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000948:	487d      	ldr	r0, [pc, #500]	; (8000b40 <setValueSEG2+0x270>)
 800094a:	f001 fa56 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000954:	487a      	ldr	r0, [pc, #488]	; (8000b40 <setValueSEG2+0x270>)
 8000956:	f001 fa50 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000960:	4877      	ldr	r0, [pc, #476]	; (8000b40 <setValueSEG2+0x270>)
 8000962:	f001 fa4a 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, SET);
 8000966:	2201      	movs	r2, #1
 8000968:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800096c:	4874      	ldr	r0, [pc, #464]	; (8000b40 <setValueSEG2+0x270>)
 800096e:	f001 fa44 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000972:	e0e0      	b.n	8000b36 <setValueSEG2+0x266>
	case 2:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	f44f 7180 	mov.w	r1, #256	; 0x100
 800097a:	4871      	ldr	r0, [pc, #452]	; (8000b40 <setValueSEG2+0x270>)
 800097c:	f001 fa3d 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000986:	486e      	ldr	r0, [pc, #440]	; (8000b40 <setValueSEG2+0x270>)
 8000988:	f001 fa37 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, SET);
 800098c:	2201      	movs	r2, #1
 800098e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000992:	486b      	ldr	r0, [pc, #428]	; (8000b40 <setValueSEG2+0x270>)
 8000994:	f001 fa31 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800099e:	4868      	ldr	r0, [pc, #416]	; (8000b40 <setValueSEG2+0x270>)
 80009a0:	f001 fa2b 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80009a4:	e0c7      	b.n	8000b36 <setValueSEG2+0x266>
	case 3:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ac:	4864      	ldr	r0, [pc, #400]	; (8000b40 <setValueSEG2+0x270>)
 80009ae:	f001 fa24 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, RESET);
 80009b2:	2200      	movs	r2, #0
 80009b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009b8:	4861      	ldr	r0, [pc, #388]	; (8000b40 <setValueSEG2+0x270>)
 80009ba:	f001 fa1e 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, SET);
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009c4:	485e      	ldr	r0, [pc, #376]	; (8000b40 <setValueSEG2+0x270>)
 80009c6:	f001 fa18 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, SET);
 80009ca:	2201      	movs	r2, #1
 80009cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d0:	485b      	ldr	r0, [pc, #364]	; (8000b40 <setValueSEG2+0x270>)
 80009d2:	f001 fa12 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 80009d6:	e0ae      	b.n	8000b36 <setValueSEG2+0x266>
	case 4:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009de:	4858      	ldr	r0, [pc, #352]	; (8000b40 <setValueSEG2+0x270>)
 80009e0:	f001 fa0b 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, SET);
 80009e4:	2201      	movs	r2, #1
 80009e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ea:	4855      	ldr	r0, [pc, #340]	; (8000b40 <setValueSEG2+0x270>)
 80009ec:	f001 fa05 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, RESET);
 80009f0:	2200      	movs	r2, #0
 80009f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009f6:	4852      	ldr	r0, [pc, #328]	; (8000b40 <setValueSEG2+0x270>)
 80009f8:	f001 f9ff 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a02:	484f      	ldr	r0, [pc, #316]	; (8000b40 <setValueSEG2+0x270>)
 8000a04:	f001 f9f9 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000a08:	e095      	b.n	8000b36 <setValueSEG2+0x266>
	case 5:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a10:	484b      	ldr	r0, [pc, #300]	; (8000b40 <setValueSEG2+0x270>)
 8000a12:	f001 f9f2 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, SET);
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a1c:	4848      	ldr	r0, [pc, #288]	; (8000b40 <setValueSEG2+0x270>)
 8000a1e:	f001 f9ec 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a28:	4845      	ldr	r0, [pc, #276]	; (8000b40 <setValueSEG2+0x270>)
 8000a2a:	f001 f9e6 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, SET);
 8000a2e:	2201      	movs	r2, #1
 8000a30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a34:	4842      	ldr	r0, [pc, #264]	; (8000b40 <setValueSEG2+0x270>)
 8000a36:	f001 f9e0 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000a3a:	e07c      	b.n	8000b36 <setValueSEG2+0x266>
	case 6:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	483f      	ldr	r0, [pc, #252]	; (8000b40 <setValueSEG2+0x270>)
 8000a44:	f001 f9d9 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a4e:	483c      	ldr	r0, [pc, #240]	; (8000b40 <setValueSEG2+0x270>)
 8000a50:	f001 f9d3 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a5a:	4839      	ldr	r0, [pc, #228]	; (8000b40 <setValueSEG2+0x270>)
 8000a5c:	f001 f9cd 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a66:	4836      	ldr	r0, [pc, #216]	; (8000b40 <setValueSEG2+0x270>)
 8000a68:	f001 f9c7 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000a6c:	e063      	b.n	8000b36 <setValueSEG2+0x266>
	case 7:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, RESET);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a74:	4832      	ldr	r0, [pc, #200]	; (8000b40 <setValueSEG2+0x270>)
 8000a76:	f001 f9c0 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, SET);
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a80:	482f      	ldr	r0, [pc, #188]	; (8000b40 <setValueSEG2+0x270>)
 8000a82:	f001 f9ba 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, SET);
 8000a86:	2201      	movs	r2, #1
 8000a88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a8c:	482c      	ldr	r0, [pc, #176]	; (8000b40 <setValueSEG2+0x270>)
 8000a8e:	f001 f9b4 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, SET);
 8000a92:	2201      	movs	r2, #1
 8000a94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a98:	4829      	ldr	r0, [pc, #164]	; (8000b40 <setValueSEG2+0x270>)
 8000a9a:	f001 f9ae 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000a9e:	e04a      	b.n	8000b36 <setValueSEG2+0x266>
	case 8:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, SET);
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	4826      	ldr	r0, [pc, #152]	; (8000b40 <setValueSEG2+0x270>)
 8000aa8:	f001 f9a7 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ab2:	4823      	ldr	r0, [pc, #140]	; (8000b40 <setValueSEG2+0x270>)
 8000ab4:	f001 f9a1 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, RESET);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000abe:	4820      	ldr	r0, [pc, #128]	; (8000b40 <setValueSEG2+0x270>)
 8000ac0:	f001 f99b 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aca:	481d      	ldr	r0, [pc, #116]	; (8000b40 <setValueSEG2+0x270>)
 8000acc:	f001 f995 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000ad0:	e031      	b.n	8000b36 <setValueSEG2+0x266>
	case 9:
		HAL_GPIO_WritePin(SEG2_A_GPIO_Port, SEG2_A_Pin, SET);
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ad8:	4819      	ldr	r0, [pc, #100]	; (8000b40 <setValueSEG2+0x270>)
 8000ada:	f001 f98e 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_B_GPIO_Port, SEG2_B_Pin, RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ae4:	4816      	ldr	r0, [pc, #88]	; (8000b40 <setValueSEG2+0x270>)
 8000ae6:	f001 f988 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_C_GPIO_Port, SEG2_C_Pin, RESET);
 8000aea:	2200      	movs	r2, #0
 8000aec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000af0:	4813      	ldr	r0, [pc, #76]	; (8000b40 <setValueSEG2+0x270>)
 8000af2:	f001 f982 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_D_GPIO_Port, SEG2_D_Pin, SET);
 8000af6:	2201      	movs	r2, #1
 8000af8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000afc:	4810      	ldr	r0, [pc, #64]	; (8000b40 <setValueSEG2+0x270>)
 8000afe:	f001 f97c 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000b02:	e018      	b.n	8000b36 <setValueSEG2+0x266>
	default:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000b04:	2200      	movs	r2, #0
 8000b06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b0a:	480d      	ldr	r0, [pc, #52]	; (8000b40 <setValueSEG2+0x270>)
 8000b0c:	f001 f975 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b16:	480a      	ldr	r0, [pc, #40]	; (8000b40 <setValueSEG2+0x270>)
 8000b18:	f001 f96f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b22:	4807      	ldr	r0, [pc, #28]	; (8000b40 <setValueSEG2+0x270>)
 8000b24:	f001 f969 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b2e:	4804      	ldr	r0, [pc, #16]	; (8000b40 <setValueSEG2+0x270>)
 8000b30:	f001 f963 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000b34:	bf00      	nop
	}
}
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40010c00 	.word	0x40010c00

08000b44 <setValueSEG3>:


void setValueSEG3(int num){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b09      	cmp	r3, #9
 8000b50:	f200 8112 	bhi.w	8000d78 <setValueSEG3+0x234>
 8000b54:	a201      	add	r2, pc, #4	; (adr r2, 8000b5c <setValueSEG3+0x18>)
 8000b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b5a:	bf00      	nop
 8000b5c:	08000b85 	.word	0x08000b85
 8000b60:	08000bb7 	.word	0x08000bb7
 8000b64:	08000be9 	.word	0x08000be9
 8000b68:	08000c1b 	.word	0x08000c1b
 8000b6c:	08000c4d 	.word	0x08000c4d
 8000b70:	08000c7f 	.word	0x08000c7f
 8000b74:	08000cb1 	.word	0x08000cb1
 8000b78:	08000ce3 	.word	0x08000ce3
 8000b7c:	08000d15 	.word	0x08000d15
 8000b80:	08000d47 	.word	0x08000d47
	switch(num){
	case 0:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b8a:	488a      	ldr	r0, [pc, #552]	; (8000db4 <setValueSEG3+0x270>)
 8000b8c:	f001 f935 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b96:	4887      	ldr	r0, [pc, #540]	; (8000db4 <setValueSEG3+0x270>)
 8000b98:	f001 f92f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ba2:	4884      	ldr	r0, [pc, #528]	; (8000db4 <setValueSEG3+0x270>)
 8000ba4:	f001 f929 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bae:	4881      	ldr	r0, [pc, #516]	; (8000db4 <setValueSEG3+0x270>)
 8000bb0:	f001 f923 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000bb4:	e0f9      	b.n	8000daa <setValueSEG3+0x266>
	case 1:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bbc:	487d      	ldr	r0, [pc, #500]	; (8000db4 <setValueSEG3+0x270>)
 8000bbe:	f001 f91c 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bc8:	487a      	ldr	r0, [pc, #488]	; (8000db4 <setValueSEG3+0x270>)
 8000bca:	f001 f916 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bd4:	4877      	ldr	r0, [pc, #476]	; (8000db4 <setValueSEG3+0x270>)
 8000bd6:	f001 f910 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000be0:	4874      	ldr	r0, [pc, #464]	; (8000db4 <setValueSEG3+0x270>)
 8000be2:	f001 f90a 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000be6:	e0e0      	b.n	8000daa <setValueSEG3+0x266>
	case 2:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bee:	4871      	ldr	r0, [pc, #452]	; (8000db4 <setValueSEG3+0x270>)
 8000bf0:	f001 f903 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bfa:	486e      	ldr	r0, [pc, #440]	; (8000db4 <setValueSEG3+0x270>)
 8000bfc:	f001 f8fd 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, SET);
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c06:	486b      	ldr	r0, [pc, #428]	; (8000db4 <setValueSEG3+0x270>)
 8000c08:	f001 f8f7 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c12:	4868      	ldr	r0, [pc, #416]	; (8000db4 <setValueSEG3+0x270>)
 8000c14:	f001 f8f1 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000c18:	e0c7      	b.n	8000daa <setValueSEG3+0x266>
	case 3:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c20:	4864      	ldr	r0, [pc, #400]	; (8000db4 <setValueSEG3+0x270>)
 8000c22:	f001 f8ea 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2c:	4861      	ldr	r0, [pc, #388]	; (8000db4 <setValueSEG3+0x270>)
 8000c2e:	f001 f8e4 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, SET);
 8000c32:	2201      	movs	r2, #1
 8000c34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c38:	485e      	ldr	r0, [pc, #376]	; (8000db4 <setValueSEG3+0x270>)
 8000c3a:	f001 f8de 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c44:	485b      	ldr	r0, [pc, #364]	; (8000db4 <setValueSEG3+0x270>)
 8000c46:	f001 f8d8 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000c4a:	e0ae      	b.n	8000daa <setValueSEG3+0x266>
	case 4:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c52:	4858      	ldr	r0, [pc, #352]	; (8000db4 <setValueSEG3+0x270>)
 8000c54:	f001 f8d1 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c5e:	4855      	ldr	r0, [pc, #340]	; (8000db4 <setValueSEG3+0x270>)
 8000c60:	f001 f8cb 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c6a:	4852      	ldr	r0, [pc, #328]	; (8000db4 <setValueSEG3+0x270>)
 8000c6c:	f001 f8c5 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c76:	484f      	ldr	r0, [pc, #316]	; (8000db4 <setValueSEG3+0x270>)
 8000c78:	f001 f8bf 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000c7c:	e095      	b.n	8000daa <setValueSEG3+0x266>
	case 5:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c84:	484b      	ldr	r0, [pc, #300]	; (8000db4 <setValueSEG3+0x270>)
 8000c86:	f001 f8b8 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, SET);
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c90:	4848      	ldr	r0, [pc, #288]	; (8000db4 <setValueSEG3+0x270>)
 8000c92:	f001 f8b2 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000c96:	2200      	movs	r2, #0
 8000c98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c9c:	4845      	ldr	r0, [pc, #276]	; (8000db4 <setValueSEG3+0x270>)
 8000c9e:	f001 f8ac 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca8:	4842      	ldr	r0, [pc, #264]	; (8000db4 <setValueSEG3+0x270>)
 8000caa:	f001 f8a6 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000cae:	e07c      	b.n	8000daa <setValueSEG3+0x266>
	case 6:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cb6:	483f      	ldr	r0, [pc, #252]	; (8000db4 <setValueSEG3+0x270>)
 8000cb8:	f001 f89f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc2:	483c      	ldr	r0, [pc, #240]	; (8000db4 <setValueSEG3+0x270>)
 8000cc4:	f001 f899 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, SET);
 8000cc8:	2201      	movs	r2, #1
 8000cca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cce:	4839      	ldr	r0, [pc, #228]	; (8000db4 <setValueSEG3+0x270>)
 8000cd0:	f001 f893 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cda:	4836      	ldr	r0, [pc, #216]	; (8000db4 <setValueSEG3+0x270>)
 8000cdc:	f001 f88d 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000ce0:	e063      	b.n	8000daa <setValueSEG3+0x266>
	case 7:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce8:	4832      	ldr	r0, [pc, #200]	; (8000db4 <setValueSEG3+0x270>)
 8000cea:	f001 f886 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, SET);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cf4:	482f      	ldr	r0, [pc, #188]	; (8000db4 <setValueSEG3+0x270>)
 8000cf6:	f001 f880 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, SET);
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d00:	482c      	ldr	r0, [pc, #176]	; (8000db4 <setValueSEG3+0x270>)
 8000d02:	f001 f87a 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, SET);
 8000d06:	2201      	movs	r2, #1
 8000d08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d0c:	4829      	ldr	r0, [pc, #164]	; (8000db4 <setValueSEG3+0x270>)
 8000d0e:	f001 f874 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000d12:	e04a      	b.n	8000daa <setValueSEG3+0x266>
	case 8:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d1a:	4826      	ldr	r0, [pc, #152]	; (8000db4 <setValueSEG3+0x270>)
 8000d1c:	f001 f86d 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d26:	4823      	ldr	r0, [pc, #140]	; (8000db4 <setValueSEG3+0x270>)
 8000d28:	f001 f867 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d32:	4820      	ldr	r0, [pc, #128]	; (8000db4 <setValueSEG3+0x270>)
 8000d34:	f001 f861 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d3e:	481d      	ldr	r0, [pc, #116]	; (8000db4 <setValueSEG3+0x270>)
 8000d40:	f001 f85b 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000d44:	e031      	b.n	8000daa <setValueSEG3+0x266>
	case 9:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d4c:	4819      	ldr	r0, [pc, #100]	; (8000db4 <setValueSEG3+0x270>)
 8000d4e:	f001 f854 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d58:	4816      	ldr	r0, [pc, #88]	; (8000db4 <setValueSEG3+0x270>)
 8000d5a:	f001 f84e 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d64:	4813      	ldr	r0, [pc, #76]	; (8000db4 <setValueSEG3+0x270>)
 8000d66:	f001 f848 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, SET);
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d70:	4810      	ldr	r0, [pc, #64]	; (8000db4 <setValueSEG3+0x270>)
 8000d72:	f001 f842 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000d76:	e018      	b.n	8000daa <setValueSEG3+0x266>
	default:
		HAL_GPIO_WritePin(SEG3_A_GPIO_Port, SEG3_A_Pin, RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d7e:	480d      	ldr	r0, [pc, #52]	; (8000db4 <setValueSEG3+0x270>)
 8000d80:	f001 f83b 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_B_GPIO_Port, SEG3_B_Pin, RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8a:	480a      	ldr	r0, [pc, #40]	; (8000db4 <setValueSEG3+0x270>)
 8000d8c:	f001 f835 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_C_GPIO_Port, SEG3_C_Pin, RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d96:	4807      	ldr	r0, [pc, #28]	; (8000db4 <setValueSEG3+0x270>)
 8000d98:	f001 f82f 	bl	8001dfa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_D_GPIO_Port, SEG3_D_Pin, RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000da2:	4804      	ldr	r0, [pc, #16]	; (8000db4 <setValueSEG3+0x270>)
 8000da4:	f001 f829 	bl	8001dfa <HAL_GPIO_WritePin>
		break;
 8000da8:	bf00      	nop
	}
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40010c00 	.word	0x40010c00

08000db8 <displayNumSEGX>:

void displayNumSEGX(int num){
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
	setValueSEG0(num/10);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a0e      	ldr	r2, [pc, #56]	; (8000dfc <displayNumSEGX+0x44>)
 8000dc4:	fb82 1203 	smull	r1, r2, r2, r3
 8000dc8:	1092      	asrs	r2, r2, #2
 8000dca:	17db      	asrs	r3, r3, #31
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fb5a 	bl	8000488 <setValueSEG0>
	setValueSEG1(num%10);
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	4b09      	ldr	r3, [pc, #36]	; (8000dfc <displayNumSEGX+0x44>)
 8000dd8:	fb83 1302 	smull	r1, r3, r3, r2
 8000ddc:	1099      	asrs	r1, r3, #2
 8000dde:	17d3      	asrs	r3, r2, #31
 8000de0:	1ac9      	subs	r1, r1, r3
 8000de2:	460b      	mov	r3, r1
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	440b      	add	r3, r1
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	1ad1      	subs	r1, r2, r3
 8000dec:	4608      	mov	r0, r1
 8000dee:	f7ff fc5d 	bl	80006ac <setValueSEG1>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	66666667 	.word	0x66666667

08000e00 <displayNumSEGY>:
void displayNumSEGY(int num){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	setValueSEG2(num/10);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4a0e      	ldr	r2, [pc, #56]	; (8000e44 <displayNumSEGY+0x44>)
 8000e0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e10:	1092      	asrs	r2, r2, #2
 8000e12:	17db      	asrs	r3, r3, #31
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fd5a 	bl	80008d0 <setValueSEG2>
	setValueSEG3(num%10);
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <displayNumSEGY+0x44>)
 8000e20:	fb83 1302 	smull	r1, r3, r3, r2
 8000e24:	1099      	asrs	r1, r3, #2
 8000e26:	17d3      	asrs	r3, r2, #31
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	440b      	add	r3, r1
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	1ad1      	subs	r1, r2, r3
 8000e34:	4608      	mov	r0, r1
 8000e36:	f7ff fe85 	bl	8000b44 <setValueSEG3>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	66666667 	.word	0x66666667

08000e48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e4c:	f000 fcd4 	bl	80017f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e50:	f000 f842 	bl	8000ed8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e54:	f000 f916 	bl	8001084 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e58:	f000 f87a 	bl	8000f50 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e5c:	f000 f8c4 	bl	8000fe8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000e60:	4815      	ldr	r0, [pc, #84]	; (8000eb8 <main+0x70>)
 8000e62:	f001 fc27 	bl	80026b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000e66:	4815      	ldr	r0, [pc, #84]	; (8000ebc <main+0x74>)
 8000e68:	f001 fc24 	bl	80026b4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  INIT_MODE();
 8000e6c:	f000 f9d4 	bl	8001218 <INIT_MODE>
  while (1)
  {
	  if (timer0_flag == 1){
 8000e70:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <main+0x78>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d1fb      	bne.n	8000e70 <main+0x28>
		  if (mode == 1){
 8000e78:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <main+0x7c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d117      	bne.n	8000eb0 <main+0x68>
			timer_normal_modeX--;
 8000e80:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <main+0x80>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	3b01      	subs	r3, #1
 8000e86:	4a10      	ldr	r2, [pc, #64]	; (8000ec8 <main+0x80>)
 8000e88:	6013      	str	r3, [r2, #0]
			if (timer_normal_modeX <= 0){
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <main+0x80>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	dc02      	bgt.n	8000e98 <main+0x50>
				timer_normal_mode_flagX = 1;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	; (8000ecc <main+0x84>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	601a      	str	r2, [r3, #0]
			}
			timer_normal_modeY--;
 8000e98:	4b0d      	ldr	r3, [pc, #52]	; (8000ed0 <main+0x88>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	4a0c      	ldr	r2, [pc, #48]	; (8000ed0 <main+0x88>)
 8000ea0:	6013      	str	r3, [r2, #0]
			if (timer_normal_modeY <= 0){
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <main+0x88>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	dc02      	bgt.n	8000eb0 <main+0x68>
				timer_normal_mode_flagY = 1;
 8000eaa:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <main+0x8c>)
 8000eac:	2201      	movs	r2, #1
 8000eae:	601a      	str	r2, [r3, #0]
			}
		  }
		  setTimer0(100);
 8000eb0:	2064      	movs	r0, #100	; 0x64
 8000eb2:	f000 fb43 	bl	800153c <setTimer0>
	  if (timer0_flag == 1){
 8000eb6:	e7db      	b.n	8000e70 <main+0x28>
 8000eb8:	200000ec 	.word	0x200000ec
 8000ebc:	200000a4 	.word	0x200000a4
 8000ec0:	20000088 	.word	0x20000088
 8000ec4:	2000003c 	.word	0x2000003c
 8000ec8:	20000094 	.word	0x20000094
 8000ecc:	20000098 	.word	0x20000098
 8000ed0:	2000009c 	.word	0x2000009c
 8000ed4:	200000a0 	.word	0x200000a0

08000ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b090      	sub	sp, #64	; 0x40
 8000edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ede:	f107 0318 	add.w	r3, r7, #24
 8000ee2:	2228      	movs	r2, #40	; 0x28
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f001 ffa0 	bl	8002e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efa:	2302      	movs	r3, #2
 8000efc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000efe:	2301      	movs	r3, #1
 8000f00:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f02:	2310      	movs	r3, #16
 8000f04:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f0a:	f107 0318 	add.w	r3, r7, #24
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 ffa4 	bl	8001e5c <HAL_RCC_OscConfig>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000f1a:	f000 f953 	bl	80011c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1e:	230f      	movs	r3, #15
 8000f20:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f32:	1d3b      	adds	r3, r7, #4
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f001 fa10 	bl	800235c <HAL_RCC_ClockConfig>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f42:	f000 f93f 	bl	80011c4 <Error_Handler>
  }
}
 8000f46:	bf00      	nop
 8000f48:	3740      	adds	r7, #64	; 0x40
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f56:	f107 0308 	add.w	r3, r7, #8
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f64:	463b      	mov	r3, r7
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f74:	4b1b      	ldr	r3, [pc, #108]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f76:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f7c:	4b19      	ldr	r3, [pc, #100]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f82:	4b18      	ldr	r3, [pc, #96]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f84:	2209      	movs	r2, #9
 8000f86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f88:	4b16      	ldr	r3, [pc, #88]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8e:	4b15      	ldr	r3, [pc, #84]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f94:	4813      	ldr	r0, [pc, #76]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000f96:	f001 fb3d 	bl	8002614 <HAL_TIM_Base_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fa0:	f000 f910 	bl	80011c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fa8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000faa:	f107 0308 	add.w	r3, r7, #8
 8000fae:	4619      	mov	r1, r3
 8000fb0:	480c      	ldr	r0, [pc, #48]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000fb2:	f001 fcd3 	bl	800295c <HAL_TIM_ConfigClockSource>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fbc:	f000 f902 	bl	80011c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fc8:	463b      	mov	r3, r7
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <MX_TIM2_Init+0x94>)
 8000fce:	f001 fe9f 	bl	8002d10 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fd8:	f000 f8f4 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fdc:	bf00      	nop
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	200000ec 	.word	0x200000ec

08000fe8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffc:	463b      	mov	r3, r7
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001004:	4b1d      	ldr	r3, [pc, #116]	; (800107c <MX_TIM3_Init+0x94>)
 8001006:	4a1e      	ldr	r2, [pc, #120]	; (8001080 <MX_TIM3_Init+0x98>)
 8001008:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 800100a:	4b1c      	ldr	r3, [pc, #112]	; (800107c <MX_TIM3_Init+0x94>)
 800100c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001010:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001012:	4b1a      	ldr	r3, [pc, #104]	; (800107c <MX_TIM3_Init+0x94>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001018:	4b18      	ldr	r3, [pc, #96]	; (800107c <MX_TIM3_Init+0x94>)
 800101a:	2209      	movs	r2, #9
 800101c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800101e:	4b17      	ldr	r3, [pc, #92]	; (800107c <MX_TIM3_Init+0x94>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001024:	4b15      	ldr	r3, [pc, #84]	; (800107c <MX_TIM3_Init+0x94>)
 8001026:	2200      	movs	r2, #0
 8001028:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800102a:	4814      	ldr	r0, [pc, #80]	; (800107c <MX_TIM3_Init+0x94>)
 800102c:	f001 faf2 	bl	8002614 <HAL_TIM_Base_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001036:	f000 f8c5 	bl	80011c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800103a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	4619      	mov	r1, r3
 8001046:	480d      	ldr	r0, [pc, #52]	; (800107c <MX_TIM3_Init+0x94>)
 8001048:	f001 fc88 	bl	800295c <HAL_TIM_ConfigClockSource>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001052:	f000 f8b7 	bl	80011c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001056:	2300      	movs	r3, #0
 8001058:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800105e:	463b      	mov	r3, r7
 8001060:	4619      	mov	r1, r3
 8001062:	4806      	ldr	r0, [pc, #24]	; (800107c <MX_TIM3_Init+0x94>)
 8001064:	f001 fe54 	bl	8002d10 <HAL_TIMEx_MasterConfigSynchronization>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800106e:	f000 f8a9 	bl	80011c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	200000a4 	.word	0x200000a4
 8001080:	40000400 	.word	0x40000400

08001084 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108a:	f107 0310 	add.w	r3, r7, #16
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001098:	4b2e      	ldr	r3, [pc, #184]	; (8001154 <MX_GPIO_Init+0xd0>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	4a2d      	ldr	r2, [pc, #180]	; (8001154 <MX_GPIO_Init+0xd0>)
 800109e:	f043 0310 	orr.w	r3, r3, #16
 80010a2:	6193      	str	r3, [r2, #24]
 80010a4:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	f003 0310 	and.w	r3, r3, #16
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	4a27      	ldr	r2, [pc, #156]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010b6:	f043 0304 	orr.w	r3, r3, #4
 80010ba:	6193      	str	r3, [r2, #24]
 80010bc:	4b25      	ldr	r3, [pc, #148]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	f003 0304 	and.w	r3, r3, #4
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	4a21      	ldr	r2, [pc, #132]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010ce:	f043 0308 	orr.w	r3, r3, #8
 80010d2:	6193      	str	r3, [r2, #24]
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_GPIO_Init+0xd0>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0308 	and.w	r3, r3, #8
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_X_Pin|LED_AMBER_X_Pin|LED_GREEN_X_Pin|LED_RED_Y_Pin
 80010e0:	2200      	movs	r2, #0
 80010e2:	217e      	movs	r1, #126	; 0x7e
 80010e4:	481c      	ldr	r0, [pc, #112]	; (8001158 <MX_GPIO_Init+0xd4>)
 80010e6:	f000 fe88 	bl	8001dfa <HAL_GPIO_WritePin>
                          |LED_AMBER_Y_Pin|LED_GREEN_Y_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_A_Pin|SEG0_B_Pin|SEG0_C_Pin|SEG2_C_Pin
 80010ea:	2200      	movs	r2, #0
 80010ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80010f0:	481a      	ldr	r0, [pc, #104]	; (800115c <MX_GPIO_Init+0xd8>)
 80010f2:	f000 fe82 	bl	8001dfa <HAL_GPIO_WritePin>
                          |SEG2_D_Pin|SEG3_A_Pin|SEG3_B_Pin|SEG3_C_Pin
                          |SEG3_D_Pin|SEG0_D_Pin|SEG1_A_Pin|SEG1_B_Pin
                          |SEG1_C_Pin|SEG1_D_Pin|SEG2_A_Pin|SEG2_B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin;
 80010f6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80010fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001100:	2301      	movs	r3, #1
 8001102:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001104:	f107 0310 	add.w	r3, r7, #16
 8001108:	4619      	mov	r1, r3
 800110a:	4815      	ldr	r0, [pc, #84]	; (8001160 <MX_GPIO_Init+0xdc>)
 800110c:	f000 fce4 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_X_Pin LED_AMBER_X_Pin LED_GREEN_X_Pin LED_RED_Y_Pin
                           LED_AMBER_Y_Pin LED_GREEN_Y_Pin */
  GPIO_InitStruct.Pin = LED_RED_X_Pin|LED_AMBER_X_Pin|LED_GREEN_X_Pin|LED_RED_Y_Pin
 8001110:	237e      	movs	r3, #126	; 0x7e
 8001112:	613b      	str	r3, [r7, #16]
                          |LED_AMBER_Y_Pin|LED_GREEN_Y_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	2302      	movs	r3, #2
 800111e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	f107 0310 	add.w	r3, r7, #16
 8001124:	4619      	mov	r1, r3
 8001126:	480c      	ldr	r0, [pc, #48]	; (8001158 <MX_GPIO_Init+0xd4>)
 8001128:	f000 fcd6 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_A_Pin SEG0_B_Pin SEG0_C_Pin SEG2_C_Pin
                           SEG2_D_Pin SEG3_A_Pin SEG3_B_Pin SEG3_C_Pin
                           SEG3_D_Pin SEG0_D_Pin SEG1_A_Pin SEG1_B_Pin
                           SEG1_C_Pin SEG1_D_Pin SEG2_A_Pin SEG2_B_Pin */
  GPIO_InitStruct.Pin = SEG0_A_Pin|SEG0_B_Pin|SEG0_C_Pin|SEG2_C_Pin
 800112c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001130:	613b      	str	r3, [r7, #16]
                          |SEG2_D_Pin|SEG3_A_Pin|SEG3_B_Pin|SEG3_C_Pin
                          |SEG3_D_Pin|SEG0_D_Pin|SEG1_A_Pin|SEG1_B_Pin
                          |SEG1_C_Pin|SEG1_D_Pin|SEG2_A_Pin|SEG2_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2302      	movs	r3, #2
 800113c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113e:	f107 0310 	add.w	r3, r7, #16
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	; (800115c <MX_GPIO_Init+0xd8>)
 8001146:	f000 fcc7 	bl	8001ad8 <HAL_GPIO_Init>

}
 800114a:	bf00      	nop
 800114c:	3720      	adds	r7, #32
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000
 8001158:	40010800 	.word	0x40010800
 800115c:	40010c00 	.word	0x40010c00
 8001160:	40011000 	.word	0x40011000

08001164 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	// Timer TODO
	if (htim->Instance == TIM2){
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001174:	d113      	bne.n	800119e <HAL_TIM_PeriodElapsedCallback+0x3a>
		timerRunTIM2();
 8001176:	f000 fa31 	bl	80015dc <timerRunTIM2>
		// timerRunTIM2 control timer0_counter for all system
		getKeyInput();
 800117a:	f7ff f8db 	bl	8000334 <getKeyInput>
		fsm();
 800117e:	f000 f9b7 	bl	80014f0 <fsm>
		if (mode == 1){
 8001182:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d109      	bne.n	800119e <HAL_TIM_PeriodElapsedCallback+0x3a>
			displayNumSEGX(timer_normal_modeX);
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fe12 	bl	8000db8 <displayNumSEGX>
			displayNumSEGY(timer_normal_modeY);
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fe31 	bl	8000e00 <displayNumSEGY>
		}
	}
	if (htim->Instance == TIM3) {
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a07      	ldr	r2, [pc, #28]	; (80011c0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d101      	bne.n	80011ac <HAL_TIM_PeriodElapsedCallback+0x48>
		timerRunTIM3();
 80011a8:	f000 fa32 	bl	8001610 <timerRunTIM3>
		// timerRunTIM3() control only timer_blink which is timer counter of LED blinking station in change time modes.
	}
}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	2000003c 	.word	0x2000003c
 80011b8:	20000094 	.word	0x20000094
 80011bc:	2000009c 	.word	0x2000009c
 80011c0:	40000400 	.word	0x40000400

080011c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011c8:	b672      	cpsid	i
}
 80011ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011cc:	e7fe      	b.n	80011cc <Error_Handler+0x8>
	...

080011d0 <disableAllLeds>:
#include "processing.h"
#include "button.h"
#include "control_leds_segment.h"
#include "software_timer.h"

void disableAllLeds(){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, SET);
 80011d4:	2201      	movs	r2, #1
 80011d6:	2102      	movs	r1, #2
 80011d8:	480e      	ldr	r0, [pc, #56]	; (8001214 <disableAllLeds+0x44>)
 80011da:	f000 fe0e 	bl	8001dfa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_X_GPIO_Port, LED_AMBER_X_Pin, SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2104      	movs	r1, #4
 80011e2:	480c      	ldr	r0, [pc, #48]	; (8001214 <disableAllLeds+0x44>)
 80011e4:	f000 fe09 	bl	8001dfa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	2108      	movs	r1, #8
 80011ec:	4809      	ldr	r0, [pc, #36]	; (8001214 <disableAllLeds+0x44>)
 80011ee:	f000 fe04 	bl	8001dfa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	2110      	movs	r1, #16
 80011f6:	4807      	ldr	r0, [pc, #28]	; (8001214 <disableAllLeds+0x44>)
 80011f8:	f000 fdff 	bl	8001dfa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_Y_GPIO_Port, LED_AMBER_Y_Pin, SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2120      	movs	r1, #32
 8001200:	4804      	ldr	r0, [pc, #16]	; (8001214 <disableAllLeds+0x44>)
 8001202:	f000 fdfa 	bl	8001dfa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, SET);
 8001206:	2201      	movs	r2, #1
 8001208:	2140      	movs	r1, #64	; 0x40
 800120a:	4802      	ldr	r0, [pc, #8]	; (8001214 <disableAllLeds+0x44>)
 800120c:	f000 fdf5 	bl	8001dfa <HAL_GPIO_WritePin>
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40010800 	.word	0x40010800

08001218 <INIT_MODE>:
	LEDREDX_LEDGREENY,
	LEDREDX_LEDAMBERY,
	LEDREDY_LEDGREENX,
	LEDREDY_LEDAMBERX
} statusNormalMode = LEDREDX_LEDGREENY;
void INIT_MODE(){
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	statusNormalMode = LEDREDX_LEDGREENY;
 800121c:	4b0b      	ldr	r3, [pc, #44]	; (800124c <INIT_MODE+0x34>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
	setTimerNormalModeX(timeRed);
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <INIT_MODE+0x38>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f9b0 	bl	800158c <setTimerNormalModeX>
	setTimerNormalModeY(timeGreen);
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <INIT_MODE+0x3c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f000 f9bf 	bl	80015b4 <setTimerNormalModeY>
	disableAllLeds();
 8001236:	f7ff ffcb 	bl	80011d0 <disableAllLeds>
	setTimer0(100);
 800123a:	2064      	movs	r0, #100	; 0x64
 800123c:	f000 f97e 	bl	800153c <setTimer0>
	setTimerBlink(50);
 8001240:	2032      	movs	r0, #50	; 0x32
 8001242:	f000 f98f 	bl	8001564 <setTimerBlink>
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000080 	.word	0x20000080
 8001250:	20000040 	.word	0x20000040
 8001254:	20000048 	.word	0x20000048

08001258 <normalMode>:
void normalMode(){
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	switch (statusNormalMode) {
 800125c:	4b6a      	ldr	r3, [pc, #424]	; (8001408 <normalMode+0x1b0>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b03      	cmp	r3, #3
 8001262:	f200 80cd 	bhi.w	8001400 <normalMode+0x1a8>
 8001266:	a201      	add	r2, pc, #4	; (adr r2, 800126c <normalMode+0x14>)
 8001268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126c:	0800127d 	.word	0x0800127d
 8001270:	080012d9 	.word	0x080012d9
 8001274:	0800133f 	.word	0x0800133f
 8001278:	0800139b 	.word	0x0800139b
		case LEDREDX_LEDGREENY:
			if (timer_normal_mode_flagX==1){
 800127c:	4b63      	ldr	r3, [pc, #396]	; (800140c <normalMode+0x1b4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d10f      	bne.n	80012a4 <normalMode+0x4c>
				statusNormalMode = LEDREDY_LEDGREENX;
 8001284:	4b60      	ldr	r3, [pc, #384]	; (8001408 <normalMode+0x1b0>)
 8001286:	2202      	movs	r2, #2
 8001288:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 800128a:	f7ff ffa1 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeAmber);
 800128e:	4b60      	ldr	r3, [pc, #384]	; (8001410 <normalMode+0x1b8>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f000 f97a 	bl	800158c <setTimerNormalModeX>
				setTimerNormalModeY(timeRed);
 8001298:	4b5e      	ldr	r3, [pc, #376]	; (8001414 <normalMode+0x1bc>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f000 f989 	bl	80015b4 <setTimerNormalModeY>
				break;
 80012a2:	e0ae      	b.n	8001402 <normalMode+0x1aa>
			}
			if (timer_normal_mode_flagY == 1){
 80012a4:	4b5c      	ldr	r3, [pc, #368]	; (8001418 <normalMode+0x1c0>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d10a      	bne.n	80012c2 <normalMode+0x6a>
				statusNormalMode = LEDREDX_LEDAMBERY;
 80012ac:	4b56      	ldr	r3, [pc, #344]	; (8001408 <normalMode+0x1b0>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 80012b2:	f7ff ff8d 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeY(timeAmber);
 80012b6:	4b56      	ldr	r3, [pc, #344]	; (8001410 <normalMode+0x1b8>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f97a 	bl	80015b4 <setTimerNormalModeY>
				break;
 80012c0:	e09f      	b.n	8001402 <normalMode+0x1aa>
			}
			HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2102      	movs	r1, #2
 80012c6:	4855      	ldr	r0, [pc, #340]	; (800141c <normalMode+0x1c4>)
 80012c8:	f000 fd97 	bl	8001dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin, RESET);
 80012cc:	2200      	movs	r2, #0
 80012ce:	2140      	movs	r1, #64	; 0x40
 80012d0:	4852      	ldr	r0, [pc, #328]	; (800141c <normalMode+0x1c4>)
 80012d2:	f000 fd92 	bl	8001dfa <HAL_GPIO_WritePin>
			break;
 80012d6:	e094      	b.n	8001402 <normalMode+0x1aa>
		case LEDREDX_LEDAMBERY:
			if (timer_normal_mode_flagX == 1){
 80012d8:	4b4c      	ldr	r3, [pc, #304]	; (800140c <normalMode+0x1b4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d10f      	bne.n	8001300 <normalMode+0xa8>
				statusNormalMode = LEDREDY_LEDGREENX;
 80012e0:	4b49      	ldr	r3, [pc, #292]	; (8001408 <normalMode+0x1b0>)
 80012e2:	2202      	movs	r2, #2
 80012e4:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 80012e6:	f7ff ff73 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeGreen);
 80012ea:	4b4d      	ldr	r3, [pc, #308]	; (8001420 <normalMode+0x1c8>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4618      	mov	r0, r3
 80012f0:	f000 f94c 	bl	800158c <setTimerNormalModeX>
				setTimerNormalModeY(timeRed);
 80012f4:	4b47      	ldr	r3, [pc, #284]	; (8001414 <normalMode+0x1bc>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f95b 	bl	80015b4 <setTimerNormalModeY>
				break;
 80012fe:	e080      	b.n	8001402 <normalMode+0x1aa>
			}
			if (timer_normal_mode_flagY == 1){
 8001300:	4b45      	ldr	r3, [pc, #276]	; (8001418 <normalMode+0x1c0>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d10f      	bne.n	8001328 <normalMode+0xd0>
				statusNormalMode = LEDREDY_LEDGREENX;
 8001308:	4b3f      	ldr	r3, [pc, #252]	; (8001408 <normalMode+0x1b0>)
 800130a:	2202      	movs	r2, #2
 800130c:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 800130e:	f7ff ff5f 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeGreen);
 8001312:	4b43      	ldr	r3, [pc, #268]	; (8001420 <normalMode+0x1c8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f000 f938 	bl	800158c <setTimerNormalModeX>
				setTimerNormalModeY(timeRed);
 800131c:	4b3d      	ldr	r3, [pc, #244]	; (8001414 <normalMode+0x1bc>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f000 f947 	bl	80015b4 <setTimerNormalModeY>
				break;
 8001326:	e06c      	b.n	8001402 <normalMode+0x1aa>
			}
			HAL_GPIO_WritePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin, RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	2102      	movs	r1, #2
 800132c:	483b      	ldr	r0, [pc, #236]	; (800141c <normalMode+0x1c4>)
 800132e:	f000 fd64 	bl	8001dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_AMBER_Y_GPIO_Port, LED_AMBER_Y_Pin, RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	2120      	movs	r1, #32
 8001336:	4839      	ldr	r0, [pc, #228]	; (800141c <normalMode+0x1c4>)
 8001338:	f000 fd5f 	bl	8001dfa <HAL_GPIO_WritePin>
			break;
 800133c:	e061      	b.n	8001402 <normalMode+0x1aa>
		case LEDREDY_LEDGREENX:
			if (timer_normal_mode_flagY == 1){
 800133e:	4b36      	ldr	r3, [pc, #216]	; (8001418 <normalMode+0x1c0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d10f      	bne.n	8001366 <normalMode+0x10e>
				statusNormalMode = LEDREDX_LEDGREENY;
 8001346:	4b30      	ldr	r3, [pc, #192]	; (8001408 <normalMode+0x1b0>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 800134c:	f7ff ff40 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeRed);
 8001350:	4b30      	ldr	r3, [pc, #192]	; (8001414 <normalMode+0x1bc>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4618      	mov	r0, r3
 8001356:	f000 f919 	bl	800158c <setTimerNormalModeX>
				setTimerNormalModeY(timeGreen);
 800135a:	4b31      	ldr	r3, [pc, #196]	; (8001420 <normalMode+0x1c8>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f000 f928 	bl	80015b4 <setTimerNormalModeY>
				break;
 8001364:	e04d      	b.n	8001402 <normalMode+0x1aa>
			}
			if (timer_normal_mode_flagX == 1){
 8001366:	4b29      	ldr	r3, [pc, #164]	; (800140c <normalMode+0x1b4>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d10a      	bne.n	8001384 <normalMode+0x12c>
				statusNormalMode = LEDREDY_LEDAMBERX;
 800136e:	4b26      	ldr	r3, [pc, #152]	; (8001408 <normalMode+0x1b0>)
 8001370:	2203      	movs	r2, #3
 8001372:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 8001374:	f7ff ff2c 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeAmber);
 8001378:	4b25      	ldr	r3, [pc, #148]	; (8001410 <normalMode+0x1b8>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4618      	mov	r0, r3
 800137e:	f000 f905 	bl	800158c <setTimerNormalModeX>
				break;
 8001382:	e03e      	b.n	8001402 <normalMode+0x1aa>
			}
			HAL_GPIO_WritePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin, RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	2108      	movs	r1, #8
 8001388:	4824      	ldr	r0, [pc, #144]	; (800141c <normalMode+0x1c4>)
 800138a:	f000 fd36 	bl	8001dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	2110      	movs	r1, #16
 8001392:	4822      	ldr	r0, [pc, #136]	; (800141c <normalMode+0x1c4>)
 8001394:	f000 fd31 	bl	8001dfa <HAL_GPIO_WritePin>
			break;
 8001398:	e033      	b.n	8001402 <normalMode+0x1aa>
		case LEDREDY_LEDAMBERX:
			if (timer_normal_mode_flagY == 1){
 800139a:	4b1f      	ldr	r3, [pc, #124]	; (8001418 <normalMode+0x1c0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d10f      	bne.n	80013c2 <normalMode+0x16a>
				statusNormalMode = LEDREDX_LEDGREENY;
 80013a2:	4b19      	ldr	r3, [pc, #100]	; (8001408 <normalMode+0x1b0>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 80013a8:	f7ff ff12 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeRed);
 80013ac:	4b19      	ldr	r3, [pc, #100]	; (8001414 <normalMode+0x1bc>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 f8eb 	bl	800158c <setTimerNormalModeX>
				setTimerNormalModeY(timeGreen);
 80013b6:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <normalMode+0x1c8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f8fa 	bl	80015b4 <setTimerNormalModeY>
				break;
 80013c0:	e01f      	b.n	8001402 <normalMode+0x1aa>
			}
			if (timer_normal_mode_flagX == 1){
 80013c2:	4b12      	ldr	r3, [pc, #72]	; (800140c <normalMode+0x1b4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d10f      	bne.n	80013ea <normalMode+0x192>
				statusNormalMode = LEDREDX_LEDGREENY;
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <normalMode+0x1b0>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
				disableAllLeds();
 80013d0:	f7ff fefe 	bl	80011d0 <disableAllLeds>
				setTimerNormalModeX(timeRed);
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <normalMode+0x1bc>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 f8d7 	bl	800158c <setTimerNormalModeX>
				setTimerNormalModeY(timeGreen);
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <normalMode+0x1c8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f000 f8e6 	bl	80015b4 <setTimerNormalModeY>
				break;
 80013e8:	e00b      	b.n	8001402 <normalMode+0x1aa>
			}
			HAL_GPIO_WritePin(LED_AMBER_X_GPIO_Port, LED_AMBER_X_Pin, RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2104      	movs	r1, #4
 80013ee:	480b      	ldr	r0, [pc, #44]	; (800141c <normalMode+0x1c4>)
 80013f0:	f000 fd03 	bl	8001dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin, RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	2110      	movs	r1, #16
 80013f8:	4808      	ldr	r0, [pc, #32]	; (800141c <normalMode+0x1c4>)
 80013fa:	f000 fcfe 	bl	8001dfa <HAL_GPIO_WritePin>
			break;
 80013fe:	e000      	b.n	8001402 <normalMode+0x1aa>
		default:
			break;
 8001400:	bf00      	nop
	}
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000080 	.word	0x20000080
 800140c:	20000098 	.word	0x20000098
 8001410:	20000044 	.word	0x20000044
 8001414:	20000040 	.word	0x20000040
 8001418:	200000a0 	.word	0x200000a0
 800141c:	40010800 	.word	0x40010800
 8001420:	20000048 	.word	0x20000048

08001424 <changeTimeRedMode>:
void changeTimeRedMode(){
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
	if (timer_blink_flag == 1) {
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <changeTimeRedMode+0x38>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d10a      	bne.n	8001446 <changeTimeRedMode+0x22>
		HAL_GPIO_TogglePin(LED_RED_X_GPIO_Port, LED_RED_X_Pin);
 8001430:	2102      	movs	r1, #2
 8001432:	480b      	ldr	r0, [pc, #44]	; (8001460 <changeTimeRedMode+0x3c>)
 8001434:	f000 fcf9 	bl	8001e2a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_RED_Y_GPIO_Port, LED_RED_Y_Pin);
 8001438:	2110      	movs	r1, #16
 800143a:	4809      	ldr	r0, [pc, #36]	; (8001460 <changeTimeRedMode+0x3c>)
 800143c:	f000 fcf5 	bl	8001e2a <HAL_GPIO_TogglePin>
		setTimerBlink(50);
 8001440:	2032      	movs	r0, #50	; 0x32
 8001442:	f000 f88f 	bl	8001564 <setTimerBlink>
	}
	displayNumSEGX(2);
 8001446:	2002      	movs	r0, #2
 8001448:	f7ff fcb6 	bl	8000db8 <displayNumSEGX>
	displayNumSEGY(timeRedBuffer);
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <changeTimeRedMode+0x40>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fcd5 	bl	8000e00 <displayNumSEGY>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000008c 	.word	0x2000008c
 8001460:	40010800 	.word	0x40010800
 8001464:	2000004c 	.word	0x2000004c

08001468 <changeTimeAmberMode>:
void changeTimeAmberMode(){
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
	if (timer_blink_flag == 1) {
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <changeTimeAmberMode+0x38>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d10a      	bne.n	800148a <changeTimeAmberMode+0x22>
		HAL_GPIO_TogglePin(LED_AMBER_X_GPIO_Port, LED_AMBER_X_Pin);
 8001474:	2104      	movs	r1, #4
 8001476:	480b      	ldr	r0, [pc, #44]	; (80014a4 <changeTimeAmberMode+0x3c>)
 8001478:	f000 fcd7 	bl	8001e2a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_AMBER_Y_GPIO_Port, LED_AMBER_Y_Pin);
 800147c:	2120      	movs	r1, #32
 800147e:	4809      	ldr	r0, [pc, #36]	; (80014a4 <changeTimeAmberMode+0x3c>)
 8001480:	f000 fcd3 	bl	8001e2a <HAL_GPIO_TogglePin>
		setTimerBlink(50);
 8001484:	2032      	movs	r0, #50	; 0x32
 8001486:	f000 f86d 	bl	8001564 <setTimerBlink>
	}
	displayNumSEGX(3);
 800148a:	2003      	movs	r0, #3
 800148c:	f7ff fc94 	bl	8000db8 <displayNumSEGX>
	displayNumSEGY(timeAmberBuffer);
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <changeTimeAmberMode+0x40>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fcb3 	bl	8000e00 <displayNumSEGY>
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	2000008c 	.word	0x2000008c
 80014a4:	40010800 	.word	0x40010800
 80014a8:	20000050 	.word	0x20000050

080014ac <changeTimeGreenMode>:
void changeTimeGreenMode(){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
	if (timer_blink_flag == 1) {
 80014b0:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <changeTimeGreenMode+0x38>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d10a      	bne.n	80014ce <changeTimeGreenMode+0x22>
		HAL_GPIO_TogglePin(LED_GREEN_X_GPIO_Port, LED_GREEN_X_Pin);
 80014b8:	2108      	movs	r1, #8
 80014ba:	480b      	ldr	r0, [pc, #44]	; (80014e8 <changeTimeGreenMode+0x3c>)
 80014bc:	f000 fcb5 	bl	8001e2a <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_GREEN_Y_GPIO_Port, LED_GREEN_Y_Pin);
 80014c0:	2140      	movs	r1, #64	; 0x40
 80014c2:	4809      	ldr	r0, [pc, #36]	; (80014e8 <changeTimeGreenMode+0x3c>)
 80014c4:	f000 fcb1 	bl	8001e2a <HAL_GPIO_TogglePin>
		setTimerBlink(50);
 80014c8:	2032      	movs	r0, #50	; 0x32
 80014ca:	f000 f84b 	bl	8001564 <setTimerBlink>
	}
	displayNumSEGX(4);
 80014ce:	2004      	movs	r0, #4
 80014d0:	f7ff fc72 	bl	8000db8 <displayNumSEGX>
	displayNumSEGY(timeGreenBuffer);
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <changeTimeGreenMode+0x40>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fc91 	bl	8000e00 <displayNumSEGY>
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	2000008c 	.word	0x2000008c
 80014e8:	40010800 	.word	0x40010800
 80014ec:	20000054 	.word	0x20000054

080014f0 <fsm>:
void fsm(){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	switch(mode){
 80014f4:	4b10      	ldr	r3, [pc, #64]	; (8001538 <fsm+0x48>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3b01      	subs	r3, #1
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	d816      	bhi.n	800152c <fsm+0x3c>
 80014fe:	a201      	add	r2, pc, #4	; (adr r2, 8001504 <fsm+0x14>)
 8001500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001504:	08001515 	.word	0x08001515
 8001508:	0800151b 	.word	0x0800151b
 800150c:	08001521 	.word	0x08001521
 8001510:	08001527 	.word	0x08001527
	case 1:
		normalMode();
 8001514:	f7ff fea0 	bl	8001258 <normalMode>
		break;
 8001518:	e00c      	b.n	8001534 <fsm+0x44>
	case 2:
		changeTimeRedMode();
 800151a:	f7ff ff83 	bl	8001424 <changeTimeRedMode>
		break;
 800151e:	e009      	b.n	8001534 <fsm+0x44>
	case 3:
		changeTimeAmberMode();
 8001520:	f7ff ffa2 	bl	8001468 <changeTimeAmberMode>
		break;
 8001524:	e006      	b.n	8001534 <fsm+0x44>
	case 4:
		changeTimeGreenMode();
 8001526:	f7ff ffc1 	bl	80014ac <changeTimeGreenMode>
		break;
 800152a:	e003      	b.n	8001534 <fsm+0x44>
	default:
		mode = 1;
 800152c:	4b02      	ldr	r3, [pc, #8]	; (8001538 <fsm+0x48>)
 800152e:	2201      	movs	r2, #1
 8001530:	601a      	str	r2, [r3, #0]
		break;
 8001532:	bf00      	nop
	}
}
 8001534:	bf00      	nop
 8001536:	bd80      	pop	{r7, pc}
 8001538:	2000003c 	.word	0x2000003c

0800153c <setTimer0>:


int timer_normal_modeY = 0;
int timer_normal_mode_flagY = 0;

void setTimer0(int duration){
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 8001544:	4a05      	ldr	r2, [pc, #20]	; (800155c <setTimer0+0x20>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 800154a:	4b05      	ldr	r3, [pc, #20]	; (8001560 <setTimer0+0x24>)
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000084 	.word	0x20000084
 8001560:	20000088 	.word	0x20000088

08001564 <setTimerBlink>:
void setTimerBlink(int duration){
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	timer_blink = duration;
 800156c:	4a05      	ldr	r2, [pc, #20]	; (8001584 <setTimerBlink+0x20>)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6013      	str	r3, [r2, #0]
	timer_blink_flag = 0;
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <setTimerBlink+0x24>)
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	bc80      	pop	{r7}
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	20000090 	.word	0x20000090
 8001588:	2000008c 	.word	0x2000008c

0800158c <setTimerNormalModeX>:
void setTimerNormalModeX(int duration){
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
	timer_normal_modeX = duration;
 8001594:	4a05      	ldr	r2, [pc, #20]	; (80015ac <setTimerNormalModeX+0x20>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6013      	str	r3, [r2, #0]
	timer_normal_mode_flagX = 0;
 800159a:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <setTimerNormalModeX+0x24>)
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	20000094 	.word	0x20000094
 80015b0:	20000098 	.word	0x20000098

080015b4 <setTimerNormalModeY>:
void setTimerNormalModeY(int duration){
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	timer_normal_modeY = duration;
 80015bc:	4a05      	ldr	r2, [pc, #20]	; (80015d4 <setTimerNormalModeY+0x20>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6013      	str	r3, [r2, #0]
	timer_normal_mode_flagY = 0;
 80015c2:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <setTimerNormalModeY+0x24>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	2000009c 	.word	0x2000009c
 80015d8:	200000a0 	.word	0x200000a0

080015dc <timerRunTIM2>:

void timerRunTIM2() {
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
	if (timer0_counter > 0){
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <timerRunTIM2+0x2c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	dd0b      	ble.n	8001600 <timerRunTIM2+0x24>
		timer0_counter--;
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <timerRunTIM2+0x2c>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	3b01      	subs	r3, #1
 80015ee:	4a06      	ldr	r2, [pc, #24]	; (8001608 <timerRunTIM2+0x2c>)
 80015f0:	6013      	str	r3, [r2, #0]
		if (timer0_counter <= 0) {
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <timerRunTIM2+0x2c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	dc02      	bgt.n	8001600 <timerRunTIM2+0x24>
			timer0_flag = 1;
 80015fa:	4b04      	ldr	r3, [pc, #16]	; (800160c <timerRunTIM2+0x30>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	20000084 	.word	0x20000084
 800160c:	20000088 	.word	0x20000088

08001610 <timerRunTIM3>:
void timerRunTIM3() {
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	if (timer_blink > 0){
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <timerRunTIM3+0x2c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	dd0b      	ble.n	8001634 <timerRunTIM3+0x24>
		timer_blink--;
 800161c:	4b07      	ldr	r3, [pc, #28]	; (800163c <timerRunTIM3+0x2c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	3b01      	subs	r3, #1
 8001622:	4a06      	ldr	r2, [pc, #24]	; (800163c <timerRunTIM3+0x2c>)
 8001624:	6013      	str	r3, [r2, #0]
		if (timer_blink <= 0) {
 8001626:	4b05      	ldr	r3, [pc, #20]	; (800163c <timerRunTIM3+0x2c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	dc02      	bgt.n	8001634 <timerRunTIM3+0x24>
			timer_blink_flag = 1;
 800162e:	4b04      	ldr	r3, [pc, #16]	; (8001640 <timerRunTIM3+0x30>)
 8001630:	2201      	movs	r2, #1
 8001632:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr
 800163c:	20000090 	.word	0x20000090
 8001640:	2000008c 	.word	0x2000008c

08001644 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800164a:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <HAL_MspInit+0x5c>)
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <HAL_MspInit+0x5c>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6193      	str	r3, [r2, #24]
 8001656:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_MspInit+0x5c>)
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001662:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <HAL_MspInit+0x5c>)
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	4a0e      	ldr	r2, [pc, #56]	; (80016a0 <HAL_MspInit+0x5c>)
 8001668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800166c:	61d3      	str	r3, [r2, #28]
 800166e:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <HAL_MspInit+0x5c>)
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800167a:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <HAL_MspInit+0x60>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	4a04      	ldr	r2, [pc, #16]	; (80016a4 <HAL_MspInit+0x60>)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001696:	bf00      	nop
 8001698:	3714      	adds	r7, #20
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40010000 	.word	0x40010000

080016a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016b8:	d114      	bne.n	80016e4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <HAL_TIM_Base_MspInit+0x78>)
 80016bc:	69db      	ldr	r3, [r3, #28]
 80016be:	4a18      	ldr	r2, [pc, #96]	; (8001720 <HAL_TIM_Base_MspInit+0x78>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	61d3      	str	r3, [r2, #28]
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <HAL_TIM_Base_MspInit+0x78>)
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2100      	movs	r1, #0
 80016d6:	201c      	movs	r0, #28
 80016d8:	f000 f9c7 	bl	8001a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016dc:	201c      	movs	r0, #28
 80016de:	f000 f9e0 	bl	8001aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016e2:	e018      	b.n	8001716 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a0e      	ldr	r2, [pc, #56]	; (8001724 <HAL_TIM_Base_MspInit+0x7c>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d113      	bne.n	8001716 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <HAL_TIM_Base_MspInit+0x78>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a0b      	ldr	r2, [pc, #44]	; (8001720 <HAL_TIM_Base_MspInit+0x78>)
 80016f4:	f043 0302 	orr.w	r3, r3, #2
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <HAL_TIM_Base_MspInit+0x78>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 0302 	and.w	r3, r3, #2
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	201d      	movs	r0, #29
 800170c:	f000 f9ad 	bl	8001a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001710:	201d      	movs	r0, #29
 8001712:	f000 f9c6 	bl	8001aa2 <HAL_NVIC_EnableIRQ>
}
 8001716:	bf00      	nop
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40021000 	.word	0x40021000
 8001724:	40000400 	.word	0x40000400

08001728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800172c:	e7fe      	b.n	800172c <NMI_Handler+0x4>

0800172e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001732:	e7fe      	b.n	8001732 <HardFault_Handler+0x4>

08001734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <MemManage_Handler+0x4>

0800173a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <BusFault_Handler+0x4>

08001740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <UsageFault_Handler+0x4>

08001746 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr

08001752 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr

0800175e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001762:	bf00      	nop
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr

0800176a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800176e:	f000 f889 	bl	8001884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800177c:	4802      	ldr	r0, [pc, #8]	; (8001788 <TIM2_IRQHandler+0x10>)
 800177e:	f000 ffe5 	bl	800274c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	200000ec 	.word	0x200000ec

0800178c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001790:	4802      	ldr	r0, [pc, #8]	; (800179c <TIM3_IRQHandler+0x10>)
 8001792:	f000 ffdb 	bl	800274c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200000a4 	.word	0x200000a4

080017a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017ac:	f7ff fff8 	bl	80017a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017b0:	480b      	ldr	r0, [pc, #44]	; (80017e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017b2:	490c      	ldr	r1, [pc, #48]	; (80017e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017b4:	4a0c      	ldr	r2, [pc, #48]	; (80017e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b8:	e002      	b.n	80017c0 <LoopCopyDataInit>

080017ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017be:	3304      	adds	r3, #4

080017c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017c4:	d3f9      	bcc.n	80017ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017c6:	4a09      	ldr	r2, [pc, #36]	; (80017ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017c8:	4c09      	ldr	r4, [pc, #36]	; (80017f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017cc:	e001      	b.n	80017d2 <LoopFillZerobss>

080017ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017d0:	3204      	adds	r2, #4

080017d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017d4:	d3fb      	bcc.n	80017ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017d6:	f001 fb05 	bl	8002de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017da:	f7ff fb35 	bl	8000e48 <main>
  bx lr
 80017de:	4770      	bx	lr
  ldr r0, =_sdata
 80017e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017e4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80017e8:	08002e80 	.word	0x08002e80
  ldr r2, =_sbss
 80017ec:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80017f0:	20000138 	.word	0x20000138

080017f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017f4:	e7fe      	b.n	80017f4 <ADC1_2_IRQHandler>
	...

080017f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <HAL_Init+0x28>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a07      	ldr	r2, [pc, #28]	; (8001820 <HAL_Init+0x28>)
 8001802:	f043 0310 	orr.w	r3, r3, #16
 8001806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001808:	2003      	movs	r0, #3
 800180a:	f000 f923 	bl	8001a54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800180e:	200f      	movs	r0, #15
 8001810:	f000 f808 	bl	8001824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001814:	f7ff ff16 	bl	8001644 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40022000 	.word	0x40022000

08001824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800182c:	4b12      	ldr	r3, [pc, #72]	; (8001878 <HAL_InitTick+0x54>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <HAL_InitTick+0x58>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	4619      	mov	r1, r3
 8001836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183a:	fbb3 f3f1 	udiv	r3, r3, r1
 800183e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001842:	4618      	mov	r0, r3
 8001844:	f000 f93b 	bl	8001abe <HAL_SYSTICK_Config>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e00e      	b.n	8001870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2b0f      	cmp	r3, #15
 8001856:	d80a      	bhi.n	800186e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001858:	2200      	movs	r2, #0
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	f04f 30ff 	mov.w	r0, #4294967295
 8001860:	f000 f903 	bl	8001a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001864:	4a06      	ldr	r2, [pc, #24]	; (8001880 <HAL_InitTick+0x5c>)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800186a:	2300      	movs	r3, #0
 800186c:	e000      	b.n	8001870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20000058 	.word	0x20000058
 800187c:	20000060 	.word	0x20000060
 8001880:	2000005c 	.word	0x2000005c

08001884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001888:	4b05      	ldr	r3, [pc, #20]	; (80018a0 <HAL_IncTick+0x1c>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <HAL_IncTick+0x20>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4413      	add	r3, r2
 8001894:	4a03      	ldr	r2, [pc, #12]	; (80018a4 <HAL_IncTick+0x20>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	20000060 	.word	0x20000060
 80018a4:	20000134 	.word	0x20000134

080018a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b02      	ldr	r3, [pc, #8]	; (80018b8 <HAL_GetTick+0x10>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	20000134 	.word	0x20000134

080018bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018d8:	4013      	ands	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <__NVIC_GetPriorityGrouping+0x18>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	f003 0307 	and.w	r3, r3, #7
}
 8001912:	4618      	mov	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	2b00      	cmp	r3, #0
 8001930:	db0b      	blt.n	800194a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	4906      	ldr	r1, [pc, #24]	; (8001954 <__NVIC_EnableIRQ+0x34>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	2001      	movs	r0, #1
 8001942:	fa00 f202 	lsl.w	r2, r0, r2
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	e000e100 	.word	0xe000e100

08001958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	6039      	str	r1, [r7, #0]
 8001962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001968:	2b00      	cmp	r3, #0
 800196a:	db0a      	blt.n	8001982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	b2da      	uxtb	r2, r3
 8001970:	490c      	ldr	r1, [pc, #48]	; (80019a4 <__NVIC_SetPriority+0x4c>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	0112      	lsls	r2, r2, #4
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	440b      	add	r3, r1
 800197c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001980:	e00a      	b.n	8001998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4908      	ldr	r1, [pc, #32]	; (80019a8 <__NVIC_SetPriority+0x50>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	3b04      	subs	r3, #4
 8001990:	0112      	lsls	r2, r2, #4
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	440b      	add	r3, r1
 8001996:	761a      	strb	r2, [r3, #24]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000e100 	.word	0xe000e100
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	; 0x24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f1c3 0307 	rsb	r3, r3, #7
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	bf28      	it	cs
 80019ca:	2304      	movcs	r3, #4
 80019cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3304      	adds	r3, #4
 80019d2:	2b06      	cmp	r3, #6
 80019d4:	d902      	bls.n	80019dc <NVIC_EncodePriority+0x30>
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3b03      	subs	r3, #3
 80019da:	e000      	b.n	80019de <NVIC_EncodePriority+0x32>
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43da      	mvns	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	401a      	ands	r2, r3
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f4:	f04f 31ff 	mov.w	r1, #4294967295
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	fa01 f303 	lsl.w	r3, r1, r3
 80019fe:	43d9      	mvns	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a04:	4313      	orrs	r3, r2
         );
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3724      	adds	r7, #36	; 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a20:	d301      	bcc.n	8001a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00f      	b.n	8001a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <SysTick_Config+0x40>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a2e:	210f      	movs	r1, #15
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
 8001a34:	f7ff ff90 	bl	8001958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <SysTick_Config+0x40>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <SysTick_Config+0x40>)
 8001a40:	2207      	movs	r2, #7
 8001a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	e000e010 	.word	0xe000e010

08001a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f7ff ff2d 	bl	80018bc <__NVIC_SetPriorityGrouping>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b086      	sub	sp, #24
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
 8001a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a7c:	f7ff ff42 	bl	8001904 <__NVIC_GetPriorityGrouping>
 8001a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	68b9      	ldr	r1, [r7, #8]
 8001a86:	6978      	ldr	r0, [r7, #20]
 8001a88:	f7ff ff90 	bl	80019ac <NVIC_EncodePriority>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff5f 	bl	8001958 <__NVIC_SetPriority>
}
 8001a9a:	bf00      	nop
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff ff35 	bl	8001920 <__NVIC_EnableIRQ>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f7ff ffa2 	bl	8001a10 <SysTick_Config>
 8001acc:	4603      	mov	r3, r0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b08b      	sub	sp, #44	; 0x2c
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aea:	e148      	b.n	8001d7e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001aec:	2201      	movs	r2, #1
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	69fa      	ldr	r2, [r7, #28]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	f040 8137 	bne.w	8001d78 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	4aa3      	ldr	r2, [pc, #652]	; (8001d9c <HAL_GPIO_Init+0x2c4>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d05e      	beq.n	8001bd2 <HAL_GPIO_Init+0xfa>
 8001b14:	4aa1      	ldr	r2, [pc, #644]	; (8001d9c <HAL_GPIO_Init+0x2c4>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d875      	bhi.n	8001c06 <HAL_GPIO_Init+0x12e>
 8001b1a:	4aa1      	ldr	r2, [pc, #644]	; (8001da0 <HAL_GPIO_Init+0x2c8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d058      	beq.n	8001bd2 <HAL_GPIO_Init+0xfa>
 8001b20:	4a9f      	ldr	r2, [pc, #636]	; (8001da0 <HAL_GPIO_Init+0x2c8>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d86f      	bhi.n	8001c06 <HAL_GPIO_Init+0x12e>
 8001b26:	4a9f      	ldr	r2, [pc, #636]	; (8001da4 <HAL_GPIO_Init+0x2cc>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d052      	beq.n	8001bd2 <HAL_GPIO_Init+0xfa>
 8001b2c:	4a9d      	ldr	r2, [pc, #628]	; (8001da4 <HAL_GPIO_Init+0x2cc>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d869      	bhi.n	8001c06 <HAL_GPIO_Init+0x12e>
 8001b32:	4a9d      	ldr	r2, [pc, #628]	; (8001da8 <HAL_GPIO_Init+0x2d0>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d04c      	beq.n	8001bd2 <HAL_GPIO_Init+0xfa>
 8001b38:	4a9b      	ldr	r2, [pc, #620]	; (8001da8 <HAL_GPIO_Init+0x2d0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d863      	bhi.n	8001c06 <HAL_GPIO_Init+0x12e>
 8001b3e:	4a9b      	ldr	r2, [pc, #620]	; (8001dac <HAL_GPIO_Init+0x2d4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d046      	beq.n	8001bd2 <HAL_GPIO_Init+0xfa>
 8001b44:	4a99      	ldr	r2, [pc, #612]	; (8001dac <HAL_GPIO_Init+0x2d4>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d85d      	bhi.n	8001c06 <HAL_GPIO_Init+0x12e>
 8001b4a:	2b12      	cmp	r3, #18
 8001b4c:	d82a      	bhi.n	8001ba4 <HAL_GPIO_Init+0xcc>
 8001b4e:	2b12      	cmp	r3, #18
 8001b50:	d859      	bhi.n	8001c06 <HAL_GPIO_Init+0x12e>
 8001b52:	a201      	add	r2, pc, #4	; (adr r2, 8001b58 <HAL_GPIO_Init+0x80>)
 8001b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b58:	08001bd3 	.word	0x08001bd3
 8001b5c:	08001bad 	.word	0x08001bad
 8001b60:	08001bbf 	.word	0x08001bbf
 8001b64:	08001c01 	.word	0x08001c01
 8001b68:	08001c07 	.word	0x08001c07
 8001b6c:	08001c07 	.word	0x08001c07
 8001b70:	08001c07 	.word	0x08001c07
 8001b74:	08001c07 	.word	0x08001c07
 8001b78:	08001c07 	.word	0x08001c07
 8001b7c:	08001c07 	.word	0x08001c07
 8001b80:	08001c07 	.word	0x08001c07
 8001b84:	08001c07 	.word	0x08001c07
 8001b88:	08001c07 	.word	0x08001c07
 8001b8c:	08001c07 	.word	0x08001c07
 8001b90:	08001c07 	.word	0x08001c07
 8001b94:	08001c07 	.word	0x08001c07
 8001b98:	08001c07 	.word	0x08001c07
 8001b9c:	08001bb5 	.word	0x08001bb5
 8001ba0:	08001bc9 	.word	0x08001bc9
 8001ba4:	4a82      	ldr	r2, [pc, #520]	; (8001db0 <HAL_GPIO_Init+0x2d8>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d013      	beq.n	8001bd2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001baa:	e02c      	b.n	8001c06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	623b      	str	r3, [r7, #32]
          break;
 8001bb2:	e029      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	3304      	adds	r3, #4
 8001bba:	623b      	str	r3, [r7, #32]
          break;
 8001bbc:	e024      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	3308      	adds	r3, #8
 8001bc4:	623b      	str	r3, [r7, #32]
          break;
 8001bc6:	e01f      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	330c      	adds	r3, #12
 8001bce:	623b      	str	r3, [r7, #32]
          break;
 8001bd0:	e01a      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d102      	bne.n	8001be0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bda:	2304      	movs	r3, #4
 8001bdc:	623b      	str	r3, [r7, #32]
          break;
 8001bde:	e013      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d105      	bne.n	8001bf4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001be8:	2308      	movs	r3, #8
 8001bea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69fa      	ldr	r2, [r7, #28]
 8001bf0:	611a      	str	r2, [r3, #16]
          break;
 8001bf2:	e009      	b.n	8001c08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bf4:	2308      	movs	r3, #8
 8001bf6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69fa      	ldr	r2, [r7, #28]
 8001bfc:	615a      	str	r2, [r3, #20]
          break;
 8001bfe:	e003      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
          break;
 8001c04:	e000      	b.n	8001c08 <HAL_GPIO_Init+0x130>
          break;
 8001c06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	2bff      	cmp	r3, #255	; 0xff
 8001c0c:	d801      	bhi.n	8001c12 <HAL_GPIO_Init+0x13a>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	e001      	b.n	8001c16 <HAL_GPIO_Init+0x13e>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	3304      	adds	r3, #4
 8001c16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	2bff      	cmp	r3, #255	; 0xff
 8001c1c:	d802      	bhi.n	8001c24 <HAL_GPIO_Init+0x14c>
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	e002      	b.n	8001c2a <HAL_GPIO_Init+0x152>
 8001c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c26:	3b08      	subs	r3, #8
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	210f      	movs	r1, #15
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	fa01 f303 	lsl.w	r3, r1, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	401a      	ands	r2, r3
 8001c3c:	6a39      	ldr	r1, [r7, #32]
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	fa01 f303 	lsl.w	r3, r1, r3
 8001c44:	431a      	orrs	r2, r3
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f000 8090 	beq.w	8001d78 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c58:	4b56      	ldr	r3, [pc, #344]	; (8001db4 <HAL_GPIO_Init+0x2dc>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	4a55      	ldr	r2, [pc, #340]	; (8001db4 <HAL_GPIO_Init+0x2dc>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6193      	str	r3, [r2, #24]
 8001c64:	4b53      	ldr	r3, [pc, #332]	; (8001db4 <HAL_GPIO_Init+0x2dc>)
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c70:	4a51      	ldr	r2, [pc, #324]	; (8001db8 <HAL_GPIO_Init+0x2e0>)
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	089b      	lsrs	r3, r3, #2
 8001c76:	3302      	adds	r3, #2
 8001c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	220f      	movs	r2, #15
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	68fa      	ldr	r2, [r7, #12]
 8001c90:	4013      	ands	r3, r2
 8001c92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a49      	ldr	r2, [pc, #292]	; (8001dbc <HAL_GPIO_Init+0x2e4>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_GPIO_Init+0x1e0>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a48      	ldr	r2, [pc, #288]	; (8001dc0 <HAL_GPIO_Init+0x2e8>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d007      	beq.n	8001cb4 <HAL_GPIO_Init+0x1dc>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a47      	ldr	r2, [pc, #284]	; (8001dc4 <HAL_GPIO_Init+0x2ec>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d101      	bne.n	8001cb0 <HAL_GPIO_Init+0x1d8>
 8001cac:	2302      	movs	r3, #2
 8001cae:	e004      	b.n	8001cba <HAL_GPIO_Init+0x1e2>
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e002      	b.n	8001cba <HAL_GPIO_Init+0x1e2>
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e000      	b.n	8001cba <HAL_GPIO_Init+0x1e2>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cbc:	f002 0203 	and.w	r2, r2, #3
 8001cc0:	0092      	lsls	r2, r2, #2
 8001cc2:	4093      	lsls	r3, r2
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cca:	493b      	ldr	r1, [pc, #236]	; (8001db8 <HAL_GPIO_Init+0x2e0>)
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	089b      	lsrs	r3, r3, #2
 8001cd0:	3302      	adds	r3, #2
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d006      	beq.n	8001cf2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ce4:	4b38      	ldr	r3, [pc, #224]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001ce6:	689a      	ldr	r2, [r3, #8]
 8001ce8:	4937      	ldr	r1, [pc, #220]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	608b      	str	r3, [r1, #8]
 8001cf0:	e006      	b.n	8001d00 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cf2:	4b35      	ldr	r3, [pc, #212]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	4933      	ldr	r1, [pc, #204]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d006      	beq.n	8001d1a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d0c:	4b2e      	ldr	r3, [pc, #184]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	492d      	ldr	r1, [pc, #180]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	60cb      	str	r3, [r1, #12]
 8001d18:	e006      	b.n	8001d28 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d1a:	4b2b      	ldr	r3, [pc, #172]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d1c:	68da      	ldr	r2, [r3, #12]
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	4929      	ldr	r1, [pc, #164]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d24:	4013      	ands	r3, r2
 8001d26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d006      	beq.n	8001d42 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d34:	4b24      	ldr	r3, [pc, #144]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d36:	685a      	ldr	r2, [r3, #4]
 8001d38:	4923      	ldr	r1, [pc, #140]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
 8001d40:	e006      	b.n	8001d50 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d42:	4b21      	ldr	r3, [pc, #132]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	491f      	ldr	r1, [pc, #124]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d006      	beq.n	8001d6a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4919      	ldr	r1, [pc, #100]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	600b      	str	r3, [r1, #0]
 8001d68:	e006      	b.n	8001d78 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d6a:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	43db      	mvns	r3, r3
 8001d72:	4915      	ldr	r1, [pc, #84]	; (8001dc8 <HAL_GPIO_Init+0x2f0>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	fa22 f303 	lsr.w	r3, r2, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f47f aeaf 	bne.w	8001aec <HAL_GPIO_Init+0x14>
  }
}
 8001d8e:	bf00      	nop
 8001d90:	bf00      	nop
 8001d92:	372c      	adds	r7, #44	; 0x2c
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	10320000 	.word	0x10320000
 8001da0:	10310000 	.word	0x10310000
 8001da4:	10220000 	.word	0x10220000
 8001da8:	10210000 	.word	0x10210000
 8001dac:	10120000 	.word	0x10120000
 8001db0:	10110000 	.word	0x10110000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	40010000 	.word	0x40010000
 8001dbc:	40010800 	.word	0x40010800
 8001dc0:	40010c00 	.word	0x40010c00
 8001dc4:	40011000 	.word	0x40011000
 8001dc8:	40010400 	.word	0x40010400

08001dcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d002      	beq.n	8001dea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001de4:	2301      	movs	r3, #1
 8001de6:	73fb      	strb	r3, [r7, #15]
 8001de8:	e001      	b.n	8001dee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dea:	2300      	movs	r3, #0
 8001dec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
 8001e02:	460b      	mov	r3, r1
 8001e04:	807b      	strh	r3, [r7, #2]
 8001e06:	4613      	mov	r3, r2
 8001e08:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e0a:	787b      	ldrb	r3, [r7, #1]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e10:	887a      	ldrh	r2, [r7, #2]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e16:	e003      	b.n	8001e20 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e18:	887b      	ldrh	r3, [r7, #2]
 8001e1a:	041a      	lsls	r2, r3, #16
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	611a      	str	r2, [r3, #16]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr

08001e2a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b085      	sub	sp, #20
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	460b      	mov	r3, r1
 8001e34:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e3c:	887a      	ldrh	r2, [r7, #2]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	4013      	ands	r3, r2
 8001e42:	041a      	lsls	r2, r3, #16
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	43d9      	mvns	r1, r3
 8001e48:	887b      	ldrh	r3, [r7, #2]
 8001e4a:	400b      	ands	r3, r1
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	611a      	str	r2, [r3, #16]
}
 8001e52:	bf00      	nop
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e26c      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	f000 8087 	beq.w	8001f8a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e7c:	4b92      	ldr	r3, [pc, #584]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 030c 	and.w	r3, r3, #12
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d00c      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e88:	4b8f      	ldr	r3, [pc, #572]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 030c 	and.w	r3, r3, #12
 8001e90:	2b08      	cmp	r3, #8
 8001e92:	d112      	bne.n	8001eba <HAL_RCC_OscConfig+0x5e>
 8001e94:	4b8c      	ldr	r3, [pc, #560]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ea0:	d10b      	bne.n	8001eba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea2:	4b89      	ldr	r3, [pc, #548]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d06c      	beq.n	8001f88 <HAL_RCC_OscConfig+0x12c>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d168      	bne.n	8001f88 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e246      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec2:	d106      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x76>
 8001ec4:	4b80      	ldr	r3, [pc, #512]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a7f      	ldr	r2, [pc, #508]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ece:	6013      	str	r3, [r2, #0]
 8001ed0:	e02e      	b.n	8001f30 <HAL_RCC_OscConfig+0xd4>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10c      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x98>
 8001eda:	4b7b      	ldr	r3, [pc, #492]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a7a      	ldr	r2, [pc, #488]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ee0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ee4:	6013      	str	r3, [r2, #0]
 8001ee6:	4b78      	ldr	r3, [pc, #480]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a77      	ldr	r2, [pc, #476]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	e01d      	b.n	8001f30 <HAL_RCC_OscConfig+0xd4>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001efc:	d10c      	bne.n	8001f18 <HAL_RCC_OscConfig+0xbc>
 8001efe:	4b72      	ldr	r3, [pc, #456]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a71      	ldr	r2, [pc, #452]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f08:	6013      	str	r3, [r2, #0]
 8001f0a:	4b6f      	ldr	r3, [pc, #444]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a6e      	ldr	r2, [pc, #440]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	e00b      	b.n	8001f30 <HAL_RCC_OscConfig+0xd4>
 8001f18:	4b6b      	ldr	r3, [pc, #428]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a6a      	ldr	r2, [pc, #424]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	4b68      	ldr	r3, [pc, #416]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a67      	ldr	r2, [pc, #412]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f2e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d013      	beq.n	8001f60 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7ff fcb6 	bl	80018a8 <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f40:	f7ff fcb2 	bl	80018a8 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b64      	cmp	r3, #100	; 0x64
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e1fa      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f52:	4b5d      	ldr	r3, [pc, #372]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0f0      	beq.n	8001f40 <HAL_RCC_OscConfig+0xe4>
 8001f5e:	e014      	b.n	8001f8a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f60:	f7ff fca2 	bl	80018a8 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f66:	e008      	b.n	8001f7a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f68:	f7ff fc9e 	bl	80018a8 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b64      	cmp	r3, #100	; 0x64
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e1e6      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f7a:	4b53      	ldr	r3, [pc, #332]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1f0      	bne.n	8001f68 <HAL_RCC_OscConfig+0x10c>
 8001f86:	e000      	b.n	8001f8a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d063      	beq.n	800205e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f96:	4b4c      	ldr	r3, [pc, #304]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 030c 	and.w	r3, r3, #12
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00b      	beq.n	8001fba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fa2:	4b49      	ldr	r3, [pc, #292]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
 8001faa:	2b08      	cmp	r3, #8
 8001fac:	d11c      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x18c>
 8001fae:	4b46      	ldr	r3, [pc, #280]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d116      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fba:	4b43      	ldr	r3, [pc, #268]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d005      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x176>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d001      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e1ba      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd2:	4b3d      	ldr	r3, [pc, #244]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4939      	ldr	r1, [pc, #228]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fe6:	e03a      	b.n	800205e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	691b      	ldr	r3, [r3, #16]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d020      	beq.n	8002032 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ff0:	4b36      	ldr	r3, [pc, #216]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff6:	f7ff fc57 	bl	80018a8 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ffe:	f7ff fc53 	bl	80018a8 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e19b      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002010:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0f0      	beq.n	8001ffe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800201c:	4b2a      	ldr	r3, [pc, #168]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	695b      	ldr	r3, [r3, #20]
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	4927      	ldr	r1, [pc, #156]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 800202c:	4313      	orrs	r3, r2
 800202e:	600b      	str	r3, [r1, #0]
 8002030:	e015      	b.n	800205e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002032:	4b26      	ldr	r3, [pc, #152]	; (80020cc <HAL_RCC_OscConfig+0x270>)
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002038:	f7ff fc36 	bl	80018a8 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002040:	f7ff fc32 	bl	80018a8 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e17a      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002052:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f0      	bne.n	8002040 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	2b00      	cmp	r3, #0
 8002068:	d03a      	beq.n	80020e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d019      	beq.n	80020a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002072:	4b17      	ldr	r3, [pc, #92]	; (80020d0 <HAL_RCC_OscConfig+0x274>)
 8002074:	2201      	movs	r2, #1
 8002076:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002078:	f7ff fc16 	bl	80018a8 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002080:	f7ff fc12 	bl	80018a8 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e15a      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <HAL_RCC_OscConfig+0x26c>)
 8002094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d0f0      	beq.n	8002080 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800209e:	2001      	movs	r0, #1
 80020a0:	f000 fa9a 	bl	80025d8 <RCC_Delay>
 80020a4:	e01c      	b.n	80020e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020a6:	4b0a      	ldr	r3, [pc, #40]	; (80020d0 <HAL_RCC_OscConfig+0x274>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ac:	f7ff fbfc 	bl	80018a8 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020b2:	e00f      	b.n	80020d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b4:	f7ff fbf8 	bl	80018a8 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d908      	bls.n	80020d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e140      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000
 80020cc:	42420000 	.word	0x42420000
 80020d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020d4:	4b9e      	ldr	r3, [pc, #632]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80020d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1e9      	bne.n	80020b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80a6 	beq.w	800223a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ee:	2300      	movs	r3, #0
 80020f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f2:	4b97      	ldr	r3, [pc, #604]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10d      	bne.n	800211a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fe:	4b94      	ldr	r3, [pc, #592]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	4a93      	ldr	r2, [pc, #588]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002108:	61d3      	str	r3, [r2, #28]
 800210a:	4b91      	ldr	r3, [pc, #580]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002116:	2301      	movs	r3, #1
 8002118:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800211a:	4b8e      	ldr	r3, [pc, #568]	; (8002354 <HAL_RCC_OscConfig+0x4f8>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002122:	2b00      	cmp	r3, #0
 8002124:	d118      	bne.n	8002158 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002126:	4b8b      	ldr	r3, [pc, #556]	; (8002354 <HAL_RCC_OscConfig+0x4f8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a8a      	ldr	r2, [pc, #552]	; (8002354 <HAL_RCC_OscConfig+0x4f8>)
 800212c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002130:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002132:	f7ff fbb9 	bl	80018a8 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800213a:	f7ff fbb5 	bl	80018a8 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b64      	cmp	r3, #100	; 0x64
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e0fd      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214c:	4b81      	ldr	r3, [pc, #516]	; (8002354 <HAL_RCC_OscConfig+0x4f8>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d106      	bne.n	800216e <HAL_RCC_OscConfig+0x312>
 8002160:	4b7b      	ldr	r3, [pc, #492]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	4a7a      	ldr	r2, [pc, #488]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6213      	str	r3, [r2, #32]
 800216c:	e02d      	b.n	80021ca <HAL_RCC_OscConfig+0x36e>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10c      	bne.n	8002190 <HAL_RCC_OscConfig+0x334>
 8002176:	4b76      	ldr	r3, [pc, #472]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	4a75      	ldr	r2, [pc, #468]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	6213      	str	r3, [r2, #32]
 8002182:	4b73      	ldr	r3, [pc, #460]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	4a72      	ldr	r2, [pc, #456]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002188:	f023 0304 	bic.w	r3, r3, #4
 800218c:	6213      	str	r3, [r2, #32]
 800218e:	e01c      	b.n	80021ca <HAL_RCC_OscConfig+0x36e>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b05      	cmp	r3, #5
 8002196:	d10c      	bne.n	80021b2 <HAL_RCC_OscConfig+0x356>
 8002198:	4b6d      	ldr	r3, [pc, #436]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	4a6c      	ldr	r2, [pc, #432]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800219e:	f043 0304 	orr.w	r3, r3, #4
 80021a2:	6213      	str	r3, [r2, #32]
 80021a4:	4b6a      	ldr	r3, [pc, #424]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4a69      	ldr	r2, [pc, #420]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	6213      	str	r3, [r2, #32]
 80021b0:	e00b      	b.n	80021ca <HAL_RCC_OscConfig+0x36e>
 80021b2:	4b67      	ldr	r3, [pc, #412]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021b4:	6a1b      	ldr	r3, [r3, #32]
 80021b6:	4a66      	ldr	r2, [pc, #408]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	f023 0301 	bic.w	r3, r3, #1
 80021bc:	6213      	str	r3, [r2, #32]
 80021be:	4b64      	ldr	r3, [pc, #400]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	4a63      	ldr	r2, [pc, #396]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021c4:	f023 0304 	bic.w	r3, r3, #4
 80021c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d015      	beq.n	80021fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d2:	f7ff fb69 	bl	80018a8 <HAL_GetTick>
 80021d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d8:	e00a      	b.n	80021f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021da:	f7ff fb65 	bl	80018a8 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e0ab      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f0:	4b57      	ldr	r3, [pc, #348]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d0ee      	beq.n	80021da <HAL_RCC_OscConfig+0x37e>
 80021fc:	e014      	b.n	8002228 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fe:	f7ff fb53 	bl	80018a8 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002204:	e00a      	b.n	800221c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002206:	f7ff fb4f 	bl	80018a8 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	f241 3288 	movw	r2, #5000	; 0x1388
 8002214:	4293      	cmp	r3, r2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e095      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221c:	4b4c      	ldr	r3, [pc, #304]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1ee      	bne.n	8002206 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002228:	7dfb      	ldrb	r3, [r7, #23]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d105      	bne.n	800223a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800222e:	4b48      	ldr	r3, [pc, #288]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002230:	69db      	ldr	r3, [r3, #28]
 8002232:	4a47      	ldr	r2, [pc, #284]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002234:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002238:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	2b00      	cmp	r3, #0
 8002240:	f000 8081 	beq.w	8002346 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002244:	4b42      	ldr	r3, [pc, #264]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 030c 	and.w	r3, r3, #12
 800224c:	2b08      	cmp	r3, #8
 800224e:	d061      	beq.n	8002314 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69db      	ldr	r3, [r3, #28]
 8002254:	2b02      	cmp	r3, #2
 8002256:	d146      	bne.n	80022e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002258:	4b3f      	ldr	r3, [pc, #252]	; (8002358 <HAL_RCC_OscConfig+0x4fc>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225e:	f7ff fb23 	bl	80018a8 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002266:	f7ff fb1f 	bl	80018a8 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e067      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002278:	4b35      	ldr	r3, [pc, #212]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d1f0      	bne.n	8002266 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800228c:	d108      	bne.n	80022a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800228e:	4b30      	ldr	r3, [pc, #192]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	492d      	ldr	r1, [pc, #180]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022a0:	4b2b      	ldr	r3, [pc, #172]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a19      	ldr	r1, [r3, #32]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b0:	430b      	orrs	r3, r1
 80022b2:	4927      	ldr	r1, [pc, #156]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b8:	4b27      	ldr	r3, [pc, #156]	; (8002358 <HAL_RCC_OscConfig+0x4fc>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022be:	f7ff faf3 	bl	80018a8 <HAL_GetTick>
 80022c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c4:	e008      	b.n	80022d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022c6:	f7ff faef 	bl	80018a8 <HAL_GetTick>
 80022ca:	4602      	mov	r2, r0
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d901      	bls.n	80022d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e037      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d8:	4b1d      	ldr	r3, [pc, #116]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0f0      	beq.n	80022c6 <HAL_RCC_OscConfig+0x46a>
 80022e4:	e02f      	b.n	8002346 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022e6:	4b1c      	ldr	r3, [pc, #112]	; (8002358 <HAL_RCC_OscConfig+0x4fc>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ec:	f7ff fadc 	bl	80018a8 <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f4:	f7ff fad8 	bl	80018a8 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b02      	cmp	r3, #2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e020      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002306:	4b12      	ldr	r3, [pc, #72]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f0      	bne.n	80022f4 <HAL_RCC_OscConfig+0x498>
 8002312:	e018      	b.n	8002346 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e013      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002320:	4b0b      	ldr	r3, [pc, #44]	; (8002350 <HAL_RCC_OscConfig+0x4f4>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	429a      	cmp	r2, r3
 8002332:	d106      	bne.n	8002342 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233e:	429a      	cmp	r2, r3
 8002340:	d001      	beq.n	8002346 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e000      	b.n	8002348 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000
 8002354:	40007000 	.word	0x40007000
 8002358:	42420060 	.word	0x42420060

0800235c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e0d0      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002370:	4b6a      	ldr	r3, [pc, #424]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0307 	and.w	r3, r3, #7
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	429a      	cmp	r2, r3
 800237c:	d910      	bls.n	80023a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800237e:	4b67      	ldr	r3, [pc, #412]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f023 0207 	bic.w	r2, r3, #7
 8002386:	4965      	ldr	r1, [pc, #404]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800238e:	4b63      	ldr	r3, [pc, #396]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	683a      	ldr	r2, [r7, #0]
 8002398:	429a      	cmp	r2, r3
 800239a:	d001      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e0b8      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d020      	beq.n	80023ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d005      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023b8:	4b59      	ldr	r3, [pc, #356]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	4a58      	ldr	r2, [pc, #352]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023d0:	4b53      	ldr	r3, [pc, #332]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4a52      	ldr	r2, [pc, #328]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023dc:	4b50      	ldr	r3, [pc, #320]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	494d      	ldr	r1, [pc, #308]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d040      	beq.n	800247c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002402:	4b47      	ldr	r3, [pc, #284]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d115      	bne.n	800243a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e07f      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b02      	cmp	r3, #2
 8002418:	d107      	bne.n	800242a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241a:	4b41      	ldr	r3, [pc, #260]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d109      	bne.n	800243a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e073      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242a:	4b3d      	ldr	r3, [pc, #244]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e06b      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800243a:	4b39      	ldr	r3, [pc, #228]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f023 0203 	bic.w	r2, r3, #3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	4936      	ldr	r1, [pc, #216]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	4313      	orrs	r3, r2
 800244a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800244c:	f7ff fa2c 	bl	80018a8 <HAL_GetTick>
 8002450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002452:	e00a      	b.n	800246a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002454:	f7ff fa28 	bl	80018a8 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002462:	4293      	cmp	r3, r2
 8002464:	d901      	bls.n	800246a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e053      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800246a:	4b2d      	ldr	r3, [pc, #180]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 020c 	and.w	r2, r3, #12
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	429a      	cmp	r2, r3
 800247a:	d1eb      	bne.n	8002454 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800247c:	4b27      	ldr	r3, [pc, #156]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d210      	bcs.n	80024ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800248a:	4b24      	ldr	r3, [pc, #144]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 0207 	bic.w	r2, r3, #7
 8002492:	4922      	ldr	r1, [pc, #136]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	4313      	orrs	r3, r2
 8002498:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800249a:	4b20      	ldr	r3, [pc, #128]	; (800251c <HAL_RCC_ClockConfig+0x1c0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	683a      	ldr	r2, [r7, #0]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e032      	b.n	8002512 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d008      	beq.n	80024ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024b8:	4b19      	ldr	r3, [pc, #100]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	4916      	ldr	r1, [pc, #88]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	490e      	ldr	r1, [pc, #56]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024ea:	f000 f821 	bl	8002530 <HAL_RCC_GetSysClockFreq>
 80024ee:	4602      	mov	r2, r0
 80024f0:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_RCC_ClockConfig+0x1c4>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	091b      	lsrs	r3, r3, #4
 80024f6:	f003 030f 	and.w	r3, r3, #15
 80024fa:	490a      	ldr	r1, [pc, #40]	; (8002524 <HAL_RCC_ClockConfig+0x1c8>)
 80024fc:	5ccb      	ldrb	r3, [r1, r3]
 80024fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002502:	4a09      	ldr	r2, [pc, #36]	; (8002528 <HAL_RCC_ClockConfig+0x1cc>)
 8002504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002506:	4b09      	ldr	r3, [pc, #36]	; (800252c <HAL_RCC_ClockConfig+0x1d0>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff f98a 	bl	8001824 <HAL_InitTick>

  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40022000 	.word	0x40022000
 8002520:	40021000 	.word	0x40021000
 8002524:	08002e54 	.word	0x08002e54
 8002528:	20000058 	.word	0x20000058
 800252c:	2000005c 	.word	0x2000005c

08002530 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002530:	b480      	push	{r7}
 8002532:	b087      	sub	sp, #28
 8002534:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	2300      	movs	r3, #0
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	2300      	movs	r3, #0
 8002544:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800254a:	4b1e      	ldr	r3, [pc, #120]	; (80025c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 030c 	and.w	r3, r3, #12
 8002556:	2b04      	cmp	r3, #4
 8002558:	d002      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x30>
 800255a:	2b08      	cmp	r3, #8
 800255c:	d003      	beq.n	8002566 <HAL_RCC_GetSysClockFreq+0x36>
 800255e:	e027      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002562:	613b      	str	r3, [r7, #16]
      break;
 8002564:	e027      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	0c9b      	lsrs	r3, r3, #18
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	4a17      	ldr	r2, [pc, #92]	; (80025cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002570:	5cd3      	ldrb	r3, [r2, r3]
 8002572:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d010      	beq.n	80025a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800257e:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	0c5b      	lsrs	r3, r3, #17
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	4a11      	ldr	r2, [pc, #68]	; (80025d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800258a:	5cd3      	ldrb	r3, [r2, r3]
 800258c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a0d      	ldr	r2, [pc, #52]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002592:	fb02 f203 	mul.w	r2, r2, r3
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	fbb2 f3f3 	udiv	r3, r2, r3
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	e004      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a0c      	ldr	r2, [pc, #48]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	613b      	str	r3, [r7, #16]
      break;
 80025ae:	e002      	b.n	80025b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025b0:	4b05      	ldr	r3, [pc, #20]	; (80025c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80025b2:	613b      	str	r3, [r7, #16]
      break;
 80025b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025b6:	693b      	ldr	r3, [r7, #16]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	371c      	adds	r7, #28
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40021000 	.word	0x40021000
 80025c8:	007a1200 	.word	0x007a1200
 80025cc:	08002e64 	.word	0x08002e64
 80025d0:	08002e74 	.word	0x08002e74
 80025d4:	003d0900 	.word	0x003d0900

080025d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025e0:	4b0a      	ldr	r3, [pc, #40]	; (800260c <RCC_Delay+0x34>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a0a      	ldr	r2, [pc, #40]	; (8002610 <RCC_Delay+0x38>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	0a5b      	lsrs	r3, r3, #9
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025f4:	bf00      	nop
  }
  while (Delay --);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	1e5a      	subs	r2, r3, #1
 80025fa:	60fa      	str	r2, [r7, #12]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1f9      	bne.n	80025f4 <RCC_Delay+0x1c>
}
 8002600:	bf00      	nop
 8002602:	bf00      	nop
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr
 800260c:	20000058 	.word	0x20000058
 8002610:	10624dd3 	.word	0x10624dd3

08002614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e041      	b.n	80026aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff f834 	bl	80016a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	4619      	mov	r1, r3
 8002652:	4610      	mov	r0, r2
 8002654:	f000 fa6e 	bl	8002b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2201      	movs	r2, #1
 8002664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2201      	movs	r2, #1
 8002674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2201      	movs	r2, #1
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d001      	beq.n	80026cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e035      	b.n	8002738 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0201 	orr.w	r2, r2, #1
 80026e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a16      	ldr	r2, [pc, #88]	; (8002744 <HAL_TIM_Base_Start_IT+0x90>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d009      	beq.n	8002702 <HAL_TIM_Base_Start_IT+0x4e>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026f6:	d004      	beq.n	8002702 <HAL_TIM_Base_Start_IT+0x4e>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a12      	ldr	r2, [pc, #72]	; (8002748 <HAL_TIM_Base_Start_IT+0x94>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d111      	bne.n	8002726 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2b06      	cmp	r3, #6
 8002712:	d010      	beq.n	8002736 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002724:	e007      	b.n	8002736 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40012c00 	.word	0x40012c00
 8002748:	40000400 	.word	0x40000400

0800274c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b02      	cmp	r3, #2
 8002760:	d122      	bne.n	80027a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b02      	cmp	r3, #2
 800276e:	d11b      	bne.n	80027a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0202 	mvn.w	r2, #2
 8002778:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	f003 0303 	and.w	r3, r3, #3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f9b4 	bl	8002afc <HAL_TIM_IC_CaptureCallback>
 8002794:	e005      	b.n	80027a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f9a7 	bl	8002aea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 f9b6 	bl	8002b0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	f003 0304 	and.w	r3, r3, #4
 80027b2:	2b04      	cmp	r3, #4
 80027b4:	d122      	bne.n	80027fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d11b      	bne.n	80027fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f06f 0204 	mvn.w	r2, #4
 80027cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2202      	movs	r2, #2
 80027d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d003      	beq.n	80027ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f98a 	bl	8002afc <HAL_TIM_IC_CaptureCallback>
 80027e8:	e005      	b.n	80027f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f97d 	bl	8002aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 f98c 	bl	8002b0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	f003 0308 	and.w	r3, r3, #8
 8002806:	2b08      	cmp	r3, #8
 8002808:	d122      	bne.n	8002850 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b08      	cmp	r3, #8
 8002816:	d11b      	bne.n	8002850 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f06f 0208 	mvn.w	r2, #8
 8002820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2204      	movs	r2, #4
 8002826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 f960 	bl	8002afc <HAL_TIM_IC_CaptureCallback>
 800283c:	e005      	b.n	800284a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f953 	bl	8002aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 f962 	bl	8002b0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f003 0310 	and.w	r3, r3, #16
 800285a:	2b10      	cmp	r3, #16
 800285c:	d122      	bne.n	80028a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b10      	cmp	r3, #16
 800286a:	d11b      	bne.n	80028a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0210 	mvn.w	r2, #16
 8002874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2208      	movs	r2, #8
 800287a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f936 	bl	8002afc <HAL_TIM_IC_CaptureCallback>
 8002890:	e005      	b.n	800289e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f929 	bl	8002aea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f938 	bl	8002b0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d10e      	bne.n	80028d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d107      	bne.n	80028d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f06f 0201 	mvn.w	r2, #1
 80028c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7fe fc4a 	bl	8001164 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028da:	2b80      	cmp	r3, #128	; 0x80
 80028dc:	d10e      	bne.n	80028fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e8:	2b80      	cmp	r3, #128	; 0x80
 80028ea:	d107      	bne.n	80028fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 fa6b 	bl	8002dd2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002906:	2b40      	cmp	r3, #64	; 0x40
 8002908:	d10e      	bne.n	8002928 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002914:	2b40      	cmp	r3, #64	; 0x40
 8002916:	d107      	bne.n	8002928 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 f8fc 	bl	8002b20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	f003 0320 	and.w	r3, r3, #32
 8002932:	2b20      	cmp	r3, #32
 8002934:	d10e      	bne.n	8002954 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b20      	cmp	r3, #32
 8002942:	d107      	bne.n	8002954 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0220 	mvn.w	r2, #32
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f000 fa36 	bl	8002dc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_TIM_ConfigClockSource+0x1c>
 8002974:	2302      	movs	r3, #2
 8002976:	e0b4      	b.n	8002ae2 <HAL_TIM_ConfigClockSource+0x186>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002996:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800299e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68ba      	ldr	r2, [r7, #8]
 80029a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029b0:	d03e      	beq.n	8002a30 <HAL_TIM_ConfigClockSource+0xd4>
 80029b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029b6:	f200 8087 	bhi.w	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029be:	f000 8086 	beq.w	8002ace <HAL_TIM_ConfigClockSource+0x172>
 80029c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029c6:	d87f      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029c8:	2b70      	cmp	r3, #112	; 0x70
 80029ca:	d01a      	beq.n	8002a02 <HAL_TIM_ConfigClockSource+0xa6>
 80029cc:	2b70      	cmp	r3, #112	; 0x70
 80029ce:	d87b      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029d0:	2b60      	cmp	r3, #96	; 0x60
 80029d2:	d050      	beq.n	8002a76 <HAL_TIM_ConfigClockSource+0x11a>
 80029d4:	2b60      	cmp	r3, #96	; 0x60
 80029d6:	d877      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029d8:	2b50      	cmp	r3, #80	; 0x50
 80029da:	d03c      	beq.n	8002a56 <HAL_TIM_ConfigClockSource+0xfa>
 80029dc:	2b50      	cmp	r3, #80	; 0x50
 80029de:	d873      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029e0:	2b40      	cmp	r3, #64	; 0x40
 80029e2:	d058      	beq.n	8002a96 <HAL_TIM_ConfigClockSource+0x13a>
 80029e4:	2b40      	cmp	r3, #64	; 0x40
 80029e6:	d86f      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029e8:	2b30      	cmp	r3, #48	; 0x30
 80029ea:	d064      	beq.n	8002ab6 <HAL_TIM_ConfigClockSource+0x15a>
 80029ec:	2b30      	cmp	r3, #48	; 0x30
 80029ee:	d86b      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029f0:	2b20      	cmp	r3, #32
 80029f2:	d060      	beq.n	8002ab6 <HAL_TIM_ConfigClockSource+0x15a>
 80029f4:	2b20      	cmp	r3, #32
 80029f6:	d867      	bhi.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d05c      	beq.n	8002ab6 <HAL_TIM_ConfigClockSource+0x15a>
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	d05a      	beq.n	8002ab6 <HAL_TIM_ConfigClockSource+0x15a>
 8002a00:	e062      	b.n	8002ac8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6818      	ldr	r0, [r3, #0]
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	6899      	ldr	r1, [r3, #8]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	f000 f95e 	bl	8002cd2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	609a      	str	r2, [r3, #8]
      break;
 8002a2e:	e04f      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	6899      	ldr	r1, [r3, #8]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	f000 f947 	bl	8002cd2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a52:	609a      	str	r2, [r3, #8]
      break;
 8002a54:	e03c      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6818      	ldr	r0, [r3, #0]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	6859      	ldr	r1, [r3, #4]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	461a      	mov	r2, r3
 8002a64:	f000 f8be 	bl	8002be4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2150      	movs	r1, #80	; 0x50
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 f915 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002a74:	e02c      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6859      	ldr	r1, [r3, #4]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	461a      	mov	r2, r3
 8002a84:	f000 f8dc 	bl	8002c40 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2160      	movs	r1, #96	; 0x60
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 f905 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002a94:	e01c      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6818      	ldr	r0, [r3, #0]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	6859      	ldr	r1, [r3, #4]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	f000 f89e 	bl	8002be4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2140      	movs	r1, #64	; 0x40
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 f8f5 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002ab4:	e00c      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	f000 f8ec 	bl	8002c9e <TIM_ITRx_SetConfig>
      break;
 8002ac6:	e003      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	73fb      	strb	r3, [r7, #15]
      break;
 8002acc:	e000      	b.n	8002ad0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ace:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3710      	adds	r7, #16
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aea:	b480      	push	{r7}
 8002aec:	b083      	sub	sp, #12
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bc80      	pop	{r7}
 8002afa:	4770      	bx	lr

08002afc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr
	...

08002b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	4a25      	ldr	r2, [pc, #148]	; (8002bdc <TIM_Base_SetConfig+0xa8>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d007      	beq.n	8002b5c <TIM_Base_SetConfig+0x28>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b52:	d003      	beq.n	8002b5c <TIM_Base_SetConfig+0x28>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4a22      	ldr	r2, [pc, #136]	; (8002be0 <TIM_Base_SetConfig+0xac>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d108      	bne.n	8002b6e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	68fa      	ldr	r2, [r7, #12]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a1a      	ldr	r2, [pc, #104]	; (8002bdc <TIM_Base_SetConfig+0xa8>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d007      	beq.n	8002b86 <TIM_Base_SetConfig+0x52>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b7c:	d003      	beq.n	8002b86 <TIM_Base_SetConfig+0x52>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a17      	ldr	r2, [pc, #92]	; (8002be0 <TIM_Base_SetConfig+0xac>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d108      	bne.n	8002b98 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a07      	ldr	r2, [pc, #28]	; (8002bdc <TIM_Base_SetConfig+0xa8>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d103      	bne.n	8002bcc <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	691a      	ldr	r2, [r3, #16]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	615a      	str	r2, [r3, #20]
}
 8002bd2:	bf00      	nop
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	40012c00 	.word	0x40012c00
 8002be0:	40000400 	.word	0x40000400

08002be4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b087      	sub	sp, #28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	f023 0201 	bic.w	r2, r3, #1
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	f023 030a 	bic.w	r3, r3, #10
 8002c20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	621a      	str	r2, [r3, #32]
}
 8002c36:	bf00      	nop
 8002c38:	371c      	adds	r7, #28
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	f023 0210 	bic.w	r2, r3, #16
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	031b      	lsls	r3, r3, #12
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c7c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	011b      	lsls	r3, r3, #4
 8002c82:	697a      	ldr	r2, [r7, #20]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	621a      	str	r2, [r3, #32]
}
 8002c94:	bf00      	nop
 8002c96:	371c      	adds	r7, #28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	f043 0307 	orr.w	r3, r3, #7
 8002cc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68fa      	ldr	r2, [r7, #12]
 8002cc6:	609a      	str	r2, [r3, #8]
}
 8002cc8:	bf00      	nop
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bc80      	pop	{r7}
 8002cd0:	4770      	bx	lr

08002cd2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b087      	sub	sp, #28
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	021a      	lsls	r2, r3, #8
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	431a      	orrs	r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	609a      	str	r2, [r3, #8]
}
 8002d06:	bf00      	nop
 8002d08:	371c      	adds	r7, #28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr

08002d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e041      	b.n	8002dac <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2202      	movs	r2, #2
 8002d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a14      	ldr	r2, [pc, #80]	; (8002db8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d009      	beq.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d74:	d004      	beq.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a10      	ldr	r2, [pc, #64]	; (8002dbc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d10c      	bne.n	8002d9a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68ba      	ldr	r2, [r7, #8]
 8002d98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3714      	adds	r7, #20
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	40012c00 	.word	0x40012c00
 8002dbc:	40000400 	.word	0x40000400

08002dc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr

08002de4 <__libc_init_array>:
 8002de4:	b570      	push	{r4, r5, r6, lr}
 8002de6:	2600      	movs	r6, #0
 8002de8:	4d0c      	ldr	r5, [pc, #48]	; (8002e1c <__libc_init_array+0x38>)
 8002dea:	4c0d      	ldr	r4, [pc, #52]	; (8002e20 <__libc_init_array+0x3c>)
 8002dec:	1b64      	subs	r4, r4, r5
 8002dee:	10a4      	asrs	r4, r4, #2
 8002df0:	42a6      	cmp	r6, r4
 8002df2:	d109      	bne.n	8002e08 <__libc_init_array+0x24>
 8002df4:	f000 f822 	bl	8002e3c <_init>
 8002df8:	2600      	movs	r6, #0
 8002dfa:	4d0a      	ldr	r5, [pc, #40]	; (8002e24 <__libc_init_array+0x40>)
 8002dfc:	4c0a      	ldr	r4, [pc, #40]	; (8002e28 <__libc_init_array+0x44>)
 8002dfe:	1b64      	subs	r4, r4, r5
 8002e00:	10a4      	asrs	r4, r4, #2
 8002e02:	42a6      	cmp	r6, r4
 8002e04:	d105      	bne.n	8002e12 <__libc_init_array+0x2e>
 8002e06:	bd70      	pop	{r4, r5, r6, pc}
 8002e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e0c:	4798      	blx	r3
 8002e0e:	3601      	adds	r6, #1
 8002e10:	e7ee      	b.n	8002df0 <__libc_init_array+0xc>
 8002e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e16:	4798      	blx	r3
 8002e18:	3601      	adds	r6, #1
 8002e1a:	e7f2      	b.n	8002e02 <__libc_init_array+0x1e>
 8002e1c:	08002e78 	.word	0x08002e78
 8002e20:	08002e78 	.word	0x08002e78
 8002e24:	08002e78 	.word	0x08002e78
 8002e28:	08002e7c 	.word	0x08002e7c

08002e2c <memset>:
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	4402      	add	r2, r0
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d100      	bne.n	8002e36 <memset+0xa>
 8002e34:	4770      	bx	lr
 8002e36:	f803 1b01 	strb.w	r1, [r3], #1
 8002e3a:	e7f9      	b.n	8002e30 <memset+0x4>

08002e3c <_init>:
 8002e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e3e:	bf00      	nop
 8002e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e42:	bc08      	pop	{r3}
 8002e44:	469e      	mov	lr, r3
 8002e46:	4770      	bx	lr

08002e48 <_fini>:
 8002e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e4a:	bf00      	nop
 8002e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e4e:	bc08      	pop	{r3}
 8002e50:	469e      	mov	lr, r3
 8002e52:	4770      	bx	lr
