

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Thu May 30 03:23:31 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   23|   23|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     42|       0|   3695|
|FIFO             |        -|      -|       -|      -|
|Instance         |       20|     72|    3009|   1913|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    492|
|Register         |        -|      -|    2670|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       20|    114|    5679|   6100|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|     51|       5|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |pid_CTRL_s_axi_U         |pid_CTRL_s_axi        |        6|      0|  276|  250|
    |pid_INPUT_s_axi_U        |pid_INPUT_s_axi       |        4|      0|  190|  180|
    |pid_OUT_r_m_axi_U        |pid_OUT_r_m_axi       |        2|      0|  537|  677|
    |pid_TEST_s_axi_U         |pid_TEST_s_axi        |        8|      0|  110|  110|
    |pid_mul_16ns_50s_bkb_U1  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U2  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U3  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U4  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U5  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U6  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U7  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    |pid_mul_16ns_50s_bkb_U8  |pid_mul_16ns_50s_bkb  |        0|      9|  237|   87|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |       20|     72| 3009| 1913|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_10_fu_808_p2                 |     *    |      3|  0|  20|          32|          21|
    |p_Val2_20_fu_958_p2                 |     *    |      3|  0|  20|          32|          20|
    |p_Val2_21_fu_1047_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_23_fu_971_p2                 |     *    |      3|  0|  20|          32|          21|
    |p_Val2_27_fu_1056_p2                |     *    |      3|  0|  20|          32|          17|
    |p_Val2_40_fu_1325_p2                |     *    |      3|  0|  20|          20|          32|
    |p_Val2_41_fu_1468_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_43_fu_1337_p2                |     *    |      3|  0|  20|          21|          32|
    |p_Val2_50_fu_1438_p2                |     *    |      3|  0|  20|          20|          32|
    |p_Val2_51_fu_1481_p2                |     *    |      3|  0|  20|          32|          32|
    |p_Val2_53_fu_1494_p2                |     *    |      3|  0|  20|          21|          32|
    |p_Val2_55_fu_1580_p2                |     *    |      3|  0|  20|          17|          32|
    |p_Val2_7_fu_795_p2                  |     *    |      3|  0|  20|          32|          20|
    |p_Val2_9_fu_892_p2                  |     *    |      3|  0|  20|          32|          32|
    |addconv2_fu_1707_p2                 |     +    |      0|  0|  57|          50|          50|
    |p_Val2_11_fu_1004_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_12_fu_1008_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_22_fu_1111_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_24_fu_1115_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_38_fu_1273_p2                |     +    |      0|  0|  39|          32|          32|
    |p_Val2_42_fu_1500_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_44_fu_1504_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_48_fu_1362_p2                |     +    |      0|  0|  39|          32|          32|
    |p_Val2_52_fu_1537_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_54_fu_1541_p2                |     +    |      0|  0|  48|          48|          48|
    |p_Val2_65_fu_1836_p2                |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_1_fu_1917_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_2_fu_1998_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_3_fu_2079_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_4_fu_2160_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_5_fu_2241_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_6_fu_2322_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_69_7_fu_2403_p2              |     +    |      0|  0|  71|          64|          64|
    |p_Val2_6_fu_742_p2                  |     +    |      0|  0|  39|          32|          32|
    |p_Val2_s_10_fu_905_p2               |     +    |      0|  0|  39|          32|          32|
    |r_V_2_4_fu_1729_p2                  |     +    |      0|  0|  57|          50|          50|
    |r_V_2_7_fu_1747_p2                  |     +    |      0|  0|  57|          50|          50|
    |sum_fu_1691_p2                      |     +    |      0|  0|  56|          49|          49|
    |tmp_100_fu_2460_p2                  |     +    |      0|  0|  25|          16|          18|
    |tmp_65_fu_1893_p2                   |     +    |      0|  0|  25|          16|          18|
    |tmp_70_fu_1974_p2                   |     +    |      0|  0|  25|          16|          18|
    |tmp_75_fu_2055_p2                   |     +    |      0|  0|  25|          16|          18|
    |tmp_80_fu_2136_p2                   |     +    |      0|  0|  25|          16|          18|
    |tmp_85_fu_2217_p2                   |     +    |      0|  0|  25|          16|          18|
    |tmp_90_fu_2298_p2                   |     +    |      0|  0|  25|          16|          18|
    |tmp_95_fu_2379_p2                   |     +    |      0|  0|  25|          16|          18|
    |addconv3_fu_1713_p2                 |     -    |      0|  0|  56|          49|          49|
    |addconv4_fu_1741_p2                 |     -    |      0|  0|  57|          50|          50|
    |addconv_fu_1650_p2                  |     -    |      0|  0|  56|          49|          49|
    |p_Val2_15_fu_822_p2                 |     -    |      0|  0|  24|          17|          17|
    |p_Val2_19_fu_856_p2                 |     -    |      0|  0|  28|          21|          21|
    |p_Val2_2_fu_672_p2                  |     -    |      0|  0|  24|          17|          17|
    |p_Val2_35_fu_1193_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_39_fu_1227_p2                |     -    |      0|  0|  28|          21|          21|
    |p_Val2_45_fu_1250_p2                |     -    |      0|  0|  24|          17|          17|
    |p_Val2_49_fu_1424_p2                |     -    |      0|  0|  28|          21|          21|
    |p_Val2_62_fu_1671_p2                |     -    |      0|  0|  56|           1|          49|
    |p_Val2_8_fu_706_p2                  |     -    |      0|  0|  28|          21|          21|
    |r_V_1_fu_1456_p2                    |     -    |      0|  0|  24|          17|          17|
    |r_V_2_1_fu_1701_p2                  |     -    |      0|  0|  57|          50|          50|
    |r_V_2_3_fu_1723_p2                  |     -    |      0|  0|  57|          50|          50|
    |r_V_2_5_fu_1735_p2                  |     -    |      0|  0|  57|          50|          50|
    |r_V_2_fu_1685_p2                    |     -    |      0|  0|  57|          50|          50|
    |r_V_fu_985_p2                       |     -    |      0|  0|  24|          17|          17|
    |ap_block_state11_pp0_stage10_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2085                   |    and   |      0|  0|   2|           1|           1|
    |tmp_116_1_fu_1940_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_116_2_fu_2021_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_116_3_fu_2102_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_116_4_fu_2183_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_116_5_fu_2264_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_116_6_fu_2345_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_116_7_fu_2426_p2                |   icmp   |      0|  0|  18|          32|          16|
    |tmp_14_fu_911_p2                    |   icmp   |      0|  0|  18|          32|          24|
    |tmp_15_fu_917_p2                    |   icmp   |      0|  0|  18|          32|          23|
    |tmp_1_fu_748_p2                     |   icmp   |      0|  0|  18|          32|          24|
    |tmp_20_fu_1130_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_21_fu_1136_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_2_fu_754_p2                     |   icmp   |      0|  0|  18|          32|          23|
    |tmp_32_fu_1279_p2                   |   icmp   |      0|  0|  18|          32|          24|
    |tmp_33_fu_1285_p2                   |   icmp   |      0|  0|  18|          32|          23|
    |tmp_38_fu_1519_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_39_fu_1525_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_3_fu_645_p2                     |   icmp   |      0|  0|  13|          16|           1|
    |tmp_44_fu_1368_p2                   |   icmp   |      0|  0|  18|          32|          24|
    |tmp_45_fu_1374_p2                   |   icmp   |      0|  0|  18|          32|          23|
    |tmp_50_fu_1556_p2                   |   icmp   |      0|  0|  18|          32|          18|
    |tmp_51_fu_1562_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_62_fu_1859_p2                   |   icmp   |      0|  0|  18|          32|          16|
    |tmp_7_fu_1023_p2                    |   icmp   |      0|  0|  18|          32|          18|
    |tmp_s_fu_1029_p2                    |   icmp   |      0|  0|  18|          32|          16|
    |tmp_101_fu_2470_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_10_fu_1035_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_16_fu_931_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_22_fu_1142_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_34_fu_1299_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_40_fu_1531_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_46_fu_1388_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_52_fu_1568_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_66_fu_1903_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_71_fu_1984_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_76_fu_2065_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_81_fu_2146_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_86_fu_2227_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_91_fu_2308_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_96_fu_2389_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_fu_768_p2                       |    or    |      0|  0|   2|           1|           1|
    |p_Val2_1_cast_fu_1291_p3            |  select  |      0|  0|  24|           1|          24|
    |p_Val2_2_cast_fu_1380_p3            |  select  |      0|  0|  24|           1|          24|
    |p_Val2_31_fu_1260_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_32_fu_1174_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_33_fu_1180_p3                |  select  |      0|  0|  16|           1|          16|
    |p_Val2_6_cast_fu_760_p3             |  select  |      0|  0|  24|           1|          24|
    |p_Val2_cast_fu_923_p3               |  select  |      0|  0|  24|           1|          24|
    |storemerge_7_fu_2476_p3             |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_1_fu_1990_p3     |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_2_fu_2071_p3     |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_3_fu_2152_p3     |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_4_fu_2233_p3     |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_5_fu_2314_p3     |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_6_fu_2395_p3     |  select  |      0|  0|  32|           1|          32|
    |test_buffer_V_load_fu_1909_p3       |  select  |      0|  0|  32|           1|          32|
    |tmp_17_fu_937_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_26_cast_fu_1072_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_27_fu_1090_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_29_cast_fu_1148_p3              |  select  |      0|  0|  15|           1|          15|
    |tmp_29_fu_1166_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_35_fu_1305_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_47_fu_1394_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_4_fu_774_p3                     |  select  |      0|  0|  32|           1|          32|
    |tmp_56_fu_1594_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_57_fu_1610_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_58_cast_fu_1586_p3              |  select  |      0|  0|  18|           1|          18|
    |tmp_61_cast_fu_1602_p3              |  select  |      0|  0|  18|           1|          18|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |     42|  0|3695|        3102|        3498|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_blk_n_AW                          |    9|          2|    1|          2|
    |OUT_r_blk_n_B                           |    9|          2|    1|          2|
    |OUT_r_blk_n_W                           |    9|          2|    1|          2|
    |ap_NS_iter0_fsm                         |  113|         24|   23|        552|
    |ap_NS_iter1_fsm                         |   15|          3|    2|          6|
    |ap_phi_mux_p_Val2_29_phi_fu_591_p4      |    9|          2|   16|         32|
    |ap_phi_mux_p_Val2_30_phi_fu_602_p4      |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter0_p_Val2_28_reg_609  |    9|          2|   16|         32|
    |ap_sig_ioackin_OUT_r_AWREADY            |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY             |    9|          2|    1|          2|
    |cmdIn_V_address0                        |   38|          7|    3|         21|
    |kd_V_address0                           |   27|          5|    2|         10|
    |ki_V_address0                           |   27|          5|    2|         10|
    |kp_V_address0                           |   38|          7|    3|         21|
    |measured_V_address0                     |   38|          7|    3|         21|
    |test_V_address0                         |   62|         15|   12|        180|
    |test_V_d0                               |   62|         15|   32|        480|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  492|        104|  135|       1407|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |addconv2_reg_2919                       |  34|   0|   50|         16|
    |addconv4_reg_2939                       |  34|   0|   50|         16|
    |ap_CS_iter0_fsm                         |  23|   0|   23|          0|
    |ap_CS_iter1_fsm                         |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_28_reg_609  |  16|   0|   16|          0|
    |ap_reg_ioackin_OUT_r_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY             |   1|   0|    1|          0|
    |integral_pos_V_0                        |  32|   0|   32|          0|
    |integral_pos_V_1                        |  32|   0|   32|          0|
    |integral_rate_V_0                       |  32|   0|   32|          0|
    |integral_rate_V_1                       |  32|   0|   32|          0|
    |kd_V_load_2_reg_2566                    |  32|   0|   32|          0|
    |ki_V_load_1_reg_2668                    |  32|   0|   32|          0|
    |ki_V_load_2_reg_2561                    |  32|   0|   32|          0|
    |kp_V_load_3_reg_2556                    |  32|   0|   32|          0|
    |kp_V_load_5_reg_2818                    |  32|   0|   32|          0|
    |last_error_pos_V_0                      |  16|   0|   16|          0|
    |last_error_pos_V_1                      |  16|   0|   16|          0|
    |last_error_rate_V_0                     |  16|   0|   16|          0|
    |last_error_rate_V_1                     |  16|   0|   16|          0|
    |p_Val2_10_reg_2652                      |  45|   0|   48|          3|
    |p_Val2_13_reg_2622                      |  16|   0|   16|          0|
    |p_Val2_16_reg_2657                      |  17|   0|   20|          3|
    |p_Val2_19_reg_2663                      |  18|   0|   21|          3|
    |p_Val2_20_reg_2723                      |  45|   0|   48|          3|
    |p_Val2_21_reg_2768                      |  48|   0|   48|          0|
    |p_Val2_23_reg_2728                      |  45|   0|   48|          3|
    |p_Val2_25_reg_2698                      |  16|   0|   16|          0|
    |p_Val2_34_reg_2551                      |  16|   0|   16|          0|
    |p_Val2_36_reg_2823                      |  17|   0|   20|          3|
    |p_Val2_39_reg_2829                      |  18|   0|   21|          3|
    |p_Val2_3_reg_2591                       |  17|   0|   20|          3|
    |p_Val2_40_reg_2849                      |  48|   0|   48|          0|
    |p_Val2_41_reg_2879                      |  48|   0|   48|          0|
    |p_Val2_43_reg_2854                      |  48|   0|   48|          0|
    |p_Val2_45_reg_2834                      |  17|   0|   17|          0|
    |p_Val2_49_reg_2864                      |  18|   0|   21|          3|
    |p_Val2_50_reg_2869                      |  48|   0|   48|          0|
    |p_Val2_51_reg_2884                      |  48|   0|   48|          0|
    |p_Val2_53_reg_2889                      |  48|   0|   48|          0|
    |p_Val2_56_reg_2783                      |  16|   0|   16|          0|
    |p_Val2_59_reg_2813                      |  16|   0|   16|          0|
    |p_Val2_60_reg_2748                      |  16|   0|   16|          0|
    |p_Val2_63_reg_2989                      |  64|   0|   64|          0|
    |p_Val2_68_1_reg_2994                    |  64|   0|   64|          0|
    |p_Val2_68_2_reg_2999                    |  64|   0|   64|          0|
    |p_Val2_68_3_reg_3004                    |  64|   0|   64|          0|
    |p_Val2_68_4_reg_3009                    |  64|   0|   64|          0|
    |p_Val2_68_5_reg_3014                    |  64|   0|   64|          0|
    |p_Val2_68_6_reg_3019                    |  64|   0|   64|          0|
    |p_Val2_68_7_reg_3024                    |  64|   0|   64|          0|
    |p_Val2_7_reg_2647                       |  45|   0|   48|          3|
    |p_Val2_8_reg_2597                       |  18|   0|   21|          3|
    |p_Val2_9_reg_2713                       |  48|   0|   48|          0|
    |p_Val2_s_reg_2571                       |  16|   0|   16|          0|
    |phitmp1_reg_2773                        |  16|   0|   16|          0|
    |r_V_1_reg_2874                          |  17|   0|   17|          0|
    |r_V_2_1_reg_2914                        |  34|   0|   50|         16|
    |r_V_2_3_reg_2924                        |  34|   0|   50|         16|
    |r_V_2_4_reg_2929                        |  34|   0|   50|         16|
    |r_V_2_5_reg_2934                        |  34|   0|   50|         16|
    |r_V_2_7_reg_2944                        |  34|   0|   50|         16|
    |r_V_2_reg_2909                          |  34|   0|   50|         16|
    |r_V_reg_2733                            |  17|   0|   17|          0|
    |reg_620                                 |  32|   0|   32|          0|
    |reg_624                                 |  32|   0|   32|          0|
    |reg_628                                 |  32|   0|   32|          0|
    |storemerge_7_reg_3064                   |  32|   0|   32|          0|
    |test_buffer_V_load_1_reg_3034           |  32|   0|   32|          0|
    |test_buffer_V_load_2_reg_3039           |  32|   0|   32|          0|
    |test_buffer_V_load_3_reg_3044           |  32|   0|   32|          0|
    |test_buffer_V_load_4_reg_3049           |  32|   0|   32|          0|
    |test_buffer_V_load_5_reg_3054           |  32|   0|   32|          0|
    |test_buffer_V_load_6_reg_3059           |  32|   0|   32|          0|
    |test_buffer_V_load_reg_3029             |  32|   0|   32|          0|
    |tmp_17_reg_2718                         |  32|   0|   32|          0|
    |tmp_27_reg_2778                         |  16|   0|   16|          0|
    |tmp_29_reg_2808                         |  16|   0|   16|          0|
    |tmp_35_reg_2844                         |  32|   0|   32|          0|
    |tmp_3_reg_2544                          |   1|   0|    1|          0|
    |tmp_47_reg_2859                         |  32|   0|   32|          0|
    |tmp_4_reg_2642                          |  32|   0|   32|          0|
    |tmp_53_reg_2839                         |  16|   0|   16|          0|
    |tmp_56_reg_2894                         |  32|   0|   32|          0|
    |tmp_57_reg_2899                         |  32|   0|   32|          0|
    |tmp_58_reg_2904                         |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2670|   0| 2831|        161|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    7|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_INPUT_AWVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_AWADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WVALID    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WREADY    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WDATA     |  in |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_WSTRB     |  in |    4|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARVALID   |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARREADY   | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_ARADDR    |  in |    6|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RDATA     | out |   32|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_RRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BVALID    | out |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BREADY    |  in |    1|    s_axi   |     INPUT    |     array    |
|s_axi_INPUT_BRESP     | out |    2|    s_axi   |     INPUT    |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |      pid     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      pid     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      pid     | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

