void F_1 ( unsigned int * V_1 , unsigned int V_2 )\r\n{\r\n* V_1 = V_2 ;\r\nasm ("dcbst 0, %0; sync; icbi 0,%0; sync; isync" : : "r" (addr));\r\n}\r\nvoid F_2 ( unsigned int * V_1 , unsigned long V_3 , int V_4 )\r\n{\r\nF_1 ( V_1 , F_3 ( V_1 , V_3 , V_4 ) ) ;\r\n}\r\nunsigned int F_3 ( const unsigned int * V_1 ,\r\nunsigned long V_3 , int V_4 )\r\n{\r\nunsigned int V_5 ;\r\nlong V_6 ;\r\nV_6 = V_3 ;\r\nif ( ! ( V_4 & V_7 ) )\r\nV_6 = V_6 - ( unsigned long ) V_1 ;\r\nif ( V_6 < - 0x2000000 || V_6 > 0x1fffffc || V_6 & 0x3 )\r\nreturn 0 ;\r\nV_5 = 0x48000000 | ( V_4 & 0x3 ) | ( V_6 & 0x03FFFFFC ) ;\r\nreturn V_5 ;\r\n}\r\nunsigned int F_4 ( const unsigned int * V_1 ,\r\nunsigned long V_3 , int V_4 )\r\n{\r\nunsigned int V_5 ;\r\nlong V_6 ;\r\nV_6 = V_3 ;\r\nif ( ! ( V_4 & V_7 ) )\r\nV_6 = V_6 - ( unsigned long ) V_1 ;\r\nif ( V_6 < - 0x8000 || V_6 > 0x7FFF || V_6 & 0x3 )\r\nreturn 0 ;\r\nV_5 = 0x40000000 | ( V_4 & 0x3FF0003 ) | ( V_6 & 0xFFFC ) ;\r\nreturn V_5 ;\r\n}\r\nstatic unsigned int F_5 ( unsigned int V_2 )\r\n{\r\nreturn ( V_2 >> 26 ) & 0x3F ;\r\n}\r\nstatic int F_6 ( unsigned int V_2 )\r\n{\r\nreturn F_5 ( V_2 ) == 18 ;\r\n}\r\nstatic int F_7 ( unsigned int V_2 )\r\n{\r\nreturn F_5 ( V_2 ) == 16 ;\r\n}\r\nint F_8 ( unsigned int V_2 )\r\n{\r\nif ( V_2 & V_7 )\r\nreturn 0 ;\r\nreturn F_6 ( V_2 ) || F_7 ( V_2 ) ;\r\n}\r\nstatic unsigned long F_9 ( const unsigned int * V_2 )\r\n{\r\nsigned long V_8 ;\r\nV_8 = * V_2 & 0x3FFFFFC ;\r\nif ( V_8 & 0x2000000 )\r\nV_8 -= 0x4000000 ;\r\nif ( ( * V_2 & V_7 ) == 0 )\r\nV_8 += ( unsigned long ) V_2 ;\r\nreturn ( unsigned long ) V_8 ;\r\n}\r\nstatic unsigned long F_10 ( const unsigned int * V_2 )\r\n{\r\nsigned long V_8 ;\r\nV_8 = * V_2 & 0xFFFC ;\r\nif ( V_8 & 0x8000 )\r\nV_8 -= 0x10000 ;\r\nif ( ( * V_2 & V_7 ) == 0 )\r\nV_8 += ( unsigned long ) V_2 ;\r\nreturn ( unsigned long ) V_8 ;\r\n}\r\nunsigned long F_11 ( const unsigned int * V_2 )\r\n{\r\nif ( F_6 ( * V_2 ) )\r\nreturn F_9 ( V_2 ) ;\r\nelse if ( F_7 ( * V_2 ) )\r\nreturn F_10 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nint F_12 ( const unsigned int * V_2 , unsigned long V_1 )\r\n{\r\nif ( F_6 ( * V_2 ) || F_7 ( * V_2 ) )\r\nreturn F_11 ( V_2 ) == V_1 ;\r\nreturn 0 ;\r\n}\r\nunsigned int F_13 ( const unsigned int * V_9 , const unsigned int * V_10 )\r\n{\r\nunsigned long V_3 ;\r\nV_3 = F_11 ( V_10 ) ;\r\nif ( F_6 ( * V_10 ) )\r\nreturn F_3 ( V_9 , V_3 , * V_10 ) ;\r\nelse if ( F_7 ( * V_10 ) )\r\nreturn F_4 ( V_9 , V_3 , * V_10 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nasm ("nop;\n");\r\n}\r\nstatic void T_1 F_15 ( void )\r\n{\r\nunsigned int V_2 ;\r\nunsigned long V_1 ;\r\nV_1 = ( unsigned long ) & V_2 ;\r\nF_16 ( F_6 ( 0x48000000 ) ) ;\r\nF_16 ( F_6 ( 0x4bffffff ) ) ;\r\nF_16 ( ! F_6 ( 0xcbffffff ) ) ;\r\nF_16 ( ! F_6 ( 0x7bffffff ) ) ;\r\nF_16 ( F_6 ( 0x48000001 ) ) ;\r\nF_16 ( F_6 ( 0x4bfffffd ) ) ;\r\nF_16 ( F_6 ( 0x4bff00fd ) ) ;\r\nF_16 ( ! F_6 ( 0x7bfffffd ) ) ;\r\nV_2 = 0x48000103 ;\r\nF_16 ( F_12 ( & V_2 , 0x100 ) ) ;\r\nV_2 = 0x480420ff ;\r\nF_16 ( F_12 ( & V_2 , 0x420fc ) ) ;\r\nV_2 = 0x49fffffc ;\r\nF_16 ( F_12 ( & V_2 , V_1 + 0x1FFFFFC ) ) ;\r\nV_2 = 0x4bfffffc ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 4 ) ) ;\r\nV_2 = 0x4a000000 ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 0x2000000 ) ) ;\r\nV_2 = F_3 ( & V_2 , V_1 , V_11 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 ) ) ;\r\nV_2 = F_3 ( & V_2 , V_1 - 0x100 , V_11 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 0x100 ) ) ;\r\nV_2 = F_3 ( & V_2 , V_1 + 0x100 , 0 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 + 0x100 ) ) ;\r\nV_2 = F_3 ( & V_2 , V_1 - 0x2000000 , V_11 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 0x2000000 ) ) ;\r\nV_2 = F_3 ( & V_2 , V_1 - 0x2000004 , V_11 ) ;\r\nF_16 ( V_2 == 0 ) ;\r\nV_2 = F_3 ( & V_2 , V_1 + 0x2000000 , V_11 ) ;\r\nF_16 ( V_2 == 0 ) ;\r\nV_2 = F_3 ( & V_2 , V_1 + 3 , V_11 ) ;\r\nF_16 ( V_2 == 0 ) ;\r\nV_2 = F_3 ( & V_2 , V_1 , 0xFFFFFFFC ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 ) ) ;\r\nF_16 ( V_2 == 0x48000000 ) ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nunsigned int * V_12 ;\r\nunsigned long V_9 ;\r\nV_12 = ( unsigned int * ) F_18 ( F_14 ) ;\r\nV_9 = F_18 ( F_17 ) ;\r\nF_1 ( V_12 , F_3 ( V_12 , V_9 , V_11 ) ) ;\r\nF_16 ( F_12 ( V_12 , V_9 ) ) ;\r\n}\r\nstatic void T_1 F_19 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned int * V_12 , V_2 , V_4 ;\r\nV_12 = & V_2 ;\r\nV_1 = ( unsigned long ) V_12 ;\r\nF_16 ( F_7 ( 0x40000000 ) ) ;\r\nF_16 ( F_7 ( 0x43ffffff ) ) ;\r\nF_16 ( ! F_7 ( 0xc3ffffff ) ) ;\r\nF_16 ( ! F_7 ( 0x7bffffff ) ) ;\r\nV_2 = 0x43ff0103 ;\r\nF_16 ( F_12 ( & V_2 , 0x100 ) ) ;\r\nV_2 = 0x43ff20ff ;\r\nF_16 ( F_12 ( & V_2 , 0x20fc ) ) ;\r\nV_2 = 0x43ff7ffc ;\r\nF_16 ( F_12 ( & V_2 , V_1 + 0x7FFC ) ) ;\r\nV_2 = 0x43fffffc ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 4 ) ) ;\r\nV_2 = 0x43ff8000 ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 0x8000 ) ) ;\r\nV_4 = 0x3ff000 | V_11 ;\r\nV_2 = F_4 ( V_12 , V_1 , V_4 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 ) ) ;\r\nV_2 = F_4 ( V_12 , V_1 - 0x100 , V_4 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 0x100 ) ) ;\r\nV_2 = F_4 ( V_12 , V_1 + 0x100 , V_4 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 + 0x100 ) ) ;\r\nV_2 = F_4 ( V_12 , V_1 - 0x8000 , V_4 ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 - 0x8000 ) ) ;\r\nV_2 = F_4 ( V_12 , V_1 - 0x8004 , V_4 ) ;\r\nF_16 ( V_2 == 0 ) ;\r\nV_2 = F_4 ( V_12 , V_1 + 0x8000 , V_4 ) ;\r\nF_16 ( V_2 == 0 ) ;\r\nV_2 = F_4 ( V_12 , V_1 + 3 , V_4 ) ;\r\nF_16 ( V_2 == 0 ) ;\r\nV_2 = F_4 ( V_12 , V_1 , 0xFFFFFFFC ) ;\r\nF_16 ( F_12 ( & V_2 , V_1 ) ) ;\r\nF_16 ( V_2 == 0x43FF0000 ) ;\r\n}\r\nstatic void T_1 F_20 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned int * V_13 , * V_14 ;\r\nvoid * V_15 ;\r\nV_15 = F_21 ( F_22 ( 0x2000000 + 1 ) ) ;\r\nF_16 ( V_15 ) ;\r\nif ( ! V_15 )\r\nreturn;\r\nV_13 = V_15 ;\r\nV_1 = ( unsigned long ) V_13 ;\r\nF_2 ( V_13 , V_1 , 0 ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nV_14 = V_13 + 1 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nV_13 = V_15 ;\r\nV_1 = ( unsigned long ) V_13 ;\r\nF_2 ( V_13 , V_1 , 0 ) ;\r\nV_14 = V_15 + 0x2000000 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nF_16 ( * V_14 == 0x4a000000 ) ;\r\nV_13 = V_15 + 0x2000000 ;\r\nV_1 = ( unsigned long ) V_13 ;\r\nF_2 ( V_13 , V_1 , 0 ) ;\r\nV_14 = V_15 + 4 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nF_16 ( * V_14 == 0x49fffffc ) ;\r\nV_13 = V_15 ;\r\nV_1 = 0x1000000 + ( unsigned long ) V_15 ;\r\nF_2 ( V_13 , V_1 , V_11 ) ;\r\nV_14 = V_15 + 0x1400000 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nV_13 = V_15 + 0x1000000 ;\r\nV_1 = 0x2000000 + ( unsigned long ) V_15 ;\r\nF_2 ( V_13 , V_1 , 0 ) ;\r\nV_14 = V_15 + 4 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nV_13 = V_15 ;\r\nV_1 = ( unsigned long ) V_13 ;\r\nF_1 ( V_13 , F_4 ( V_13 , V_1 , 0 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nV_14 = V_13 + 1 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nV_13 = V_15 ;\r\nV_1 = ( unsigned long ) V_13 ;\r\nF_1 ( V_13 , F_4 ( V_13 , V_1 , 0xFFFFFFFC ) ) ;\r\nV_14 = V_15 + 0x8000 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nF_16 ( * V_14 == 0x43ff8000 ) ;\r\nV_13 = V_15 + 0x8000 ;\r\nV_1 = ( unsigned long ) V_13 ;\r\nF_1 ( V_13 , F_4 ( V_13 , V_1 , 0xFFFFFFFC ) ) ;\r\nV_14 = V_15 + 4 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nF_16 ( * V_14 == 0x43ff7ffc ) ;\r\nV_13 = V_15 ;\r\nV_1 = 0x3000 + ( unsigned long ) V_15 ;\r\nF_1 ( V_13 , F_4 ( V_13 , V_1 , V_11 ) ) ;\r\nV_14 = V_15 + 0x5000 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nV_13 = V_15 + 0x2000 ;\r\nV_1 = 0x4000 + ( unsigned long ) V_15 ;\r\nF_1 ( V_13 , F_4 ( V_13 , V_1 , 0 ) ) ;\r\nV_14 = V_15 + 4 ;\r\nF_1 ( V_14 , F_13 ( V_14 , V_13 ) ) ;\r\nF_16 ( F_12 ( V_13 , V_1 ) ) ;\r\nF_16 ( F_12 ( V_14 , V_1 ) ) ;\r\nF_23 ( V_15 ) ;\r\n}\r\nstatic int T_1 F_24 ( void )\r\n{\r\nF_25 ( V_16 L_1 ) ;\r\nF_15 () ;\r\nF_19 () ;\r\nF_17 () ;\r\nF_20 () ;\r\nreturn 0 ;\r\n}
