###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        70580   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        54543   # Number of read row buffer hits
num_read_cmds                  =        70580   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16052   # Number of ACT commands
num_pre_cmds                   =        16033   # Number of PRE commands
num_ondemand_pres              =         2895   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6634125   # Cyles of rank active rank.0
rank_active_cycles.1           =      6011996   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3365875   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3988004   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        63542   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          230   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           27   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           14   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            8   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6706   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35682   # Read request latency (cycles)
read_latency[40-59]            =        17484   # Read request latency (cycles)
read_latency[60-79]            =         6265   # Read request latency (cycles)
read_latency[80-99]            =         1778   # Read request latency (cycles)
read_latency[100-119]          =         1320   # Read request latency (cycles)
read_latency[120-139]          =          905   # Read request latency (cycles)
read_latency[140-159]          =          635   # Read request latency (cycles)
read_latency[160-179]          =          592   # Read request latency (cycles)
read_latency[180-199]          =          492   # Read request latency (cycles)
read_latency[200-]             =         5427   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.84579e+08   # Read energy
act_energy                     =  4.39183e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61562e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91424e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.13969e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.75149e+09   # Active standby energy rank.1
average_read_latency           =      77.6192   # Average read request latency (cycles)
average_interarrival           =      141.678   # Average request interarrival latency (cycles)
total_energy                   =  1.24542e+10   # Total energy (pJ)
average_power                  =      1245.42   # Average power (mW)
average_bandwidth              =     0.602283   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        64735   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        49963   # Number of read row buffer hits
num_read_cmds                  =        64735   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14785   # Number of ACT commands
num_pre_cmds                   =        14767   # Number of PRE commands
num_ondemand_pres              =         2641   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6233015   # Cyles of rank active rank.0
rank_active_cycles.1           =      6238507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3766985   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3761493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        57713   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          272   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           56   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           19   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6601   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        34625   # Read request latency (cycles)
read_latency[40-59]            =        15980   # Read request latency (cycles)
read_latency[60-79]            =         5543   # Read request latency (cycles)
read_latency[80-99]            =         1597   # Read request latency (cycles)
read_latency[100-119]          =         1078   # Read request latency (cycles)
read_latency[120-139]          =          769   # Read request latency (cycles)
read_latency[140-159]          =          557   # Read request latency (cycles)
read_latency[160-179]          =          511   # Read request latency (cycles)
read_latency[180-199]          =          421   # Read request latency (cycles)
read_latency[200-]             =         3654   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.61012e+08   # Read energy
act_energy                     =  4.04518e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80815e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80552e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   3.8894e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.89283e+09   # Active standby energy rank.1
average_read_latency           =      62.2027   # Average read request latency (cycles)
average_interarrival           =       154.47   # Average request interarrival latency (cycles)
total_energy                   =   1.2402e+10   # Total energy (pJ)
average_power                  =       1240.2   # Average power (mW)
average_bandwidth              =     0.552405   # Average bandwidth
