operators:
{
assemble # NI.recv 4124
assemble # NI.recv 4125
assemble # NI.recv 4116
assemble # NI.recv 4117
assemble # CPU.sleep 0
assemble # NI.send 4132 248
}
{
assemble # NI.recv 4126
assemble # NI.recv 4127
assemble # NI.recv 4118
assemble # NI.recv 4119
assemble # CPU.sleep 0
assemble # NI.send 4133 248
}
{
assemble # NI.recv 4128
assemble # NI.recv 4129
assemble # NI.recv 4120
assemble # NI.recv 4121
assemble # CPU.sleep 0
assemble # NI.send 4134 248
}
{
assemble # NI.recv 4130
assemble # NI.recv 4131
assemble # NI.recv 4122
assemble # NI.recv 4123
assemble # CPU.sleep 0
assemble # NI.send 4135 248
}
{
assemble # CPU.sleep 128
assemble # NI.send 4136 80 96
assemble # CPU.sleep 128
assemble # NI.send 4137 80 96
assemble # CPU.sleep 128
assemble # NI.send 4138 80 96
assemble # CPU.sleep 128
assemble # NI.send 4139 80 96
assemble # CPU.sleep 128
assemble # NI.send 4140 80 96
assemble # CPU.sleep 128
assemble # NI.send 4141 80 96
assemble # CPU.sleep 128
assemble # NI.send 4142 80 96
assemble # CPU.sleep 128
assemble # NI.send 4143 80 96
assemble # CPU.sleep 128
assemble # NI.send 4144 80 96
assemble # CPU.sleep 128
assemble # NI.send 4145 80 96
assemble # CPU.sleep 128
assemble # NI.send 4146 80 96
assemble # CPU.sleep 128
assemble # NI.send 4147 80 96
assemble # CPU.sleep 128
assemble # NI.send 4148 80 96
assemble # CPU.sleep 128
assemble # NI.send 4149 80 96
assemble # CPU.sleep 128
assemble # NI.send 4150 80 96
assemble # CPU.sleep 128
assemble # NI.send 4151 80 96
}
{
assemble # CPU.sleep 128
assemble # NI.send 4152 80 96
assemble # CPU.sleep 128
assemble # NI.send 4153 80 96
assemble # CPU.sleep 128
assemble # NI.send 4154 80 96
assemble # CPU.sleep 128
assemble # NI.send 4155 80 96
assemble # CPU.sleep 128
assemble # NI.send 4156 80 96
assemble # CPU.sleep 128
assemble # NI.send 4157 80 96
assemble # CPU.sleep 128
assemble # NI.send 4158 80 96
assemble # CPU.sleep 128
assemble # NI.send 4159 80 96
assemble # CPU.sleep 128
assemble # NI.send 4160 80 96
assemble # CPU.sleep 128
assemble # NI.send 4161 80 96
assemble # CPU.sleep 128
assemble # NI.send 4162 80 96
assemble # CPU.sleep 128
assemble # NI.send 4163 80 96
assemble # CPU.sleep 128
assemble # NI.send 4164 80 96
assemble # CPU.sleep 128
assemble # NI.send 4165 80 96
assemble # CPU.sleep 128
assemble # NI.send 4166 80 96
assemble # CPU.sleep 128
assemble # NI.send 4167 80 96
}
{
assemble # CPU.sleep 128
assemble # NI.send 4168 80 96
assemble # CPU.sleep 128
assemble # NI.send 4169 80 96
assemble # CPU.sleep 128
assemble # NI.send 4170 80 96
assemble # CPU.sleep 128
assemble # NI.send 4171 80 96
assemble # CPU.sleep 128
assemble # NI.send 4172 80 96
assemble # CPU.sleep 128
assemble # NI.send 4173 80 96
assemble # CPU.sleep 128
assemble # NI.send 4174 80 96
assemble # CPU.sleep 128
assemble # NI.send 4175 80 96
assemble # CPU.sleep 128
assemble # NI.send 4176 80 96
assemble # CPU.sleep 128
assemble # NI.send 4177 80 96
assemble # CPU.sleep 128
assemble # NI.send 4178 80 96
assemble # CPU.sleep 128
assemble # NI.send 4179 80 96
assemble # CPU.sleep 128
assemble # NI.send 4180 80 96
assemble # CPU.sleep 128
assemble # NI.send 4181 80 96
assemble # CPU.sleep 128
assemble # NI.send 4182 80 96
assemble # CPU.sleep 128
assemble # NI.send 4183 80 96
}
{
assemble # CPU.sleep 128
assemble # NI.send 4184 80 96
assemble # CPU.sleep 128
assemble # NI.send 4185 80 96
assemble # CPU.sleep 128
assemble # NI.send 4186 80 96
assemble # CPU.sleep 128
assemble # NI.send 4187 80 96
assemble # CPU.sleep 128
assemble # NI.send 4188 80 96
assemble # CPU.sleep 128
assemble # NI.send 4189 80 96
assemble # CPU.sleep 128
assemble # NI.send 4190 80 96
assemble # CPU.sleep 128
assemble # NI.send 4191 80 96
assemble # CPU.sleep 128
assemble # NI.send 4192 80 96
assemble # CPU.sleep 128
assemble # NI.send 4193 80 96
assemble # CPU.sleep 128
assemble # NI.send 4194 80 96
assemble # CPU.sleep 128
assemble # NI.send 4195 80 96
assemble # CPU.sleep 128
assemble # NI.send 4196 80 96
assemble # CPU.sleep 128
assemble # NI.send 4197 80 96
assemble # CPU.sleep 128
assemble # NI.send 4198 80 96
assemble # CPU.sleep 128
assemble # NI.send 4199 80 96
}


data:
4136 # 80, 96 # 258
4137 # 80, 96 # 258
4138 # 80, 96 # 258
4139 # 80, 96 # 258
4140 # 80, 96 # 258
4141 # 80, 96 # 258
4142 # 80, 96 # 258
4143 # 80, 96 # 258
4144 # 80, 96 # 258
4145 # 80, 96 # 258
4146 # 80, 96 # 258
4147 # 80, 96 # 258
4148 # 80, 96 # 258
4149 # 80, 96 # 258
4150 # 80, 96 # 258
4151 # 80, 96 # 258
4152 # 80, 96 # 258
4153 # 80, 96 # 258
4154 # 80, 96 # 258
4155 # 80, 96 # 258
4156 # 80, 96 # 258
4157 # 80, 96 # 258
4158 # 80, 96 # 258
4159 # 80, 96 # 258
4160 # 80, 96 # 258
4161 # 80, 96 # 258
4162 # 80, 96 # 258
4163 # 80, 96 # 258
4164 # 80, 96 # 258
4165 # 80, 96 # 258
4166 # 80, 96 # 258
4167 # 80, 96 # 258
4168 # 80, 96 # 258
4169 # 80, 96 # 258
4170 # 80, 96 # 258
4171 # 80, 96 # 258
4172 # 80, 96 # 258
4173 # 80, 96 # 258
4174 # 80, 96 # 258
4175 # 80, 96 # 258
4176 # 80, 96 # 258
4177 # 80, 96 # 258
4178 # 80, 96 # 258
4179 # 80, 96 # 258
4180 # 80, 96 # 258
4181 # 80, 96 # 258
4182 # 80, 96 # 258
4183 # 80, 96 # 258
4184 # 80, 96 # 258
4185 # 80, 96 # 258
4186 # 80, 96 # 258
4187 # 80, 96 # 258
4188 # 80, 96 # 258
4189 # 80, 96 # 258
4190 # 80, 96 # 258
4191 # 80, 96 # 258
4192 # 80, 96 # 258
4193 # 80, 96 # 258
4194 # 80, 96 # 258
4195 # 80, 96 # 258
4196 # 80, 96 # 258
4197 # 80, 96 # 258
4198 # 80, 96 # 258
4199 # 80, 96 # 258
4132 # 248 # 1
4133 # 248 # 1
4134 # 248 # 1
4135 # 248 # 1
