{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5139, "design__instance__area": 99738.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 145, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 11, "power__internal__total": 0.009342518635094166, "power__switching__total": 0.00421229749917984, "power__leakage__total": 1.7897126554089482e-06, "power__total": 0.013556606136262417, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.548109240175553, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6135424564284635, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5845781801867596, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.92493326726766, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584578, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 145, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7880019082513887, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8951191152765693, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.307317624491254, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.49762628759507, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.307318, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.308472, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 145, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.44394225663272235, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4876770236785043, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2650516547930161, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.21414226553671, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.265052, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 145, "design__max_cap_violation__count": 13, "clock__skew__worst_hold": -0.4414789492271682, "clock__skew__worst_setup": 0.4816517321311542, "timing__hold__ws": 0.2638669357699325, "timing__setup__ws": 42.93406285350196, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263867, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.941933, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7274, "design__instance__area__stdcell": 109112, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.383101, "design__instance__utilization__stdcell": 0.383101, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 136.102, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2076.66, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25740.9, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50507.2, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "design__instance__count__class:timing_repair_buffer": 264, "design__instance__area__class:timing_repair_buffer": 6008.26, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 23213.7, "design__instance__displacement__mean": 3.191, "design__instance__displacement__max": 58.8, "route__wirelength__estimated": 130891, "design__violations": 0, "design__instance__count__class:clock_buffer": 136, "design__instance__area__class:clock_buffer": 7182.69, "design__instance__count__class:clock_inverter": 58, "design__instance__area__class:clock_inverter": 1198.58, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1565, "design__instance__area__class:antenna_cell": 6870.98, "route__net": 3515, "route__net__special": 2, "route__drc_errors__iter:0": 830, "route__wirelength__iter:0": 157840, "route__drc_errors__iter:1": 122, "route__wirelength__iter:1": 156317, "route__drc_errors__iter:2": 100, "route__wirelength__iter:2": 156041, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 155986, "route__drc_errors": 0, "route__wirelength": 155986, "route__vias": 25735, "route__vias__singlecut": 25735, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1010.58, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 145, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5447794591859245, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6051013195112043, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5827324343561189, "timing__setup__ws__corner:min_tt_025C_5v00": 51.193255528161416, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.582732, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 145, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7825054159456231, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8812573142882709, "timing__hold__ws__corner:min_ss_125C_4v50": 1.304228761904783, "timing__setup__ws__corner:min_ss_125C_4v50": 43.964868545704384, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.304229, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.622643, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 145, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4414789492271682, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4816517321311542, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2638669357699325, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.39106385903098, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263867, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 145, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5520818403146195, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6237557313877489, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5868424801095213, "timing__setup__ws__corner:max_tt_025C_5v00": 50.60420847812955, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586842, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 91, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 145, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7943823601543609, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9119425472891184, "timing__hold__ws__corner:max_ss_125C_4v50": 1.311107481915299, "timing__setup__ws__corner:max_ss_125C_4v50": 42.93406285350196, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.311108, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.941933, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 91, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 145, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44685775788899523, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.49494387766940645, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26650560290718567, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.00411293233335, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266506, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 91, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 91, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99984, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000157897, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000177542, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.83811e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000177542, "design_powergrid__voltage__worst": 0.000177542, "design_powergrid__voltage__worst__net:VDD": 4.99984, "design_powergrid__drop__worst": 0.000177542, "design_powergrid__drop__worst__net:VDD": 0.000157897, "design_powergrid__voltage__worst__net:VSS": 0.000177542, "design_powergrid__drop__worst__net:VSS": 0.000177542, "ir__voltage__worst": 5, "ir__drop__avg": 3.76e-05, "ir__drop__worst": 0.000158, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}