# Index
- Source: **rm0399-stm32h745755-and-stm32h747757-advanced-armbased-32bit-mcus-stmicroelectronics.pdf**
- Pages (PDF): **3556**

## Table des matières
- **1 Documentation conventions** (p.106-107) `id:f072f8867b1c`
  - **1.1 General information** (p.106-106) `id:e4f631fcf271`
  - **1.2 List of abbreviations for registers** (p.106-106) `id:3f0964bc99f2`
  - **1.3 Glossary** (p.107-107) `id:e8e3d8a58c4c`
  - **1.4 Availability of peripherals** (p.107-107) `id:e7298b18cdc1`
    - **Table 1. Availability of security features** (p.107-107) `id:885b80e18a92`
- **2 Memory and bus architecture** (p.108-145) `id:a00df8cf3b61`
  - **2.1 System architecture** (p.108-113) `id:2498ccac01e2`
    - **Table 2. Bus-master-to-bus-slave interconnect** (p.108-108) `id:7283153d6e04`
    - **Figure 1. System architecture for STM32H745/55/47/57xx devices** (p.109-109) `id:67d78105c9e4`
    - **2.1.1 Bus matrices** (p.110-110) `id:8f17278a74f9`
    - **2.1.2 TCM buses** (p.110-110) `id:d8228d8813c9`
    - **2.1.3 Bus-to-bus bridges** (p.110-110) `id:2ff4d14e75e0`
    - **2.1.4 ART accelerator** (p.111-111) `id:ec45dfbc8776`
    - **2.1.5 Inter-domain buses** (p.111-111) `id:f41cc48040d5`
    - **2.1.6 CPU buses** (p.111-111) `id:bcb799dd0c4e`
    - **2.1.7 Bus master peripherals** (p.112-112) `id:caebd4d0b94c`
    - **2.1.8 Clocks to functional blocks** (p.113-113) `id:05023d7b14cb`
  - **2.2 AXI interconnect matrix (AXIM)** (p.114-133) `id:c06a1ef645e0`
    - **2.2.1 AXI introduction** (p.114-114) `id:05929611a03c`
    - **2.2.2 AXI interconnect main features** (p.114-114) `id:27837626208f`
    - **2.2.3 AXI interconnect functional description** (p.115-116) `id:83a6e854bdb1`
      - **Figure 2. AXI interconnect** (p.115-115) `id:eb385555d1a7`
      - **Table 3. ASIB configuration** (p.115-115) `id:572a078c0f2b`
      - **Table 4. AMIB configuration** (p.116-116) `id:b28b959c9a06`
    - **2.2.4 AXI interconnect registers** (p.117-125) `id:3111ec0ee81b`
    - **2.2.5 AXI interconnect register map** (p.126-133) `id:57f6fcdab8ba`
      - **Table 5. AXI interconnect register map and reset values** (p.126-133) `id:4d4adf1bb21a`
  - **2.3 Memory organization** (p.134-141) `id:685bdc8f1955`
    - **2.3.1 Introduction** (p.134-134) `id:e8b763401356`
    - **2.3.2 Memory map and register boundary addresses** (p.135-141) `id:affa4e5b5009`
      - **Table 6. Memory map and default device memory area attributes** (p.135-137) `id:4de3d213c8bc`
      - **Table 7. Register boundary addresses** (p.138-141) `id:38afd73c0b2f`
  - **2.4 Embedded SRAM** (p.142-142) `id:780323b4132d`
  - **2.5 Flash memory overview** (p.143-145) `id:191c1815b594`
  - **2.6 Boot configuration** (p.143-145) `id:d9bc1b1e3103`
    - **Table 8. Boot order** (p.144-145) `id:b2918a01002b`
    - **Table 9. Boot modes** (p.144-145) `id:af308dc7d392`
- **3 RAM ECC monitoring (RAMECC)** (p.146-153) `id:e8a2f8fb2f98`
  - **3.1 Introduction** (p.146-148) `id:0056d5b7142e`
  - **3.2 RAMECC main features** (p.146-148) `id:94d848085248`
  - **3.3 RAMECC functional description** (p.146-148) `id:6ef2cf290097`
    - **3.3.1 RAMECC block diagram** (p.146-147) `id:aa4670ae2aba`
      - **Figure 3. RAM ECC controller implementation schematic** (p.147-147) `id:11d20c155e34`
      - **Figure 4. Connection between RAM ECC controller and RAMECC monitoring unit** (p.147-147) `id:08c9c9d2bf26`
    - **3.3.2 RAMECC internal signals** (p.148-148) `id:d17297c020af`
      - **Table 10. RAMECC internal input/output signals** (p.148-148) `id:97e4b07f769c`
    - **3.3.3 RAMECC monitor mapping** (p.148-148) `id:d1027cf6e756`
      - **Table 11. ECC controller mapping** (p.148-148) `id:050dcc5e19e9`
  - **3.4 RAMECC registers** (p.149-153) `id:935a081c5c75`
    - **3.4.1 RAMECC interrupt enable register (RAMECC_IER)** (p.149-149) `id:2b1774f9b957`
    - **3.4.2 RAMECC monitor x configuration register (RAMECC_MxCR)** (p.150-150) `id:4f3c753c7d81`
    - **3.4.3 RAMECC monitor x status register (RAMECC_MxSR)** (p.150-150) `id:c98ec6152fc1`
    - **3.4.4 RAMECC monitor x failing address register (RAMECC_MxFAR)** (p.151-151) `id:0fbccb107b07`
    - **3.4.5 RAMECC monitor x failing data low register (RAMECC_MxFDRL)** (p.151-151) `id:b8c382aabfd7`
    - **3.4.6 RAMECC monitor x failing data high register (RAMECC_MxFDRH)** (p.152-152) `id:c98604b87219`
    - **3.4.7 RAMECC monitor x failing ECC error code register RAMECC_MxFECR)** (p.152-152) `id:dab050ab3c41`
    - **3.4.8 RAMECC register map** (p.153-153) `id:7560b33475b0`
      - **Table 12. RAMECC register map and reset values** (p.153-153) `id:bd158eb3fdc1`
- **4 Embedded flash memory (FLASH)** (p.154-253) `id:557ff07fb472`
  - **4.1 Introduction** (p.154-154) `id:c71e906ea261`
  - **4.2 FLASH main features** (p.154-154) `id:ac515f85d0ca`
  - **4.3 FLASH functional description** (p.155-178) `id:e243ae0d93d7`
    - **4.3.1 FLASH block diagram** (p.155-155) `id:f07e19fd0ed9`
      - **Figure 5. FLASH block diagram** (p.155-155) `id:c8a59c6275ea`
    - **4.3.2 FLASH internal signals** (p.156-157) `id:8bf28fd8d18a`
      - **Table 13. FLASH internal input/output signals** (p.156-156) `id:fdce83020bb5`
    - **4.3.3 FLASH architecture and integration in the system** (p.156-157) `id:876e508ebee9`
      - **Figure 6. Detailed FLASH architecture** (p.157-157) `id:b11f0b97699c`
    - **4.3.4 Flash memory architecture and usage** (p.158-161) `id:22f78dc70a35`
      - **Figure 7. Embedded flash memory organization** (p.158-158) `id:1470408fb3fa`
      - **Table 14. Flash memory organization on STM32H745xI/747xI/755xI/757xI devices** (p.159-159) `id:48c4318ece58`
      - **Table 15. Flash memory organization on STM32H745xG/STM32H747xG devices** (p.160-160) `id:69580afecbdf`
      - **Figure 8. Embedded flash memory usage** (p.161-161) `id:94a25dd177a4`
    - **4.3.5 FLASH system performance enhancements** (p.162-162) `id:3988dc6ee320`
    - **4.3.6 FLASH data protection schemes** (p.162-162) `id:868aa2b6bf8c`
      - **Figure 9. FLASH protection mechanisms** (p.162-162) `id:c321fc79a72a`
    - **4.3.7 Overview of FLASH operations** (p.163-163) `id:8df0ff9769b1`
    - **4.3.8 FLASH read operations** (p.164-166) `id:3f21a5dd5735`
      - **Figure 10. FLASH read pipeline architecture** (p.165-165) `id:68768fac8ff9`
      - **Table 16. FLASH recommended number of wait states and programming delay** (p.166-166) `id:f7ba5a0c2a26`
    - **4.3.9 FLASH program operations** (p.167-170) `id:a9bc239c448a`
      - **Figure 11. FLASH write pipeline architecture** (p.168-169) `id:ea104ad4531a`
      - **Table 17. FLASH parallelism parameter** (p.170-170) `id:2f295cbcfea7`
    - **4.3.10 FLASH erase operations** (p.171-173) `id:402ccb2fadce`
    - **4.3.11 FLASH parallel operations** (p.174-175) `id:e0716ff21553`
    - **4.3.12 Flash memory error protections** (p.174-175) `id:46157fd3abba`
    - **4.3.13 Flash bank and register swapping** (p.176-178) `id:4be6c0bfe4c4`
      - **Table 18. FLASH AXI interface memory map vs swapping option** (p.176-176) `id:c5a51d03612a`
      - **Figure 12. Flash bank swapping sequence** (p.177-177) `id:182e748f9ead`
      - **Table 19. Flash register map vs swapping option** (p.178-178) `id:4f036cf2d826`
    - **4.3.14 FLASH reset and clocks** (p.179-179) `id:04afe314049f`
  - **4.4 FLASH option bytes** (p.179-187) `id:bc7902dba731`
    - **4.4.1 About option bytes** (p.179-179) `id:f155dbce52ad`
    - **4.4.2 Option byte loading** (p.180-182) `id:bfd20367b4df`
    - **4.4.3 Option byte modification** (p.180-182) `id:9a5e305ce9f2`
    - **4.4.4 Option bytes overview** (p.183-184) `id:6dbdd531c453`
      - **Table 20. Option byte organization** (p.183-184) `id:b4d7e8dda78e`
    - **4.4.5 Description of user and system option bytes** (p.185-186) `id:5dd0327430cf`
    - **4.4.6 Description of data protection option bytes** (p.187-187) `id:d1e64704e198`
    - **4.4.7 Description of boot address option bytes** (p.188-189) `id:bbdeced94480`
  - **4.5 FLASH protection mechanisms** (p.188-197) `id:ac5b88957f40`
    - **4.5.1 FLASH configuration protection** (p.188-189) `id:4494441de88a`
      - **Table 21. Flash interface register protection summary** (p.189-189) `id:178ac8bc3f60`
    - **4.5.2 Write protection** (p.190-190) `id:60f2ad559ebd`
    - **4.5.3 Readout protection (RDP)** (p.191-194) `id:521f4bba71bd`
      - **Table 22. RDP value vs readout protection level** (p.191-191) `id:bd52ba69cfee`
      - **Table 23. Protection vs RDP Level** (p.192-192) `id:9411b4932f55`
      - **Figure 13. RDP protection transition scheme** (p.193-193) `id:0ae103a4245a`
      - **Table 24. RDP transition and its effects** (p.194-194) `id:8925b30d63dc`
      - **Figure 14. Example of protected region overlapping** (p.195-195) `id:25a0fa97db3c`
    - **4.5.4 Proprietary code readout protection (PCROP)** (p.195-195) `id:b8095e533c1e`
    - **4.5.5 Secure access mode** (p.196-197) `id:e432f90a2630`
  - **4.6 FLASH low-power modes** (p.198-199) `id:7354189a05dd`
    - **4.6.1 Introduction** (p.198-199) `id:853ab52c3dbd`
      - **Table 25. Effect of low-power modes on the embedded flash memory** (p.198-199) `id:45ba4ff76aa0`
    - **4.6.2 Managing the FLASH domain switching to DStop or DStandby** (p.198-199) `id:25ec866d4a91`
  - **4.7 FLASH error management** (p.200-204) `id:33482a9e449e`
    - **4.7.1 Introduction** (p.200-200) `id:bd8fb6cb06b6`
    - **4.7.2 Write protection error (WRPERR)** (p.200-200) `id:46759b9b77ec`
    - **4.7.3 Programming sequence error (PGSERR)** (p.201-201) `id:4b64f3c25ef5`
    - **4.7.4 Strobe error (STRBERR)** (p.202-202) `id:8c80d84845a8`
    - **4.7.5 Inconsistency error (INCERR)** (p.202-202) `id:b8d4bc9aee1c`
    - **4.7.6 Operation error (OPERR)** (p.203-203) `id:a9dfb4e10698`
    - **4.7.7 Error correction code error (SNECCERR/DBECCERR)** (p.203-203) `id:e082f942edbd`
    - **4.7.8 Read protection error (RDPERR)** (p.204-204) `id:4acc8d5e7397`
    - **4.7.9 Read secure error (RDSERR)** (p.204-204) `id:60ac0ec6cfdd`
    - **4.7.10 CRC read error (CRCRDERR)** (p.204-204) `id:98139495b70a`
    - **4.7.11 Option byte change error (OPTCHANGEERR)** (p.205-205) `id:0c56676b3583`
    - **4.7.12 Miscellaneous HardFault errors** (p.205-205) `id:2240030ac19f`
  - **4.8 FLASH interrupts** (p.205-207) `id:e14ac7df71c6`
    - **Table 26. Flash interrupt request** (p.206-207) `id:f5aa114df0b5`
  - **4.9 FLASH registers** (p.208-253) `id:edf1fa97d721`
    - **4.9.1 FLASH access control register (FLASH_ACR)** (p.208-208) `id:1634608c693f`
    - **4.9.2 FLASH key register for bank 1 (FLASH_KEYR1)** (p.208-208) `id:5d9813d28951`
    - **4.9.3 FLASH option key register (FLASH_OPTKEYR)** (p.209-213) `id:7d63e2a54b8d`
    - **4.9.4 FLASH control register for bank 1 (FLASH_CR1)** (p.209-213) `id:4b3863682761`
    - **4.9.5 FLASH status register for bank 1 (FLASH_SR1)** (p.214-216) `id:92573bcef1e4`
    - **4.9.6 FLASH clear control register for bank 1 (FLASH_CCR1)** (p.217-217) `id:02dc07500931`
    - **4.9.7 FLASH option control register (FLASH_OPTCR)** (p.218-218) `id:e43bb1251361`
    - **4.9.8 FLASH option status register (FLASH_OPTSR_CUR)** (p.219-221) `id:eceb487f0342`
    - **4.9.9 FLASH option status register (FLASH_OPTSR_PRG)** (p.222-223) `id:5afddfd0c0ff`
    - **4.9.10 FLASH option clear control register (FLASH_OPTCCR)** (p.224-224) `id:391437109caa`
    - **4.9.11 FLASH protection address for bank 1 (FLASH_PRAR_CUR1)** (p.225-225) `id:3c7750cfb973`
    - **4.9.12 FLASH protection address for bank 1 (FLASH_PRAR_PRG1)** (p.225-225) `id:87239e900b5a`
    - **4.9.13 FLASH secure address for bank 1 (FLASH_SCAR_CUR1)** (p.226-226) `id:d24af4588653`
    - **4.9.14 FLASH secure address for bank 1 (FLASH_SCAR_PRG1)** (p.227-227) `id:8a02d1a16ca6`
    - **4.9.15 FLASH write sector protection for bank 1 (FLASH_WPSN_CUR1R)** (p.227-227) `id:2e7fce559819`
    - **4.9.16 FLASH write sector protection for bank 1 (FLASH_WPSN_PRG1R)** (p.228-228) `id:2affe98458b4`
    - **4.9.17 FLASH register boot address (for Arm® Cortex®-M7 core (FLASH_BOOT7_CURR)** (p.228-228) `id:a54a16c83311`
    - **4.9.18 FLASH register boot address for Arm® Cortex®-M7 core (FLASH_BOOT7_PRGR)** (p.229-229) `id:a217e862f1f8`
    - **4.9.19 FLASH register boot address for Arm® Cortex®-M4 core (FLASH_BOOT4_CURR)** (p.229-229) `id:c45444718ba6`
    - **4.9.20 FLASH register boot address for Arm® Cortex®-M4 core (FLASH_BOOT4_PRGR)** (p.230-231) `id:dd43756b39c9`
    - **4.9.21 FLASH CRC control register for bank 1 (FLASH_CRCCR1)** (p.230-231) `id:dc81de1f32cb`
    - **4.9.22 FLASH CRC start address register for bank 1 (FLASH_CRCSADD1R)** (p.232-232) `id:39df5f3bbaee`
    - **4.9.23 FLASH CRC end address register for bank 1 (FLASH_CRCEADD1R)** (p.232-232) `id:514947996c11`
    - **4.9.24 FLASH CRC data register (FLASH_CRCDATAR)** (p.232-232) `id:c5141e6944b2`
    - **4.9.25 FLASH ECC fail address for bank 1 (FLASH_ECC_FA1R)** (p.233-233) `id:1082a5b7bc58`
    - **4.9.26 FLASH key register for bank 2 (FLASH_KEYR2)** (p.233-233) `id:aca8da0966da`
    - **4.9.27 FLASH control register for bank 2 (FLASH_CR2)** (p.234-237) `id:f95fe97970e1`
    - **4.9.28 FLASH status register for bank 2 (FLASH_SR2)** (p.238-240) `id:cd098b2e36ad`
    - **4.9.29 FLASH clear control register for bank 2 (FLASH_CCR2)** (p.241-241) `id:5432501328c4`
    - **4.9.30 FLASH protection address for bank 2 (FLASH_PRAR_CUR2)** (p.242-242) `id:ccaaceb9d69b`
    - **4.9.31 FLASH protection address for bank 2 (FLASH_PRAR_PRG2)** (p.242-242) `id:6aad53b958e3`
    - **4.9.32 FLASH secure address for bank 2 (FLASH_SCAR_CUR2)** (p.243-243) `id:5db1813131be`
    - **4.9.33 FLASH secure address for bank 2 (FLASH_SCAR_PRG2)** (p.244-244) `id:8105100da1c4`
    - **4.9.34 FLASH write sector protection for bank 2 (FLASH_WPSN_CUR2R)** (p.245-245) `id:591a063db276`
    - **4.9.35 FLASH write sector protection for bank 2 (FLASH_WPSN_PRG2R)** (p.245-245) `id:541a94e4ab47`
    - **4.9.36 FLASH CRC control register for bank 2 (FLASH_CRCCR2)** (p.246-246) `id:664fe558329e`
    - **4.9.37 FLASH CRC start address register for bank 2 (FLASH_CRCSADD2R)** (p.247-247) `id:3a52c93cb9f1`
    - **4.9.38 FLASH CRC end address register for bank 2 (FLASH_CRCEADD2R)** (p.248-248) `id:114a8fae194f`
    - **4.9.39 FLASH ECC fail address for bank 2 (FLASH_ECC_FA2R)** (p.248-248) `id:072b942f2c9a`
    - **4.9.40 FLASH register map and reset values** (p.249-253) `id:ebb920bb3737`
      - **Table 27. Register map and reset value table** (p.249-253) `id:88bcdbf2b400`
- **5 Secure memory management (SMM)** (p.254-261) `id:495e283f4c5d`
  - **5.1 Introduction** (p.254-254) `id:faa933a82417`
  - **5.2 Glossary** (p.254-254) `id:a5ff928540e5`
    - **Table 28. List of preferred terms** (p.254-254) `id:5a05a5437c16`
  - **5.3 Secure access mode** (p.255-257) `id:1599743bd2fa`
    - **Figure 15. Flash memory areas and services in Standard and Secure access modes** (p.256-256) `id:6245a0cb1453`
    - **5.3.1 Associated features** (p.256-256) `id:a934442dba74`
    - **5.3.2 Boot state machine** (p.256-256) `id:31a9d43f4525`
      - **Figure 16. Bootloader state machine in Secure access mode** (p.257-257) `id:8651cbba2fe0`
    - **5.3.3 Secure access mode configuration** (p.257-257) `id:72f89f8ec7b6`
  - **5.4 Root secure services (RSS)** (p.258-258) `id:2d39e6d87be7`
    - **Table 29. RSS API addresses** (p.258-258) `id:8e8b29cd1b92`
    - **5.4.1 Secure area setting service** (p.258-258) `id:5a61ea4042cf`
    - **5.4.2 Secure area exiting service** (p.258-258) `id:7313ecc2d672`
  - **5.5 Secure user software** (p.259-259) `id:e714f941f8e7`
    - **5.5.1 Access rules** (p.259-259) `id:fbbdfbe4555b`
    - **5.5.2 Setting secure user memory areas** (p.259-259) `id:fc1e845ef52a`
  - **5.6 Summary of flash protection mechanisms** (p.260-261) `id:b4f2652eaabc`
    - **Figure 17. Core access to flash memory areas** (p.260-260) `id:ecfd051aa122`
    - **Table 30. Summary of flash protected areas access rights** (p.261-261) `id:25fb8e06e932`
- **6 ART accelerator** (p.262-267) `id:550dbe5a1dd4`
  - **6.1 Introduction** (p.262-262) `id:9f4b6777d5aa`
  - **6.2 ART accelerator features** (p.262-262) `id:7cdf69168213`
  - **6.3 ART accelerator functional description** (p.263-265) `id:8db05c54ea6a`
    - **6.3.1 Block diagram** (p.263-265) `id:c69e2eb87efa`
      - **Figure 18. ART accelerator - block schematic** (p.263-264) `id:dab03a0ae578`
    - **6.3.2 ART accelerator blocks and operation** (p.263-265) `id:0720122a3757`
      - **Figure 19. Instruction fetch from cache** (p.265-265) `id:fbe13df53284`
  - **6.4 ART accelerator registers** (p.266-267) `id:c97eeefefa94`
    - **6.4.1 ART accelerator - control register (ART_CTR)** (p.266-267) `id:8f13268f648f`
- **7 Power control (PWR)** (p.268-338) `id:8e3434a8b79a`
  - **7.1 Introduction** (p.268-268) `id:17f599135a7e`
  - **7.2 PWR main features** (p.268-268) `id:7bf5201a0574`
  - **7.3 PWR block diagram** (p.269-271) `id:b435010d599d`
    - **Figure 20. Power control block diagram** (p.269-269) `id:e4d4c91bde97`
    - **7.3.1 PWR pins and internal signals** (p.270-271) `id:27e1e8fc2488`
      - **Table 31. PWR input/output signals connected to package pins or balls** (p.270-270) `id:b6605e901ce9`
      - **Table 32. PWR internal input/output signals** (p.271-271) `id:1b8ee1738343`
  - **7.4 Power supplies** (p.272-285) `id:004fa544dad6`
    - **Figure 21. Power supply overview** (p.273-273) `id:54e328e2112b`
    - **Figure 22. System supply configurations** (p.274-274) `id:6bebc4335efe`
    - **Table 33. Supply configuration control** (p.275-275) `id:1443c3b912c6`
    - **7.4.1 System supply startup** (p.276-279) `id:183956a19d04`
      - **Figure 23. Device startup with VCORE supplied from voltage regulator** (p.277-277) `id:3d7f7d358738`
      - **Figure 24. Device startup with VCORE supplied directly from SMPS step-down converter** (p.278-278) `id:644f37f564d0`
      - **Figure 25. Device startup with VCORE supplied in Bypass mode from external regulator** (p.279-279) `id:b10953accb4a`
    - **7.4.2 Core domain** (p.280-281) `id:c0fa507ebf0b`
    - **7.4.3 PWR external supply** (p.282-283) `id:b38eda95f919`
    - **7.4.4 Backup domain** (p.282-283) `id:13533c389116`
      - **Figure 26. Backup domain** (p.284-284) `id:61b2c62cd6ad`
    - **7.4.5 VBAT battery charging** (p.284-284) `id:f92abf2dcaa0`
    - **7.4.6 Analog supply** (p.284-284) `id:b26fc0e33e09`
    - **7.4.7 USB regulator** (p.285-285) `id:f5dbd7bcefc2`
      - **Figure 27. USB supply configurations** (p.285-285) `id:85969a9cdac6`
    - **7.4.8 DSI regulator** (p.285-285) `id:709f61154ecc`
      - **Figure 28. DSI supply configuration** (p.286-286) `id:340f37ee89bd`
  - **7.5 Power supply supervision** (p.286-292) `id:20b97689831f`
    - **7.5.1 Power-on reset (POR)/power-down reset (PDR)** (p.287-287) `id:c101e4f1e5ed`
      - **Figure 29. Power-on reset/power-down reset waveform** (p.287-287) `id:4f16a7139d95`
    - **7.5.2 Brownout reset (BOR)** (p.287-287) `id:16bd03582046`
      - **Figure 30. BOR thresholds** (p.288-288) `id:8842788f21fd`
    - **7.5.3 Programmable voltage detector (PVD)** (p.288-289) `id:6e826e8c3211`
      - **Figure 31. PVD thresholds** (p.289-289) `id:decb3858b9d4`
    - **7.5.4 Analog voltage detector (AVD)** (p.290-290) `id:bfe4ce05db72`
      - **Figure 32. AVD thresholds** (p.290-290) `id:cbddf8405b84`
    - **7.5.5 Battery voltage thresholds** (p.291-291) `id:ee5e7c9501ec`
      - **Figure 33. VBAT thresholds** (p.291-291) `id:18b86ab3d6f7`
    - **7.5.6 Temperature thresholds** (p.292-292) `id:3ab014a4da3a`
      - **Figure 34. Temperature thresholds** (p.292-292) `id:0814d0159cd6`
    - **7.5.7 VCORE maximum voltage level detector** (p.292-292) `id:12051770e83a`
      - **Figure 35. VCORE overvoltage protection** (p.293-293) `id:55a4d702b590`
  - **7.6 Power management** (p.293-309) `id:41de24984f8c`
    - **7.6.1 Operating modes** (p.294-296) `id:f9220e30a2b6`
      - **Table 34. Low-power mode summary** (p.296-296) `id:19a4dad136b3`
    - **7.6.2 Voltage scaling** (p.297-298) `id:eac6a204020f`
      - **Figure 36. Switching VCORE from VOS1 to VOS0** (p.298-298) `id:e8f8d8e9c83b`
      - **Figure 37. VCORE voltage scaling versus system power modes** (p.299-299) `id:7b9671e44381`
    - **7.6.3 Power control modes** (p.299-302) `id:92af4b4cf1e3`
      - **Table 35. PDDS_Dn low-power mode control** (p.300-300) `id:48002fde9a79`
      - **Figure 38. Power control modes detailed state diagram** (p.301-301) `id:49218df8b5e8`
      - **Table 36. Low-power exit mode flags** (p.302-302) `id:3906dbf2b789`
    - **7.6.4 Power management examples** (p.303-309) `id:6a4b5fd7d676`
      - **Figure 39. Dynamic voltage scaling in Run mode** (p.304-304) `id:52f9572966e0`
      - **Figure 40. Dynamic voltage scaling behavior with D1, D2 and system in Stop mode** (p.305-306) `id:6f57bd2a2841`
      - **Figure 41. Dynamic Voltage Scaling D1, D2, system Standby mode** (p.307-308) `id:2b31f8b522ca`
      - **Figure 42. Dynamic voltage scaling behavior with D1 and D2 in DStandby mode and D3 in autonomous mode** (p.309-309) `id:db68a743f853`
  - **7.7 Low-power modes** (p.310-324) `id:44c9f511e61a`
    - **7.7.1 Slowing down system clocks** (p.310-310) `id:0a4e92c687cc`
    - **7.7.2 Controlling peripheral clocks** (p.310-310) `id:189b1526686c`
    - **7.7.3 Entering low-power modes** (p.310-310) `id:2a450f22d240`
    - **7.7.4 Exiting from low-power modes** (p.311-311) `id:3576528cfd2a`
    - **7.7.5 CSleep mode** (p.312-312) `id:3b1b3b4c46e3`
      - **Table 37. CSleep mode** (p.312-312) `id:8daa651a8934`
    - **7.7.6 CStop mode** (p.312-312) `id:e737be961c04`
      - **Table 38. CStop mode** (p.313-313) `id:57187cffd3ba`
    - **7.7.7 DStop mode** (p.313-314) `id:961a6039416f`
      - **Table 39. DStop mode overview** (p.314-314) `id:139c2a1dc4a5`
      - **Table 40. DStop mode** (p.315-315) `id:349d47961ad3`
    - **7.7.8 Stop mode** (p.315-319) `id:b84a6a8b33b1`
      - **Table 41. Stop mode operation** (p.316-316) `id:46950e858974`
      - **Table 42. Stop mode hold control** (p.317-317) `id:f97ffa1f877b`
      - **Figure 43. Stop mode hold mechanism state diagram** (p.318-318) `id:e2eb5170cd2b`
      - **Table 43. Wakeup hold behavior and associated flags** (p.319-319) `id:4e40e91764c2`
      - **Table 44. Stop mode** (p.319-319) `id:669cc1d1be63`
    - **7.7.9 DStandby mode** (p.320-321) `id:87d8d039282f`
      - **Table 45. DStandby mode** (p.321-321) `id:4d97e6c0476e`
    - **7.7.10 Standby mode** (p.322-323) `id:ea25e2b5bb51`
      - **Table 46. Standby and Stop flags** (p.323-323) `id:f8d623e3bc59`
      - **Table 47. Standby mode** (p.323-323) `id:a8f18ff7d12a`
    - **7.7.11 Monitoring low-power modes** (p.324-324) `id:23eeaf89cbb3`
      - **Table 48. Low-power modes monitoring pin overview** (p.324-324) `id:f8be95593ef4`
      - **Table 49. GPIO state according to CPU and domain state** (p.324-324) `id:e192bea206e0`
  - **7.8 PWR registers** (p.325-338) `id:5c2197cc9dc2`
    - **7.8.1 PWR control register 1 (PWR_CR1)** (p.325-326) `id:81063ac9c04c`
    - **7.8.2 PWR control status register 1 (PWR_CSR1)** (p.327-327) `id:d29440a47f4c`
    - **7.8.3 PWR control register 2 (PWR_CR2)** (p.328-328) `id:388adb87e913`
    - **7.8.4 PWR control register 3 (PWR_CR3)** (p.329-330) `id:3016574ca4f9`
    - **7.8.5 PWR CPU1 control register (PWR_CPU1CR)** (p.331-332) `id:9dc512feebf2`
    - **7.8.6 PWR CPU2 control register (PWR_CPU2CR)** (p.333-334) `id:a7bd40614fca`
    - **7.8.7 PWR D3 domain control register (PWR_D3CR)** (p.335-335) `id:e95a872fed43`
    - **7.8.8 PWR wakeup clear register (PWR_WKUPCR)** (p.336-336) `id:10a45bf6e109`
    - **7.8.9 PWR wakeup flag register (PWR_WKUPFR)** (p.336-336) `id:fb853f0df69c`
    - **7.8.10 PWR wakeup enable and polarity register (PWR_WKUPEPR)** (p.337-337) `id:ffd766f25dff`
    - **7.8.11 PWR register map** (p.338-338) `id:c13936f9c54d`
      - **Table 50. Power control register map and reset values** (p.338-338) `id:e8b28d935a25`
- **8 Low-power D3 domain application example** (p.339-350) `id:b5f872e0d267`
  - **8.1 Introduction** (p.339-342) `id:491edaf09d4f`
  - **8.2 EXTI, RCC and PWR interconnections** (p.339-342) `id:93e099436079`
    - **Figure 44. EXTI, RCC and PWR interconnections** (p.340-340) `id:c993aaf5db14`
    - **8.2.1 Interrupts and wakeup** (p.341-341) `id:78276b0ed020`
    - **8.2.2 Block interactions** (p.341-341) `id:51606ff6041f`
    - **8.2.3 Role of DMAMUX2 in D3 domain** (p.342-342) `id:4d14a1d1af0b`
  - **8.3 Low-power application example based on LPUART1 transmission** (p.343-349) `id:21e94c64c2fc`
    - **8.3.1 Memory retention** (p.343-347) `id:b5101a44bc57`
    - **8.3.2 Memory-to-peripheral transfer using LPUART1 interface** (p.343-347) `id:5025aadd6cc8`
      - **Figure 45. Timing diagram of SRAM4-to-LPUART1 transfer with BDMA and D3 domain in Autonomous mode** (p.344-345) `id:153874d472fa`
      - **Figure 46. BDMA and DMAMUX2 interconnection** (p.346-347) `id:23e48fe53a03`
      - **Table 51. BDMA and DMAMUX2 initialization sequence (DMAMUX2_INIT)** (p.346-347) `id:0bd7065ee9a1`
      - **Table 52. LPUART1 Initial programming (LPUART1_INIT)** (p.348-348) `id:0ce84ab49e09`
      - **Table 53. LPUART1 start programming (LPUART1_Start)** (p.348-348) `id:beed933b7e49`
    - **8.3.3 Overall description of the low-power application example based on LPUART1 transmission** (p.348-348) `id:76f2d2094430`
      - **Figure 47. Timing diagram of LPUART1 transmission with D3 domain in Autonomous mode** (p.349-349) `id:cb9fd8424199`
    - **8.3.4 Alternate implementations** (p.349-349) `id:6eba82ecf2aa`
  - **8.4 Other low-power applications** (p.350-350) `id:536ee4d714d5`
- **9 Reset and Clock Control (RCC)** (p.351-541) `id:01a4f8ae7f42`
  - **9.1 RCC main features** (p.351-351) `id:ff1678eb96d9`
  - **9.2 RCC block diagram** (p.352-353) `id:feeb782b4493`
    - **Figure 48. RCC Block diagram** (p.352-352) `id:08e6682eb5f0`
  - **9.3 RCC pins and internal signals** (p.352-353) `id:3dce36e84c07`
    - **Table 54. RCC input/output signals connected to package pins or balls (continued)** (p.352-352) `id:d147664245e6`
    - **Table 55. RCC iInternal input/output signals (continued) (continued)** (p.353-353) `id:21d44c68e5a4`
  - **9.4 RCC reset block functional description** (p.354-363) `id:d86b9061fa61`
    - **9.4.1 Power-on/off reset** (p.354-354) `id:686ae51d8497`
    - **9.4.2 System reset** (p.355-355) `id:08a98def6b0c`
      - **Figure 49. System reset circuit** (p.356-357) `id:627b14f6bec7`
    - **9.4.3 Local resets** (p.356-357) `id:46bff59be062`
      - **Table 56. Reset distribution summary (continued)** (p.356-357) `id:5e3016c544b7`
    - **9.4.4 Reset source identification** (p.358-358) `id:2179fb561be9`
      - **Table 57. Reset source identification (RCC_RSR)** (p.359-359) `id:b250036d05ec`
    - **9.4.5 Low-power mode security reset (lpwr[2:1]_rst)** (p.359-359) `id:33b156690488`
    - **9.4.6 Backup domain reset** (p.360-363) `id:89275b5d5465`
    - **9.4.7 Power-on and wakeup sequences** (p.360-363) `id:54d480e5fa46`
      - **Figure 50. Boot sequences versus system states** (p.362-362) `id:e5488642869a`
      - **Table 58. Boot enable Function** (p.363-363) `id:0d23f52bb3b6`
  - **9.5 RCC clock block functional description** (p.364-412) `id:44ae72635a90`
    - **Figure 51. Top-level clock tree** (p.365-365) `id:0ac29cd736db`
    - **9.5.1 Clock naming convention** (p.366-370) `id:1505f18588a4`
    - **9.5.2 Oscillators description** (p.366-370) `id:5502b72cff27`
      - **Figure 52. HSE/LSE clock source** (p.366-370) `id:0083bc0bc03b`
    - **9.5.3 Clock Security System (CSS)** (p.371-371) `id:ee59b99a5556`
    - **9.5.4 Clock output generation (MCO1/MCO2)** (p.372-376) `id:e3a77ec7db4c`
    - **9.5.5 PLL description** (p.372-376) `id:19e5a3608114`
      - **Figure 53. PLL block diagram** (p.373-375) `id:75543088831b`
      - **Figure 54. PLLs Initialization Flowchart** (p.376-376) `id:14b100426e11`
    - **9.5.6 System clock (sys_ck)** (p.377-378) `id:51b2fd6460fb`
      - **Figure 55. Core and bus clock generation** (p.378-378) `id:6b2814157a8e`
      - **Table 59. Ratio between clock timer and pclk** (p.379-379) `id:627c8123782d`
    - **9.5.7 Handling clock generators in Stop and Standby mode** (p.379-380) `id:fd6265cd75b5`
      - **Table 60. STOPWUCK and STOPKERWUCK description** (p.380-380) `id:ac6f83003f1c`
      - **Table 61. HSIKERON and CSIKERON behavior** (p.380-380) `id:50a0d5ed2f60`
    - **9.5.8 Kernel clock selection** (p.381-394) `id:de3b39836ca9`
      - **Table 62. Kernel clock distribution overview (continued)** (p.382-384) `id:704f5052ddcd`
      - **Figure 56. Kernel clock distribution for SAIs and DFSDM1** (p.385-385) `id:c83c71432313`
      - **Figure 57. Kernel clock distribution for SPIs and SPI/I2S** (p.386-386) `id:8105c62e8e2e`
      - **Figure 58. Kernel clock distribution for I2Cs** (p.387-387) `id:95272806e4cd`
      - **Figure 59. Kernel clock distribution for UARTs, USARTs and LPUART1** (p.387-387) `id:4e0b78bcfcfa`
      - **Figure 60. Kernel clock distribution for DSI and LTDC** (p.388-388) `id:0301b7f52214`
      - **Figure 61. Kernel clock distribution for SDMMC, QUADSPI and FMC** (p.388-388) `id:3a3d6bdffa4c`
      - **Figure 62. Kernel clock distribution For USB (2)** (p.389-389) `id:d0c2dc83bb58`
      - **Figure 63. Kernel clock distribution for Ethernet** (p.390-390) `id:2b56bb01bc6f`
      - **Figure 64. Kernel clock distribution For ADCs, SWPMI, RNG and FDCAN (2)** (p.391-391) `id:c8b395cb4c21`
      - **Figure 65. Kernel clock distribution for LPTIMs and HDMI-CEC (2)** (p.392-394) `id:0fec0a5ec2b9`
    - **9.5.9 General clock concept overview** (p.395-399) `id:4a43e4376aa0`
      - **Figure 66. Peripheral allocation example** (p.396-398) `id:8ff24aad140a`
      - **Table 63. System states overview** (p.399-399) `id:b6f3b28785fd`
    - **9.5.10 Peripheral allocation** (p.400-402) `id:c0fa92137fc4`
      - **Figure 67. Kernel Clock switching** (p.401-402) `id:d8781fd5172a`
    - **9.5.11 Peripheral clock gating control** (p.403-408) `id:bf7946994460`
      - **Figure 68. Peripheral kernel clock enable logic details** (p.404-404) `id:0fdd550760e5`
      - **Table 64. Peripheral clock enabling for D1 and D2 peripherals** (p.405-405) `id:cf6635c598d1`
      - **Table 65. Peripheral clock enabling for D3 peripherals** (p.406-408) `id:2359b2b872e2`
    - **9.5.12 CPU and bus matrix clock gating control** (p.409-412) `id:09101abdbac8`
      - **Table 66. Domain bus clock enabling for D1 peripherals** (p.409-409) `id:e31b63d16aa3`
      - **Table 67. Domain bus clock enabling for D3 peripherals** (p.410-410) `id:c40cde237321`
      - **Figure 69. Bus clock enable logic** (p.411-412) `id:89448df54720`
  - **9.6 RCC Interrupts** (p.413-413) `id:fcf82015ac35`
    - **Table 68. Interrupt sources and control** (p.413-413) `id:87bbd4f72e78`
  - **9.7 RCC registers** (p.414-529) `id:78aba92d55d8`
    - **9.7.1 Register mapping overview** (p.414-414) `id:db845e9e65d0`
      - **Figure 70. RCC mapping overview** (p.414-414) `id:e2c02b1623e5`
    - **9.7.2 RCC source control register (RCC_CR)** (p.415-418) `id:da81a20912f6`
    - **9.7.3 RCC HSI configuration register (RCC_HSICFGR)** (p.419-419) `id:eecc363b6718`
    - **9.7.4 RCC clock recovery RC register (RCC_CRRCR)** (p.420-420) `id:3fbafbf12e2b`
    - **9.7.5 RCC CSI configuration register (RCC_CSICFGR)** (p.421-421) `id:e01097765729`
    - **9.7.6 RCC clock configuration register (RCC_CFGR)** (p.422-424) `id:1bba51e5fddc`
    - **9.7.7 RCC domain 1 clock configuration register (RCC_D1CFGR)** (p.425-426) `id:265f0babf0a7`
    - **9.7.8 RCC domain 2 clock configuration register (RCC_D2CFGR)** (p.427-427) `id:11b531844a67`
    - **9.7.9 RCC domain 3 clock configuration register (RCC_D3CFGR)** (p.428-428) `id:c3fe34c3ab8d`
    - **9.7.10 RCC PLLs clock source selection register (RCC_PLLCKSELR)** (p.429-430) `id:bb0a4bde4789`
    - **9.7.11 RCC PLL configuration register (RCC_PLLCFGR)** (p.431-433) `id:d1d61c42e803`
    - **9.7.12 RCC PLL1 dividers configuration register (RCC_PLL1DIVR)** (p.434-435) `id:087c7ba2f6c0`
    - **9.7.13 RCC PLL1 fractional divider register (RCC_PLL1FRACR)** (p.436-436) `id:bdbf0c2c6dac`
    - **9.7.14 RCC PLL2 dividers configuration register (RCC_PLL2DIVR)** (p.437-438) `id:39d3d715f345`
    - **9.7.15 RCC PLL2 fractional divider register (RCC_PLL2FRACR)** (p.439-439) `id:79d960a75f09`
    - **9.7.16 RCC PLL3 dividers configuration register (RCC_PLL3DIVR)** (p.440-441) `id:88a7ce125c26`
    - **9.7.17 RCC PLL3 fractional divider register (RCC_PLL3FRACR)** (p.442-442) `id:b8ae6aaee5ac`
    - **9.7.18 RCC domain 1 kernel clock configuration register (RCC_D1CCIPR)** (p.443-443) `id:4d333ea29c3b`
    - **9.7.19 RCC domain 2 kernel clock configuration register (RCC_D2CCIP1R)** (p.444-446) `id:487ec8c865d0`
    - **9.7.20 RCC domain 2 kernel clock configuration register (RCC_D2CCIP2R)** (p.447-448) `id:94a2854cff9f`
    - **9.7.21 RCC domain 3 kernel clock configuration register (RCC_D3CCIPR)** (p.449-451) `id:0bc50b1f6657`
    - **9.7.22 RCC clock source interrupt enable register (RCC_CIER)** (p.452-453) `id:a27075614a93`
    - **9.7.23 RCC clock source interrupt flag register (RCC_CIFR)** (p.454-455) `id:3c0210038e80`
    - **9.7.24 RCC clock source interrupt clear register (RCC_CICR)** (p.456-457) `id:c305d302cf77`
    - **9.7.25 RCC Backup domain control register (RCC_BDCR)** (p.458-459) `id:5fbdf0adec6c`
    - **9.7.26 RCC clock control and status register (RCC_CSR)** (p.460-460) `id:64099d0e2cbf`
    - **9.7.27 RCC AHB3 reset register (RCC_AHB3RSTR)** (p.461-462) `id:08e9224f5b61`
    - **9.7.28 RCC AHB1 peripheral reset register(RCC_AHB1RSTR)** (p.463-464) `id:a6d0e2229409`
    - **9.7.29 RCC AHB2 peripheral reset register (RCC_AHB2RSTR)** (p.465-465) `id:a8e03d3c88cd`
    - **9.7.30 RCC AHB4 peripheral reset register (RCC_AHB4RSTR)** (p.466-467) `id:5b9d920fcd43`
    - **9.7.31 RCC APB3 peripheral reset register (RCC_APB3RSTR)** (p.468-468) `id:720e524513b5`
    - **9.7.32 RCC APB1 peripheral reset register (RCC_APB1LRSTR)** (p.469-471) `id:cc5e0b607baf`
    - **9.7.33 RCC APB1 peripheral reset register (RCC_APB1HRSTR)** (p.472-472) `id:b7dc301a1ac2`
    - **9.7.34 RCC APB2 peripheral reset register (RCC_APB2RSTR)** (p.473-474) `id:28e64118fd7a`
    - **9.7.35 RCC APB4 peripheral reset register (RCC_APB4RSTR)** (p.475-476) `id:702b8e4e3889`
    - **9.7.36 RCC global control register (RCC_GCR)** (p.477-477) `id:39361851fe58`
    - **9.7.37 RCC D3 Autonomous mode register (RCC_D3AMR)** (p.478-480) `id:6f0f7bc159e2`
    - **9.7.38 RCC reset status register (RCC_RSR)** (p.481-483) `id:3e83239b9675`
      - **Table 69. RCC_RSR address offset and reset value** (p.481-483) `id:01fec593ec89`
    - **9.7.39 RCC AHB3 clock register (RCC_AHB3ENR)** (p.484-486) `id:2feb06e906a4`
      - **Table 70. RCC_AHB3ENR address offset and reset value** (p.484-486) `id:ef5f80e231a1`
    - **9.7.40 RCC AHB1 clock register (RCC_AHB1ENR)** (p.487-488) `id:fb04848f3582`
      - **Table 71. RCC_AHB1ENR address offset and reset value** (p.487-488) `id:eaf133678f87`
    - **9.7.41 RCC AHB2 clock register (RCC_AHB2ENR)** (p.489-491) `id:1be488d76570`
      - **Table 72. RCC_AHB2ENR address offset and reset value** (p.489-491) `id:2433647ed69f`
    - **9.7.42 RCC AHB4 clock register (RCC_AHB4ENR)** (p.492-494) `id:c5c32dafa428`
      - **Table 73. RCC_AHB4ENR address offset and reset value** (p.492-494) `id:7606299f350b`
    - **9.7.43 RCC APB3 clock register (RCC_APB3ENR)** (p.495-495) `id:42abc6103986`
      - **Table 74. RCC_APB3ENR address offset and reset value** (p.495-495) `id:2ef6bc4fe467`
    - **9.7.44 RCC APB1 clock register (RCC_APB1LENR)** (p.496-499) `id:6dfd07c9beeb`
      - **Table 75. RCC_APB1ENR address offset and reset value** (p.496-499) `id:c2d33be9e1e5`
    - **9.7.45 RCC APB1 clock register (RCC_APB1HENR)** (p.500-501) `id:10045c8b5959`
      - **Table 76. RCC_APB1ENR address offset and reset value** (p.500-501) `id:15a34c9cfa4c`
    - **9.7.46 RCC APB2 clock register (RCC_APB2ENR)** (p.502-504) `id:6348c769a4cc`
      - **Table 77. RCC_APB2ENR address offset and reset value** (p.502-504) `id:6a6218e290b8`
    - **9.7.47 RCC APB4 clock register (RCC_APB4ENR)** (p.505-507) `id:8731a719dff4`
      - **Table 78. RCC_APB4ENR address offset and reset value** (p.505-507) `id:aa9cb5d1231d`
    - **9.7.48 RCC AHB3 Sleep clock register (RCC_AHB3LPENR)** (p.508-509) `id:0e309b735ecd`
      - **Table 79. RCC_AHB3LPENR address offset and reset value** (p.508-509) `id:5980437d1522`
    - **9.7.49 RCC AHB1 Sleep clock register (RCC_AHB1LPENR)** (p.510-511) `id:d04659df3303`
      - **Table 80. RCC_AHB1LPENR address offset and reset value** (p.510-511) `id:2975c68fac34`
    - **9.7.50 RCC AHB2 Sleep clock register (RCC_AHB2LPENR)** (p.512-513) `id:1106fd7582c6`
      - **Table 81. RCC_AHB2LPENR address offset and reset value** (p.512-513) `id:934eb29cf6ee`
    - **9.7.51 RCC AHB4 Sleep clock register (RCC_AHB4LPENR)** (p.514-516) `id:e64a57c1fa4a`
      - **Table 82. RCC_AHB4LPENR address offset and reset value** (p.514-516) `id:c4bafcdeff17`
    - **9.7.52 RCC APB3 Sleep clock register (RCC_APB3LPENR)** (p.517-517) `id:f24260953232`
      - **Table 83. RCC_APB3LPENR address offset and reset value** (p.517-517) `id:c580f53ccdf5`
    - **9.7.53 RCC APB1 Low Sleep clock register (RCC_APB1LLPENR)** (p.518-521) `id:21aa81096b4c`
      - **Table 84. RCC_APB1LLPENR address offset and reset value** (p.518-521) `id:e35d7bc8a8aa`
    - **9.7.54 RCC APB1 High Sleep clock register (RCC_APB1HLPENR)** (p.522-523) `id:c6130ae6eca1`
      - **Table 85. RCC_APB1HLPENR address offset and reset value** (p.522-523) `id:738b574f5e77`
    - **9.7.55 RCC APB2 Sleep clock register (RCC_APB2LPENR)** (p.524-526) `id:7e27bd119f3e`
      - **Table 86. RCC_APB2LPENR address offset and reset value** (p.524-526) `id:8799fc321258`
    - **9.7.56 RCC APB4 Sleep clock register (RCC_APB4LPENR)** (p.527-529) `id:67537be4b9f8`
      - **Table 87. RCC_APB4LPENR address offset and reset value** (p.527-529) `id:927843fb08be`
  - **9.8 RCC register map** (p.530-541) `id:35adefe22c25`
    - **Table 88. RCC register map and reset values** (p.530-541) `id:f5c604a56a46`
- **10 Clock recovery system (CRS)** (p.542-553) `id:df7d5ff11c57`
  - **10.1 Introduction** (p.542-542) `id:b46848fc4782`
  - **10.2 CRS main features** (p.542-542) `id:072c2385c573`
  - **10.3 CRS implementation** (p.542-542) `id:23d48bd076e3`
    - **Table 89. CRS features** (p.542-542) `id:45768be8e47c`
  - **10.4 CRS functional description** (p.543-546) `id:0be169e5d83b`
    - **10.4.1 CRS block diagram** (p.543-543) `id:d143aa435df7`
      - **Figure 71. CRS block diagram** (p.543-543) `id:0af25e857f16`
  - **10.5 CRS internal signals** (p.543-546) `id:7190e9182930`
    - **Table 90. CRS internal input/output signals** (p.543-543) `id:e7c3c915ae7a`
    - **10.5.1 Synchronization input** (p.544-544) `id:c98f89255484`
    - **10.5.2 Frequency error measurement** (p.544-544) `id:6480d91b10ee`
      - **Figure 72. CRS counter behavior** (p.545-545) `id:2e3906f6be0d`
    - **10.5.3 Frequency error evaluation and automatic trimming** (p.545-545) `id:90ca648d6962`
    - **10.5.4 CRS initialization and configuration** (p.546-546) `id:5edb1a04b40c`
  - **10.6 CRS low-power modes** (p.547-547) `id:f7a4ae251f2f`
    - **Table 91. Effect of low-power modes on CRS** (p.547-547) `id:eff7aa3deddd`
  - **10.7 CRS interrupts** (p.547-547) `id:3cc7f67ba83d`
    - **Table 92. Interrupt control bits** (p.547-547) `id:ecc7909cca29`
  - **10.8 CRS registers** (p.548-553) `id:7dd9f0259244`
    - **10.8.1 CRS control register (CRS_CR)** (p.548-548) `id:28e05815e1e8`
    - **10.8.2 CRS configuration register (CRS_CFGR)** (p.549-549) `id:2bd68e6fa6bb`
    - **10.8.3 CRS interrupt and status register (CRS_ISR)** (p.550-550) `id:43aa1d9a623d`
    - **10.8.4 CRS interrupt flag clear register (CRS_ICR)** (p.551-551) `id:370a44bb6a3e`
    - **10.8.5 CRS register map** (p.552-553) `id:c80080d4b2d0`
      - **Table 93. CRS register map and reset values** (p.552-553) `id:03e040316ce7`
- **11 Hardware semaphore (HSEM)** (p.554-567) `id:6e18a9099793`
  - **11.1 Introduction** (p.554-554) `id:7e4e842be2cd`
  - **11.2 Main features** (p.554-554) `id:6ea3cd012898`
  - **11.3 Functional description** (p.555-560) `id:309945e3e0d4`
    - **11.3.1 HSEM block diagram** (p.555-556) `id:a5e99050838d`
      - **Figure 73. HSEM block diagram** (p.555-555) `id:69f81c04d6bd`
    - **11.3.2 HSEM internal signals** (p.555-556) `id:577386dca8af`
      - **Table 94. HSEM internal input/output signals** (p.555-555) `id:ef0214e18bbe`
    - **11.3.3 HSEM lock procedures** (p.555-556) `id:daf7220ef0b8`
      - **Figure 74. Procedure state diagram** (p.556-556) `id:07826ecfac58`
    - **11.3.4 HSEM write/read/read lock register address** (p.557-557) `id:0b3254d57445`
    - **11.3.5 HSEM unlock procedures** (p.557-557) `id:0cd0acfc1937`
    - **11.3.6 HSEM COREID semaphore clear** (p.558-559) `id:3c02f8f5b0d1`
    - **11.3.7 HSEM interrupts** (p.558-559) `id:748f56d169e8`
      - **Figure 75. Interrupt state diagram** (p.559-559) `id:09b6d96470b9`
    - **11.3.8 AHB bus master ID verification** (p.560-560) `id:be2ccf9a4979`
      - **Table 95. Authorized AHB bus master IDs** (p.560-560) `id:ca9b2c57a6c8`
  - **11.4 HSEM registers** (p.561-567) `id:98147b9e1314`
    - **11.4.1 HSEM register semaphore x (HSEM_Rx)** (p.561-561) `id:f21225735a52`
    - **11.4.2 HSEM read lock register semaphore x (HSEM_RLRx)** (p.562-562) `id:aea3254b30f0`
    - **11.4.3 HSEM interrupt enable register (HSEM_CnIER)** (p.563-563) `id:5ce6c610f9eb`
    - **11.4.4 HSEM interrupt clear register (HSEM_CnICR)** (p.563-563) `id:5efa3e093257`
    - **11.4.5 HSEM interrupt status register (HSEM_CnISR)** (p.563-563) `id:a79fec67ac08`
    - **11.4.6 HSEM interrupt status register (HSEM_CnMISR)** (p.564-564) `id:3cab213db557`
    - **11.4.7 HSEM clear register (HSEM_CR)** (p.564-564) `id:7a16449a0ea7`
    - **11.4.8 HSEM clear semaphore key register (HSEM_KEYR)** (p.565-565) `id:6ebc8cc29c5c`
    - **11.4.9 HSEM register map** (p.566-567) `id:0995b465f54e`
      - **Table 96. HSEM register map and reset values** (p.566-567) `id:645ecfec17dc`
- **12 General-purpose I/Os (GPIO)** (p.568-585) `id:ff9f715df417`
  - **12.1 Introduction** (p.568-577) `id:e27018060057`
  - **12.2 GPIO main features** (p.568-577) `id:f9f2b6255106`
  - **12.3 GPIO functional description** (p.568-577) `id:e340680672da`
    - **Figure 76. Basic structure of an I/O port bit** (p.569-569) `id:edf27cf249c5`
    - **Figure 77. Basic structure of a 5-Volt tolerant I/O port bit** (p.569-569) `id:4b75296c00dc`
    - **Table 97. Port bit configuration table** (p.570-570) `id:ea10636b69fd`
    - **12.3.1 General-purpose I/O (GPIO)** (p.571-571) `id:7ed5e9226b42`
    - **12.3.2 I/O pin alternate function multiplexer and mapping** (p.571-571) `id:23d1421ace2b`
    - **12.3.3 I/O port control registers** (p.572-572) `id:291932ec57d8`
    - **12.3.4 I/O port data registers** (p.572-572) `id:3f16613b1402`
    - **12.3.5 I/O data bitwise handling** (p.572-572) `id:01e097cb73c2`
    - **12.3.6 GPIO locking mechanism** (p.573-573) `id:7ac00952232b`
    - **12.3.7 I/O alternate function input/output** (p.573-573) `id:8fdc5fa407a8`
    - **12.3.8 External interrupt/wake-up lines** (p.573-573) `id:c9efdad77a72`
    - **12.3.9 Input configuration** (p.574-574) `id:c1c8b2163aea`
      - **Figure 78. Input floating / pull up / pull down configurations** (p.574-574) `id:ca7c67d30dd9`
    - **12.3.10 Output configuration** (p.574-574) `id:cb40bf6fbbdd`
      - **Figure 79. Output configuration** (p.575-575) `id:1b485438ccc2`
    - **12.3.11 I/O compensation cell** (p.575-575) `id:b7be5457b357`
    - **12.3.12 Alternate function configuration** (p.575-575) `id:ee69336cb832`
      - **Figure 80. Alternate function configuration** (p.576-576) `id:b1628c46ba63`
    - **12.3.13 Analog configuration** (p.576-576) `id:4ee45818d741`
      - **Figure 81. High impedance-analog configuration** (p.576-576) `id:92c4788a853a`
      - **Figure 82. Analog inputs connected to ADC inputs** (p.577-577) `id:a76d0906870a`
    - **12.3.14 Using the HSE or LSE oscillator pins as GPIOs** (p.577-577) `id:b9ef17f374ad`
    - **12.3.15 Using the GPIO pins in the backup supply domain** (p.577-577) `id:5f2e1edb5cd6`
  - **12.4 GPIO registers** (p.578-585) `id:9511ce9dfddf`
    - **12.4.1 GPIO port mode register (GPIOx_MODER) (x =A to K)** (p.578-578) `id:fde4d9ed7e23`
    - **12.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to K)** (p.578-578) `id:0d544e0d4381`
    - **12.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to K)** (p.579-579) `id:2180e345236d`
    - **12.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to K)** (p.579-579) `id:e7bdd9d711ed`
    - **12.4.5 GPIO port input data register (GPIOx_IDR) (x = A to K)** (p.580-580) `id:519d32220fee`
    - **12.4.6 GPIO port output data register (GPIOx_ODR) (x = A to K)** (p.580-580) `id:d696b060da6a`
    - **12.4.7 GPIO port bit set/reset register (GPIOx_BSRR) (x = A to K)** (p.581-581) `id:c558aa15593a`
    - **12.4.8 GPIO port configuration lock register (GPIOx_LCKR) (x = A to K)** (p.581-581) `id:27d3537bcdc1`
    - **12.4.9 GPIO alternate function low register (GPIOx_AFRL) (x = A to K)** (p.582-582) `id:13e4faf9dff9`
    - **12.4.10 GPIO alternate function high register (GPIOx_AFRH) (x = A to J)** (p.583-583) `id:67b9b90b46e0`
    - **12.4.11 GPIO register map** (p.584-585) `id:b1f279bf1054`
      - **Table 98. GPIO register map and reset values** (p.584-585) `id:952246d32d29`
- **13 System configuration controller (SYSCFG)** (p.586-613) `id:8643d5c8464d`
  - **13.1 Introduction** (p.586-613) `id:058c38659780`
  - **13.2 SYSCFG main features** (p.586-613) `id:d82e34f87fc9`
  - **13.3 SYSCFG registers** (p.586-613) `id:81416851faa0`
    - **13.3.1 SYSCFG peripheral mode configuration register (SYSCFG_PMCR)** (p.586-588) `id:381707e964f7`
    - **13.3.2 SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)** (p.589-590) `id:e3ffff00d187`
    - **13.3.3 SYSCFG external interrupt configuration register 2 (SYSCFG_EXTICR2)** (p.589-590) `id:8d12209dcc1e`
    - **13.3.4 SYSCFG external interrupt configuration register 3 (SYSCFG_EXTICR3)** (p.591-591) `id:8a04e1d31419`
    - **13.3.5 SYSCFG external interrupt configuration register 4 (SYSCFG_EXTICR4)** (p.592-592) `id:2991ee6ba83d`
    - **13.3.6 SYSCFG configuration register (SYSCFG_CFGR)** (p.593-595) `id:6f239099b8d2`
    - **13.3.7 SYSCFG compensation cell control/status register (SYSCFG_CCCSR)** (p.596-596) `id:48898427f40b`
    - **13.3.8 SYSCFG compensation cell value register (SYSCFG_CCVR)** (p.597-597) `id:f7a80aaaa2be`
    - **13.3.9 SYSCFG compensation cell code register (SYSCFG_CCCR)** (p.597-597) `id:f7c8bf59fc65`
    - **13.3.10 SYSCFG power control register (SYSCFG_PWRCR)** (p.598-598) `id:7112a818823e`
    - **13.3.11 SYSCFG system register (SYSCFG_SR0)** (p.598-598) `id:eae75512abb3`
    - **13.3.12 SYSCFG package register (SYSCFG_PKGR)** (p.599-599) `id:72e7576daef7`
    - **13.3.13 SYSCFG user register 0 (SYSCFG_UR0)** (p.600-600) `id:7bdc1b1d09ca`
    - **13.3.14 SYSCFG user register 1 (SYSCFG_UR1)** (p.601-601) `id:b7d1c2a88552`
    - **13.3.15 SYSCFG user register 2 (SYSCFG_UR2)** (p.601-601) `id:1a20d7cfaf58`
    - **13.3.16 SYSCFG user register 3 (SYSCFG_UR3)** (p.602-602) `id:0d830091933a`
    - **13.3.17 SYSCFG user register 4 (SYSCFG_UR4)** (p.602-602) `id:20cd7303bc76`
    - **13.3.18 SYSCFG user register 5 (SYSCFG_UR5)** (p.603-603) `id:1617c28e6194`
    - **13.3.19 SYSCFG user register 6 (SYSCFG_UR6)** (p.603-603) `id:61209914c668`
    - **13.3.20 SYSCFG user register 7 (SYSCFG_UR7)** (p.604-604) `id:8f7ab7ef8323`
    - **13.3.21 SYSCFG user register 8 (SYSCFG_UR8)** (p.604-604) `id:2975de2a2428`
    - **13.3.22 SYSCFG user register 9 (SYSCFG_UR9)** (p.605-605) `id:03ae65edff48`
    - **13.3.23 SYSCFG user register 10 (SYSCFG_UR10)** (p.605-605) `id:69e3b5edab9c`
    - **13.3.24 SYSCFG user register 11 (SYSCFG_UR11)** (p.606-606) `id:fc548d298c9f`
    - **13.3.25 SYSCFG user register 12 (SYSCFG_UR12)** (p.606-606) `id:965b1d16e4bb`
    - **13.3.26 SYSCFG user register 13 (SYSCFG_UR13)** (p.607-607) `id:69d8fd37f3b4`
    - **13.3.27 SYSCFG user register 14 (SYSCFG_UR14)** (p.608-608) `id:c831090ae7f0`
    - **13.3.28 SYSCFG user register 15 (SYSCFG_UR15)** (p.609-609) `id:4d03d785f68b`
    - **13.3.29 SYSCFG user register 16 (SYSCFG_UR16)** (p.610-610) `id:5b9f9a220680`
    - **13.3.30 SYSCFG user register 17 (SYSCFG_UR17)** (p.610-610) `id:3c61b7ed8b63`
    - **13.3.31 SYSCFG register maps** (p.611-613) `id:489e5b2590ef`
      - **Table 99. SYSCFG register map and reset values** (p.611-613) `id:ba73b12de1a0`
- **14 Block interconnect** (p.614-648) `id:51a4efb5bdce`
  - **14.1 Peripheral interconnect** (p.614-632) `id:cd191559a5dd`
    - **14.1.1 Introduction** (p.614-632) `id:0deb201a3af6`
    - **14.1.2 Connection overview** (p.614-632) `id:f2c24ac55d61`
      - **Table 100. Peripherals interconnect matrix (D2 domain)** (p.615-615) `id:0c0b198f2f63`
      - **Table 101. Peripherals interconnect matrix (D3 domain)** (p.616-616) `id:ca032f6bba0e`
      - **Table 102. Peripherals interconnect matrix details** (p.617-632) `id:9665f874db53`
  - **14.2 Wakeup from low power modes** (p.633-637) `id:7eb87284cf48`
    - **Table 103. EXTI wakeup inputs** (p.634-636) `id:d6ec1c95d450`
    - **Table 104. EXTI pending requests clear inputs** (p.637-637) `id:70ac1cb5b8bc`
  - **14.3 DMA** (p.638-648) `id:b84fe14fdcfc`
    - **14.3.1 MDMA (D1 domain)** (p.639-640) `id:ded845f63bf7`
      - **Table 105. MDMA** (p.639-640) `id:c89357b67e28`
    - **14.3.2 DMAMUX1, DMA1 and DMA2 (D2 domain)** (p.641-645) `id:3dece512ae02`
      - **Table 106. DMAMUX1, DMA1 and DMA2 connections** (p.641-645) `id:275a6bdf4445`
    - **14.3.3 DMAMUX2, BDMA (D3 domain)** (p.646-648) `id:34c057467ad3`
      - **Table 107. DMAMUX2 and BDMA connections** (p.646-648) `id:d46ea56b2724`
- **15 MDMA controller (MDMA)** (p.649-673) `id:77a34c4bd5ae`
  - **15.1 MDMA introduction** (p.649-650) `id:df79555d4b56`
  - **15.2 MDMA main features** (p.649-650) `id:36c8964c2f03`
  - **15.3 MDMA functional description** (p.651-656) `id:9f3e4389b394`
    - **15.3.1 MDMA block diagram** (p.651-652) `id:5ae30158aece`
      - **Figure 83. MDMA block diagram** (p.651-652) `id:6e3d9e81c5c6`
    - **15.3.2 MDMA internal signals** (p.651-652) `id:b1d1dc9c21ce`
      - **Table 108. MDMA internal input/output signals** (p.651-652) `id:b0a9be6a2714`
    - **15.3.3 MDMA overview** (p.651-652) `id:414efa9d292d`
    - **15.3.4 MDMA channel** (p.653-653) `id:62484ef78179`
    - **15.3.5 Source, destination and transfer modes** (p.653-653) `id:27c1208014c6`
    - **15.3.6 Pointer update** (p.653-653) `id:abb0885f1729`
    - **15.3.7 MDMA buffer transfer** (p.654-654) `id:1dce351c2a7b`
    - **15.3.8 Request arbitration** (p.655-655) `id:817c728cd6e2`
    - **15.3.9 FIFO** (p.655-655) `id:959e5c0b265e`
    - **15.3.10 Block transfer** (p.655-655) `id:d4a82fe200a0`
    - **15.3.11 Block repeat mode** (p.656-656) `id:e86c84079d3b`
    - **15.3.12 Linked-list mode** (p.656-656) `id:77d7196ed0a8`
    - **15.3.13 MDMA transfer completion** (p.656-656) `id:4d1e8823f89e`
    - **15.3.14 MDMA transfer suspension** (p.656-656) `id:17e5d81002ad`
    - **15.3.15 Error management** (p.657-657) `id:e54e029b77be`
  - **15.4 MDMA interrupts** (p.657-657) `id:278156908272`
    - **Table 109. MDMA interrupt requests** (p.657-657) `id:ada2b27bfd85`
  - **15.5 MDMA registers** (p.658-673) `id:7b4ee49d6f3c`
    - **15.5.1 MDMA global interrupt status register (MDMA_GISR0)** (p.658-659) `id:c5a450d28ad6`
    - **15.5.2 MDMA channel x interrupt status register (MDMA_CxISR)** (p.658-659) `id:961930f2c479`
    - **15.5.3 MDMA channel x interrupt flag clear register (MDMA_CxIFCR)** (p.660-660) `id:586b9ef76dfb`
    - **15.5.4 MDMA channel x error status register (MDMA_CxESR)** (p.660-660) `id:65cf5638190d`
    - **15.5.5 MDMA channel x control register (MDMA_CxCR)** (p.661-662) `id:514c86bc5d5a`
    - **15.5.6 MDMA channel x transfer configuration register (MDMA_CxTCR)** (p.663-666) `id:f00a61e75064`
    - **15.5.7 MDMA channel x block number of data register (MDMA_CxBNDTR)** (p.667-667) `id:795b3526722c`
    - **15.5.8 MDMA channel x source address register (MDMA_CxSAR)** (p.668-668) `id:42646acbf75d`
    - **15.5.9 MDMA channel x destination address register (MDMA_CxDAR)** (p.669-669) `id:922e00c2d12d`
    - **15.5.10 MDMA channel x block repeat address update register (MDMA_CxBRUR)** (p.669-669) `id:fa0e3a61df97`
    - **15.5.11 MDMA channel x link address register (MDMA_CxLAR)** (p.670-670) `id:a44c38fa2418`
    - **15.5.12 MDMA channel x trigger and bus selection register (MDMA_CxTBR)** (p.671-671) `id:92d559ab8ac1`
    - **15.5.13 MDMA channel x mask address register (MDMA_CxMAR)** (p.672-672) `id:85e14a6610e9`
    - **15.5.14 MDMA channel x mask data register (MDMA_CxMDR)** (p.672-672) `id:4c86e5fa0f5f`
    - **15.5.15 MDMA register map** (p.673-673) `id:dcee4d3a7baa`
      - **Table 110. MDMA register map and reset values** (p.673-673) `id:04791aa1d132`
- **16 Direct memory access controller (DMA)** (p.674-707) `id:8c9e5fe96844`
  - **16.1 DMA introduction** (p.674-675) `id:e8ed25852390`
  - **16.2 DMA main features** (p.674-675) `id:d73c171f9ad7`
  - **16.3 DMA functional description** (p.676-693) `id:9e3eff5b5469`
    - **16.3.1 DMA block diagram** (p.676-676) `id:e8b89814b867`
      - **Figure 84. DMA block diagram** (p.676-676) `id:3b95657f7b20`
    - **16.3.2 DMA internal signals** (p.676-676) `id:0bde7508b835`
      - **Table 111. DMA internal input/output signals** (p.676-676) `id:eb0804ab6086`
    - **16.3.3 DMA overview** (p.676-676) `id:59f80ad1ff42`
    - **16.3.4 DMA transactions** (p.677-677) `id:fe896e1ea725`
    - **16.3.5 DMA request mapping** (p.677-677) `id:5c002401a114`
    - **16.3.6 Arbiter** (p.678-681) `id:801b778d8345`
    - **16.3.7 DMA streams** (p.678-681) `id:0054eb8afe9c`
    - **16.3.8 Source, destination and transfer modes** (p.678-681) `id:eaf253b5e979`
      - **Table 112. Source and destination address** (p.678-679) `id:59cecd8a6d4e`
      - **Figure 85. Peripheral-to-memory mode** (p.680-680) `id:fbddf9e7c244`
      - **Figure 86. Memory-to-peripheral mode** (p.681-681) `id:7626252ec8a5`
      - **Figure 87. Memory-to-memory mode** (p.682-682) `id:4ad80f287dff`
    - **16.3.9 Pointer incrementation** (p.682-682) `id:838f6658ab98`
    - **16.3.10 Circular mode** (p.683-683) `id:c5b322f62bba`
    - **16.3.11 Double-buffer mode** (p.683-683) `id:5877e8791c82`
      - **Table 113. Source and destination address registers in double-buffer mode (DBM = 1)** (p.684-684) `id:d4089be2e8ea`
    - **16.3.12 Programmable data width, packing/unpacking, endianness** (p.684-684) `id:32b4596cf603`
      - **Table 114. Packing/unpacking and endian behavior (bit PINC = MINC = 1)** (p.685-685) `id:6fc906da0d33`
      - **Table 115. Restriction on NDT versus PSIZE and MSIZE** (p.685-685) `id:57bb537c601b`
    - **16.3.13 Single and burst transfers** (p.685-685) `id:7f3ed14f0af6`
    - **16.3.14 FIFO** (p.686-688) `id:bfefe463f881`
      - **Figure 88. FIFO structure** (p.687-687) `id:97664df4539a`
      - **Table 116. FIFO threshold configurations** (p.688-688) `id:2effaaf74676`
    - **16.3.15 DMA transfer completion** (p.689-689) `id:3dba9cd16d4a`
    - **16.3.16 DMA transfer suspension** (p.690-690) `id:31052be177d1`
    - **16.3.17 Flow controller** (p.691-691) `id:4ac354aac969`
    - **16.3.18 Summary of the possible DMA configurations** (p.692-692) `id:579ae5028f00`
      - **Table 117. Possible DMA configurations** (p.692-692) `id:b91271440ed9`
    - **16.3.19 Stream configuration procedure** (p.692-692) `id:c67fbd2e8875`
    - **16.3.20 Error management** (p.693-693) `id:6ab12e92a8cd`
  - **16.4 DMA interrupts** (p.694-694) `id:cd11fdce991e`
    - **Table 118. DMA interrupt requests** (p.694-694) `id:d708cf960897`
  - **16.5 DMA registers** (p.695-707) `id:e5aa18fc77f5`
    - **16.5.1 DMA low interrupt status register (DMA_LISR)** (p.695-695) `id:c187280fc76e`
    - **16.5.2 DMA high interrupt status register (DMA_HISR)** (p.696-696) `id:e7d53a5c6d1d`
    - **16.5.3 DMA low interrupt flag clear register (DMA_LIFCR)** (p.697-697) `id:cce2ccabbb33`
    - **16.5.4 DMA high interrupt flag clear register (DMA_HIFCR)** (p.697-697) `id:8b594b64c282`
    - **16.5.5 DMA stream x configuration register (DMA_SxCR)** (p.698-700) `id:79bdf90c9578`
    - **16.5.6 DMA stream x number of data register (DMA_SxNDTR)** (p.701-701) `id:71a3e07433b5`
    - **16.5.7 DMA stream x peripheral address register (DMA_SxPAR)** (p.701-701) `id:b70f56557c9b`
    - **16.5.8 DMA stream x memory 0 address register (DMA_SxM0AR)** (p.702-702) `id:4f9e290631d2`
    - **16.5.9 DMA stream x memory 1 address register (DMA_SxM1AR)** (p.702-702) `id:2508052c847f`
    - **16.5.10 DMA stream x FIFO control register (DMA_SxFCR)** (p.703-703) `id:b0f74fcca460`
    - **16.5.11 DMA register map** (p.704-707) `id:2c7ebb94145c`
      - **Table 119. DMA register map and reset values** (p.704-707) `id:8ce984e7686e`
- **17 Basic direct memory access controller (BDMA)** (p.708-730) `id:c4ece10fd64b`
  - **17.1 Introduction** (p.708-708) `id:81ebfb0995eb`
  - **17.2 BDMA main features** (p.708-708) `id:248b56ab6cfd`
  - **17.3 BDMA implementation** (p.709-717) `id:23a91edcf1d9`
    - **17.3.1 BDMA** (p.709-709) `id:815306963e46`
      - **Table 120. BDMA implementation** (p.709-709) `id:0e15b11bf3e4`
    - **17.3.2 BDMA request mapping** (p.709-709) `id:8fa4c6830dba`
  - **17.4 BDMA functional description** (p.709-717) `id:e5ea881157c1`
    - **17.4.1 BDMA block diagram** (p.709-709) `id:4e40193c320a`
      - **Figure 89. BDMA block diagram** (p.709-709) `id:e0918a437855`
    - **17.4.2 BDMA pins and internal signals** (p.710-710) `id:3b9cdf3fd135`
      - **Table 121. BDMA internal input/output signals** (p.710-710) `id:9e1df46f79fc`
    - **17.4.3 BDMA transfers** (p.710-710) `id:f46ac2f8b5e1`
    - **17.4.4 BDMA arbitration** (p.711-715) `id:e170c7c8c32f`
    - **17.4.5 BDMA channels** (p.711-715) `id:4d470e4c9cbb`
    - **17.4.6 BDMA data width, alignment and endianness** (p.716-716) `id:40acdc3b4d27`
      - **Table 122. Programmable data width and endian behavior (when PINC = MINC = 1)** (p.716-716) `id:4a769901322f`
    - **17.4.7 BDMA error management** (p.717-717) `id:a71352d0d111`
  - **17.5 BDMA interrupts** (p.718-730) `id:dca2730ad14c`
    - **Table 123. BDMA interrupt requests** (p.718-720) `id:26d8377fbdeb`
  - **17.6 BDMA registers** (p.718-730) `id:4262c7391537`
    - **17.6.1 BDMA interrupt status register (BDMA_ISR)** (p.718-720) `id:604f49e41f40`
    - **17.6.2 BDMA interrupt flag clear register (BDMA_IFCR)** (p.721-721) `id:e9a4228eb893`
    - **17.6.3 BDMA channel x configuration register (BDMA_CCRx)** (p.722-725) `id:e3f1c76ed05c`
    - **17.6.4 BDMA channel x number of data to transfer register (BDMA_CNDTRx)** (p.726-726) `id:0537fa9b5b23`
    - **17.6.5 BDMA channel x peripheral address register (BDMA_CPARx)** (p.726-726) `id:5bcc3b2d45f1`
    - **17.6.6 BDMA channel x memory 0 address register (BDMA_CM0ARx)** (p.727-727) `id:a377cd04d7b2`
    - **17.6.7 BDMA channel x memory 1 address register (BDMA_CM1ARx)** (p.728-730) `id:a7a42038ed42`
    - **17.6.8 BDMA register map** (p.728-730) `id:c27b7b884a47`
      - **Table 124. BDMA register map and reset values** (p.728-730) `id:eab494f3100f`
- **18 DMA request multiplexer (DMAMUX)** (p.731-753) `id:11750767b0fd`
  - **18.1 Introduction** (p.731-731) `id:dc2e330a09d5`
  - **18.2 DMAMUX main features** (p.732-737) `id:329656cd6862`
  - **18.3 DMAMUX implementation** (p.732-737) `id:3726051146d4`
    - **18.3.1 DMAMUX1 and DMAMUX2 instantiation** (p.732-734) `id:6302ab5a67c3`
      - **Table 125. DMAMUX1 and DMAMUX2 instantiation** (p.732-732) `id:79a2b5f4d7a3`
    - **18.3.2 DMAMUX1 mapping** (p.732-734) `id:a315926a6431`
      - **Table 126. DMAMUX1: assignment of multiplexer inputs to resources** (p.733-733) `id:f0edabe3a3cc`
      - **Table 127. DMAMUX1: assignment of multiplexer inputs to resources** (p.734-734) `id:dfe7e988b401`
      - **Table 128. DMAMUX1: assignment of trigger inputs to resources** (p.735-735) `id:e1eb3b8e2f18`
      - **Table 129. DMAMUX1: assignment of synchronization inputs to resources** (p.735-735) `id:3e5900e69423`
    - **18.3.3 DMAMUX2 mapping** (p.735-737) `id:1477d5e972d1`
      - **Table 130. DMAMUX2: assignment of multiplexer inputs to resources** (p.736-736) `id:488f766888ab`
      - **Table 131. DMAMUX2: assignment of trigger inputs to resources** (p.736-736) `id:fcc8c09d0ff0`
      - **Table 132. DMAMUX2: assignment of synchronization inputs to resources** (p.737-737) `id:66f82f60d7ef`
  - **18.4 DMAMUX functional description** (p.738-742) `id:e2754fce2e7c`
    - **18.4.1 DMAMUX block diagram** (p.738-738) `id:5d8ae6c3c93f`
      - **Figure 90. DMAMUX block diagram** (p.738-738) `id:f755eebf7d5e`
    - **18.4.2 DMAMUX signals** (p.739-741) `id:69db71502dad`
      - **Table 133. DMAMUX signals** (p.739-740) `id:77fb2f09848b`
    - **18.4.3 DMAMUX channels** (p.739-741) `id:7f7e77df1197`
    - **18.4.4 DMAMUX request line multiplexer** (p.739-741) `id:4c63dc5cc74c`
      - **Figure 91. Synchronization mode of the DMAMUX request line multiplexer channel** (p.741-741) `id:384fd34a81d5`
      - **Figure 92. Event generation of the DMA request line multiplexer channel** (p.741-741) `id:8b44004d1598`
    - **18.4.5 DMAMUX request generator** (p.742-742) `id:0947c7c926b4`
  - **18.5 DMAMUX interrupts** (p.743-743) `id:09d15ce10cad`
    - **Table 134. DMAMUX interrupts** (p.743-743) `id:00db91e08616`
  - **18.6 DMAMUX registers** (p.744-753) `id:22648a72ec4a`
    - **18.6.1 DMAMUX1 request line multiplexer channel x configuration register (DMAMUX1_CxCR)** (p.744-744) `id:11a79e8456db`
    - **18.6.2 DMAMUX2 request line multiplexer channel x configuration register (DMAMUX2_CxCR)** (p.745-745) `id:b3d4346c5eff`
    - **18.6.3 DMAMUX1 request line multiplexer interrupt channel status register (DMAMUX1_CSR)** (p.746-746) `id:edbae0e0159e`
    - **18.6.4 DMAMUX2 request line multiplexer interrupt channel status register (DMAMUX2_CSR)** (p.746-746) `id:071efa7610f2`
    - **18.6.5 DMAMUX1 request line multiplexer interrupt clear flag register (DMAMUX1_CFR)** (p.747-747) `id:d271a85a3bf1`
    - **18.6.6 DMAMUX2 request line multiplexer interrupt clear flag register (DMAMUX2_CFR)** (p.747-747) `id:6678e9b7210b`
    - **18.6.7 DMAMUX1 request generator channel x configuration register (DMAMUX1_RGxCR)** (p.748-748) `id:2baf4b72ce8d`
    - **18.6.8 DMAMUX2 request generator channel x configuration register (DMAMUX2_RGxCR)** (p.748-748) `id:b85de1a89e11`
    - **18.6.9 DMAMUX1 request generator interrupt status register (DMAMUX1_RGSR)** (p.749-749) `id:23099204cd06`
    - **18.6.10 DMAMUX2 request generator interrupt status register (DMAMUX2_RGSR)** (p.750-750) `id:d5e52406e3b5`
    - **18.6.11 DMAMUX1 request generator interrupt clear flag register (DMAMUX1_RGCFR)** (p.750-750) `id:1e0cde5c753c`
    - **18.6.12 DMAMUX2 request generator interrupt clear flag register (DMAMUX2_RGCFR)** (p.751-751) `id:379f3b692c7d`
    - **18.6.13 DMAMUX register map** (p.752-753) `id:b45ad8160e1b`
      - **Table 135. DMAMUX register map and reset values** (p.752-753) `id:56f41587aabb`
- **19 Chrom-ART Accelerator controller (DMA2D)** (p.754-787) `id:e5ad62fa34f8`
  - **19.1 DMA2D introduction** (p.754-754) `id:271a03f9b867`
  - **19.2 DMA2D main features** (p.754-754) `id:61fe7e883953`
  - **19.3 DMA2D functional description** (p.755-768) `id:3e60b588628b`
    - **19.3.1 General description** (p.755-755) `id:9998e36b0bfc`
      - **Figure 93. DMA2D block diagram** (p.756-756) `id:6b614c4ff244`
    - **19.3.2 DMA2D internal signals** (p.756-756) `id:a6e14d63ecca`
      - **Table 136. DMA2D internal input/output signals** (p.756-756) `id:bebda136dc53`
    - **19.3.3 DMA2D control** (p.756-756) `id:f704e7fc3eed`
    - **19.3.4 DMA2D foreground and background FIFOs** (p.757-758) `id:0fce64aeb5b2`
    - **19.3.5 DMA2D foreground and background PFC** (p.757-758) `id:0db751df76db`
      - **Table 137. Supported color mode in input** (p.757-757) `id:f3e3b3110e8a`
      - **Table 138. Data order in memory** (p.758-758) `id:c965fc4f2015`
      - **Table 139. Alpha mode configuration** (p.759-759) `id:b7429f923d90`
    - **19.3.6 DMA2D foreground and background CLUT interface** (p.759-759) `id:68989f0ef8e1`
      - **Table 140. Supported CLUT color mode** (p.760-760) `id:55d538fb0b5c`
      - **Table 141. CLUT data order in memory** (p.760-760) `id:ed433d66da55`
    - **19.3.7 DMA2D blender** (p.760-760) `id:a0e595a1fe22`
    - **19.3.8 DMA2D output PFC** (p.760-760) `id:6097963f3d99`
      - **Table 142. Supported color mode in output** (p.761-761) `id:6801a9b43541`
    - **19.3.9 DMA2D output FIFO** (p.761-761) `id:ca36a236b4d0`
      - **Table 143. Data order in memory** (p.761-761) `id:ed5daa18a0ec`
    - **19.3.10 DMA2D output FIFO byte reordering** (p.762-762) `id:5e1b83fab501`
      - **Table 144. Standard data order in memory** (p.762-762) `id:7033d9079c7f`
      - **Figure 94. Intel 8080 16-bit mode (RGB565)** (p.762-762) `id:68856185ffb0`
      - **Figure 95. Intel 8080 18/24-bit mode (RGB888)** (p.763-763) `id:69a819b5757d`
      - **Table 145. Output FIFO byte reordering steps** (p.763-763) `id:c34582a70a9a`
    - **19.3.11 DMA2D AXI master port timer** (p.763-763) `id:03973de46dca`
    - **19.3.12 DMA2D transactions** (p.763-763) `id:445db440cb9e`
    - **19.3.13 DMA2D configuration** (p.764-767) `id:31e6d4a15acd`
    - **19.3.14 YCbCr support** (p.768-768) `id:59a57b82a80a`
      - **Table 146. MCU order in memory** (p.768-768) `id:3d5157e30f22`
    - **19.3.15 DMA2D transfer control (start, suspend, abort, and completion)** (p.768-768) `id:8d36edceb801`
    - **19.3.16 Watermark** (p.768-768) `id:a1fac9cfbf23`
    - **19.3.17 Error management** (p.768-768) `id:cfaec0b51684`
    - **19.3.18 AXI dead time** (p.769-769) `id:a0d7701dfe9a`
  - **19.4 DMA2D interrupts** (p.769-769) `id:a8044f13f177`
    - **Table 147. DMA2D interrupt requests** (p.769-769) `id:0f6f2cb35307`
  - **19.5 DMA2D registers** (p.770-787) `id:10234a2f9af2`
    - **19.5.1 DMA2D control register (DMA2D_CR)** (p.770-770) `id:afdd94fbefe0`
    - **19.5.2 DMA2D interrupt status register (DMA2D_ISR)** (p.771-771) `id:e00be7e600a1`
    - **19.5.3 DMA2D interrupt flag clear register (DMA2D_IFCR)** (p.772-772) `id:ab427908aabf`
    - **19.5.4 DMA2D foreground memory address register (DMA2D_FGMAR)** (p.773-773) `id:ea49a54fa421`
    - **19.5.5 DMA2D foreground offset register (DMA2D_FGOR)** (p.773-773) `id:a69bd9deb8ae`
    - **19.5.6 DMA2D background memory address register (DMA2D_BGMAR)** (p.774-774) `id:431669f40a05`
    - **19.5.7 DMA2D background offset register (DMA2D_BGOR)** (p.774-774) `id:ea95d2b12c31`
    - **19.5.8 DMA2D foreground PFC control register (DMA2D_FGPFCCR)** (p.775-775) `id:ba079c61c4b2`
    - **19.5.9 DMA2D foreground color register (DMA2D_FGCOLR)** (p.776-776) `id:8ef239ab621f`
    - **19.5.10 DMA2D background PFC control register (DMA2D_BGPFCCR)** (p.777-777) `id:38dce3f14a79`
    - **19.5.11 DMA2D background color register (DMA2D_BGCOLR)** (p.778-778) `id:019cb154d88b`
    - **19.5.12 DMA2D foreground CLUT memory address register (DMA2D_FGCMAR)** (p.779-779) `id:70d2dbea20da`
    - **19.5.13 DMA2D background CLUT memory address register (DMA2D_BGCMAR)** (p.779-779) `id:9197ccdfa2b8`
    - **19.5.14 DMA2D output PFC control register (DMA2D_OPFCCR)** (p.780-780) `id:f79eb4b97a6f`
    - **19.5.15 DMA2D output color register (DMA2D_OCOLR)** (p.781-781) `id:9745ad03c684`
    - **19.5.16 DMA2D output color register [alternate] (DMA2D_OCOLR)** (p.781-781) `id:dd974ffd0d4d`
    - **19.5.17 DMA2D output color register [alternate] (DMA2D_OCOLR)** (p.782-782) `id:3c1fd81de012`
    - **19.5.18 DMA2D output color register [alternate] (DMA2D_OCOLR)** (p.782-782) `id:baa7f29265db`
    - **19.5.19 DMA2D output memory address register (DMA2D_OMAR)** (p.783-783) `id:a973c60972e4`
    - **19.5.20 DMA2D output offset register (DMA2D_OOR)** (p.783-783) `id:dd69c08f0050`
    - **19.5.21 DMA2D number of line register (DMA2D_NLR)** (p.784-784) `id:d9c750da9d50`
    - **19.5.22 DMA2D line watermark register (DMA2D_LWR)** (p.784-784) `id:a949b5745fa5`
    - **19.5.23 DMA2D AXI master timer configuration register (DMA2D_AMTCR)** (p.785-785) `id:30a645c6576d`
    - **19.5.24 DMA2D foreground CLUT (DMA2D_FGCLUTx)** (p.785-785) `id:4abd965e0f17`
    - **19.5.25 DMA2D background CLUT (DMA2D_BGCLUTx)** (p.786-787) `id:20d84128f6cb`
    - **19.5.26 DMA2D register map** (p.786-787) `id:e60a93344f8f`
      - **Table 148. DMA2D register map and reset values** (p.786-787) `id:1396b16b52b6`
- **20 Nested vectored interrupt controllers (NVIC1 and NVIC2)** (p.788-796) `id:6fa84f164335`
  - **20.1 NVIC features** (p.788-796) `id:502d3cf29b60`
    - **20.1.1 SysTick calibration value register** (p.788-796) `id:1a0d2492a4f7`
    - **20.1.2 Interrupt and exception vectors** (p.788-796) `id:5cd71f569f45`
      - **Table 149. NVIC1 (CPU1) and NVIC2 (CPU2)** (p.789-796) `id:79d72338ab50`
- **21 Extended interrupt and event controller (EXTI)** (p.797-829) `id:2f43270cb410`
  - **21.1 EXTI main features** (p.797-798) `id:04e03323e591`
  - **21.2 EXTI block diagram** (p.797-798) `id:a0676b67e05e`
    - **Figure 96. EXTI block diagram** (p.798-798) `id:7e0a36f7db7b`
    - **21.2.1 EXTI connections between peripherals, CPU, and D3 domain** (p.798-798) `id:f3287cd98733`
  - **21.3 EXTI functional description** (p.799-804) `id:251028926ffa`
    - **Table 150. EXTI Event input configurations and register control** (p.799-799) `id:e27854fe5304`
    - **21.3.1 EXTI Configurable event input CPU wakeup** (p.800-800) `id:36275112c67d`
      - **Figure 97. Configurable event triggering logic CPU wakeup** (p.800-800) `id:c1245e6275dc`
    - **21.3.2 EXTI configurable event input Any wakeup** (p.801-801) `id:a21509ca9cd8`
      - **Table 151. Configurable Event input Asynchronous Edge detector reset** (p.801-801) `id:30004a049e99`
      - **Figure 98. Configurable event triggering logic Any wakeup** (p.802-802) `id:f91e7a8c699f`
    - **21.3.3 EXTI direct event input CPU wakeup** (p.802-803) `id:aea99413c3b1`
      - **Figure 99. Direct event triggering logic CPU Wakeup** (p.803-803) `id:952b8549e568`
    - **21.3.4 EXTI direct event input Any wakeup** (p.804-804) `id:acf45c69b4d5`
      - **Figure 100. Direct event triggering logic Any Wakeup** (p.804-804) `id:d52ca2eb9eb5`
    - **21.3.5 EXTI D3 pending request clear selection** (p.805-805) `id:d2c79101e8f1`
      - **Figure 101. D3 domain Pending request clear logic** (p.805-805) `id:cd23ec92aea7`
  - **21.4 EXTI event input mapping** (p.805-807) `id:5be935e21807`
    - **Table 152. EXTI Event input mapping** (p.806-807) `id:868ebe6ec881`
  - **21.5 EXTI functional behavior** (p.808-811) `id:d5f9ed20db73`
    - **Table 153. Masking functionality** (p.808-808) `id:ed41d897b3a0`
    - **21.5.1 EXTI CPU interrupt procedure** (p.809-809) `id:62d350bd8395`
    - **21.5.2 EXTI CPU event procedure** (p.810-810) `id:0a9470a61d87`
    - **21.5.3 EXTI CPU wakeup procedure** (p.810-810) `id:7b98f695ea35`
    - **21.5.4 EXTI D3 domain wakeup for autonomous Run mode procedure** (p.810-810) `id:32f19d7bc663`
    - **21.5.5 EXTI software interrupt/event trigger procedure** (p.811-811) `id:f7b414496dfc`
  - **21.6 EXTI registers** (p.812-829) `id:f16c354a52fe`
    - **21.6.1 EXTI rising trigger selection register (EXTI_RTSR1)** (p.812-812) `id:c9ee58705a4c`
    - **21.6.2 EXTI falling trigger selection register (EXTI_FTSR1)** (p.812-812) `id:1c77ce55e5fb`
    - **21.6.3 EXTI software interrupt event register (EXTI_SWIER1)** (p.813-813) `id:bdf38835ce4d`
    - **21.6.4 EXTI D3 pending mask register (EXTI_D3PMR1)** (p.813-813) `id:a43b5322d80a`
    - **21.6.5 EXTI D3 pending clear selection register low (EXTI_D3PCR1L)** (p.814-814) `id:011172b9fc6f`
    - **21.6.6 EXTI D3 pending clear selection register high (EXTI_D3PCR1H)** (p.814-814) `id:8f086d211f2c`
    - **21.6.7 EXTI rising trigger selection register (EXTI_RTSR2)** (p.815-815) `id:51055a3ddb1e`
    - **21.6.8 EXTI falling trigger selection register (EXTI_FTSR2)** (p.816-816) `id:39ae99c73fa2`
    - **21.6.9 EXTI software interrupt event register (EXTI_SWIER2)** (p.816-816) `id:379a99923b2f`
    - **21.6.10 EXTI D3 pending mask register (EXTI_D3PMR2)** (p.817-817) `id:77f7caf84196`
    - **21.6.11 EXTI D3 pending clear selection register low (EXTI_D3PCR2L)** (p.818-818) `id:bf28bc6fea57`
    - **21.6.12 EXTI D3 pending clear selection register high (EXTI_D3PCR2H)** (p.818-818) `id:1e2cc38048d3`
    - **21.6.13 EXTI rising trigger selection register (EXTI_RTSR3)** (p.819-819) `id:1ee2e1dc79dd`
    - **21.6.14 EXTI falling trigger selection register (EXTI_FTSR3)** (p.819-819) `id:b977651ab64b`
    - **21.6.15 EXTI software interrupt event register (EXTI_SWIER3)** (p.820-820) `id:1730a3f55f79`
    - **21.6.16 EXTI D3 pending mask register (EXTI_D3PMR3)** (p.820-820) `id:27332c2b97ce`
    - **21.6.17 EXTI D3 pending clear selection register low (EXTI_D3PCR3L)** (p.821-821) `id:42502c60195a`
    - **21.6.18 EXTI D3 pending clear selection register high (EXTI_D3PCR3H)** (p.821-821) `id:51653c26b6d0`
    - **21.6.19 EXTI interrupt mask register (EXTI_CnIMR1)** (p.822-822) `id:6a3dbc631e92`
    - **21.6.20 EXTI event mask register (EXTI_CnEMR1)** (p.822-822) `id:27de7d37d87e`
    - **21.6.21 EXTI pending register (EXTI_CnPR1)** (p.823-823) `id:b0308e66cbf3`
    - **21.6.22 EXTI interrupt mask register (EXTI_CnIMR2)** (p.823-823) `id:671281246df7`
    - **21.6.23 EXTI event mask register (EXTI_CnEMR2)** (p.824-824) `id:815bd8007e48`
    - **21.6.24 EXTI pending register (EXTI_CnPR2)** (p.824-824) `id:cbc8c4e7bd5c`
    - **21.6.25 EXTI interrupt mask register (EXTI_CnIMR3)** (p.825-825) `id:3918730dc035`
    - **21.6.26 EXTI event mask register (EXTI_CnEMR3)** (p.826-826) `id:114f109223a2`
    - **21.6.27 EXTI pending register (EXTI_CnPR3)** (p.826-826) `id:1d08be02c2ff`
    - **21.6.28 EXTI register map** (p.827-829) `id:67afd6af2645`
      - **Table 154. Asynchronous interrupt/event controller register map and reset values** (p.827-829) `id:22782d9b5b47`
- **22 Cyclic redundancy check calculation unit (CRC)** (p.830-836) `id:abf86e95ed97`
  - **22.1 Introduction** (p.830-830) `id:cc06150d829c`
  - **22.2 CRC main features** (p.830-830) `id:76f7f346bc0e`
  - **22.3 CRC functional description** (p.831-832) `id:9e8ed4c3d241`
    - **22.3.1 CRC block diagram** (p.831-832) `id:e19b68fab406`
      - **Figure 102. CRC calculation unit block diagram** (p.831-832) `id:677f7c8ac086`
    - **22.3.2 CRC internal signals** (p.831-832) `id:dc935c155458`
      - **Table 155. CRC internal input/output signals** (p.831-832) `id:7b20f093331c`
    - **22.3.3 CRC operation** (p.831-832) `id:386f20bffe80`
  - **22.4 CRC registers** (p.833-836) `id:c38f1545cf9b`
    - **22.4.1 CRC data register (CRC_DR)** (p.833-833) `id:197612e76ec4`
    - **22.4.2 CRC independent data register (CRC_IDR)** (p.833-833) `id:04f0ef53a022`
    - **22.4.3 CRC control register (CRC_CR)** (p.834-834) `id:c94e9c80d7a9`
    - **22.4.4 CRC initial value (CRC_INIT)** (p.835-835) `id:770d08c57605`
    - **22.4.5 CRC polynomial (CRC_POL)** (p.835-835) `id:21abb2ddf2fe`
    - **22.4.6 CRC register map** (p.836-836) `id:cb26915534d4`
      - **Table 156. CRC register map and reset values** (p.836-836) `id:28ee581cb887`
- **23 Flexible memory controller (FMC)** (p.837-918) `id:891bc8ce50f6`
  - **23.1 FMC main features** (p.837-837) `id:9ef0a21624e2`
  - **23.2 FMC block diagram** (p.838-839) `id:0011094427bf`
    - **Figure 103. FMC block diagram** (p.839-839) `id:28f0c248142b`
  - **23.3 FMC internal signals** (p.840-841) `id:9cb94dd09122`
    - **Table 157. FMC pins** (p.840-840) `id:aeba56ab7b30`
  - **23.4 AHB interface** (p.840-841) `id:b2f9e1458f2b`
  - **23.5 AXI interface** (p.840-841) `id:bf2d199a154e`
    - **23.5.1 Supported memories and transactions** (p.841-841) `id:c9d2caf6cb2d`
  - **23.6 External device address mapping** (p.842-847) `id:541e02439299`
    - **Figure 104. FMC memory banks (default mapping)** (p.842-842) `id:794122b063b5`
    - **Table 158. FMC bank mapping options** (p.843-843) `id:f8d768c8a050`
    - **23.6.1 NOR/PSRAM address mapping** (p.843-843) `id:93d3af82a1b7`
      - **Table 159. NOR/PSRAM bank selection** (p.843-843) `id:7c53cd8f91da`
      - **Table 160. NOR/PSRAM External memory address** (p.843-843) `id:05b47fa95835`
    - **23.6.2 NAND flash memory address mapping** (p.844-847) `id:536ef6a6fae7`
      - **Table 161. NAND memory mapping and timing registers** (p.844-844) `id:e1423e084c91`
      - **Table 162. NAND bank selection** (p.844-844) `id:d0885fc8134a`
    - **23.6.3 SDRAM address mapping** (p.844-847) `id:929440c3dda7`
      - **Table 163. SDRAM bank selection** (p.844-844) `id:221685445898`
      - **Table 164. SDRAM address mapping** (p.845-845) `id:a93fc9aa3d7c`
      - **Table 165. SDRAM address mapping with 8-bit data bus width** (p.845-845) `id:e76e07c90416`
      - **Table 166. SDRAM address mapping with 16-bit data bus width** (p.846-846) `id:ac61a5be5e05`
      - **Table 167. SDRAM address mapping with 32-bit data bus width** (p.847-847) `id:57a9ec1f0760`
  - **23.7 NOR flash/PSRAM controller** (p.848-886) `id:366bed59ee74`
    - **Table 168. Programmable NOR/PSRAM access parameters** (p.849-850) `id:1fd80a570f66`
    - **23.7.1 External memory interface signals** (p.849-850) `id:03cec1ebf9ab`
      - **Table 169. Non-multiplexed I/O NOR flash memory** (p.849-849) `id:ea05d7b96f8c`
      - **Table 170. 16-bit multiplexed I/O NOR flash memory** (p.850-850) `id:f390e80143e8`
      - **Table 171. Non-multiplexed I/Os PSRAM/SRAM** (p.850-850) `id:8dbc83452d5f`
      - **Table 172. 16-Bit multiplexed I/O PSRAM** (p.850-850) `id:6207a7a07855`
    - **23.7.2 Supported memories and transactions** (p.851-851) `id:3e1fde5cf047`
      - **Table 173. NOR flash/PSRAM: Example of supported memories and transactions** (p.851-851) `id:6e97d933ee6d`
    - **23.7.3 General timing rules** (p.852-852) `id:6daf22c2ea3e`
    - **23.7.4 NOR flash/PSRAM controller asynchronous transactions** (p.853-871) `id:448b57cc8e43`
      - **Figure 105. Mode 1 read access waveforms** (p.853-853) `id:b68a579bdd3f`
      - **Figure 106. Mode 1 write access waveforms** (p.854-854) `id:f02825e0dcd7`
      - **Table 174. FMC_BCRx bitfields (mode 1)** (p.854-854) `id:58187a2c99e4`
      - **Table 175. FMC_BTRx bitfields (mode 1)** (p.855-855) `id:8d4c23eed16b`
      - **Figure 107. Mode A read access waveforms** (p.856-856) `id:c2ed79e5ce2d`
      - **Figure 108. Mode A write access waveforms** (p.857-857) `id:330e63e5b934`
      - **Table 176. FMC_BCRx bitfields (mode A)** (p.857-857) `id:6a57a35b60d1`
      - **Table 177. FMC_BTRx bitfields (mode A)** (p.858-858) `id:9e69194aeede`
      - **Table 178. FMC_BWTRx bitfields (mode A)** (p.858-858) `id:9d4c3eee8206`
      - **Figure 109. Mode 2 and mode B read access waveforms** (p.859-859) `id:453f694ca53d`
      - **Figure 110. Mode 2 write access waveforms** (p.859-859) `id:4853b080252a`
      - **Figure 111. Mode B write access waveforms** (p.860-860) `id:592211a3cb6e`
      - **Table 179. FMC_BCRx bitfields (mode 2/B)** (p.860-860) `id:c4d94dcb4a56`
      - **Table 180. FMC_BTRx bitfields (mode 2/B)** (p.861-861) `id:77e74cf82baa`
      - **Table 181. FMC_BWTRx bitfields (mode 2/B)** (p.861-861) `id:84ac59aff441`
      - **Figure 112. Mode C read access waveforms** (p.862-862) `id:1a5a1b30d22b`
      - **Figure 113. Mode C write access waveforms** (p.862-862) `id:210320ad478d`
      - **Table 182. FMC_BCRx bitfields (mode C)** (p.863-863) `id:35353aac6869`
      - **Table 183. FMC_BTRx bitfields (mode C)** (p.864-864) `id:a401af236707`
      - **Table 184. FMC_BWTRx bitfields (mode C)** (p.864-864) `id:c0f5d18a609e`
      - **Figure 114. Mode D read access waveforms** (p.865-865) `id:6a0f77027d9c`
      - **Figure 115. Mode D write access waveforms** (p.865-865) `id:1754dcc02e6f`
      - **Table 185. FMC_BCRx bitfields (mode D)** (p.866-866) `id:ccc303523bc7`
      - **Table 186. FMC_BTRx bitfields (mode D)** (p.866-866) `id:31a6d200f081`
      - **Table 187. FMC_BWTRx bitfields (mode D)** (p.867-867) `id:c1d3d958a417`
      - **Figure 116. Muxed read access waveforms** (p.868-868) `id:57f01f1754eb`
      - **Figure 117. Muxed write access waveforms** (p.868-868) `id:73c861154dc9`
      - **Table 188. FMC_BCRx bitfields (Muxed mode)** (p.869-870) `id:f4c3332e1dec`
      - **Table 189. FMC_BTRx bitfields (Muxed mode)** (p.869-870) `id:01739db9be9c`
      - **Figure 118. Asynchronous wait during a read access waveforms** (p.871-871) `id:224b44a78707`
      - **Figure 119. Asynchronous wait during a write access waveforms** (p.871-871) `id:1e4eecdbf5bf`
    - **23.7.5 Synchronous transactions** (p.872-877) `id:dc371951a0e3`
      - **Figure 120. Wait configuration waveforms** (p.874-874) `id:74f3c2e426ac`
      - **Figure 121. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)** (p.874-874) `id:b5aec7e8bd05`
      - **Table 190. FMC_BCRx bitfields (Synchronous multiplexed read mode)** (p.875-875) `id:99da993fca2f`
      - **Table 191. FMC_BTRx bitfields (Synchronous multiplexed read mode)** (p.875-875) `id:95bc9e1e4322`
      - **Figure 122. Synchronous multiplexed write mode waveforms - PSRAM (CRAM)** (p.876-876) `id:5989dd508529`
      - **Table 192. FMC_BCRx bitfields (Synchronous multiplexed write mode)** (p.876-876) `id:8d04439ec60c`
      - **Table 193. FMC_BTRx bitfields (Synchronous multiplexed write mode)** (p.877-877) `id:56c098bad78c`
    - **23.7.6 NOR/PSRAM controller registers** (p.878-886) `id:047b278aa92c`
  - **23.8 NAND flash controller** (p.887-898) `id:1dc616becd51`
    - **Table 194. Programmable NAND flash access parameters** (p.887-887) `id:da9110dfcb57`
    - **23.8.1 External memory interface signals** (p.887-887) `id:d3829227e89f`
      - **Table 195. 8-bit NAND flash memory** (p.887-887) `id:41a3696f5274`
      - **Table 196. 16-bit NAND flash memory** (p.888-888) `id:3c579f81b9da`
    - **23.8.2 NAND flash supported memories and transactions** (p.888-888) `id:80484355b9f0`
      - **Table 197. Supported memories and transactions** (p.888-888) `id:51ae48f24705`
    - **23.8.3 Timing diagrams for NAND flash memories** (p.889-889) `id:541ae1f6599e`
      - **Figure 123. NAND flash controller waveforms for common memory access** (p.890-890) `id:58698541c1a0`
    - **23.8.4 NAND flash operations** (p.890-890) `id:a1bd6887eb24`
    - **23.8.5 NAND flash prewait feature** (p.891-891) `id:ba4606fcc1a1`
      - **Figure 124. Access to non ‘CE don’t care’ NAND-flash** (p.891-891) `id:2ca35c65e13d`
    - **23.8.6 Computation of the error correction code (ECC) in NAND flash memory** (p.892-892) `id:e7a5687d5d3e`
    - **23.8.7 NAND flash controller registers** (p.893-898) `id:7717d1af5c55`
      - **Table 198. ECC result relevant bits** (p.898-898) `id:4cebb0dcba72`
  - **23.9 SDRAM controller** (p.899-918) `id:45db9447b51d`
    - **23.9.1 SDRAM controller main features** (p.899-899) `id:dc3b32a45c13`
    - **23.9.2 SDRAM External memory interface signals** (p.899-899) `id:12e601d8d195`
      - **Table 199. SDRAM signals** (p.899-899) `id:5331cc1e69b5`
    - **23.9.3 SDRAM controller functional description** (p.900-906) `id:a49231fdd278`
      - **Figure 125. Burst write SDRAM access waveforms** (p.901-901) `id:0962cab0e71d`
      - **Figure 126. Burst read SDRAM access** (p.902-902) `id:689d5d0bb8b8`
      - **Figure 127. Logic diagram of Read access with RBURST bit set (CAS=2, RPIPE=0)** (p.903-904) `id:76bf56451411`
      - **Figure 128. Read access crossing row boundary** (p.905-906) `id:7c3e1690fcac`
      - **Figure 129. Write access crossing row boundary** (p.905-906) `id:b1fc3f9957fe`
    - **23.9.4 Low-power modes** (p.907-909) `id:53ccdd1261e1`
      - **Figure 130. Self-refresh mode** (p.908-908) `id:29b6e283ff5a`
      - **Figure 131. Power-down mode** (p.909-909) `id:7ac5cf144dee`
    - **23.9.5 SDRAM controller registers** (p.910-915) `id:b9433bd37adb`
    - **23.9.6 FMC register map** (p.916-918) `id:66bdff2edcd0`
      - **Table 200. FMC register map** (p.916-918) `id:d944529ea909`
- **24 Quad-SPI interface (QUADSPI)** (p.919-946) `id:8b68ac06d1d4`
  - **24.1 Introduction** (p.919-933) `id:756e4bd59fbc`
  - **24.2 QUADSPI main features** (p.919-933) `id:544a02157f5e`
  - **24.3 QUADSPI functional description** (p.919-933) `id:69c526d007a1`
    - **24.3.1 QUADSPI block diagram** (p.919-919) `id:fa806fa02d43`
      - **Figure 132. QUADSPI block diagram when dual-flash mode is disabled** (p.919-919) `id:e39d24f5feed`
      - **Figure 133. QUADSPI block diagram when dual-flash mode is enabled** (p.920-920) `id:5b914f6377a8`
    - **24.3.2 QUADSPI pins and internal signals** (p.920-920) `id:4d1ef7c35a60`
      - **Table 201. QUADSPI internal signals** (p.920-920) `id:cc3a67e64206`
      - **Table 202. QUADSPI pins** (p.920-920) `id:d8e58e04a912`
    - **24.3.3 QUADSPI command sequence** (p.921-922) `id:b1732f374ea5`
      - **Figure 134. Example of read command in quad-SPI mode** (p.921-922) `id:903eb011a4de`
    - **24.3.4 QUADSPI signal interface protocol modes** (p.923-924) `id:5059fc383adb`
      - **Figure 135. Example of a DDR command in quad-SPI mode** (p.924-924) `id:69ce502904bb`
    - **24.3.5 QUADSPI indirect mode** (p.925-926) `id:d3c896cbf7b7`
    - **24.3.6 QUADSPI automatic status-polling mode** (p.927-927) `id:7ee364033ec7`
    - **24.3.7 QUADSPI memory-mapped mode** (p.927-927) `id:0b1abf3a93d8`
    - **24.3.8 QUADSPI free-running clock mode** (p.928-928) `id:c3161b4d9fe6`
    - **24.3.9 QUADSPI flash memory configuration** (p.928-928) `id:43a19a1768e1`
    - **24.3.10 QUADSPI delayed data sampling** (p.929-930) `id:657b3b73ddf7`
    - **24.3.11 QUADSPI configuration** (p.929-930) `id:bdf02fef8520`
    - **24.3.12 QUADSPI use** (p.929-930) `id:2cf5673dc71f`
    - **24.3.13 Sending the instruction only once** (p.931-931) `id:858cce909a11`
    - **24.3.14 QUADSPI error management** (p.932-933) `id:dc8ea749c202`
    - **24.3.15 QUADSPI busy bit and abort functionality** (p.932-933) `id:c316684ddcb0`
    - **24.3.16 NCS behavior** (p.932-933) `id:dde20e6cd546`
      - **Figure 136. NCS when CKMODE = 0 (T = CLK period)** (p.932-932) `id:456684287f71`
      - **Figure 137. NCS when CKMODE = 1 in SDR mode (T = CLK period)** (p.933-933) `id:3e9760918c69`
      - **Figure 138. NCS when CKMODE = 1 in DDR mode (T = CLK period)** (p.933-933) `id:1eb406a9c8fb`
      - **Figure 139. NCS when CKMODE = 1 with an abort (T = CLK period)** (p.934-934) `id:06697b9a0f15`
  - **24.4 QUADSPI interrupts** (p.934-934) `id:b154d6073efa`
    - **Table 203. QUADSPI interrupt requests** (p.934-934) `id:09602aa2f5d8`
  - **24.5 QUADSPI registers** (p.935-946) `id:197d51204b0e`
    - **24.5.1 QUADSPI control register (QUADSPI_CR)** (p.935-936) `id:6774f2df6b81`
    - **24.5.2 QUADSPI device configuration register (QUADSPI_DCR)** (p.937-937) `id:caa28df3379b`
    - **24.5.3 QUADSPI status register (QUADSPI_SR)** (p.938-938) `id:61f96e665d10`
    - **24.5.4 QUADSPI flag clear register (QUADSPI_FCR)** (p.939-939) `id:75b82b919a9b`
    - **24.5.5 QUADSPI data length register (QUADSPI_DLR)** (p.940-941) `id:5e4dc30eb759`
    - **24.5.6 QUADSPI communication configuration register (QUADSPI_CCR)** (p.940-941) `id:46b8bf89353f`
    - **24.5.7 QUADSPI address register (QUADSPI_AR)** (p.942-942) `id:da87aec8a67c`
    - **24.5.8 QUADSPI alternate-byte register (QUADSPI_ABR)** (p.943-943) `id:50a00aa92dfe`
    - **24.5.9 QUADSPI data register (QUADSPI_DR)** (p.943-943) `id:5300bef9c3e4`
    - **24.5.10 QUADSPI polling status mask register (QUADSPI_PSMKR)** (p.944-944) `id:71bff5e03cc0`
    - **24.5.11 QUADSPI polling status match register (QUADSPI_PSMAR)** (p.944-944) `id:a205103b93b4`
    - **24.5.12 QUADSPI polling interval register (QUADSPI_PIR)** (p.945-945) `id:e1676ede83ed`
    - **24.5.13 QUADSPI low-power timeout register (QUADSPI_LPTR)** (p.945-945) `id:2b78f263b136`
    - **24.5.14 QUADSPI register map** (p.946-946) `id:e9529348e9dc`
      - **Table 204. QUADSPI register map and reset values** (p.946-946) `id:d39862d458d2`
- **25 Delay block (DLYB)** (p.947-951) `id:64c34427b93c`
  - **25.1 Introduction** (p.947-949) `id:41add60d29cd`
  - **25.2 DLYB main features** (p.947-949) `id:1ea067e710b1`
  - **25.3 DLYB functional description** (p.947-949) `id:9af43af06977`
    - **25.3.1 DLYB diagram** (p.947-947) `id:d9f72257ce4a`
      - **Figure 140. DLYB block diagram** (p.947-947) `id:fdbff3ca37cd`
    - **25.3.2 DLYB pins and internal signals** (p.948-948) `id:9dcd46b75bcb`
      - **Table 205. DLYB internal input/output signals** (p.948-948) `id:c269033bd210`
    - **25.3.3 General description** (p.948-948) `id:8009164a9086`
      - **Table 206. Delay block control** (p.948-948) `id:b2c2095b29a0`
    - **25.3.4 Delay line length configuration procedure** (p.949-949) `id:26a6d4295a08`
    - **25.3.5 Output clock phase configuration procedure** (p.949-949) `id:39048c52f4e5`
  - **25.4 DLYB registers** (p.950-951) `id:8bcf0b4c75ab`
    - **25.4.1 DLYB control register (DLYB_CR)** (p.950-950) `id:8948b6885d54`
    - **25.4.2 DLYB configuration register (DLYB_CFGR)** (p.950-950) `id:f10d3d5ec108`
    - **25.4.3 DLYB register map** (p.951-951) `id:d6a7b525144f`
      - **Table 207. DLYB register map and reset values** (p.951-951) `id:dc80d1583925`
- **26 Analog-to-digital converters (ADC)** (p.952-1076) `id:458354e183ec`
  - **26.1 Introduction** (p.952-952) `id:dc1a836b418e`
  - **26.2 ADC main features** (p.953-953) `id:45418473ca2e`
  - **26.3 ADC implementation** (p.954-954) `id:87a794a64718`
    - **Table 208. ADC features** (p.954-954) `id:b9e666a880dc`
  - **26.4 ADC functional description** (p.955-1032) `id:df2748b2e34f`
    - **26.4.1 ADC block diagram** (p.955-955) `id:b12b024f1123`
      - **Figure 141. ADC block diagram** (p.955-955) `id:84a7a51b9ead`
    - **26.4.2 ADC pins and internal signals** (p.956-956) `id:0cf0be17178e`
      - **Table 209. ADC input/output pins** (p.956-956) `id:77bd4d571648`
      - **Table 210. ADC internal input/output signals** (p.956-956) `id:c840ca6ff016`
      - **Table 211. ADC interconnection** (p.957-957) `id:969e6e571591`
    - **26.4.3 ADC clocks** (p.957-958) `id:941875aa30ab`
      - **Figure 142. ADC Clock scheme** (p.958-958) `id:c6950192f4b6`
    - **26.4.4 ADC1/2/3 connectivity** (p.959-961) `id:004f5128f22f`
      - **Figure 143. ADC1 connectivity** (p.959-959) `id:ac7dd623275c`
      - **Figure 144. ADC2 connectivity** (p.960-960) `id:9dd57687bba7`
      - **Figure 145. ADC3 connectivity** (p.961-961) `id:949436038ddd`
    - **26.4.5 Slave AHB interface** (p.962-962) `id:5dfb06f8553f`
    - **26.4.6 ADC deep-power-down mode (DEEPPWD) and ADC voltage regulator (ADVREGEN)** (p.962-962) `id:ae4144c19a7b`
    - **26.4.7 Single-ended and differential input channels** (p.963-968) `id:ffb63e595e18`
    - **26.4.8 Calibration (ADCAL, ADCALDIF, ADCALLIN, ADC_CALFACT)** (p.963-968) `id:c7c315f5ba0f`
      - **Figure 146. ADC calibration** (p.965-965) `id:5c8e9ffd971e`
      - **Figure 147. Updating the ADC offset calibration factor** (p.965-965) `id:80f1e97cdb97`
      - **Figure 148. Mixing single-ended and differential channels** (p.966-968) `id:58e6dcc0581c`
    - **26.4.9 ADC on-off control (ADEN, ADDIS, ADRDY)** (p.969-969) `id:0f15f8a53374`
      - **Figure 149. Enabling / Disabling the ADC** (p.969-969) `id:ba60eb46402e`
    - **26.4.10 Constraints when writing the ADC control bits** (p.970-970) `id:72759921da4f`
    - **26.4.11 Channel selection (SQRx, JSQRx)** (p.970-970) `id:139b8a3064ce`
    - **26.4.12 Channel preselection register (ADC_PCSEL)** (p.971-971) `id:51b734f6bb36`
    - **26.4.13 Channel-wise programmable sampling time (SMPR1, SMPR2)** (p.972-972) `id:ecc1ddbf0acc`
    - **26.4.14 Single conversion mode (CONT=0)** (p.973-973) `id:f0a4004ded52`
    - **26.4.15 Continuous conversion mode (CONT=1)** (p.973-973) `id:9aeade7fd05c`
    - **26.4.16 Starting conversions (ADSTART, JADSTART)** (p.974-974) `id:2356707201e6`
    - **26.4.17 Timing** (p.975-976) `id:9193e92666da`
      - **Figure 150. Analog to digital conversion time** (p.975-975) `id:a543fa14bed8`
    - **26.4.18 Stopping an ongoing conversion (ADSTP, JADSTP)** (p.975-976) `id:fedec80242e5`
      - **Figure 151. Stopping ongoing regular conversions** (p.976-976) `id:1444bbd77d59`
      - **Figure 152. Stopping ongoing regular and injected conversions** (p.976-976) `id:5bac191eca06`
    - **26.4.19 Conversion on external trigger and trigger polarity (EXTSEL, EXTEN, JEXTSEL, JEXTEN)** (p.977-979) `id:0b8de6006ed2`
      - **Table 212. Configuring the trigger polarity for regular external triggers** (p.977-977) `id:9340a652e0e4`
      - **Table 213. Configuring the trigger polarity for injected external triggers** (p.977-977) `id:8bb25d1ad177`
      - **Figure 153. Triggers are shared between ADC master and ADC slave** (p.978-978) `id:cda58f0e23da`
      - **Table 214. ADC1, ADC2 and ADC3 - External triggers for regular channels** (p.978-978) `id:aa22156619f9`
      - **Table 215. ADC1, ADC2 and ADC3 - External triggers for injected channels** (p.979-979) `id:6d2433e432a5`
    - **26.4.20 Injected channel management** (p.980-981) `id:88f7e9890d8d`
      - **Figure 154. Injected conversion latency** (p.981-981) `id:5d63338ead41`
    - **26.4.21 Discontinuous mode (DISCEN, DISCNUM, JDISCEN)** (p.982-982) `id:52e9a853cf12`
    - **26.4.22 Queue of context for injected conversions** (p.983-990) `id:3924f4ebda70`
      - **Figure 155. Example of JSQR queue of context (sequence change)** (p.984-984) `id:9631da38fd7a`
      - **Figure 156. Example of JSQR queue of context (trigger change)** (p.985-985) `id:852930403920`
      - **Figure 157. Example of JSQR queue of context with overflow before conversion** (p.985-985) `id:3b31eff50c89`
      - **Figure 158. Example of JSQR queue of context with overflow during conversion** (p.986-986) `id:44b763e6eff1`
      - **Figure 159. Example of JSQR queue of context with empty queue (case JQM=0)** (p.986-986) `id:4e880cd8a9c1`
      - **Figure 160. Example of JSQR queue of context with empty queue (case JQM=1)** (p.987-987) `id:d7232a7a8fde`
      - **Figure 161. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion.** (p.987-987) `id:f088fc0890ac`
      - **Figure 162. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs during an ongoing conversion and a new trigger occurs.** (p.988-988) `id:4c79f73e78c9`
      - **Figure 163. Flushing JSQR queue of context by setting JADSTP=1 (JQM=0). Case when JADSTP occurs outside an ongoing conversion** (p.988-988) `id:d24a2d585787`
      - **Figure 164. Flushing JSQR queue of context by setting JADSTP=1 (JQM=1)** (p.989-989) `id:df31cca7b188`
      - **Figure 165. Flushing JSQR queue of context by setting ADDIS=1 (JQM=0)** (p.989-989) `id:1959c2c27aa5`
      - **Figure 166. Flushing JSQR queue of context by setting ADDIS=1 (JQM=1)** (p.990-990) `id:f4fe74e675b2`
    - **26.4.23 Programmable resolution (RES) - fast conversion mode** (p.991-991) `id:6b2060c91acc`
      - **Table 216. TSAR timings depending on resolution** (p.991-991) `id:3dc167e7406d`
    - **26.4.24 End of conversion, end of sampling phase (EOC, JEOC, EOSMP)** (p.991-991) `id:5ef9cc44aa11`
    - **26.4.25 End of conversion sequence (EOS, JEOS)** (p.991-991) `id:f20dbd05278d`
    - **26.4.26 Timing diagrams example (single/continuous modes, hardware/software triggers)** (p.992-992) `id:d7379e056aa8`
      - **Figure 167. Single conversions of a sequence, software trigger** (p.992-992) `id:971d73989d35`
      - **Figure 168. Continuous conversion of a sequence, software trigger** (p.992-992) `id:e3c5accf24ca`
      - **Figure 169. Single conversions of a sequence, hardware trigger** (p.993-993) `id:edb6824645bf`
      - **Figure 170. Continuous conversions of a sequence, hardware trigger** (p.993-993) `id:2c9cf626d2ba`
    - **26.4.27 Data management** (p.993-1000) `id:68a50428ebca`
      - **Table 217. Offset computation versus data resolution** (p.994-994) `id:710962a8a3f7`
      - **Figure 171. Right alignment (offset disabled, unsigned value)** (p.995-995) `id:decd438b67ca`
      - **Figure 172. Right alignment (offset enabled, signed value)** (p.995-995) `id:1aa233729343`
      - **Figure 173. Left alignment (offset disabled, unsigned value)** (p.996-996) `id:31df5873d8db`
      - **Figure 174. Left alignment (offset enabled, signed value)** (p.996-996) `id:ac5f6009a171`
      - **Table 218. 16-bit data formats** (p.997-998) `id:f784d40a7a53`
      - **Table 219. Numerical examples for 16-bit format (bold indicates saturation)** (p.997-998) `id:d995deb25b9d`
      - **Figure 175. Example of overrun (OVRMOD = 0)** (p.999-1000) `id:4f2e79702eea`
      - **Figure 176. Example of overrun (OVRMOD = 1)** (p.999-1000) `id:bce2aaca771a`
    - **26.4.28 Managing conversions using the DFSDM** (p.1001-1005) `id:682f66b16e3e`
    - **26.4.29 Dynamic low-power features** (p.1001-1005) `id:064316d4ee2b`
      - **Figure 177. AUTDLY=1, regular conversion in continuous mode, software trigger** (p.1003-1003) `id:d1a80ab16bbf`
      - **Figure 178. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=0; JDISCEN=0)** (p.1003-1003) `id:965b4361f11b`
      - **Figure 179. AUTDLY=1, regular HW conversions interrupted by injected conversions (DISCEN=1, JDISCEN=1)** (p.1004-1004) `id:dc09b7bfd65f`
      - **Figure 180. AUTDLY=1, regular continuous conversions interrupted by injected conversions** (p.1005-1005) `id:0bfb9fbbcb75`
      - **Figure 181. AUTDLY=1 in auto- injected mode (JAUTO=1)** (p.1005-1005) `id:d99beae3dd3e`
    - **26.4.30 Analog window watchdog (AWD1EN, JAWD1EN, AWD1SGL, AWD1CH, AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)** (p.1006-1008) `id:386e16abf11a`
      - **Figure 182. Analog watchdog guarded area** (p.1006-1006) `id:aaa74dc03596`
      - **Table 220. Analog watchdog channel selection** (p.1006-1006) `id:82a6ed03c7c8`
      - **Table 221. Analog watchdog 1,2,3 comparison** (p.1007-1007) `id:c280db5caa41`
      - **Figure 183. ADCy_AWDx_OUT signal generation (on all regular channels)** (p.1008-1008) `id:aca880e01003`
      - **Figure 184. ADCy_AWDx_OUT signal generation (AWDx flag not cleared by SW)** (p.1008-1008) `id:a7cb70c13623`
      - **Figure 185. ADCy_AWDx_OUT signal generation (on a single regular channel)** (p.1009-1009) `id:6f650b73458d`
      - **Figure 186. ADCy_AWDx_OUT signal generation (on all injected channels)** (p.1009-1009) `id:2bb8d00fae09`
    - **26.4.31 Oversampler** (p.1009-1014) `id:da033d034009`
      - **Figure 187. 16-bit result oversampling with 10-bits right shift and rouding** (p.1010-1010) `id:031d05da0b8f`
      - **Figure 188. Triggered regular oversampling mode (TROVS bit = 1)** (p.1011-1011) `id:0ba136c8935b`
      - **Figure 189. Regular oversampling modes (4x ratio)** (p.1012-1012) `id:1b694de2579e`
      - **Figure 190. Regular and injected oversampling modes used simultaneously** (p.1013-1013) `id:833937720c29`
      - **Figure 191. Triggered regular oversampling with injection** (p.1013-1013) `id:4d891d9c0b1f`
      - **Figure 192. Oversampling in auto-injected mode** (p.1014-1014) `id:6cd6d8920806`
      - **Table 222. Oversampler operating modes summary** (p.1014-1014) `id:3f7fc228e79a`
    - **26.4.32 Dual ADC modes** (p.1015-1028) `id:7488bceeaacd`
      - **Figure 193. Dual ADC block diagram(1)** (p.1016-1016) `id:2e734396fef9`
      - **Figure 194. Injected simultaneous mode on 4 channels: dual ADC mode** (p.1017-1018) `id:31d79b2c3c2f`
      - **Figure 195. Regular simultaneous mode on 16 channels: dual ADC mode** (p.1019-1019) `id:775a3e6a8da7`
      - **Figure 196. Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode** (p.1020-1020) `id:5f3b6531a06a`
      - **Figure 197. Interleaved mode on 1 channel in single conversion mode: dual ADC mode** (p.1021-1021) `id:e144db732fcf`
      - **Figure 198. Interleaved conversion with injection** (p.1021-1021) `id:2b25f7fd2f89`
      - **Figure 199. Alternate trigger: injected group of each ADC** (p.1022-1022) `id:1a1ce952f18c`
      - **Figure 200. Alternate trigger: 4 injected channels (each ADC) in discontinuous mode** (p.1023-1023) `id:c8cdea65a515`
      - **Figure 201. Alternate + regular simultaneous** (p.1024-1024) `id:681dd1274c40`
      - **Figure 202. Case of trigger occurring during injected conversion** (p.1024-1024) `id:2970f204cc77`
      - **Figure 203. Interleaved single channel CH0 with injected sequence CH11, CH12** (p.1025-1025) `id:c6bca760a02b`
      - **Figure 204. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 1: Master interrupted first** (p.1025-1025) `id:7e12dfeb8762`
      - **Figure 205. Two Interleaved channels (CH1, CH2) with injected sequence CH11, CH12 - case 2: Slave interrupted first** (p.1025-1025) `id:358077b12ff8`
      - **Figure 206. DMA Requests in regular simultaneous mode when DAMDF=0b00** (p.1026-1026) `id:f3c0a8ecb807`
      - **Figure 207. DMA requests in regular simultaneous mode when DAMDF=0b10** (p.1027-1028) `id:c4a2057e08a7`
      - **Figure 208. DMA requests in interleaved mode when DAMDF=0b10** (p.1027-1028) `id:2e26a7603e5d`
    - **26.4.33 Temperature sensor** (p.1029-1029) `id:6360f39a22df`
      - **Figure 209. Temperature sensor channel block diagram** (p.1029-1029) `id:50d9cf7bf84e`
    - **26.4.34 VBAT supply monitoring** (p.1030-1030) `id:de4b1143e1b2`
      - **Figure 210. VBAT channel block diagram** (p.1031-1032) `id:772629f9e5da`
    - **26.4.35 Monitoring the internal voltage reference** (p.1031-1032) `id:6fcf081ad8e5`
      - **Figure 211. VREFINT channel block diagram** (p.1031-1032) `id:490e721f5ca3`
  - **26.5 ADC interrupts** (p.1033-1033) `id:6e7797324f68`
    - **Table 223. ADC interrupts per each ADC** (p.1033-1033) `id:5180ae145392`
  - **26.6 ADC registers (for each ADC)** (p.1034-1066) `id:8afd40d20796`
    - **26.6.1 ADC interrupt and status register (ADC_ISR)** (p.1034-1036) `id:328662ee9c2f`
    - **26.6.2 ADC interrupt enable register (ADC_IER)** (p.1037-1038) `id:c9e6713bf000`
    - **26.6.3 ADC control register (ADC_CR)** (p.1039-1043) `id:94c9f3dfb194`
    - **26.6.4 ADC configuration register (ADC_CFGR)** (p.1044-1047) `id:dd49ada869f3`
    - **26.6.5 ADC configuration register 2 (ADC_CFGR2)** (p.1048-1049) `id:1640cfd1d885`
    - **26.6.6 ADC sample time register 1 (ADC_SMPR1)** (p.1050-1050) `id:1e3e7ab8c599`
    - **26.6.7 ADC sample time register 2 (ADC_SMPR2)** (p.1051-1051) `id:557c910c2bb2`
    - **26.6.8 ADC channel preselection register (ADC_PCSEL)** (p.1052-1052) `id:4273b746a87c`
    - **26.6.9 ADC watchdog threshold register 1 (ADC_LTR1)** (p.1052-1052) `id:f4ca26af41cb`
    - **26.6.10 ADC watchdog threshold register 1 (ADC_HTR1)** (p.1053-1053) `id:5773eda1d2b6`
    - **26.6.11 ADC regular sequence register 1 (ADC_SQR1)** (p.1054-1054) `id:06885af5d168`
    - **26.6.12 ADC regular sequence register 2 (ADC_SQR2)** (p.1055-1055) `id:35e9bfbca072`
    - **26.6.13 ADC regular sequence register 3 (ADC_SQR3)** (p.1056-1056) `id:1708349ad07a`
    - **26.6.14 ADC regular sequence register 4 (ADC_SQR4)** (p.1057-1057) `id:24cd8d2ed801`
    - **26.6.15 ADC regular Data Register (ADC_DR)** (p.1058-1058) `id:17c1c89b04d4`
    - **26.6.16 ADC injected sequence register (ADC_JSQR)** (p.1059-1060) `id:c42273171d05`
    - **26.6.17 ADC injected channel y offset register (ADC_OFRy)** (p.1061-1061) `id:19cbc6ae6510`
    - **26.6.18 ADC injected channel y data register (ADC_JDRy)** (p.1062-1062) `id:4e70f3f6fa61`
    - **26.6.19 ADC analog watchdog 2 configuration register (ADC_AWD2CR)** (p.1062-1062) `id:1573e53d846b`
    - **26.6.20 ADC analog watchdog 3 configuration register (ADC_AWD3CR)** (p.1063-1063) `id:73be6f799f41`
    - **26.6.21 ADC watchdog lower threshold register 2 (ADC_LTR2)** (p.1063-1063) `id:71e7728603b6`
    - **26.6.22 ADC watchdog higher threshold register 2 (ADC_HTR2)** (p.1064-1064) `id:150985135295`
    - **26.6.23 ADC watchdog lower threshold register 3 (ADC_LTR3)** (p.1064-1064) `id:9dae02847943`
    - **26.6.24 ADC watchdog higher threshold register 3 (ADC_HTR3)** (p.1065-1065) `id:ffcd15025194`
    - **26.6.25 ADC differential mode selection register (ADC_DIFSEL)** (p.1065-1065) `id:8096fdc1306f`
    - **26.6.26 ADC calibration factors register (ADC_CALFACT)** (p.1066-1066) `id:f941fbb89515`
    - **26.6.27 ADC calibration factor register 2 (ADC_CALFACT2)** (p.1066-1066) `id:0eb525093147`
  - **26.7 ADC common registers** (p.1067-1072) `id:6d324e52f96d`
    - **26.7.1 ADC x common status register (ADCx_CSR) (x=1/2 or 3)** (p.1067-1068) `id:4e7e9d0d68ee`
    - **26.7.2 ADC x common control register (ADCx_CCR) (x=1/2 or 3)** (p.1069-1071) `id:f0d80734abd3`
      - **Table 224. DELAY bits versus ADC resolution** (p.1071-1071) `id:7b05103a298e`
    - **26.7.3 ADC x common regular data register for dual mode (ADCx_CDR) (x=1/2 or 3)** (p.1072-1072) `id:c8315ab26071`
    - **26.7.4 ADC x common regular data register for 32-bit dual mode (ADCx_CDR2) (x=1/2 or 3)** (p.1072-1072) `id:762916dfd6bc`
  - **26.8 ADC register map** (p.1073-1076) `id:72c1f67721aa`
    - **Table 225. ADC global register map** (p.1073-1075) `id:2e7250d7ec3a`
    - **Table 226. ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC)** (p.1073-1075) `id:fe52e8a450b3`
    - **Table 227. ADC register map and reset values (master and slave ADC common registers) offset =0x300)** (p.1076-1076) `id:61a539992456`
- **27 Digital-to-analog converter (DAC)** (p.1077-1113) `id:44c9234ec298`
  - **27.1 Introduction** (p.1077-1077) `id:124c21dafe3c`
  - **27.2 DAC main features** (p.1077-1077) `id:909fa13bb9fe`
  - **27.3 DAC implementation** (p.1078-1078) `id:9de3233eba50`
    - **Table 228. DAC features** (p.1078-1078) `id:202b5fb47dcc`
  - **27.4 DAC functional description** (p.1079-1094) `id:b7bc5c08e32a`
    - **27.4.1 DAC block diagram** (p.1079-1079) `id:00899f8fd977`
      - **Figure 212. Dual-channel DAC block diagram** (p.1079-1079) `id:8b8505632030`
    - **27.4.2 DAC pins and internal signals** (p.1080-1080) `id:2df6aa05ae66`
      - **Table 229. DAC input/output pins** (p.1080-1080) `id:28ed6d390e76`
      - **Table 230. DAC internal input/output signals** (p.1080-1080) `id:994d7ed276f7`
      - **Table 231. DAC interconnection** (p.1081-1081) `id:5b222e309de1`
    - **27.4.3 DAC channel enable** (p.1081-1082) `id:3805274ea262`
    - **27.4.4 DAC data format** (p.1081-1082) `id:c45770874e1c`
      - **Figure 213. Data registers in single DAC channel mode** (p.1082-1082) `id:6969d772fd49`
      - **Figure 214. Data registers in dual DAC channel mode** (p.1082-1082) `id:4a181f905da2`
    - **27.4.5 DAC conversion** (p.1083-1083) `id:17fee7a0b9f3`
      - **Figure 215. Timing diagram for conversion with trigger disabled TEN = 0** (p.1083-1083) `id:61859d3a9321`
    - **27.4.6 DAC output voltage** (p.1083-1083) `id:63352205248c`
    - **27.4.7 DAC trigger selection** (p.1083-1083) `id:6e380a25a416`
    - **27.4.8 DMA requests** (p.1084-1085) `id:7f04863ba768`
    - **27.4.9 Noise generation** (p.1084-1085) `id:bc22e7aa177e`
      - **Figure 216. DAC LFSR register calculation algorithm** (p.1085-1085) `id:1accd9f27094`
      - **Figure 217. DAC conversion (SW trigger enabled) with LFSR wave generation** (p.1085-1085) `id:0097c82326ec`
    - **27.4.10 Triangle-wave generation** (p.1086-1086) `id:04bda611d7fa`
      - **Figure 218. DAC triangle wave generation** (p.1086-1086) `id:f9d988e96ae3`
      - **Figure 219. DAC conversion (SW trigger enabled) with triangle wave generation** (p.1086-1086) `id:46f2b1d0d766`
    - **27.4.11 DAC channel modes** (p.1087-1089) `id:b68ec070e3a5`
      - **Table 232. Sample and refresh timings** (p.1088-1088) `id:abb888401b4e`
      - **Figure 220. DAC Sample and hold mode phase diagram** (p.1089-1089) `id:2f08c9116688`
      - **Table 233. Channel output modes summary** (p.1089-1089) `id:cac397f1e81d`
    - **27.4.12 DAC channel buffer calibration** (p.1090-1090) `id:90c449acd117`
    - **27.4.13 Dual DAC channel conversion modes (if dual channels are available)** (p.1091-1094) `id:b292fca620a9`
  - **27.5 DAC in low-power modes** (p.1095-1095) `id:f6aec876a10d`
    - **Table 234. Effect of low-power modes on DAC** (p.1095-1095) `id:5a0733c483bd`
  - **27.6 DAC interrupts** (p.1096-1096) `id:d228e916f1c8`
    - **Table 235. DAC interrupts** (p.1096-1096) `id:bcffd48c734a`
  - **27.7 DAC registers** (p.1097-1113) `id:cbf20b277a5e`
    - **27.7.1 DAC control register (DAC_CR)** (p.1097-1099) `id:36a6224a95b1`
    - **27.7.2 DAC software trigger register (DAC_SWTRGR)** (p.1100-1100) `id:303a4c6115b2`
    - **27.7.3 DAC channel1 12-bit right-aligned data holding register (DAC_DHR12R1)** (p.1101-1101) `id:daa27bc7e561`
    - **27.7.4 DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)** (p.1101-1101) `id:c20528fd8ddd`
    - **27.7.5 DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)** (p.1102-1102) `id:2c8b610f09de`
    - **27.7.6 DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)** (p.1102-1102) `id:12ff3c23e9d6`
    - **27.7.7 DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)** (p.1103-1103) `id:54f37a64cb08`
    - **27.7.8 DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)** (p.1103-1103) `id:034142b458db`
    - **27.7.9 Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD)** (p.1104-1104) `id:a95a475dab56`
    - **27.7.10 Dual DAC 12-bit left aligned data holding register (DAC_DHR12LD)** (p.1104-1104) `id:f2e59c22b007`
    - **27.7.11 Dual DAC 8-bit right aligned data holding register (DAC_DHR8RD)** (p.1105-1105) `id:f5c9ca2058f5`
    - **27.7.12 DAC channel1 data output register (DAC_DOR1)** (p.1105-1105) `id:bb621708772f`
    - **27.7.13 DAC channel2 data output register (DAC_DOR2)** (p.1106-1107) `id:a7aec87f6279`
    - **27.7.14 DAC status register (DAC_SR)** (p.1106-1107) `id:4a2771e10475`
    - **27.7.15 DAC calibration control register (DAC_CCR)** (p.1108-1109) `id:fbb4957de60a`
    - **27.7.16 DAC mode control register (DAC_MCR)** (p.1108-1109) `id:4740a6a7fb81`
    - **27.7.17 DAC channel1 sample and hold sample time register (DAC_SHSR1)** (p.1110-1110) `id:fb2132ea0a62`
    - **27.7.18 DAC channel2 sample and hold sample time register (DAC_SHSR2)** (p.1110-1110) `id:6a889cf107b8`
    - **27.7.19 DAC sample and hold time register (DAC_SHHR)** (p.1111-1111) `id:3b3600978905`
    - **27.7.20 DAC sample and hold refresh time register (DAC_SHRR)** (p.1111-1111) `id:07ceb916c611`
    - **27.7.21 DAC register map** (p.1112-1113) `id:61a8f6cefd31`
      - **Table 236. DAC register map and reset values** (p.1112-1113) `id:24e943b43212`
- **28 Voltage reference buffer (VREFBUF)** (p.1114-1116) `id:40addae6fa88`
  - **28.1 Introduction** (p.1114-1114) `id:ecf761d017e0`
  - **28.2 VREFBUF functional description** (p.1114-1114) `id:4adf7b12df25`
    - **Table 237. VREF buffer modes** (p.1114-1114) `id:9210fe143ecf`
  - **28.3 VREFBUF registers** (p.1115-1116) `id:632f2503665d`
    - **28.3.1 VREFBUF control and status register (VREFBUF_CSR)** (p.1115-1115) `id:99c5cb0f9fb0`
    - **28.3.2 VREFBUF calibration control register (VREFBUF_CCR)** (p.1116-1116) `id:c3f7ef9ed31d`
    - **28.3.3 VREFBUF register map** (p.1116-1116) `id:a3d0ec665a32`
      - **Table 238. VREFBUF register map and reset values** (p.1116-1116) `id:1a28293c50fa`
- **29 Comparator (COMP)** (p.1117-1132) `id:334591388825`
  - **29.1 Introduction** (p.1117-1117) `id:cf9bd2477ede`
  - **29.2 COMP main features** (p.1117-1117) `id:ebbb7c126827`
  - **29.3 COMP functional description** (p.1118-1123) `id:e2446a7f5b90`
    - **29.3.1 COMP block diagram** (p.1118-1119) `id:dfac09057350`
      - **Figure 221. Comparator functional block diagram** (p.1118-1118) `id:8868ab352ec3`
    - **29.3.2 COMP pins and internal signals** (p.1118-1119) `id:a7547fe472fd`
      - **Table 239. COMP input/output internal signals** (p.1119-1119) `id:dbd4441cd5e6`
      - **Table 240. COMP input/output pins** (p.1119-1119) `id:b09766caa068`
    - **29.3.3 COMP reset and clocks** (p.1120-1120) `id:6628b7a5a106`
    - **29.3.4 Comparator LOCK mechanism** (p.1120-1120) `id:f00d16780b2b`
    - **29.3.5 Window comparator** (p.1120-1120) `id:488c315a59b9`
    - **29.3.6 Hysteresis** (p.1120-1120) `id:d8d4ce7aa950`
      - **Figure 222. Comparator hysteresis** (p.1121-1121) `id:b31a6bd137e1`
    - **29.3.7 Comparator output blanking function** (p.1121-1121) `id:afcea6007b00`
      - **Figure 223. Comparator output blanking** (p.1121-1121) `id:c1152b7a461e`
    - **29.3.8 Comparator output on GPIOs** (p.1122-1122) `id:2c629102e3e2`
      - **Table 241. COMP1_OUT assignment to GPIOs** (p.1122-1122) `id:4d8e928c75a2`
      - **Table 242. COMP2_OUT assignment to GPIOs** (p.1122-1122) `id:4bab98567b31`
    - **29.3.9 Comparator output redirection** (p.1123-1123) `id:24c9b0bd1108`
      - **Figure 224. Output redirection** (p.1123-1123) `id:26597cbf979e`
    - **29.3.10 COMP power and speed modes** (p.1123-1123) `id:15f3f4a1c100`
  - **29.4 COMP low-power modes** (p.1124-1124) `id:a4bbe87e2270`
    - **Table 243. Comparator behavior in the low-power modes** (p.1124-1124) `id:4e688942e365`
  - **29.5 COMP interrupts** (p.1124-1124) `id:48023d6d496c`
    - **29.5.1 Interrupt through EXTI block** (p.1124-1124) `id:22ea678ee099`
      - **Table 244. Interrupt control bits** (p.1124-1124) `id:f25b1bd0b1e9`
    - **29.5.2 Interrupt through NVIC of the CPU** (p.1125-1125) `id:15dbcc9dbe4e`
      - **Table 245. Interrupt control bits** (p.1125-1125) `id:32fc32eb7772`
  - **29.6 SCALER function** (p.1125-1125) `id:fe86d55d6977`
    - **Figure 225. Scaler block diagram** (p.1125-1125) `id:f3be53c854e0`
  - **29.7 COMP registers** (p.1126-1132) `id:504f09c5df76`
    - **29.7.1 Comparator status register (COMP_SR)** (p.1126-1126) `id:98d69a8b7573`
    - **29.7.2 Comparator interrupt clear flag register (COMP_ICFR)** (p.1126-1126) `id:ef5fc0bb1096`
    - **29.7.3 Comparator option register (COMP_OR)** (p.1127-1128) `id:a81b793c5f5d`
    - **29.7.4 Comparator configuration register 1 (COMP_CFGR1)** (p.1127-1128) `id:25432832b605`
    - **29.7.5 Comparator configuration register 2 (COMP_CFGR2)** (p.1129-1131) `id:31a05c1ef47f`
    - **29.7.6 COMP register map** (p.1132-1132) `id:252b562b64c4`
      - **Table 246. COMP register map and reset values** (p.1132-1132) `id:e05a336737a0`
- **30 Operational amplifiers (OPAMP)** (p.1133-1150) `id:92364a707e4e`
  - **30.1 Introduction** (p.1133-1142) `id:fde3f62459f9`
  - **30.2 OPAMP main features** (p.1133-1142) `id:acccc0634aa5`
  - **30.3 OPAMP functional description** (p.1133-1142) `id:8b7b6b897453`
    - **30.3.1 OPAMP reset and clocks** (p.1133-1133) `id:d4af0c0df457`
    - **30.3.2 Initial configuration** (p.1134-1134) `id:8e19e4b01f74`
    - **30.3.3 Signal routing** (p.1134-1134) `id:0f76d9bab426`
      - **Table 247. Operational amplifier possible connections** (p.1134-1134) `id:d07fbe862f47`
    - **30.3.4 OPAMP modes** (p.1135-1140) `id:e17b55605108`
      - **Figure 226. Standalone mode: external gain setting mode** (p.1135-1135) `id:e8c36b5c887b`
      - **Figure 227. Follower configuration** (p.1136-1136) `id:c04416a54d14`
      - **Figure 228. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input not used** (p.1137-1137) `id:ebe334a62b81`
      - **Figure 229. PGA mode, internal gain setting (x2/x4/x8/x16), inverting input used for filtering** (p.1138-1138) `id:5e4fbc2d4c8d`
      - **Figure 230. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15)** (p.1139-1139) `id:c35c09d6ad13`
      - **Figure 231. Example configuration** (p.1139-1139) `id:47ed56c75faf`
      - **Figure 232. PGA mode, non-inverting gain setting (x2/x4/x8/x16) or inverting gain setting (x-1/x-3/x-7/x-15) with filtering** (p.1140-1140) `id:9e9d5c5ad174`
      - **Figure 233. Example configuration** (p.1140-1140) `id:2b367d35dcc6`
    - **30.3.5 Calibration** (p.1141-1142) `id:34f5eb827fc7`
      - **Table 248. Operating modes and calibration** (p.1141-1142) `id:9654d014146e`
  - **30.4 OPAMP low-power modes** (p.1143-1150) `id:5d376ae1c1f9`
    - **Table 249. Effect of low-power modes on the OPAMP** (p.1143-1144) `id:b20bb930c2ef`
  - **30.5 OPAMP PGA gain** (p.1143-1150) `id:29bed074317f`
  - **30.6 OPAMP registers** (p.1143-1150) `id:00b9b07caa76`
    - **30.6.1 OPAMP1 control/status register (OPAMP1_CSR)** (p.1143-1144) `id:6ecec10dec18`
    - **30.6.2 OPAMP1 trimming register in normal mode (OPAMP1_OTR)** (p.1145-1145) `id:1b1d9324222c`
    - **30.6.3 OPAMP1 trimming register in high-speed mode (OPAMP1_HSOTR)** (p.1146-1147) `id:2e10e4084e5a`
    - **30.6.4 OPAMP option register (OPAMP_OR)** (p.1146-1147) `id:8e54633742b3`
    - **30.6.5 OPAMP2 control/status register (OPAMP2_CSR)** (p.1146-1147) `id:684bb98c31d3`
    - **30.6.6 OPAMP2 trimming register in normal mode (OPAMP2_OTR)** (p.1148-1148) `id:a79cc4039086`
    - **30.6.7 OPAMP2 trimming register in high-speed mode (OPAMP2_HSOTR)** (p.1149-1149) `id:f48ffdb8036f`
    - **30.6.8 OPAMP register map** (p.1150-1150) `id:ce5b811361c5`
      - **Table 250. OPAMP register map and reset values** (p.1150-1150) `id:c76eed0bcc1f`
- **31 Digital filter for sigma delta modulators (DFSDM)** (p.1151-1209) `id:81345ee3bf9a`
  - **31.1 Introduction** (p.1151-1151) `id:e61a11c90e82`
  - **31.2 DFSDM main features** (p.1152-1152) `id:aa4284fc79ee`
  - **31.3 DFSDM implementation** (p.1153-1153) `id:0f7407c2c8c3`
    - **Table 251. DFSDM1 implementation** (p.1153-1153) `id:f64134534334`
  - **31.4 DFSDM functional description** (p.1154-1178) `id:6e2b458fac6a`
    - **31.4.1 DFSDM block diagram** (p.1154-1154) `id:2a0a773ae138`
      - **Figure 234. Single DFSDM block diagram** (p.1154-1154) `id:f5ee4c0e24de`
    - **31.4.2 DFSDM pins and internal signals** (p.1155-1155) `id:3231cf631f1a`
      - **Table 252. DFSDM external pins** (p.1155-1155) `id:51d320d7d768`
      - **Table 253. DFSDM internal signals** (p.1155-1155) `id:46166b271c13`
      - **Table 254. DFSDM triggers connection** (p.1155-1155) `id:df89b2559624`
      - **Table 255. DFSDM break connection** (p.1156-1156) `id:892dbd13f4bf`
    - **31.4.3 DFSDM reset and clocks** (p.1156-1156) `id:19f279a10a37`
    - **31.4.4 Serial channel transceivers** (p.1157-1166) `id:bbc3289bd4fe`
      - **Figure 235. Input channel pins redirection** (p.1158-1160) `id:e9702964c131`
      - **Figure 236. Channel transceiver timing diagrams** (p.1161-1161) `id:99e6b9719f4b`
      - **Figure 237. Clock absence timing diagram for SPI** (p.1162-1162) `id:02940b76cb6a`
      - **Figure 238. Clock absence timing diagram for Manchester coding** (p.1163-1164) `id:7ef28d6b0da3`
      - **Figure 239. First conversion for Manchester coding (Manchester synchronization)** (p.1165-1166) `id:e105a0cc453a`
    - **31.4.5 Configuring the input serial interface** (p.1167-1168) `id:1f0c8bb449cf`
    - **31.4.6 Parallel data inputs** (p.1167-1168) `id:538bb99278d4`
      - **Figure 240. DFSDM_CHyDATINR registers operation modes and assignment** (p.1169-1169) `id:c1c0d1c59c55`
    - **31.4.7 Channel selection** (p.1169-1169) `id:29ce0dac8864`
    - **31.4.8 Digital filter configuration** (p.1170-1170) `id:a5692e819bc7`
      - **Figure 241. Example: Sinc3 filter response** (p.1171-1171) `id:b0c26cb8ecee`
      - **Table 256. Filter maximum output resolution (peak data values from filter output) for some FOSR values** (p.1171-1171) `id:41609ba883df`
    - **31.4.9 Integrator unit** (p.1171-1171) `id:a66d92407af3`
      - **Table 257. Integrator maximum output resolution (peak data values from integrator output) for some IOSR values and FOSR = 256 and Sinc3 filter type (largest data)** (p.1172-1173) `id:8981da554304`
    - **31.4.10 Analog watchdog** (p.1172-1173) `id:1db95ae4d0f0`
    - **31.4.11 Short-circuit detector** (p.1174-1174) `id:1577ee41563b`
    - **31.4.12 Extreme detector** (p.1175-1175) `id:a0c71aad0144`
    - **31.4.13 Data unit block** (p.1175-1175) `id:708f7584e4e5`
    - **31.4.14 Signed data format** (p.1176-1176) `id:14fd65ac1f76`
    - **31.4.15 Launching conversions** (p.1177-1177) `id:37710b5031a4`
    - **31.4.16 Continuous and fast continuous modes** (p.1177-1177) `id:3f6d2626b6f0`
    - **31.4.17 Request precedence** (p.1178-1178) `id:ce7a6205bc0a`
    - **31.4.18 Power optimization in run mode** (p.1179-1179) `id:5ad613bc27d2`
  - **31.5 DFSDM interrupts** (p.1179-1180) `id:c262aa676cad`
    - **Table 258. DFSDM interrupt requests** (p.1180-1180) `id:3bdce1d1928f`
  - **31.6 DFSDM DMA transfer** (p.1181-1185) `id:c7986f94a207`
  - **31.7 DFSDM channel y registers (y=0..7)** (p.1181-1185) `id:efb712b3c7bc`
    - **31.7.1 DFSDM channel y configuration register (DFSDM_CHyCFGR1)** (p.1181-1182) `id:c683a662edbd`
    - **31.7.2 DFSDM channel y configuration register (DFSDM_CHyCFGR2)** (p.1183-1183) `id:e29ede619508`
    - **31.7.3 DFSDM channel y analog watchdog and short-circuit detector register (DFSDM_CHyAWSCDR)** (p.1184-1184) `id:330052126450`
    - **31.7.4 DFSDM channel y watchdog filter data register (DFSDM_CHyWDATR)** (p.1185-1185) `id:2e1b68e5c373`
    - **31.7.5 DFSDM channel y data input register (DFSDM_CHyDATINR)** (p.1185-1185) `id:387afa1d868f`
  - **31.8 DFSDM filter x module registers (x=0..3)** (p.1186-1209) `id:f2fc966f60de`
    - **31.8.1 DFSDM filter x control register 1 (DFSDM_FLTxCR1)** (p.1186-1188) `id:297c999e2c69`
    - **31.8.2 DFSDM filter x control register 2 (DFSDM_FLTxCR2)** (p.1189-1189) `id:c7c4ff658bdd`
    - **31.8.3 DFSDM filter x interrupt and status register (DFSDM_FLTxISR)** (p.1190-1191) `id:6109db2320cc`
    - **31.8.4 DFSDM filter x interrupt flag clear register (DFSDM_FLTxICR)** (p.1192-1192) `id:92d3b6343230`
    - **31.8.5 DFSDM filter x injected channel group selection register (DFSDM_FLTxJCHGR)** (p.1193-1193) `id:db1ec5885c95`
    - **31.8.6 DFSDM filter x control register (DFSDM_FLTxFCR)** (p.1193-1193) `id:d697e3fce694`
    - **31.8.7 DFSDM filter x data register for injected group (DFSDM_FLTxJDATAR)** (p.1194-1194) `id:31f99526d7d0`
    - **31.8.8 DFSDM filter x data register for the regular channel (DFSDM_FLTxRDATAR)** (p.1195-1195) `id:bc57f4975e11`
    - **31.8.9 DFSDM filter x analog watchdog high threshold register (DFSDM_FLTxAWHTR)** (p.1196-1196) `id:da18467fb6a5`
    - **31.8.10 DFSDM filter x analog watchdog low threshold register (DFSDM_FLTxAWLTR)** (p.1196-1196) `id:de1fc082f418`
    - **31.8.11 DFSDM filter x analog watchdog status register (DFSDM_FLTxAWSR)** (p.1197-1197) `id:0b9db5aff181`
    - **31.8.12 DFSDM filter x analog watchdog clear flag register (DFSDM_FLTxAWCFR)** (p.1198-1198) `id:75a6ea30e71b`
    - **31.8.13 DFSDM filter x extremes detector maximum register (DFSDM_FLTxEXMAX)** (p.1198-1198) `id:bbec0a7ad084`
    - **31.8.14 DFSDM filter x extremes detector minimum register (DFSDM_FLTxEXMIN)** (p.1199-1199) `id:52953e71f76c`
    - **31.8.15 DFSDM filter x conversion timer register (DFSDM_FLTxCNVTIMR)** (p.1199-1199) `id:1945e1fe680c`
    - **31.8.16 DFSDM register map** (p.1200-1209) `id:c6ea3de05613`
      - **Table 259. DFSDM register map and reset values** (p.1200-1209) `id:787be97437c5`
- **32 Digital camera interface (DCMI)** (p.1210-1232) `id:668de4e9fe45`
  - **32.1 Introduction** (p.1210-1220) `id:d4c85c4e3861`
  - **32.2 DCMI main features** (p.1210-1220) `id:fb80995a280b`
  - **32.3 DCMI functional description** (p.1210-1220) `id:491156d86c8b`
    - **32.3.1 DCMI block diagram** (p.1211-1211) `id:5fd575dd575c`
      - **Figure 242. DCMI block diagram** (p.1211-1211) `id:2ef2409ed1b2`
    - **32.3.2 DCMI pins and internal signals** (p.1211-1211) `id:e5e49be8e569`
      - **Table 260. DCMI input/output pins** (p.1211-1211) `id:02a1242bd068`
      - **Table 261. DCMI internal input/output signals** (p.1211-1211) `id:d1505f771c2d`
    - **32.3.3 DCMI clocks** (p.1212-1213) `id:83b345843ae3`
    - **32.3.4 DCMI DMA interface** (p.1212-1213) `id:a3ec82ba2a5a`
    - **32.3.5 DCMI physical interface** (p.1212-1213) `id:0c1fe43dca78`
      - **Figure 243. DCMI signal waveforms** (p.1212-1212) `id:21fd3db9a843`
      - **Table 262. Positioning of captured data bytes in 32-bit words (8-bit width)** (p.1213-1213) `id:7ffc53cdcc81`
      - **Table 263. Positioning of captured data bytes in 32-bit words (10-bit width)** (p.1213-1213) `id:e2efc98758a4`
      - **Table 264. Positioning of captured data bytes in 32-bit words (12-bit width)** (p.1213-1213) `id:8a3b38a728a5`
      - **Table 265. Positioning of captured data bytes in 32-bit words (14-bit width)** (p.1214-1215) `id:1570acbaf1a8`
    - **32.3.6 DCMI synchronization** (p.1214-1215) `id:efe11a9a22d0`
      - **Figure 244. Timing diagram** (p.1214-1215) `id:ab2c86e42482`
    - **32.3.7 DCMI capture modes** (p.1216-1216) `id:03b92b9562ed`
      - **Figure 245. Frame capture waveforms in snapshot mode** (p.1216-1216) `id:71a5f9bf824d`
      - **Figure 246. Frame capture waveforms in continuous grab mode** (p.1217-1217) `id:176a317b6a67`
    - **32.3.8 DCMI crop feature** (p.1217-1217) `id:bc5410794115`
      - **Figure 247. Coordinates and size of the window after cropping** (p.1217-1217) `id:587ff8baf774`
      - **Figure 248. Data capture waveforms** (p.1218-1218) `id:f4900cfb23d2`
    - **32.3.9 DCMI JPEG format** (p.1218-1218) `id:f234d24ef6c8`
    - **32.3.10 DCMI FIFO** (p.1218-1218) `id:fa170b1131bd`
    - **32.3.11 DCMI data format description** (p.1219-1220) `id:a0eaf35a9491`
      - **Figure 249. Pixel raster scan order** (p.1219-1219) `id:cc058f2c54ea`
      - **Table 266. Data storage in monochrome progressive video format** (p.1219-1219) `id:e19198d95498`
      - **Table 267. Data storage in RGB progressive video format** (p.1220-1220) `id:ce127eb6bec3`
      - **Table 268. Data storage in YCbCr progressive video format** (p.1220-1220) `id:520380b8ce17`
      - **Table 269. Data storage in YCbCr progressive video format - Y extraction mode** (p.1221-1221) `id:4cc3132045cf`
  - **32.4 DCMI interrupts** (p.1221-1221) `id:095d71bfe70c`
    - **Table 270. DCMI interrupts** (p.1221-1221) `id:38587eba0a15`
  - **32.5 DCMI registers** (p.1222-1232) `id:363c12b8008c`
    - **32.5.1 DCMI control register (DCMI_CR)** (p.1222-1223) `id:1aa78c247fdd`
    - **32.5.2 DCMI status register (DCMI_SR)** (p.1224-1224) `id:077ebf25a9f3`
    - **32.5.3 DCMI raw interrupt status register (DCMI_RIS)** (p.1225-1225) `id:ef4fc9668278`
    - **32.5.4 DCMI interrupt enable register (DCMI_IER)** (p.1226-1226) `id:e3c4ced2603f`
    - **32.5.5 DCMI masked interrupt status register (DCMI_MIS)** (p.1227-1227) `id:6f303632f5c0`
    - **32.5.6 DCMI interrupt clear register (DCMI_ICR)** (p.1228-1228) `id:d0da1c8723b3`
    - **32.5.7 DCMI embedded synchronization code register (DCMI_ESCR)** (p.1228-1228) `id:ca11a508d46b`
    - **32.5.8 DCMI embedded synchronization unmask register (DCMI_ESUR)** (p.1229-1229) `id:f7cf870bb2c9`
    - **32.5.9 DCMI crop window start (DCMI_CWSTRT)** (p.1230-1230) `id:b88b0f8ce6e5`
    - **32.5.10 DCMI crop window size (DCMI_CWSIZE)** (p.1230-1230) `id:c79bcd74acb0`
    - **32.5.11 DCMI data register (DCMI_DR)** (p.1231-1232) `id:dcc75a5d81ab`
    - **32.5.12 DCMI register map** (p.1231-1232) `id:a6b8b4a0467f`
      - **Table 271. DCMI register map and reset values** (p.1231-1232) `id:ad921c3c70cc`
- **33 LCD-TFT display controller (LTDC)** (p.1233-1263) `id:4a4af69b406f`
  - **33.1 Introduction** (p.1233-1233) `id:00111bf9312d`
  - **33.2 LTDC main features** (p.1233-1233) `id:15fc69f397c9`
  - **33.3 LTDC functional description** (p.1234-1236) `id:4cb07146ad01`
    - **33.3.1 LTDC block diagram** (p.1234-1234) `id:dd4c1fdce80e`
      - **Figure 250. LTDC block diagram** (p.1234-1234) `id:bd93e4647107`
    - **33.3.2 LTDC pins and internal signals** (p.1234-1234) `id:1c3e8d5bbc7b`
      - **Table 272. LTDC external pins** (p.1234-1234) `id:8b84390d6134`
      - **Table 273. LTDC internal signals** (p.1235-1235) `id:26a62e3ffaf1`
    - **33.3.3 LTDC reset and clocks** (p.1235-1236) `id:5f7ec676e5a2`
      - **Table 274. Clock domain for each register** (p.1235-1235) `id:13a65f2f67a2`
      - **Table 275. LTDC register access and update durations** (p.1236-1236) `id:855c53243764`
  - **33.4 LTDC programmable parameters** (p.1237-1242) `id:96a16d0eb8da`
    - **33.4.1 LTDC global configuration parameters** (p.1237-1238) `id:afc61b084a5e`
      - **Figure 251. LTDC synchronous timings** (p.1237-1238) `id:002ea3839932`
    - **33.4.2 Layer programmable parameters** (p.1239-1242) `id:764955b5c49b`
      - **Figure 252. Layer window programmable parameters** (p.1240-1241) `id:d22eb4012faa`
      - **Table 276. Pixel data mapping versus color format** (p.1240-1241) `id:a45cb5756f08`
      - **Figure 253. Blending two layers with background** (p.1242-1242) `id:72f0dc6b8406`
  - **33.5 LTDC interrupts** (p.1243-1243) `id:62a931e109bb`
    - **Figure 254. Interrupt events** (p.1244-1244) `id:8b141a2721e6`
    - **Table 277. LTDC interrupt requests** (p.1244-1244) `id:638e522304ee`
  - **33.6 LTDC programming procedure** (p.1244-1244) `id:25bd50e22305`
  - **33.7 LTDC registers** (p.1245-1263) `id:db4c9bb6fdbf`
    - **33.7.1 LTDC synchronization size configuration register (LTDC_SSCR)** (p.1245-1245) `id:9cfd09eef43f`
    - **33.7.2 LTDC back porch configuration register (LTDC_BPCR)** (p.1245-1245) `id:118096d4dd3d`
    - **33.7.3 LTDC active width configuration register (LTDC_AWCR)** (p.1246-1246) `id:ec3f80a3b1b2`
    - **33.7.4 LTDC total width configuration register (LTDC_TWCR)** (p.1247-1248) `id:ff98af18474a`
    - **33.7.5 LTDC global control register (LTDC_GCR)** (p.1247-1248) `id:08fdf4dc98d1`
    - **33.7.6 LTDC shadow reload configuration register (LTDC_SRCR)** (p.1249-1249) `id:b3d26e2849df`
    - **33.7.7 LTDC background color configuration register (LTDC_BCCR)** (p.1249-1249) `id:f82cb716b9d7`
    - **33.7.8 LTDC interrupt enable register (LTDC_IER)** (p.1250-1250) `id:8ba9a9867b2c`
    - **33.7.9 LTDC interrupt status register (LTDC_ISR)** (p.1251-1251) `id:01ab3d5fe15a`
    - **33.7.10 LTDC interrupt clear register (LTDC_ICR)** (p.1251-1251) `id:a3c8f64d5944`
    - **33.7.11 LTDC line interrupt position configuration register (LTDC_LIPCR)** (p.1252-1252) `id:2aa4c88ed454`
    - **33.7.12 LTDC current position status register (LTDC_CPSR)** (p.1252-1252) `id:e816e228c16e`
    - **33.7.13 LTDC current display status register (LTDC_CDSR)** (p.1253-1253) `id:283d62e22cbb`
    - **33.7.14 LTDC layer x control register (LTDC_LxCR)** (p.1253-1253) `id:1752e11f2205`
    - **33.7.15 LTDC layer x window horizontal position configuration register (LTDC_LxWHPCR)** (p.1254-1254) `id:64b4d08cbf74`
    - **33.7.16 LTDC layer x window vertical position configuration register (LTDC_LxWVPCR)** (p.1255-1255) `id:cbdc423e0200`
    - **33.7.17 LTDC layer x color keying configuration register (LTDC_LxCKCR)** (p.1256-1256) `id:8bb3f64b5e1c`
    - **33.7.18 LTDC layer x pixel format configuration register (LTDC_LxPFCR)** (p.1256-1256) `id:187464950f16`
    - **33.7.19 LTDC layer x constant alpha configuration register (LTDC_LxCACR)** (p.1257-1257) `id:fec9d6a63dbc`
    - **33.7.20 LTDC layer x default color configuration register (LTDC_LxDCCR)** (p.1257-1257) `id:07514e1ca00e`
    - **33.7.21 LTDC layer x blending factors configuration register (LTDC_LxBFCR)** (p.1258-1258) `id:db2ce7ee67b8`
    - **33.7.22 LTDC layer x color frame buffer address register (LTDC_LxCFBAR)** (p.1259-1259) `id:f84909dd81ea`
    - **33.7.23 LTDC layer x color frame buffer length register (LTDC_LxCFBLR)** (p.1259-1259) `id:6a03871174b3`
    - **33.7.24 LTDC layer x color frame buffer line number register (LTDC_LxCFBLNR)** (p.1260-1260) `id:a6799030a7fc`
    - **33.7.25 LTDC layer x CLUT write register (LTDC_LxCLUTWR)** (p.1260-1260) `id:488681762845`
    - **33.7.26 LTDC register map** (p.1261-1263) `id:28c68518f129`
      - **Table 278. LTDC register map and reset values** (p.1261-1263) `id:13e4a710cb1b`
- **34 DSI Host (DSI)** (p.1264-1380) `id:a0a27b267f40`
  - **34.1 Introduction** (p.1264-1264) `id:4d41cb408b90`
  - **34.2 Standard and references** (p.1264-1264) `id:5d70be116ca5`
  - **34.3 DSI Host main features** (p.1265-1265) `id:7340dba30f60`
  - **34.4 DSI Host functional description** (p.1266-1269) `id:435343e5e3a4`
    - **34.4.1 General description** (p.1266-1266) `id:54260cc0cdf5`
      - **Figure 255. DSI block diagram** (p.1266-1266) `id:b2f23a2638aa`
    - **34.4.2 DSI Host pins and internal signals** (p.1266-1266) `id:a9048a0623a6`
      - **Table 279. DSI pins** (p.1266-1266) `id:5556b5c56493`
      - **Table 280. DSI internal input/output signals** (p.1267-1267) `id:cfcede452101`
    - **34.4.3 Supported resolutions and frame rates** (p.1267-1269) `id:5c473dffa7d4`
    - **34.4.4 System level architecture** (p.1267-1269) `id:d3a08ceb346a`
      - **Figure 256. DSI Host architecture** (p.1268-1269) `id:38bebde63ca5`
  - **34.5 Functional description: video mode on LTDC interface** (p.1270-1274) `id:0767eb374c8c`
    - **Table 281. Location of color components in the LTDC interface** (p.1270-1270) `id:3d69f4508017`
    - **Table 282. Multiplicity of the payload size in pixels for each data type** (p.1271-1272) `id:889425b62b8a`
    - **34.5.1 Video transmission mode** (p.1271-1272) `id:e88eb7e35ac5`
    - **34.5.2 Updating the LTDC interface configuration in video mode** (p.1273-1274) `id:f3689a296c49`
      - **Figure 257. Flow to update the LTDC interface configuration using shadow registers** (p.1273-1273) `id:33d09761af9f`
      - **Figure 258. Immediate update procedure** (p.1274-1274) `id:1f873d799a57`
      - **Figure 259. Configuration update during the transmission of a frame** (p.1274-1274) `id:1c5ca1c8d172`
  - **34.6 Functional description: adapted command mode on LTDC interface** (p.1275-1278) `id:9f32a97fea23`
    - **Figure 260. Adapted command mode usage flow** (p.1276-1278) `id:a36c9f3aeae0`
  - **34.7 Functional description: APB slave generic interface** (p.1279-1282) `id:562cd6a6b50c`
    - **34.7.1 Packet transmission using the generic interface** (p.1279-1282) `id:63651c241ea0`
      - **Figure 261. 24 bpp APB pixel to byte organization** (p.1280-1280) `id:af2467313994`
      - **Figure 262. 18 bpp APB pixel to byte organization** (p.1281-1281) `id:475e855ce6be`
      - **Figure 263. 16 bpp APB pixel to byte organization** (p.1281-1281) `id:b54836081631`
      - **Figure 264. 12 bpp APB pixel to byte organization** (p.1282-1282) `id:898c3fc5fdf3`
      - **Figure 265. 8 bpp APB pixel to byte organization** (p.1282-1282) `id:b76c186a6e59`
  - **34.8 Functional description: timeout counters** (p.1283-1288) `id:e6e002ed21c2`
    - **34.8.1 Contention error detection timeout counters** (p.1283-1283) `id:cca96c300b74`
      - **Table 283. Contention detection timeout counters configuration** (p.1283-1283) `id:132d36cc5ce9`
    - **34.8.2 Peripheral response timeout counters** (p.1284-1288) `id:3f93fa459aaf`
      - **Table 284. List of events of different categories of the PRESP_TO counter** (p.1284-1284) `id:fe15870986e7`
      - **Figure 266. Timing of PRESP_TO after a bus-turn-around** (p.1285-1285) `id:55626894d64f`
      - **Figure 267. Timing of PRESP_TO after a read request (HS or LP)** (p.1286-1286) `id:6ab240fefafd`
      - **Figure 268. Timing of PRESP_TO after a write request (HS or LP)** (p.1287-1287) `id:62c40ad1135a`
      - **Table 285. PRESP_TO counter configuration** (p.1287-1287) `id:59f4021d5af3`
      - **Figure 269. Effect of prep mode at 1** (p.1288-1288) `id:9cc4e650d76d`
  - **34.9 Functional description: transmission of commands** (p.1289-1297) `id:193343dc6b86`
    - **34.9.1 Transmission of commands in video mode** (p.1289-1290) `id:2e2abac517f7`
      - **Figure 270. Command transmission periods within the image area** (p.1289-1289) `id:c402e9ffac54`
      - **Figure 271. Transmission of commands on the last line of a frame** (p.1290-1290) `id:afd045211308`
    - **34.9.2 Transmission of commands in low-power mode** (p.1291-1294) `id:0a0ab6d11d4c`
      - **Figure 272. LPSIZE for non-burst with sync pulses** (p.1291-1292) `id:8f5f23ff47d9`
      - **Figure 273. LPSIZE for burst or non-burst with sync events** (p.1291-1292) `id:a7ee9216c01f`
      - **Figure 274. VLPSIZE for non-burst with sync pulses** (p.1293-1294) `id:92628bc14302`
      - **Figure 275. VLPSIZE for non-burst with sync events** (p.1293-1294) `id:d7de6922f74d`
      - **Figure 276. VLPSIZE for burst mode** (p.1293-1294) `id:a6188d2925aa`
      - **Figure 277. Location of LPSIZE and VLPSIZE in the image area** (p.1295-1295) `id:360e0faa6891`
    - **34.9.3 Transmission of commands in high-speed** (p.1295-1295) `id:926b0911c665`
    - **34.9.4 Read command transmission** (p.1295-1295) `id:33d480519603`
    - **34.9.5 Clock lane in low-power mode** (p.1296-1297) `id:32f508845ca1`
      - **Figure 278. Clock lane and data lane in HS** (p.1296-1296) `id:05b7e34c24f5`
      - **Figure 279. Clock lane in HS and data lanes in LP** (p.1297-1297) `id:308d28872065`
      - **Figure 280. Clock lane and data lane in LP** (p.1297-1297) `id:28b53982c494`
  - **34.10 Functional description: virtual channels** (p.1298-1298) `id:56c2397cf68d`
    - **Figure 281. Command transmission by the generic interface** (p.1298-1298) `id:69ab29ef1983`
  - **34.11 Functional description: video mode pattern generator** (p.1299-1302) `id:5e26da585ee0`
    - **Table 286. Frame requirement configuration registers** (p.1299-1300) `id:05f05533d745`
    - **34.11.1 Color bar pattern** (p.1299-1300) `id:8148f014a706`
      - **Figure 282. Vertical color bar mode** (p.1300-1300) `id:861deb9b5321`
      - **Figure 283. Horizontal color bar mode** (p.1300-1300) `id:ccc3e5ec4466`
    - **34.11.2 Color coding** (p.1301-1301) `id:adeca5a7d785`
      - **Table 287. RGB components** (p.1301-1301) `id:8f99df81be3b`
    - **34.11.3 BER testing pattern** (p.1301-1301) `id:0a7065a4ad5b`
      - **Figure 284. RGB888 BER testing pattern** (p.1301-1301) `id:cb7192ef5bc0`
    - **34.11.4 Video mode pattern generator resolution** (p.1302-1302) `id:cd274e12a1f5`
      - **Figure 285. Vertical pattern (103x15)** (p.1302-1302) `id:fe7c4922fc14`
      - **Figure 286. Horizontal pattern (103x15)** (p.1302-1302) `id:66722e56a1a2`
  - **34.12 Functional description: D-PHY management** (p.1303-1306) `id:a27497420c62`
    - **34.12.1 D-PHY configuration** (p.1303-1304) `id:c2a5874bdc75`
      - **Table 288. Slew-rate and delay tuning** (p.1303-1303) `id:fe5ec3f76c3c`
      - **Table 289. Custom lane configuration** (p.1304-1304) `id:222d611f5b42`
      - **Table 290. Custom timing parameters** (p.1304-1304) `id:b419219e3121`
    - **34.12.2 D-PHY HS2LP and LP2HS durations** (p.1305-1305) `id:960bb7dd16e6`
      - **Table 291. HS2LP and LP2HS values** (p.1305-1305) `id:0ee213684921`
    - **34.12.3 Special D-PHY operations** (p.1305-1305) `id:64d479a44b2f`
    - **34.12.4 Special low-power D-PHY functions** (p.1305-1305) `id:1793c5a4c987`
    - **34.12.5 DSI PLL control** (p.1306-1306) `id:eff346d57ab5`
      - **Figure 287. PLL block diagram** (p.1306-1306) `id:4266a46fca8a`
    - **34.12.6 Regulator control** (p.1307-1307) `id:76a57abc6ba5`
  - **34.13 Functional description: interrupts and errors** (p.1307-1314) `id:e6979d1b3daf`
    - **34.13.1 DSI Wrapper interrupts** (p.1307-1307) `id:908551e8c03c`
      - **Table 292. DSI Wrapper interrupt requests** (p.1308-1308) `id:bf61a74bec89`
    - **34.13.2 DSI Host interrupts and errors** (p.1308-1314) `id:a5265c6fe5a5`
      - **Figure 288. Error sources** (p.1309-1314) `id:cc8336d32b2e`
      - **Table 293. Error causes and recovery** (p.1309-1314) `id:e9550f615167`
  - **34.14 Programing procedure** (p.1315-1325) `id:ccbb37a8d56e`
    - **34.14.1 Programing procedure overview** (p.1315-1315) `id:c0d433128596`
    - **34.14.2 Configuring the D-PHY parameters** (p.1315-1315) `id:3ca7ac43e3b8`
    - **34.14.3 Configuring the DSI Host timing** (p.1316-1316) `id:58f69617be38`
    - **34.14.4 Configuring flow control and DBI interface** (p.1317-1317) `id:84e02f77cb1e`
    - **34.14.5 Configuring the DSI Host LTDC interface** (p.1317-1317) `id:f839b631931b`
    - **34.14.6 Configuring the video mode** (p.1318-1321) `id:49c21197e592`
      - **Figure 289. Video packet transmission configuration flow diagram** (p.1320-1321) `id:d05d96ca1020`
    - **34.14.7 Configuring the adapted command mode** (p.1322-1322) `id:ec53964a0219`
    - **34.14.8 Configuring the video mode pattern generator** (p.1322-1322) `id:3c06f513b5b1`
      - **Figure 290. Programming sequence to send a test pattern** (p.1322-1322) `id:c069edf0429e`
      - **Figure 291. Frame configuration registers** (p.1323-1325) `id:6fdb87e3bbe9`
    - **34.14.9 Managing ULPM** (p.1323-1325) `id:10de77c2c770`
  - **34.15 DSI Host registers** (p.1326-1363) `id:e7f212b04418`
    - **34.15.1 DSI Host version register (DSI_VR)** (p.1326-1326) `id:89f092bd39d8`
    - **34.15.2 DSI Host control register (DSI_CR)** (p.1326-1326) `id:240ce9c6321f`
    - **34.15.3 DSI Host clock control register (DSI_CCR)** (p.1326-1326) `id:d5c19ac8cc96`
    - **34.15.4 DSI Host LTDC VCID register (DSI_LVCIDR)** (p.1327-1327) `id:f36ca45cd81d`
    - **34.15.5 DSI Host LTDC color coding register (DSI_LCOLCR)** (p.1327-1327) `id:39bb6229aa91`
    - **34.15.6 DSI Host LTDC polarity configuration register (DSI_LPCR)** (p.1328-1328) `id:6af032b36eea`
    - **34.15.7 DSI Host low-power mode configuration register (DSI_LPMCR)** (p.1328-1328) `id:cbbd8bf876e4`
    - **34.15.8 DSI Host protocol configuration register (DSI_PCR)** (p.1329-1329) `id:394180411fb6`
    - **34.15.9 DSI Host generic VCID register (DSI_GVCIDR)** (p.1330-1331) `id:eb571a7fa53e`
    - **34.15.10 DSI Host mode configuration register (DSI_MCR)** (p.1330-1331) `id:697503645ed1`
    - **34.15.11 DSI Host video mode configuration register (DSI_VMCR)** (p.1330-1331) `id:f6cbf7ea8e2c`
    - **34.15.12 DSI Host video packet configuration register (DSI_VPCR)** (p.1332-1332) `id:f3b0edfc4eea`
    - **34.15.13 DSI Host video chunks configuration register (DSI_VCCR)** (p.1332-1332) `id:2f23a5d2cae1`
    - **34.15.14 DSI Host video null packet configuration register (DSI_VNPCR)** (p.1333-1333) `id:7ec2f8c5da0b`
    - **34.15.15 DSI Host video HSA configuration register (DSI_VHSACR)** (p.1333-1333) `id:5022bef5148c`
    - **34.15.16 DSI Host video HBP configuration register (DSI_VHBPCR)** (p.1334-1334) `id:509755385417`
    - **34.15.17 DSI Host video line configuration register (DSI_VLCR)** (p.1334-1334) `id:951341c2fe27`
    - **34.15.18 DSI Host video VSA configuration register (DSI_VVSACR)** (p.1334-1334) `id:6e3553b4d8d9`
    - **34.15.19 DSI Host video VBP configuration register (DSI_VVBPCR)** (p.1335-1335) `id:344608dd27b2`
    - **34.15.20 DSI Host video VFP configuration register (DSI_VVFPCR)** (p.1335-1335) `id:7fd85d59c6f2`
    - **34.15.21 DSI Host video VA configuration register (DSI_VVACR)** (p.1335-1335) `id:d060ae966fa8`
    - **34.15.22 DSI Host LTDC command configuration register (DSI_LCCR)** (p.1336-1337) `id:d36eb27dc933`
    - **34.15.23 DSI Host command mode configuration register (DSI_CMCR)** (p.1336-1337) `id:ad60433a803b`
    - **34.15.24 DSI Host generic header configuration register (DSI_GHCR)** (p.1338-1338) `id:cc1afcd1931d`
    - **34.15.25 DSI Host generic payload data register (DSI_GPDR)** (p.1339-1339) `id:bfa5ba444bb0`
    - **34.15.26 DSI Host generic packet status register (DSI_GPSR)** (p.1339-1339) `id:e178b9848f70`
    - **34.15.27 DSI Host timeout counter configuration register 0 (DSI_TCCR0)** (p.1340-1340) `id:c36c0245a216`
    - **34.15.28 DSI Host timeout counter configuration register 1 (DSI_TCCR1)** (p.1341-1341) `id:4fc23ab618a0`
    - **34.15.29 DSI Host timeout counter configuration register 2 (DSI_TCCR2)** (p.1341-1341) `id:38a4f763257d`
    - **34.15.30 DSI Host timeout counter configuration register 3 (DSI_TCCR3)** (p.1341-1341) `id:cd749e38d168`
    - **34.15.31 DSI Host timeout counter configuration register 4 (DSI_TCCR4)** (p.1342-1342) `id:cea0b81c73b5`
    - **34.15.32 DSI Host timeout counter configuration register 5 (DSI_TCCR5)** (p.1342-1342) `id:0fb9c3592b2d`
    - **34.15.33 DSI Host clock lane configuration register (DSI_CLCR)** (p.1343-1343) `id:e5204d92a14c`
    - **34.15.34 DSI Host clock lane timer configuration register (DSI_CLTCR)** (p.1343-1343) `id:abf93ceb5267`
    - **34.15.35 DSI Host data lane timer configuration register (DSI_DLTCR)** (p.1344-1344) `id:242d1a7923e6`
    - **34.15.36 DSI Host PHY control register (DSI_PCTLR)** (p.1344-1344) `id:be018fc75386`
    - **34.15.37 DSI Host PHY configuration register (DSI_PCONFR)** (p.1345-1345) `id:ebbbce652e8e`
    - **34.15.38 DSI Host PHY ULPS control register (DSI_PUCR)** (p.1345-1345) `id:937693613e64`
    - **34.15.39 DSI Host PHY TX triggers configuration register (DSI_PTTCR)** (p.1346-1346) `id:5060932d501a`
    - **34.15.40 DSI Host PHY status register (DSI_PSR)** (p.1346-1346) `id:0ba78199a2c0`
    - **34.15.41 DSI Host interrupt and status register 0 (DSI_ISR0)** (p.1347-1348) `id:50529c792176`
    - **34.15.42 DSI Host interrupt and status register 1 (DSI_ISR1)** (p.1349-1349) `id:8bd285be6461`
    - **34.15.43 DSI Host interrupt enable register 0 (DSI_IER0)** (p.1350-1351) `id:4dbf8eec367c`
    - **34.15.44 DSI Host interrupt enable register 1 (DSI_IER1)** (p.1352-1353) `id:43d4a5821708`
    - **34.15.45 DSI Host force interrupt register 0 (DSI_FIR0)** (p.1354-1354) `id:ad916c349859`
    - **34.15.46 DSI Host force interrupt register 1 (DSI_FIR1)** (p.1355-1355) `id:b65a3a698c12`
    - **34.15.47 DSI Host video shadow control register (DSI_VSCR)** (p.1356-1356) `id:352872fedef4`
    - **34.15.48 DSI Host LTDC current VCID register (DSI_LCVCIDR)** (p.1357-1357) `id:7ee6bec28538`
    - **34.15.49 DSI Host LTDC current color coding register (DSI_LCCCR)** (p.1357-1357) `id:f98444b6b3e6`
    - **34.15.50 DSI Host low-power mode current configuration register (DSI_LPMCCR)** (p.1358-1358) `id:8e016af62340`
    - **34.15.51 DSI Host video mode current configuration register (DSI_VMCCR)** (p.1358-1358) `id:8ea70cfb9f09`
    - **34.15.52 DSI Host video packet current configuration register (DSI_VPCCR)** (p.1359-1359) `id:74c019d200ca`
    - **34.15.53 DSI Host video chunks current configuration register (DSI_VCCCR)** (p.1360-1360) `id:f042841a171c`
    - **34.15.54 DSI Host video null packet current configuration register (DSI_VNPCCR)** (p.1360-1360) `id:7f075d599758`
    - **34.15.55 DSI Host video HSA current configuration register (DSI_VHSACCR)** (p.1361-1361) `id:f3776200f872`
    - **34.15.56 DSI Host video HBP current configuration register (DSI_VHBPCCR)** (p.1361-1361) `id:2bdea4d61a69`
    - **34.15.57 DSI Host video line current configuration register (DSI_VLCCR)** (p.1361-1361) `id:27e92ca08b36`
    - **34.15.58 DSI Host video VSA current configuration register (DSI_VVSACCR)** (p.1362-1362) `id:f93d723a853e`
    - **34.15.59 DSI Host video VBP current configuration register (DSI_VVBPCCR)** (p.1362-1362) `id:641eac4c2ce1`
    - **34.15.60 DSI Host video VFP current configuration register (DSI_VVFPCCR)** (p.1363-1363) `id:26b8e48a625f`
    - **34.15.61 DSI Host video VA current configuration register (DSI_VVACCR)** (p.1363-1363) `id:506fd9019b41`
  - **34.16 DSI Wrapper registers** (p.1364-1380) `id:52f02e168166`
    - **34.16.1 DSI Wrapper configuration register (DSI_WCFGR)** (p.1364-1364) `id:4551e2e91554`
    - **34.16.2 DSI Wrapper control register (DSI_WCR)** (p.1365-1365) `id:2eb4b9d922a6`
    - **34.16.3 DSI Wrapper interrupt enable register (DSI_WIER)** (p.1365-1365) `id:1df77a9dbd70`
    - **34.16.4 DSI Wrapper interrupt and status register (DSI_WISR)** (p.1366-1366) `id:1f70d8b60870`
    - **34.16.5 DSI Wrapper interrupt flag clear register (DSI_WIFCR)** (p.1367-1367) `id:347b70be3cf4`
    - **34.16.6 DSI Wrapper PHY configuration register 0 (DSI_WPCR0)** (p.1368-1369) `id:406183901ca1`
    - **34.16.7 DSI Wrapper PHY configuration register 1 (DSI_WPCR1)** (p.1370-1371) `id:3ddded9a5d34`
    - **34.16.8 DSI Wrapper PHY configuration register 2 (DSI_WPCR2)** (p.1372-1372) `id:06251a5c0e1e`
    - **34.16.9 DSI Wrapper PHY configuration register 3 (DSI_WPCR3)** (p.1373-1373) `id:957973593c36`
    - **34.16.10 DSI Wrapper PHY configuration register 4 (DSI_WPCR4)** (p.1373-1373) `id:20b438ecebc6`
    - **34.16.11 DSI Wrapper regulator and PLL control register (DSI_WRPCR)** (p.1374-1374) `id:af8e1cbe1da7`
    - **34.16.12 DSI register map** (p.1375-1380) `id:38adcc67d072`
      - **Table 294. DSI register map and reset values** (p.1375-1380) `id:5c34cb5901d5`
- **35 JPEG codec (JPEG)** (p.1381-1400) `id:a349cb14df44`
  - **35.1 Introduction** (p.1381-1381) `id:fda592f004fb`
  - **35.2 JPEG codec main features** (p.1381-1381) `id:df4e24497817`
  - **35.3 JPEG codec block functional description** (p.1382-1385) `id:e06d9be030f8`
    - **35.3.1 General description** (p.1382-1382) `id:f79c089016d7`
      - **Figure 292. JPEG codec block diagram** (p.1382-1382) `id:2371915609a5`
    - **35.3.2 JPEG internal signals** (p.1382-1382) `id:96d06f1cf88b`
      - **Table 295. JPEG internal signals** (p.1382-1382) `id:3cb7fe006a11`
    - **35.3.3 JPEG decoding procedure** (p.1383-1383) `id:844f1c8a9ba5`
    - **35.3.4 JPEG encoding procedure** (p.1384-1385) `id:806279072c79`
  - **35.4 JPEG codec interrupts** (p.1386-1386) `id:12fbf4d8deea`
    - **Table 296. JPEG codec interrupt requests** (p.1386-1386) `id:aefab049d84f`
  - **35.5 JPEG codec registers** (p.1387-1400) `id:4910cda88f3c`
    - **35.5.1 JPEG codec control register (JPEG_CONFR0)** (p.1387-1387) `id:63a76080417a`
    - **35.5.2 JPEG codec configuration register 1 (JPEG_CONFR1)** (p.1387-1387) `id:7d530057be63`
    - **35.5.3 JPEG codec configuration register 2 (JPEG_CONFR2)** (p.1388-1388) `id:d9270b64b01a`
    - **35.5.4 JPEG codec configuration register 3 (JPEG_CONFR3)** (p.1389-1389) `id:8e204ab24a47`
    - **35.5.5 JPEG codec configuration register x (JPEG_CONFRx)** (p.1389-1389) `id:41e489093570`
    - **35.5.6 JPEG control register (JPEG_CR)** (p.1390-1390) `id:9f698fd42eab`
    - **35.5.7 JPEG status register (JPEG_SR)** (p.1391-1391) `id:0d0214749f3a`
    - **35.5.8 JPEG clear flag register (JPEG_CFR)** (p.1392-1392) `id:2505ace2fd24`
    - **35.5.9 JPEG data input register (JPEG_DIR)** (p.1393-1393) `id:54f346ccaf8c`
    - **35.5.10 JPEG data output register (JPEG_DOR)** (p.1393-1393) `id:ffa89a0d1dce`
    - **35.5.11 JPEG quantization memory x (JPEG_QMEMx_y)** (p.1394-1394) `id:784e62c6987c`
    - **35.5.12 JPEG Huffman min (JPEG_HUFFMINx_y)** (p.1394-1394) `id:79e91d19e4d5`
    - **35.5.13 JPEG Huffman min x (JPEG_HUFFMINx_y)** (p.1395-1395) `id:acb33dde97bf`
    - **35.5.14 JPEG Huffman base (JPEG_HUFFBASEx)** (p.1395-1395) `id:66cf48cc8d34`
    - **35.5.15 JPEG Huffman symbol (JPEG_HUFFSYMBx)** (p.1396-1396) `id:14a571925a50`
    - **35.5.16 JPEG DHT memory (JPEG_DHTMEMx)** (p.1397-1397) `id:b04184c970f1`
    - **35.5.17 JPEG Huffman encoder ACx (JPEG_HUFFENC_ACx_y)** (p.1397-1397) `id:5ffcf43d60b6`
    - **35.5.18 JPEG Huffman encoder DCx (JPEG_HUFFENC_DCx_y)** (p.1398-1398) `id:74a4801cd8e8`
    - **35.5.19 JPEG codec register map** (p.1399-1400) `id:57a4c993cf18`
      - **Table 297. JPEG codec register map and reset values** (p.1399-1400) `id:43deb5c29a04`
- **36 True random number generator (RNG)** (p.1401-1412) `id:4ebc34321c82`
  - **36.1 Introduction** (p.1401-1401) `id:aaa0233c4f28`
  - **36.2 RNG main features** (p.1401-1401) `id:32155f929866`
  - **36.3 RNG functional description** (p.1402-1408) `id:35b863680d34`
    - **36.3.1 RNG block diagram** (p.1402-1402) `id:d1f32d9e5287`
      - **Figure 293. RNG block diagram** (p.1402-1402) `id:50e1f0b6ea7e`
    - **36.3.2 RNG internal signals** (p.1402-1402) `id:f848f9f7e3e6`
      - **Table 298. RNG internal input/output signals** (p.1402-1402) `id:45ca510a2696`
    - **36.3.3 Random number generation** (p.1403-1404) `id:d654a00a4152`
      - **Figure 294. Entropy source model** (p.1403-1404) `id:ccbb1853bac5`
    - **36.3.4 RNG initialization** (p.1405-1405) `id:ed2f4c6c197a`
      - **Figure 295. RNG initialization overview** (p.1406-1406) `id:005158ccaa79`
    - **36.3.5 RNG operation** (p.1406-1406) `id:bec6da18e878`
    - **36.3.6 RNG clocking** (p.1407-1407) `id:f24043aee162`
    - **36.3.7 Error management** (p.1407-1407) `id:cdc9346de8be`
    - **36.3.8 RNG low-power use** (p.1408-1408) `id:52a4d4c6011c`
  - **36.4 RNG interrupts** (p.1409-1409) `id:ba800505669e`
    - **Table 299. RNG interrupt requests** (p.1409-1409) `id:13c99795c216`
  - **36.5 RNG processing time** (p.1409-1409) `id:8950780ade0d`
  - **36.6 RNG entropy source validation** (p.1409-1409) `id:e7dd6795fe7e`
    - **36.6.1 Introduction** (p.1409-1409) `id:49d4389f3881`
    - **36.6.2 Validation conditions** (p.1409-1409) `id:b3fb12ea62ec`
    - **36.6.3 Data collection** (p.1410-1410) `id:1e6b821042d7`
  - **36.7 RNG registers** (p.1410-1412) `id:f5db6bbbc8c7`
    - **36.7.1 RNG control register (RNG_CR)** (p.1410-1410) `id:765efcb3562d`
    - **36.7.2 RNG status register (RNG_SR)** (p.1411-1411) `id:f16bec2baaff`
    - **36.7.3 RNG data register (RNG_DR)** (p.1412-1412) `id:fcb64729e6dc`
    - **36.7.4 RNG register map** (p.1412-1412) `id:980e3e8cf9af`
      - **Table 300. RNG register map and reset map** (p.1412-1412) `id:e10b642468c7`
- **37 Cryptographic processor (CRYP)** (p.1413-1479) `id:56be0e4911a2`
  - **37.1 Introduction** (p.1413-1413) `id:879664b71e68`
  - **37.2 CRYP main features** (p.1413-1413) `id:5e6d68b4fc06`
  - **37.3 CRYP implementation** (p.1414-1414) `id:63f3daacc5e0`
  - **37.4 CRYP functional description** (p.1415-1460) `id:991bc449eaaa`
    - **37.4.1 CRYP block diagram** (p.1415-1415) `id:a3a435d70d15`
      - **Figure 296. CRYP block diagram** (p.1415-1415) `id:3daf2438eb69`
    - **37.4.2 CRYP internal signals** (p.1416-1416) `id:03d6dde74763`
      - **Table 301. CRYP internal input/output signals** (p.1416-1416) `id:3a058c4ba768`
    - **37.4.3 CRYP DES/TDES cryptographic core** (p.1416-1416) `id:90752a458937`
    - **37.4.4 CRYP AES cryptographic core** (p.1417-1422) `id:d87189292057`
      - **Figure 297. AES-ECB mode overview** (p.1418-1418) `id:d1f4cdaca54d`
      - **Figure 298. AES-CBC mode overview** (p.1419-1419) `id:21f480ac1535`
      - **Figure 299. AES-CTR mode overview** (p.1420-1420) `id:d247c96fef3c`
      - **Figure 300. AES-GCM mode overview** (p.1421-1421) `id:7541ae60edc8`
      - **Figure 301. AES-GMAC mode overview** (p.1421-1421) `id:4dbf6419e8ac`
      - **Figure 302. AES-CCM mode overview** (p.1422-1422) `id:c7acaccd71b9`
    - **37.4.5 CRYP procedure to perform a cipher operation** (p.1423-1424) `id:419909ce5205`
    - **37.4.6 CRYP busy state** (p.1425-1425) `id:1fd203905b11`
    - **37.4.7 Preparing the CRYP AES key for decryption** (p.1426-1426) `id:2e59c018321d`
    - **37.4.8 CRYP stealing and data padding** (p.1426-1426) `id:57c82d0acab5`
    - **37.4.9 CRYP suspend/resume operations** (p.1427-1427) `id:529ac5933425`
      - **Figure 303. Example of suspend mode management** (p.1427-1427) `id:1c65459d3764`
    - **37.4.10 CRYP DES/TDES basic chaining modes (ECB, CBC)** (p.1428-1432) `id:07b2db9efc3f`
      - **Figure 304. DES/TDES-ECB mode encryption** (p.1428-1428) `id:49b2afab9c5c`
      - **Figure 305. DES/TDES-ECB mode decryption** (p.1429-1429) `id:230d5587b4e5`
      - **Figure 306. DES/TDES-CBC mode encryption** (p.1430-1430) `id:206a0197c7d9`
      - **Figure 307. DES/TDES-CBC mode decryption** (p.1431-1432) `id:af461bfbfcbf`
    - **37.4.11 CRYP AES basic chaining modes (ECB, CBC)** (p.1433-1437) `id:63de51b38432`
      - **Figure 308. AES-ECB mode encryption** (p.1433-1433) `id:af6994c72778`
      - **Figure 309. AES-ECB mode decryption** (p.1434-1434) `id:4805b26160ef`
      - **Figure 310. AES-CBC mode encryption** (p.1435-1435) `id:1312a0772b2c`
      - **Figure 311. AES-CBC mode decryption** (p.1436-1437) `id:bb96763106fd`
    - **37.4.12 CRYP AES counter mode (AES-CTR)** (p.1438-1441) `id:329ae56f48a6`
      - **Figure 312. Message construction for the Counter mode** (p.1438-1438) `id:cc806d605a61`
      - **Figure 313. AES-CTR mode encryption** (p.1439-1439) `id:9ea51a365a8d`
      - **Figure 314. AES-CTR mode decryption** (p.1440-1441) `id:d5d072b778d7`
      - **Table 302. Counter mode initialization vector** (p.1440-1441) `id:a57513144729`
    - **37.4.13 CRYP AES Galois/counter mode (GCM)** (p.1442-1446) `id:7fe20b72a161`
      - **Figure 315. Message construction for the Galois/counter mode** (p.1442-1442) `id:d5104906e40b`
      - **Table 303. GCM last block definition** (p.1443-1446) `id:cd8acb11ff52`
      - **Table 304. GCM mode IV registers initialization** (p.1443-1446) `id:a53f7f3ef902`
    - **37.4.14 CRYP AES Galois message authentication code (GMAC)** (p.1447-1447) `id:1240e22a2a22`
      - **Figure 316. Message construction for the Galois Message Authentication Code mode** (p.1447-1447) `id:3f756b0ec2dd`
    - **37.4.15 CRYP AES Counter with CBC-MAC (CCM)** (p.1448-1452) `id:d44e15b0b98f`
      - **Figure 317. Message construction for the Counter with CBC-MAC mode** (p.1448-1449) `id:2a9c0885eba3`
      - **Table 305. CCM mode IV registers initialization** (p.1450-1452) `id:5371c63ae256`
    - **37.4.16 CRYP data registers and data swapping** (p.1453-1456) `id:3acc4190ae56`
      - **Table 306. DES/TDES data swapping example** (p.1454-1454) `id:f30cc9e5d250`
      - **Figure 318. 64-bit block construction according to the data type (IN FIFO)** (p.1455-1456) `id:2c0aa7569fb9`
      - **Table 307. AES data swapping example** (p.1455-1456) `id:87e7a82efd31`
      - **Figure 319. 128-bit block construction according to the data type** (p.1457-1457) `id:717731382316`
    - **37.4.17 CRYP key registers** (p.1457-1457) `id:4a40999633fa`
      - **Table 308. Key endianness in CRYP_KxR/LR registers (AES 128/192/256-bit keys)** (p.1457-1457) `id:fb00763acbe7`
      - **Table 309. Key endianness in CRYP_KxR/LR registers (DES K1 and TDES K1/2/3)** (p.1458-1458) `id:337a76aef6ca`
    - **37.4.18 CRYP initialization vector registers** (p.1458-1458) `id:7c1368514da7`
      - **Table 310. Initialization vector endianness in CRYP_IVx(L/R)R registers (AES)** (p.1458-1458) `id:c6ee03c33b4d`
      - **Table 311. Initialization vector endianness in CRYP_IVx(L/R)R registers (DES/TDES)** (p.1458-1458) `id:9134213ef176`
    - **37.4.19 CRYP DMA interface** (p.1459-1460) `id:eff19445500d`
      - **Table 312. Cryptographic processor configuration for memory-to-peripheral DMA transfers** (p.1459-1459) `id:b13b5f6542c3`
      - **Table 313. Cryptographic processor configuration for peripheral-to-memory DMA transfers** (p.1460-1460) `id:284b28ed0344`
    - **37.4.20 CRYP error management** (p.1461-1461) `id:50467e429e6f`
  - **37.5 CRYP interrupts** (p.1461-1461) `id:9681155aaa88`
    - **Table 314. CRYP interrupt requests** (p.1462-1462) `id:5b185b913bea`
  - **37.6 CRYP processing time** (p.1462-1462) `id:cd89dc0d3dbf`
    - **Table 315. Processing latency for ECB, CBC and CTR** (p.1463-1464) `id:0d1fc3d1c2a8`
    - **Table 316. Processing time (in clock cycle) for GCM and CCM per 128-bit block** (p.1463-1464) `id:05957095341e`
  - **37.7 CRYP registers** (p.1463-1479) `id:c8a4748e8007`
    - **37.7.1 CRYP control register (CRYP_CR)** (p.1463-1464) `id:141178442b66`
    - **37.7.2 CRYP status register (CRYP_SR)** (p.1465-1465) `id:551ae596ab9a`
    - **37.7.3 CRYP data input register (CRYP_DIN)** (p.1466-1466) `id:183325575deb`
    - **37.7.4 CRYP data output register (CRYP_DOUT)** (p.1467-1467) `id:c6f310b43d47`
    - **37.7.5 CRYP DMA control register (CRYP_DMACR)** (p.1468-1468) `id:ef526ffd1d2c`
    - **37.7.6 CRYP interrupt mask set/clear register (CRYP_IMSCR)** (p.1468-1468) `id:a9a5c3f45545`
    - **37.7.7 CRYP raw interrupt status register (CRYP_RISR)** (p.1469-1469) `id:eea49b45c61f`
    - **37.7.8 CRYP masked interrupt status register (CRYP_MISR)** (p.1470-1470) `id:bc002c88fec8`
    - **37.7.9 CRYP key register 0L (CRYP_K0LR)** (p.1470-1470) `id:3e0fea7e5e85`
    - **37.7.10 CRYP key register 0R (CRYP_K0RR)** (p.1471-1471) `id:0a2d998416b7`
    - **37.7.11 CRYP key register 1L (CRYP_K1LR)** (p.1471-1471) `id:51dabe9494df`
    - **37.7.12 CRYP key register 1R (CRYP_K1RR)** (p.1472-1472) `id:12c69b1b65af`
    - **37.7.13 CRYP key register 2L (CRYP_K2LR)** (p.1472-1472) `id:224e164140c3`
    - **37.7.14 CRYP key register 2R (CRYP_K2RR)** (p.1473-1473) `id:a5935b1bbdbc`
    - **37.7.15 CRYP key register 3L (CRYP_K3LR)** (p.1473-1473) `id:f7cd7bc83a5e`
    - **37.7.16 CRYP key register 3R (CRYP_K3RR)** (p.1474-1474) `id:f9b5c5a466a0`
    - **37.7.17 CRYP initialization vector register 0L (CRYP_IV0LR)** (p.1474-1474) `id:4e4418bd23ab`
    - **37.7.18 CRYP initialization vector register 0R (CRYP_IV0RR)** (p.1475-1475) `id:a37475320377`
    - **37.7.19 CRYP initialization vector register 1L (CRYP_IV1LR)** (p.1475-1475) `id:e6fce6e9a34b`
    - **37.7.20 CRYP initialization vector register 1R (CRYP_IV1RR)** (p.1476-1476) `id:fb87e9a385f4`
    - **37.7.21 CRYP context swap GCM-CCM registers (CRYP_CSGCMCCMxR)** (p.1476-1476) `id:eac4a898e2a3`
    - **37.7.22 CRYP context swap GCM registers (CRYP_CSGCMxR)** (p.1477-1479) `id:578e2be1544e`
    - **37.7.23 CRYP register map** (p.1477-1479) `id:94fb7db64483`
      - **Table 317. CRYP register map and reset values** (p.1477-1479) `id:6527431c3304`
- **38 Hash processor (HASH)** (p.1480-1501) `id:0f770312207e`
  - **38.1 Introduction** (p.1480-1480) `id:51f79d978783`
  - **38.2 HASH main features** (p.1480-1480) `id:d50602c464d7`
  - **38.3 HASH implementation** (p.1481-1490) `id:c3620bdc4d55`
  - **38.4 HASH functional description** (p.1481-1490) `id:dc562d67c3ea`
    - **38.4.1 HASH block diagram** (p.1481-1481) `id:144df60c84df`
      - **Figure 320. HASH block diagram** (p.1481-1481) `id:f4ed65965c86`
    - **38.4.2 HASH internal signals** (p.1482-1483) `id:b016adf6d728`
      - **Table 318. HASH internal input/output signals** (p.1482-1482) `id:0cb6236f19ca`
    - **38.4.3 About secure hash algorithms** (p.1482-1483) `id:7cc6892c7784`
    - **38.4.4 Message data feeding** (p.1482-1483) `id:da034986b820`
      - **Figure 321. Message data swapping feature** (p.1483-1483) `id:3b5f87059b0b`
    - **38.4.5 Message digest computing** (p.1484-1484) `id:dc32425cf10f`
      - **Table 319. Hash processor outputs** (p.1485-1486) `id:e29d88706607`
    - **38.4.6 Message padding** (p.1485-1486) `id:99e4dbe8593f`
    - **38.4.7 HMAC operation** (p.1487-1488) `id:0659068ac42c`
    - **38.4.8 HASH suspend/resume operations** (p.1489-1490) `id:881168256712`
      - **Figure 322. HASH suspend/resume mechanism** (p.1489-1490) `id:488a6f9abc6d`
    - **38.4.9 HASH DMA interface** (p.1491-1491) `id:2c97d1748f43`
    - **38.4.10 HASH error management** (p.1491-1491) `id:249193d71c9a`
  - **38.5 HASH interrupts** (p.1491-1491) `id:511eac770e39`
    - **Table 320. HASH interrupt requests** (p.1492-1492) `id:1a6d4377041f`
  - **38.6 HASH processing time** (p.1492-1492) `id:c7ba045595e3`
    - **Table 321. Processing time (in clock cycle)** (p.1492-1492) `id:cb95aab75b42`
  - **38.7 HASH registers** (p.1493-1501) `id:2ff8941868e6`
    - **38.7.1 HASH control register (HASH_CR)** (p.1493-1494) `id:00eb7a1e38f8`
    - **38.7.2 HASH data input register (HASH_DIN)** (p.1495-1495) `id:7ec965042e27`
    - **38.7.3 HASH start register (HASH_STR)** (p.1496-1496) `id:13761c24c215`
    - **38.7.4 HASH digest registers** (p.1497-1497) `id:daa23be98882`
    - **38.7.5 HASH interrupt enable register (HASH_IMR)** (p.1498-1498) `id:986507fcf93c`
    - **38.7.6 HASH status register (HASH_SR)** (p.1499-1499) `id:76e6ee1150d5`
    - **38.7.7 HASH context swap registers** (p.1499-1499) `id:d561f088e2b3`
    - **38.7.8 HASH register map** (p.1500-1501) `id:4566d88de191`
      - **Table 322. HASH register map and reset values** (p.1500-1501) `id:bca7ff952226`
- **39 High-resolution timer (HRTIM)** (p.1502-1676) `id:8a6d2c7349cd`
  - **39.1 Introduction** (p.1502-1502) `id:9d9c90205f62`
  - **39.2 Main features** (p.1503-1503) `id:4ab6a615613e`
  - **39.3 Functional description** (p.1504-1582) `id:bb2cc16e7514`
    - **39.3.1 General description** (p.1504-1505) `id:56580e6d4abe`
      - **Figure 323. High-resolution timer block diagram** (p.1505-1505) `id:0abe608e0780`
    - **39.3.2 HRTIM pins and internal signals** (p.1506-1506) `id:434ef3cfc44f`
      - **Table 323. HRTIM Input/output summary** (p.1506-1506) `id:b31aa660f9b2`
    - **39.3.3 Clocks** (p.1507-1509) `id:ac73926a3397`
      - **Table 324. Timer resolution and min. PWM frequency for fHRTIM = 400 MHz** (p.1508-1509) `id:b19a10bad09b`
    - **39.3.4 Timer A..E timing units** (p.1510-1526) `id:5a36b4760d00`
      - **Figure 324. Timer A..E overview** (p.1510-1510) `id:d7e6a8f2ebbb`
      - **Table 325. Period and Compare registers min and max values** (p.1510-1510) `id:c088eb3a9948`
      - **Table 326. Timer operating modes** (p.1511-1511) `id:90f5ac7749f1`
      - **Figure 325. Continuous timer operation** (p.1511-1511) `id:651e11c0a426`
      - **Figure 326. Single-shot timer operation** (p.1512-1512) `id:9e4514f7ebfa`
      - **Figure 327. Timer reset resynchronization (prescaling ratio above 32)** (p.1513-1513) `id:ef0d5d01b360`
      - **Figure 328. Repetition rate vs HRTIM_REPxR content in continuous mode** (p.1514-1514) `id:fbffda204779`
      - **Figure 329. Repetition counter behavior in single-shot mode** (p.1515-1515) `id:98e533352b99`
      - **Table 327. Events mapping across Timer A to E** (p.1516-1517) `id:856ce861a99a`
      - **Figure 330. Compare events action on outputs: set on compare 1, reset on compare 2** (p.1516-1517) `id:45178c7c244c`
      - **Figure 331. Timing unit capture circuitry** (p.1518-1518) `id:9153416aebe4`
      - **Figure 332. Auto-delayed overview (Compare 2 only)** (p.1519-1519) `id:75ddfa35eba3`
      - **Figure 333. Auto-delayed compare** (p.1520-1521) `id:f08b4afa9b35`
      - **Figure 334. Push-pull mode block diagram** (p.1522-1522) `id:4c590c8d7359`
      - **Figure 335. Push-pull mode example** (p.1523-1523) `id:94273c05079d`
      - **Figure 336. Complementary outputs with deadtime insertion** (p.1523-1523) `id:95e4c3f0b678`
      - **Figure 337. Deadtime insertion vs deadtime sign (1 indicates negative deadtime)** (p.1524-1524) `id:06832715e697`
      - **Table 328. Deadtime resolution and max absolute values** (p.1524-1524) `id:23508aeed9cf`
      - **Figure 338. Complementary outputs for low pulse width (SDTRx = SDTFx = 0)** (p.1525-1525) `id:f3f7889f32ed`
      - **Figure 339. Complementary outputs for low pulse width (SDTRx = SDTFx = 1)** (p.1525-1525) `id:2190706952f3`
      - **Figure 340. Complementary outputs for low pulse width (SDTRx = 0, SDTFx = 1)** (p.1525-1525) `id:109302bd695e`
      - **Figure 341. Complementary outputs for low pulse width (SDTRx = 1, SDTFx=0)** (p.1526-1526) `id:546cba89e11f`
    - **39.3.5 Master timer** (p.1527-1527) `id:806434ecb447`
      - **Figure 342. Master timer overview** (p.1527-1527) `id:d094268b763b`
    - **39.3.6 Set/reset events priorities and narrow pulses management** (p.1528-1528) `id:aa3bbd16bd6c`
    - **39.3.7 External events global conditioning** (p.1529-1533) `id:16344a81e60d`
      - **Figure 343. External event conditioning overview (1 channel represented)** (p.1530-1530) `id:f0aa33f51e36`
      - **Table 329. External events mapping and associated features** (p.1531-1531) `id:9fb285f80833`
      - **Table 330. Output set/reset latency and jitter vs external event operating mode** (p.1532-1532) `id:00ef871d2328`
      - **Figure 344. Latency to external events falling edge (counter reset and output set)** (p.1533-1533) `id:5f321d6535f8`
      - **Figure 345. Latency to external events (output reset on external event)** (p.1533-1533) `id:d8dcf981c041`
    - **39.3.8 External event filtering in timing units** (p.1534-1538) `id:32116b0ec6cb`
      - **Figure 346. Event blanking mode** (p.1534-1534) `id:90dc683a07b5`
      - **Figure 347. Event postpone mode** (p.1534-1534) `id:9ffa244cef8d`
      - **Table 331. Filtering signals mapping per time** (p.1535-1535) `id:fc526a7aac3e`
      - **Figure 348. External trigger blanking with edge-sensitive trigger** (p.1536-1536) `id:acc572e1ebcd`
      - **Figure 349. External trigger blanking, level sensitive triggering** (p.1536-1536) `id:5863e32580b9`
      - **Figure 350. Event windowing mode** (p.1537-1537) `id:3a4357a0b289`
      - **Table 332. Windowing signals mapping per timer (EEFLTR[3:0] = 1111)** (p.1537-1537) `id:48a24ddbbb7f`
      - **Figure 351. External trigger windowing with edge-sensitive trigger** (p.1538-1538) `id:1b24f9e2d2d7`
      - **Figure 352. External trigger windowing, level sensitive triggering** (p.1538-1538) `id:0b24ddca0953`
    - **39.3.9 Delayed Protection** (p.1539-1544) `id:43d8b3a8f3c2`
      - **Figure 353. Delayed Idle mode entry** (p.1540-1540) `id:540a2ed17039`
      - **Figure 354. Burst mode and delayed protection priorities (DIDL = 0)** (p.1541-1541) `id:72296d845af6`
      - **Figure 355. Burst mode and delayed protection priorities (DIDL = 1)** (p.1542-1542) `id:552ed07c17a7`
      - **Figure 356. Balanced Idle protection example** (p.1543-1544) `id:2c34e5cf1f61`
    - **39.3.10 Register preload and update management** (p.1545-1547) `id:3ae286729487`
      - **Table 333. HRTIM preloadable control registers and associated update sources** (p.1546-1546) `id:4322d4b19584`
      - **Table 334. Update enable inputs and sources** (p.1547-1547) `id:6aabfc91a21d`
    - **39.3.11 Events propagation within or across multiple timers** (p.1548-1551) `id:96294a293459`
      - **Table 335. Master timer update event propagation** (p.1549-1549) `id:3ab817891803`
      - **Table 336. TIMx update event propagation** (p.1549-1549) `id:8304df4d3df5`
      - **Table 337. Reset events able to generate an update** (p.1550-1550) `id:8a8970089715`
      - **Table 338. Update event propagation for a timer reset** (p.1551-1551) `id:e5d094fda9cf`
    - **39.3.12 Output management** (p.1552-1553) `id:cdf602599395`
      - **Table 339. Output state programming, x= A..E, y = 1 or 2** (p.1552-1552) `id:0845fd1a191e`
      - **Figure 357. Output management overview** (p.1553-1553) `id:6c630e1a5c6d`
      - **Figure 358. HRTIM output states and transitions** (p.1553-1553) `id:cc07c90865b9`
    - **39.3.13 Burst mode controller** (p.1554-1562) `id:6096cfb0ec95`
      - **Figure 359. Burst mode operation example** (p.1555-1556) `id:5ef72568c3c3`
      - **Table 340. Timer output programming for burst mode** (p.1555-1556) `id:d3cbbbb641be`
      - **Table 341. Burst mode clock sources from general purpose timer** (p.1557-1558) `id:3125e1305e7b`
      - **Figure 360. Burst mode trigger on external event** (p.1557-1558) `id:b8b5a5ce5c8f`
      - **Figure 361. Delayed burst mode entry with deadtime enabled and IDLESx = 1** (p.1559-1559) `id:1e8d96ffa6d9`
      - **Figure 362. Delayed Burst mode entry during deadtime** (p.1560-1560) `id:c082a2cae565`
      - **Figure 363. Burst mode exit when the deadtime generator is enabled** (p.1561-1562) `id:fbdc0f5551d7`
      - **Figure 364. Burst mode emulation example** (p.1563-1563) `id:804706a1d403`
    - **39.3.14 Chopper** (p.1563-1563) `id:8aaede95a685`
      - **Figure 365. Carrier frequency signal insertion** (p.1563-1563) `id:b0ab24ebcf80`
      - **Figure 366. HRTIM outputs with Chopper mode enabled** (p.1564-1564) `id:eb4aca7d76c5`
    - **39.3.15 Fault protection** (p.1564-1566) `id:ae65feb5c485`
      - **Figure 367. Fault protection circuitry (FAULT1 fully represented, FAULT2..5 partially)** (p.1565-1565) `id:e2b0630711f8`
      - **Table 342. Fault inputs** (p.1565-1565) `id:ba30c1419d16`
      - **Figure 368. Fault signal filtering (FLTxF[3:0]= 0010: fSAMPLING = fHRTIM, N = 4)** (p.1566-1566) `id:0a7ee2e573fe`
      - **Table 343. Sampling rate and filter length vs FLTFxF[3:0] and clock setting** (p.1566-1566) `id:0f9e5180436f`
    - **39.3.16 Auxiliary outputs** (p.1567-1569) `id:56b51215a769`
      - **Figure 369. Auxiliary outputs** (p.1568-1568) `id:2888fb7935a2`
      - **Figure 370. Auxiliary and main outputs during burst mode (DIDLx = 0)** (p.1569-1569) `id:e1c76ba0613c`
      - **Figure 371. Deadtime distortion on auxiliary output when exiting burst mode** (p.1569-1569) `id:aa6fd06d62d3`
    - **39.3.17 Synchronizing the HRTIM with other timers or HRTIM instances** (p.1570-1572) `id:bd388bcfc045`
      - **Table 344. Effect of sync event vs timer operating modes** (p.1571-1572) `id:78c4b7f60be3`
      - **Figure 372. Counter behavior in synchronized start mode** (p.1573-1573) `id:4cd690a5ed93`
    - **39.3.18 ADC triggers** (p.1573-1573) `id:962bca0a468a`
      - **Figure 373. ADC trigger selection overview** (p.1574-1574) `id:be4f6929dc6d`
    - **39.3.19 DAC triggers** (p.1574-1575) `id:9055f901e628`
      - **Figure 374. Combining several updates on a single hrtim_dac_trgx output** (p.1575-1575) `id:8d7bde260b8f`
    - **39.3.20 HRTIM Interrupts** (p.1576-1577) `id:7dcd05c7dc79`
      - **Table 345. HRTIM interrupt summary** (p.1577-1577) `id:5fa388a7bdc7`
    - **39.3.21 DMA** (p.1578-1580) `id:07a972c7adf0`
      - **Table 346. HRTIM DMA request summary** (p.1578-1578) `id:1ae79665c7f8`
      - **Figure 375. DMA burst overview** (p.1579-1579) `id:de64f5e1da99`
      - **Figure 376. Burst DMA operation flowchart** (p.1580-1580) `id:1a88ecc02947`
      - **Figure 377. Registers update following DMA burst transfer** (p.1581-1581) `id:90104dc82e60`
    - **39.3.22 HRTIM initialization** (p.1581-1581) `id:cd71994229de`
    - **39.3.23 Debug** (p.1582-1582) `id:0ffc16c9dd07`
  - **39.4 Application use cases** (p.1583-1588) `id:663f0fc25444`
    - **39.4.1 Buck converter** (p.1583-1583) `id:4ed87e2bfe54`
      - **Figure 378. Buck converter topology** (p.1583-1583) `id:2b86893a3ecc`
      - **Figure 379. Dual Buck converter management** (p.1584-1584) `id:163bf137b33e`
    - **39.4.2 Buck converter with synchronous rectification** (p.1584-1584) `id:97a53d0ff38b`
      - **Figure 380. Synchronous rectification depending on output current** (p.1584-1584) `id:8b858693b1f4`
      - **Figure 381. Buck with synchronous rectification** (p.1585-1585) `id:4d760fcad402`
    - **39.4.3 Multiphase converters** (p.1585-1586) `id:a61cc93fbead`
      - **Figure 382. 3-phase interleaved buck converter** (p.1586-1586) `id:7b23b68f3ba7`
      - **Figure 383. 3-phase interleaved buck converter control** (p.1587-1587) `id:66f5a35ee0f4`
    - **39.4.4 Transition mode Power Factor Correction** (p.1587-1588) `id:575498cda2a3`
      - **Figure 384. Transition mode PFC** (p.1587-1587) `id:3a3dcb362a9f`
      - **Figure 385. Transition mode PFC waveforms** (p.1588-1588) `id:7304ff0d4f5d`
  - **39.5 HRTIM registers** (p.1589-1676) `id:b7fd6f80af7b`
    - **39.5.1 HRTIM Master Timer Control Register (HRTIM_MCR)** (p.1589-1591) `id:d5f41fd5fd57`
    - **39.5.2 HRTIM Master Timer Interrupt Status Register (HRTIM_MISR)** (p.1592-1592) `id:e4ad8913d9ba`
    - **39.5.3 HRTIM Master Timer Interrupt Clear Register (HRTIM_MICR)** (p.1593-1593) `id:40c7a1acd0e7`
    - **39.5.4 HRTIM Master Timer DMA / Interrupt Enable Register (HRTIM_MDIER)** (p.1594-1595) `id:39890e545a4c`
    - **39.5.5 HRTIM Master Timer Counter Register (HRTIM_MCNTR)** (p.1596-1596) `id:0edf9a1bacdc`
    - **39.5.6 HRTIM Master Timer Period Register (HRTIM_MPER)** (p.1596-1596) `id:1760ec22dbd5`
    - **39.5.7 HRTIM Master Timer Repetition Register (HRTIM_MREP)** (p.1597-1597) `id:eda6d01d5c52`
    - **39.5.8 HRTIM Master Timer Compare 1 Register (HRTIM_MCMP1R)** (p.1597-1597) `id:3e4b7f9186e1`
    - **39.5.9 HRTIM Master Timer Compare 2 Register (HRTIM_MCMP2R)** (p.1598-1598) `id:240cd3220b8e`
    - **39.5.10 HRTIM Master Timer Compare 3 Register (HRTIM_MCMP3R)** (p.1598-1598) `id:91f06a342e0a`
    - **39.5.11 HRTIM Master Timer Compare 4 Register (HRTIM_MCMP4R)** (p.1599-1599) `id:c37c2aa0a5c7`
    - **39.5.12 HRTIM Timerx Control Register (HRTIM_TIMxCR)** (p.1600-1603) `id:ce06226fed7f`
    - **39.5.13 HRTIM Timerx Interrupt Status Register (HRTIM_TIMxISR)** (p.1604-1605) `id:ff002d83658a`
    - **39.5.14 HRTIM Timerx Interrupt Clear Register (HRTIM_TIMxICR)** (p.1606-1606) `id:70f37ed049b2`
    - **39.5.15 HRTIM Timerx DMA / Interrupt Enable Register (HRTIM_TIMxDIER)** (p.1607-1609) `id:9e360165146f`
    - **39.5.16 HRTIM Timerx Counter Register (HRTIM_CNTxR)** (p.1610-1610) `id:5f34a49da263`
    - **39.5.17 HRTIM Timerx Period Register (HRTIM_PERxR)** (p.1610-1610) `id:200109f99858`
    - **39.5.18 HRTIM Timerx Repetition Register (HRTIM_REPxR)** (p.1611-1611) `id:339faee1cddd`
    - **39.5.19 HRTIM Timerx Compare 1 Register (HRTIM_CMP1xR)** (p.1611-1611) `id:06b909cd3cdb`
    - **39.5.20 HRTIM Timerx Compare 1 Compound Register (HRTIM_CMP1CxR)** (p.1612-1612) `id:819bbb48d4a8`
    - **39.5.21 HRTIM Timerx Compare 2 Register (HRTIM_CMP2xR)** (p.1612-1612) `id:3b51af7ce112`
    - **39.5.22 HRTIM Timerx Compare 3 Register (HRTIM_CMP3xR)** (p.1613-1613) `id:83c8ff391167`
    - **39.5.23 HRTIM Timerx Compare 4 Register (HRTIM_CMP4xR)** (p.1613-1613) `id:0aabb26277c5`
    - **39.5.24 HRTIM Timerx Capture 1 Register (HRTIM_CPT1xR)** (p.1614-1614) `id:880060dcd022`
    - **39.5.25 HRTIM Timerx Capture 2 Register (HRTIM_CPT2xR)** (p.1614-1614) `id:3d5a3846d077`
    - **39.5.26 HRTIM Timerx Deadtime Register (HRTIM_DTxR)** (p.1615-1616) `id:2c7126333c4f`
    - **39.5.27 HRTIM Timerx Output1 Set Register (HRTIM_SETx1R)** (p.1617-1618) `id:51b272066353`
    - **39.5.28 HRTIM Timerx Output1 Reset Register (HRTIM_RSTx1R)** (p.1619-1619) `id:fe8e34a174da`
    - **39.5.29 HRTIM Timerx Output2 Set Register (HRTIM_SETx2R)** (p.1619-1619) `id:843471848b26`
    - **39.5.30 HRTIM Timerx Output2 Reset Register (HRTIM_RSTx2R)** (p.1620-1620) `id:7c83821eca20`
    - **39.5.31 HRTIM Timerx External Event Filtering Register 1 (HRTIM_EEFxR1)** (p.1621-1622) `id:e663b700a5d1`
    - **39.5.32 HRTIM Timerx External Event Filtering Register 2 (HRTIM_EEFxR2)** (p.1623-1623) `id:cc54a267b749`
    - **39.5.33 HRTIM Timerx Reset Register (HRTIM_RSTxR)** (p.1624-1626) `id:009518d0a47c`
    - **39.5.34 HRTIM Timerx Chopper Register (HRTIM_CHPxR)** (p.1627-1628) `id:706557d7f0b1`
    - **39.5.35 HRTIM Timerx Capture 1 Control Register (HRTIM_CPT1xCR)** (p.1629-1629) `id:954b57311c07`
    - **39.5.36 HRTIM Timerx Capture 2 Control Register (HRTIM_CPT2xCR)** (p.1630-1632) `id:964684f73285`
    - **39.5.37 HRTIM Timerx Output Register (HRTIM_OUTxR)** (p.1633-1635) `id:9476ec3ae0e7`
    - **39.5.38 HRTIM Timerx Fault Register (HRTIM_FLTxR)** (p.1636-1636) `id:1d7a1679c193`
    - **39.5.39 HRTIM Control Register 1 (HRTIM_CR1)** (p.1637-1638) `id:ba7986b4b8f7`
    - **39.5.40 HRTIM Control Register 2 (HRTIM_CR2)** (p.1639-1639) `id:07c975c88e94`
    - **39.5.41 HRTIM Interrupt Status Register (HRTIM_ISR)** (p.1640-1640) `id:48465b81f478`
    - **39.5.42 HRTIM Interrupt Clear Register (HRTIM_ICR)** (p.1641-1641) `id:5f991b700a53`
    - **39.5.43 HRTIM Interrupt Enable Register (HRTIM_IER)** (p.1642-1642) `id:201ceb438e1f`
    - **39.5.44 HRTIM Output Enable Register (HRTIM_OENR)** (p.1643-1643) `id:2b873983ea45`
    - **39.5.45 HRTIM Output Disable Register (HRTIM_ODISR)** (p.1644-1644) `id:6b422af22a7a`
    - **39.5.46 HRTIM Output Disable Status Register (HRTIM_ODSR)** (p.1645-1645) `id:5d99f2040d0f`
    - **39.5.47 HRTIM Burst Mode Control Register (HRTIM_BMCR)** (p.1646-1647) `id:c4bde4dd8f73`
    - **39.5.48 HRTIM Burst Mode Trigger Register (HRTIM_BMTRGR)** (p.1648-1649) `id:f7a5b409ddab`
    - **39.5.49 HRTIM Burst Mode Compare Register (HRTIM_BMCMPR)** (p.1650-1650) `id:b0f7a5da5e85`
    - **39.5.50 HRTIM Burst Mode Period Register (HRTIM_BMPER)** (p.1650-1650) `id:4a8ca4c0cb62`
    - **39.5.51 HRTIM Timer External Event Control Register 1 (HRTIM_EECR1)** (p.1651-1652) `id:7bfdd8b44117`
    - **39.5.52 HRTIM Timer External Event Control Register 2 (HRTIM_EECR2)** (p.1653-1653) `id:9e25b3a65baf`
    - **39.5.53 HRTIM Timer External Event Control Register 3 (HRTIM_EECR3)** (p.1654-1654) `id:3ae232957925`
    - **39.5.54 HRTIM ADC Trigger 1 Register (HRTIM_ADC1R)** (p.1655-1655) `id:42bb7aee81d2`
    - **39.5.55 HRTIM ADC Trigger 2 Register (HRTIM_ADC2R)** (p.1656-1656) `id:4bd36b07cd89`
    - **39.5.56 HRTIM ADC Trigger 3 Register (HRTIM_ADC3R)** (p.1657-1658) `id:aa376bb49946`
    - **39.5.57 HRTIM ADC Trigger 4 Register (HRTIM_ADC4R)** (p.1659-1660) `id:91754882ec08`
    - **39.5.58 HRTIM Fault Input Register 1 (HRTIM_FLTINR1)** (p.1661-1662) `id:25b03501edd3`
    - **39.5.59 HRTIM Fault Input Register 2 (HRTIM_FLTINR2)** (p.1663-1664) `id:8e025160a41a`
    - **39.5.60 HRTIM Burst DMA Master timer update Register (HRTIM_BDMUPR)** (p.1665-1665) `id:20ae8c0b3399`
    - **39.5.61 HRTIM Burst DMA Timerx update Register (HRTIM_BDTxUPR)** (p.1666-1666) `id:70bb41aa3dac`
    - **39.5.62 HRTIM Burst DMA Data Register (HRTIM_BDMADR)** (p.1667-1667) `id:e7486f8c7f66`
    - **39.5.63 HRTIM register map** (p.1668-1676) `id:96d2af34e928`
      - **Table 347. RTIM global register map** (p.1668-1669) `id:4bc979277cf8`
      - **Table 348. HRTIM Register map and reset values: Master timer** (p.1668-1669) `id:d14541f6dd96`
      - **Table 349. HRTIM Register map and reset values: TIMx (x= A..E)** (p.1670-1673) `id:2c9f0ba65755`
      - **Table 350. HRTIM Register map and reset values: Common functions** (p.1674-1676) `id:c54b09a6824a`
- **40 Advanced-control timers (TIM1/TIM8)** (p.1677-1780) `id:3f53f07e85aa`
  - **40.1 TIM1/TIM8 introduction** (p.1677-1678) `id:5dd58c138c03`
  - **40.2 TIM1/TIM8 main features** (p.1677-1678) `id:f6a3e947dc9a`
    - **Figure 386. Advanced-control timer block diagram** (p.1678-1678) `id:3687ff76f4ce`
  - **40.3 TIM1/TIM8 functional description** (p.1679-1735) `id:d49744a8841d`
    - **40.3.1 Time-base unit** (p.1679-1680) `id:b3c781bfc593`
      - **Figure 387. Counter timing diagram with prescaler division change from 1 to 2** (p.1680-1680) `id:ed9b1a5c0b8f`
      - **Figure 388. Counter timing diagram with prescaler division change from 1 to 4** (p.1680-1680) `id:0f362e489e1c`
    - **40.3.2 Counter modes** (p.1681-1691) `id:fb70e8d79089`
      - **Figure 389. Counter timing diagram, internal clock divided by 1** (p.1682-1682) `id:3b7fea2deef9`
      - **Figure 390. Counter timing diagram, internal clock divided by 2** (p.1682-1682) `id:155232eac001`
      - **Figure 391. Counter timing diagram, internal clock divided by 4** (p.1683-1683) `id:81f744e81cbe`
      - **Figure 392. Counter timing diagram, internal clock divided by N** (p.1683-1683) `id:4bdd7d02cac4`
      - **Figure 393. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)** (p.1684-1685) `id:2c38b1c49b0e`
      - **Figure 394. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)** (p.1684-1685) `id:bb233b518c74`
      - **Figure 395. Counter timing diagram, internal clock divided by 1** (p.1686-1686) `id:07ef30fa9d5e`
      - **Figure 396. Counter timing diagram, internal clock divided by 2** (p.1686-1686) `id:11881bad4cb6`
      - **Figure 397. Counter timing diagram, internal clock divided by 4** (p.1687-1687) `id:89705efec85f`
      - **Figure 398. Counter timing diagram, internal clock divided by N** (p.1687-1687) `id:96d3cf85897d`
      - **Figure 399. Counter timing diagram, update event when repetition counter is not used** (p.1688-1688) `id:b6616a340e8d`
      - **Figure 400. Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6** (p.1689-1689) `id:0bac01863a35`
      - **Figure 401. Counter timing diagram, internal clock divided by 2** (p.1690-1690) `id:b1cfe4b5f3f4`
      - **Figure 402. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36** (p.1690-1690) `id:772923379e64`
      - **Figure 403. Counter timing diagram, internal clock divided by N** (p.1691-1691) `id:7255628682f9`
      - **Figure 404. Counter timing diagram, update event with ARPE=1 (counter underflow)** (p.1691-1691) `id:afedbde3d0a9`
      - **Figure 405. Counter timing diagram, Update event with ARPE=1 (counter overflow)** (p.1692-1692) `id:94452735c1d8`
    - **40.3.3 Repetition counter** (p.1692-1693) `id:7a9d10b27665`
      - **Figure 406. Update rate examples depending on mode and TIMx_RCR register settings** (p.1693-1693) `id:e8e993025a0f`
    - **40.3.4 External trigger input** (p.1694-1694) `id:e9c2d34a5c5c`
      - **Figure 407. External trigger input block** (p.1694-1694) `id:45e062837610`
      - **Figure 408. TIM1/TIM8 ETR input circuitry** (p.1694-1694) `id:a6d98ce851da`
    - **40.3.5 Clock selection** (p.1695-1698) `id:b3b4e58716b9`
      - **Figure 409. Control circuit in normal mode, internal clock divided by 1** (p.1695-1695) `id:f687a79dce8f`
      - **Figure 410. TI2 external clock connection example** (p.1696-1696) `id:c3f005bb6e72`
      - **Figure 411. Control circuit in external clock mode 1** (p.1697-1697) `id:ef8526a5877c`
      - **Figure 412. External trigger input block** (p.1697-1697) `id:68591682c43d`
      - **Figure 413. Control circuit in external clock mode 2** (p.1698-1698) `id:531ad16bd61d`
    - **40.3.6 Capture/compare channels** (p.1699-1700) `id:ccb62a90cc17`
      - **Figure 414. Capture/compare channel (example: channel 1 input stage)** (p.1699-1699) `id:3f444886acb8`
      - **Figure 415. Capture/compare channel 1 main circuit** (p.1699-1699) `id:c07d4d7341ea`
      - **Figure 416. Output stage of capture/compare channel (channel 1, idem ch. 2 and 3)** (p.1700-1700) `id:fe51a9c2d275`
      - **Figure 417. Output stage of capture/compare channel (channel 4)** (p.1700-1700) `id:feff5746da77`
      - **Figure 418. Output stage of capture/compare channel (channel 5, idem ch. 6)** (p.1701-1701) `id:b8797de1d187`
    - **40.3.7 Input capture mode** (p.1701-1701) `id:2e380ad45de7`
    - **40.3.8 PWM input mode** (p.1702-1702) `id:ee1c4bde31f1`
      - **Figure 419. PWM input mode timing** (p.1703-1703) `id:cec60640b41c`
    - **40.3.9 Forced output mode** (p.1703-1703) `id:32eb6f87180f`
    - **40.3.10 Output compare mode** (p.1704-1704) `id:93a83912e9f3`
      - **Figure 420. Output compare mode, toggle on OC1** (p.1705-1705) `id:5b3151015fe8`
    - **40.3.11 PWM mode** (p.1705-1707) `id:4a8126ff4247`
      - **Figure 421. Edge-aligned PWM waveforms (ARR=8)** (p.1706-1706) `id:8715f1313d21`
      - **Figure 422. Center-aligned PWM waveforms (ARR=8)** (p.1707-1707) `id:578e01af54d0`
    - **40.3.12 Asymmetric PWM mode** (p.1708-1708) `id:cbf9ccc9ac70`
      - **Figure 423. Generation of 2 phase-shifted PWM signals with 50% duty cycle** (p.1709-1709) `id:fb6c6d108c3a`
    - **40.3.13 Combined PWM mode** (p.1709-1709) `id:2cbfe8a57f88`
      - **Figure 424. Combined PWM mode on channel 1 and 3** (p.1710-1710) `id:54d10f69f18e`
    - **40.3.14 Combined 3-phase PWM mode** (p.1710-1710) `id:b05c8c5a058a`
      - **Figure 425. 3-phase combined PWM signals with multiple trigger pulses per period** (p.1711-1711) `id:ce548f897a15`
    - **40.3.15 Complementary outputs and dead-time insertion** (p.1711-1712) `id:d56a45c3a2bc`
      - **Figure 426. Complementary output with dead-time insertion** (p.1712-1712) `id:b3ddf23866e1`
      - **Figure 427. Dead-time waveforms with delay greater than the negative pulse** (p.1712-1712) `id:6453c4b370d2`
      - **Figure 428. Dead-time waveforms with delay greater than the positive pulse** (p.1713-1714) `id:41105134246f`
    - **40.3.16 Using the break function** (p.1713-1718) `id:95fc34bed71e`
      - **Figure 429. Break and Break2 circuitry overview** (p.1715-1716) `id:b0a03cabfb7b`
      - **Figure 430. Various output behavior in response to a break event on BRK (OSSI = 1)** (p.1717-1717) `id:a543d6099bab`
      - **Table 351. Behavior of timer outputs versus BRK/BRK2 inputs** (p.1718-1718) `id:47d4f4d81278`
      - **Figure 431. PWM output state following BRK and BRK2 pins assertion (OSSI=1)** (p.1718-1718) `id:c6d349df9985`
      - **Figure 432. PWM output state following BRK assertion (OSSI=0)** (p.1719-1719) `id:540fc7f2e2c6`
    - **40.3.17 Bidirectional break inputs** (p.1719-1720) `id:f521ca437f65`
      - **Figure 433. Output redirection** (p.1719-1719) `id:9023060ab41c`
    - **40.3.18 Clearing the OCxREF signal on an external event** (p.1719-1720) `id:d767ea840f70`
      - **Figure 434. Clearing TIMx OCxREF** (p.1720-1720) `id:1b361d4ca5a8`
    - **40.3.19 6-step PWM generation** (p.1721-1721) `id:eb863aaf4ab6`
      - **Figure 435. 6-step generation, COM example (OSSR=1)** (p.1721-1721) `id:bffcce411137`
    - **40.3.20 One-pulse mode** (p.1722-1722) `id:4a3fc97b1b88`
      - **Figure 436. Example of one pulse mode.** (p.1722-1722) `id:934ca5ca02ba`
    - **40.3.21 Retriggerable one pulse mode** (p.1723-1723) `id:9d14750ee5e4`
      - **Figure 437. Retriggerable one pulse mode** (p.1724-1724) `id:8f91a5aa03c9`
    - **40.3.22 Encoder interface mode** (p.1724-1725) `id:13ab24cc04d1`
      - **Table 352. Counting direction versus encoder signals** (p.1725-1725) `id:86860f64d336`
      - **Figure 438. Example of counter operation in encoder interface mode.** (p.1725-1725) `id:23a4d2d0621f`
      - **Figure 439. Example of encoder interface mode with TI1FP1 polarity inverted.** (p.1726-1726) `id:bfcc7ca44dd8`
    - **40.3.23 UIF bit remapping** (p.1726-1726) `id:43e3cccc06bb`
    - **40.3.24 Timer input XOR function** (p.1727-1729) `id:1c7763e66a0a`
      - **Figure 440. Measuring time interval between edges on 3 signals** (p.1727-1728) `id:7f0d4d32ca64`
    - **40.3.25 Interfacing with Hall sensors** (p.1727-1729) `id:4a81e9576448`
      - **Figure 441. Example of Hall sensor interface** (p.1729-1729) `id:0139c67fa87d`
    - **40.3.26 Timer synchronization** (p.1730-1733) `id:f9259f34fcec`
      - **Figure 442. Control circuit in reset mode** (p.1730-1730) `id:f76d12e16169`
      - **Figure 443. Control circuit in Gated mode** (p.1731-1731) `id:b8c9846eb76a`
      - **Figure 444. Control circuit in trigger mode** (p.1732-1732) `id:56e7b2f0a7ed`
      - **Figure 445. Control circuit in external clock mode 2 + trigger mode** (p.1733-1733) `id:f6b287bc6842`
    - **40.3.27 ADC synchronization** (p.1734-1734) `id:85954e614f99`
    - **40.3.28 DMA burst mode** (p.1734-1734) `id:54bc304f4908`
    - **40.3.29 Debug mode** (p.1735-1735) `id:fb751d689e8b`
  - **40.4 TIM1/TIM8 registers** (p.1736-1780) `id:256f9f912c5e`
    - **40.4.1 TIMx control register 1 (TIMx_CR1)(x = 1, 8)** (p.1736-1736) `id:fb75b902e6fb`
    - **40.4.2 TIMx control register 2 (TIMx_CR2)(x = 1, 8)** (p.1737-1739) `id:280325b36acd`
    - **40.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 1, 8)** (p.1740-1741) `id:edcce061f96a`
      - **Table 353. TIMx internal trigger connection** (p.1742-1743) `id:742a612d5572`
    - **40.4.4 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 1, 8)** (p.1742-1743) `id:6cd9ceed578a`
    - **40.4.5 TIMx status register (TIMx_SR)(x = 1, 8)** (p.1744-1745) `id:adfcf3581109`
    - **40.4.6 TIMx event generation register (TIMx_EGR)(x = 1, 8)** (p.1746-1746) `id:508af5cf86bf`
    - **40.4.7 TIMx capture/compare mode register 1(TIMx_CCMR1)(x = 1, 8)** (p.1747-1747) `id:ec0c975dcec6`
    - **40.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 1, 8)** (p.1748-1750) `id:701d99529386`
    - **40.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 1, 8)** (p.1751-1751) `id:af5218729acc`
    - **40.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2)(x = 1, 8)** (p.1752-1753) `id:00bdd393ae0c`
    - **40.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 1, 8)** (p.1754-1756) `id:1df8ee38e768`
      - **Table 354. Output control bits for complementary OCx and OCxN channels with break feature** (p.1756-1756) `id:78f5b82e12d9`
    - **40.4.12 TIMx counter (TIMx_CNT)(x = 1, 8)** (p.1757-1757) `id:78115cc5719d`
    - **40.4.13 TIMx prescaler (TIMx_PSC)(x = 1, 8)** (p.1757-1757) `id:08a7b951bb13`
    - **40.4.14 TIMx auto-reload register (TIMx_ARR)(x = 1, 8)** (p.1757-1757) `id:5bbb5182f104`
    - **40.4.15 TIMx repetition counter register (TIMx_RCR)(x = 1, 8)** (p.1758-1758) `id:d3da370252e4`
    - **40.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 1, 8)** (p.1758-1758) `id:198c7ef4e402`
    - **40.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 1, 8)** (p.1759-1759) `id:b9dc2ab5b897`
    - **40.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 1, 8)** (p.1759-1759) `id:551d63bd8684`
    - **40.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 1, 8)** (p.1760-1762) `id:080410e1dc71`
    - **40.4.20 TIMx break and dead-time register (TIMx_BDTR)(x = 1, 8)** (p.1760-1762) `id:9fe3dc4ac37b`
    - **40.4.21 TIMx DMA control register (TIMx_DCR)(x = 1, 8)** (p.1763-1763) `id:375a9a30ac7e`
    - **40.4.22 TIMx DMA address for full transfer (TIMx_DMAR)(x = 1, 8)** (p.1764-1764) `id:4082c1aa9984`
    - **40.4.23 TIMx capture/compare mode register 3 (TIMx_CCMR3)(x = 1, 8)** (p.1765-1765) `id:0fdf484425d2`
    - **40.4.24 TIMx capture/compare register 5 (TIMx_CCR5)(x = 1, 8)** (p.1766-1766) `id:25ddda7e970d`
    - **40.4.25 TIMx capture/compare register 6 (TIMx_CCR6)(x = 1, 8)** (p.1767-1768) `id:ecf8cc2595a9`
    - **40.4.26 TIM1 alternate function option register 1 (TIM1_AF1)** (p.1767-1768) `id:c322731e0467`
    - **40.4.27 TIM1 Alternate function register 2 (TIM1_AF2)** (p.1769-1769) `id:336da9a688af`
    - **40.4.28 TIM8 Alternate function option register 1 (TIM8_AF1)** (p.1770-1771) `id:58c79e2379a3`
    - **40.4.29 TIM8 Alternate function option register 2 (TIM8_AF2)** (p.1772-1773) `id:3a59ab3552e5`
    - **40.4.30 TIM1 timer input selection register (TIM1_TISEL)** (p.1774-1775) `id:2aa5e6d7b9c2`
    - **40.4.31 TIM8 timer input selection register (TIM8_TISEL)** (p.1774-1775) `id:2dd03d2a0d77`
    - **40.4.32 TIM1 register map** (p.1776-1777) `id:282c8bbce18d`
      - **Table 355. TIM1 register map and reset values** (p.1776-1777) `id:fd5fbc253317`
    - **40.4.33 TIM8 register map** (p.1778-1780) `id:038ad0127574`
      - **Table 356. TIM8 register map and reset values** (p.1778-1780) `id:0e5d7bb942ef`
- **41 General-purpose timers (TIM2/TIM3/TIM4/TIM5)** (p.1781-1857) `id:a6913c58cc24`
  - **41.1 TIM2/TIM3/TIM4/TIM5 introduction** (p.1781-1782) `id:507667fbaa21`
  - **41.2 TIM2/TIM3/TIM4/TIM5 main features** (p.1781-1782) `id:d146d7f76c40`
    - **Figure 446. General-purpose timer block diagram** (p.1782-1782) `id:0c450b36d158`
  - **41.3 TIM2/TIM3/TIM4/TIM5 functional description** (p.1783-1825) `id:92ed2468b9b6`
    - **41.3.1 Time-base unit** (p.1783-1784) `id:a99683c03c05`
      - **Figure 447. Counter timing diagram with prescaler division change from 1 to 2** (p.1784-1784) `id:a4b720f23e69`
      - **Figure 448. Counter timing diagram with prescaler division change from 1 to 4** (p.1784-1784) `id:c6fefc5d0e35`
    - **41.3.2 Counter modes** (p.1785-1794) `id:93c054aa5985`
      - **Figure 449. Counter timing diagram, internal clock divided by 1** (p.1785-1785) `id:2ba3b0b01e30`
      - **Figure 450. Counter timing diagram, internal clock divided by 2** (p.1786-1786) `id:ece653d1ba7e`
      - **Figure 451. Counter timing diagram, internal clock divided by 4** (p.1786-1786) `id:21ff4ae5c7fc`
      - **Figure 452. Counter timing diagram, internal clock divided by N** (p.1787-1787) `id:e398874d8ae8`
      - **Figure 453. Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)** (p.1787-1787) `id:25b95664e2f5`
      - **Figure 454. Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)** (p.1788-1788) `id:8ecf1c330691`
      - **Figure 455. Counter timing diagram, internal clock divided by 1** (p.1789-1789) `id:b8f5643f6729`
      - **Figure 456. Counter timing diagram, internal clock divided by 2** (p.1789-1789) `id:e17c0a5a49d9`
      - **Figure 457. Counter timing diagram, internal clock divided by 4** (p.1790-1790) `id:2ece9f8bfc23`
      - **Figure 458. Counter timing diagram, internal clock divided by N** (p.1790-1790) `id:b64fd7672e26`
      - **Figure 459. Counter timing diagram, Update event** (p.1791-1791) `id:dbabcfbb3f11`
      - **Figure 460. Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6** (p.1792-1792) `id:24d96555c0d4`
      - **Figure 461. Counter timing diagram, internal clock divided by 2** (p.1793-1793) `id:3d9777c08b6e`
      - **Figure 462. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36** (p.1793-1793) `id:b3b85863c38d`
      - **Figure 463. Counter timing diagram, internal clock divided by N** (p.1794-1794) `id:5152413ccc62`
      - **Figure 464. Counter timing diagram, Update event with ARPE=1 (counter underflow)** (p.1794-1794) `id:fd833dfcddfc`
      - **Figure 465. Counter timing diagram, Update event with ARPE=1 (counter overflow)** (p.1795-1795) `id:a74be1df363d`
    - **41.3.3 Clock selection** (p.1795-1798) `id:a7210d44ca29`
      - **Figure 466. Control circuit in normal mode, internal clock divided by 1** (p.1796-1796) `id:6d0a40461a39`
      - **Figure 467. TI2 external clock connection example** (p.1796-1796) `id:6c138d04feb7`
      - **Figure 468. Control circuit in external clock mode 1** (p.1797-1797) `id:2920bd0dc4c0`
      - **Figure 469. External trigger input block** (p.1798-1798) `id:b6c8d3aa5f5a`
      - **Figure 470. Control circuit in external clock mode 2** (p.1799-1799) `id:228dbb600422`
    - **41.3.4 Capture/Compare channels** (p.1799-1799) `id:03db53126b21`
      - **Figure 471. Capture/Compare channel (example: channel 1 input stage)** (p.1799-1799) `id:95ffcc939573`
      - **Figure 472. Capture/Compare channel 1 main circuit** (p.1800-1800) `id:4af3e5b6578f`
      - **Figure 473. Output stage of Capture/Compare channel (channel 1)** (p.1800-1800) `id:4020e26219d1`
    - **41.3.5 Input capture mode** (p.1800-1800) `id:478a1539f20a`
    - **41.3.6 PWM input mode** (p.1801-1801) `id:7af5b37a1ed7`
      - **Figure 474. PWM input mode timing** (p.1802-1802) `id:933ec187d4bf`
    - **41.3.7 Forced output mode** (p.1802-1802) `id:c08575aa505f`
    - **41.3.8 Output compare mode** (p.1803-1803) `id:03657d5b046f`
      - **Figure 475. Output compare mode, toggle on OC1** (p.1804-1804) `id:c38d333621a7`
    - **41.3.9 PWM mode** (p.1804-1806) `id:ab95cd48c992`
      - **Figure 476. Edge-aligned PWM waveforms (ARR=8)** (p.1805-1805) `id:fa1e0bb0e90a`
      - **Figure 477. Center-aligned PWM waveforms (ARR=8)** (p.1806-1806) `id:2fee531f1e4e`
    - **41.3.10 Asymmetric PWM mode** (p.1807-1807) `id:cc1ece7e5d7d`
      - **Figure 478. Generation of 2 phase-shifted PWM signals with 50% duty cycle** (p.1807-1807) `id:321a4e8fa4ed`
    - **41.3.11 Combined PWM mode** (p.1808-1808) `id:6eac833a343c`
      - **Figure 479. Combined PWM mode on channels 1 and 3** (p.1809-1809) `id:2167d262b808`
    - **41.3.12 Clearing the OCxREF signal on an external event** (p.1809-1810) `id:51d36bff4553`
      - **Figure 480. Clearing TIMx OCxREF** (p.1810-1810) `id:708a918d6b68`
    - **41.3.13 One-pulse mode** (p.1811-1811) `id:ef1581a4ce98`
      - **Figure 481. Example of one-pulse mode.** (p.1811-1811) `id:91c675de3a97`
    - **41.3.14 Retriggerable one pulse mode** (p.1812-1812) `id:1622b2d77e6f`
      - **Figure 482. Retriggerable one-pulse mode.** (p.1813-1813) `id:4215266bc7ba`
    - **41.3.15 Encoder interface mode** (p.1813-1814) `id:67f204b41bc5`
      - **Table 357. Counting direction versus encoder signals** (p.1814-1814) `id:e2660745b7de`
      - **Figure 483. Example of counter operation in encoder interface mode** (p.1814-1814) `id:69b250f9a809`
      - **Figure 484. Example of encoder interface mode with TI1FP1 polarity inverted** (p.1815-1815) `id:b12215b0d05a`
    - **41.3.16 UIF bit remapping** (p.1815-1815) `id:3f3276acc5a3`
    - **41.3.17 Timer input XOR function** (p.1815-1815) `id:b49809ab06be`
    - **41.3.18 Timers and external trigger synchronization** (p.1816-1818) `id:3a2c1bfb5dce`
      - **Figure 485. Control circuit in reset mode** (p.1816-1816) `id:96bacf612372`
      - **Figure 486. Control circuit in gated mode** (p.1817-1817) `id:d05c89ffacc3`
      - **Figure 487. Control circuit in trigger mode** (p.1818-1818) `id:ec9d489a072b`
      - **Figure 488. Control circuit in external clock mode 2 + trigger mode** (p.1819-1819) `id:0627685a4402`
    - **41.3.19 Timer synchronization** (p.1819-1823) `id:0958db7edddb`
      - **Figure 489. Master/Slave timer example** (p.1819-1819) `id:aa290d421e83`
      - **Figure 490. Master/slave connection example with 1 channel only timers** (p.1820-1820) `id:e27b459814a5`
      - **Figure 491. Gating TIM2 with OC1REF of TIM3** (p.1821-1821) `id:93befeaa0f71`
      - **Figure 492. Gating TIM2 with Enable of TIM3** (p.1822-1822) `id:3ceeb790e990`
      - **Figure 493. Triggering TIM2 with update of TIM3** (p.1822-1822) `id:34ab429a246f`
      - **Figure 494. Triggering TIM2 with Enable of TIM3** (p.1823-1823) `id:38fd62189253`
      - **Figure 495. Triggering TIM3 and TIM2 with TIM3 TI1 input** (p.1824-1824) `id:77609831a657`
    - **41.3.20 DMA burst mode** (p.1824-1824) `id:0148263ca616`
    - **41.3.21 Debug mode** (p.1825-1825) `id:9e4142d34ac5`
  - **41.4 TIM2/TIM3/TIM4/TIM5 registers** (p.1826-1857) `id:3d1e442ff34b`
    - **41.4.1 TIMx control register 1 (TIMx_CR1)(x = 2 to 5)** (p.1826-1826) `id:97d18c4b1e0d`
    - **41.4.2 TIMx control register 2 (TIMx_CR2)(x = 2 to 5)** (p.1827-1828) `id:dfbe0a1063c0`
    - **41.4.3 TIMx slave mode control register (TIMx_SMCR)(x = 2 to 5)** (p.1829-1831) `id:f6ff3e57d942`
      - **Table 358. TIMx internal trigger connection** (p.1832-1832) `id:cf61f3cc03d4`
    - **41.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 2 to 5)** (p.1832-1832) `id:a3ee3248ac5a`
    - **41.4.5 TIMx status register (TIMx_SR)(x = 2 to 5)** (p.1833-1833) `id:68a04b8671f6`
    - **41.4.6 TIMx event generation register (TIMx_EGR)(x = 2 to 5)** (p.1834-1835) `id:899756776e56`
    - **41.4.7 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 2 to 5)** (p.1836-1837) `id:16a37dd887a2`
    - **41.4.8 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 5)** (p.1838-1839) `id:391aba97b190`
    - **41.4.9 TIMx capture/compare mode register 2 (TIMx_CCMR2)(x = 2 to 5)** (p.1840-1840) `id:06a42459c994`
    - **41.4.10 TIMx capture/compare mode register 2 [alternate] (TIMx_CCMR2) (x = 2 to 5)** (p.1841-1841) `id:7b7183859ad7`
    - **41.4.11 TIMx capture/compare enable register (TIMx_CCER)(x = 2 to 5)** (p.1842-1842) `id:4044d82560b3`
      - **Table 359. Output control bit for standard OCx channels** (p.1843-1843) `id:1aae5b685628`
    - **41.4.12 TIMx counter (TIMx_CNT)(x = 2 to 5)** (p.1843-1843) `id:9771478827b8`
    - **41.4.13 TIMx counter [alternate] (TIMx_CNT)(x = 2 to 5)** (p.1844-1844) `id:4cc39b6ddaf9`
    - **41.4.14 TIMx prescaler (TIMx_PSC)(x = 2 to 5)** (p.1844-1844) `id:899d82faaa89`
    - **41.4.15 TIMx auto-reload register (TIMx_ARR)(x = 2 to 5)** (p.1845-1845) `id:7ee0760273c9`
    - **41.4.16 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 5)** (p.1845-1845) `id:6430f49a10f2`
    - **41.4.17 TIMx capture/compare register 2 (TIMx_CCR2)(x = 2 to 5)** (p.1846-1846) `id:8520dd89911b`
    - **41.4.18 TIMx capture/compare register 3 (TIMx_CCR3)(x = 2 to 5)** (p.1846-1846) `id:9c2b18e2d5a4`
    - **41.4.19 TIMx capture/compare register 4 (TIMx_CCR4)(x = 2 to 5)** (p.1847-1847) `id:755114a12c64`
    - **41.4.20 TIMx DMA control register (TIMx_DCR)(x = 2 to 5)** (p.1848-1848) `id:c9cff231f805`
    - **41.4.21 TIMx DMA address for full transfer (TIMx_DMAR)(x = 2 to 5)** (p.1848-1848) `id:e1d1c55d24e2`
    - **41.4.22 TIM2 alternate function option register 1 (TIM2_AF1)** (p.1849-1849) `id:0afd880c5de6`
    - **41.4.23 TIM3 alternate function option register 1 (TIM3_AF1)** (p.1849-1849) `id:34c14d0b83b0`
    - **41.4.24 TIM4 alternate function option register 1 (TIM4_AF1)** (p.1850-1850) `id:ed1d23ade57f`
    - **41.4.25 TIM5 alternate function option register 1 (TIM5_AF1)** (p.1850-1850) `id:b36905bc2a2f`
    - **41.4.26 TIM2 timer input selection register (TIM2_TISEL)** (p.1851-1851) `id:15658386e92b`
    - **41.4.27 TIM3 timer input selection register (TIM3_TISEL)** (p.1851-1851) `id:476960e99af5`
    - **41.4.28 TIM4 timer input selection register (TIM4_TISEL)** (p.1852-1852) `id:9e7e69cd61db`
    - **41.4.29 TIM5 timer input selection register (TIM5_TISEL)** (p.1853-1854) `id:d1fe836539ae`
    - **41.4.30 TIMx register map** (p.1855-1857) `id:4df5b0b16f3b`
      - **Table 360. TIM2/TIM3/TIM4/TIM5 register map and reset values** (p.1855-1857) `id:d80fab1f566e`
- **42 General-purpose timers (TIM12/TIM13/TIM14)** (p.1858-1910) `id:8382dba8eadd`
  - **42.1 TIM12/TIM13/TIM14 introduction** (p.1858-1860) `id:171804063c38`
  - **42.2 TIM12/TIM13/TIM14 main features** (p.1858-1860) `id:911f3099a9f7`
    - **42.2.1 TIM12 main features** (p.1858-1858) `id:c986554a32e8`
      - **Figure 496. General-purpose timer block diagram (TIM12)** (p.1859-1859) `id:aa091b85977a`
    - **42.2.2 TIM13/TIM14 main features** (p.1859-1860) `id:2ef52e78705f`
      - **Figure 497. General-purpose timer block diagram (TIM13/TIM14)** (p.1860-1860) `id:25c37cd26f0a`
  - **42.3 TIM12/TIM13/TIM14 functional description** (p.1861-1882) `id:d675e06d8ff9`
    - **42.3.1 Time-base unit** (p.1861-1862) `id:b533145346db`
      - **Figure 498. Counter timing diagram with prescaler division change from 1 to 2** (p.1862-1862) `id:65fcf840f532`
      - **Figure 499. Counter timing diagram with prescaler division change from 1 to 4** (p.1862-1862) `id:85e5f9dccb90`
    - **42.3.2 Counter modes** (p.1863-1865) `id:5fb0309dc629`
      - **Figure 500. Counter timing diagram, internal clock divided by 1** (p.1863-1863) `id:32ef02825b60`
      - **Figure 501. Counter timing diagram, internal clock divided by 2** (p.1864-1864) `id:9a41f9a63c16`
      - **Figure 502. Counter timing diagram, internal clock divided by 4** (p.1864-1864) `id:4d48aea94e67`
      - **Figure 503. Counter timing diagram, internal clock divided by N** (p.1865-1865) `id:2f5a78e5d27c`
      - **Figure 504. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)** (p.1865-1865) `id:aea1e0c04791`
      - **Figure 505. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)** (p.1866-1866) `id:57569801445e`
    - **42.3.3 Clock selection** (p.1866-1867) `id:6c4b31fe5965`
      - **Figure 506. Control circuit in normal mode, internal clock divided by 1** (p.1867-1867) `id:50ded83ee980`
      - **Figure 507. TI2 external clock connection example** (p.1867-1867) `id:0d061ece1e18`
      - **Figure 508. Control circuit in external clock mode 1** (p.1868-1868) `id:4b7d8d3cf4fc`
    - **42.3.4 Capture/compare channels** (p.1868-1869) `id:2940b107e65b`
      - **Figure 509. Capture/compare channel (example: channel 1 input stage)** (p.1869-1869) `id:7bd7c9a12a8e`
      - **Figure 510. Capture/compare channel 1 main circuit** (p.1869-1869) `id:0f273378e4c0`
      - **Figure 511. Output stage of capture/compare channel (channel 1)** (p.1870-1870) `id:521659930e2a`
    - **42.3.5 Input capture mode** (p.1870-1870) `id:5c90d7e51134`
    - **42.3.6 PWM input mode (only for TIM12)** (p.1871-1871) `id:33d2c27452af`
      - **Figure 512. PWM input mode timing** (p.1872-1872) `id:ad3e906a02bb`
    - **42.3.7 Forced output mode** (p.1872-1872) `id:5d07a410456b`
    - **42.3.8 Output compare mode** (p.1873-1873) `id:59d66b083e7e`
      - **Figure 513. Output compare mode, toggle on OC1.** (p.1874-1874) `id:49793edc015b`
    - **42.3.9 PWM mode** (p.1874-1874) `id:1768ec032ccd`
      - **Figure 514. Edge-aligned PWM waveforms (ARR=8)** (p.1875-1875) `id:1466470fef35`
    - **42.3.10 Combined PWM mode (TIM12 only)** (p.1875-1875) `id:73f17cd33ab0`
      - **Figure 515. Combined PWM mode on channel 1 and 2** (p.1876-1876) `id:c432d7caa8ee`
    - **42.3.11 One-pulse mode** (p.1876-1877) `id:094b79f0c3e3`
      - **Figure 516. Example of one pulse mode.** (p.1877-1877) `id:64bf85b93260`
    - **42.3.12 Retriggerable one pulse mode (TIM12 only)** (p.1878-1878) `id:0a551b04b89f`
      - **Figure 517. Retriggerable one pulse mode** (p.1878-1878) `id:4c0713385531`
    - **42.3.13 UIF bit remapping** (p.1878-1878) `id:2136f0a9c13a`
    - **42.3.14 Timer input XOR function** (p.1879-1881) `id:8b51b6301e51`
      - **Figure 518. Measuring time interval between edges on 2 signals** (p.1879-1879) `id:ba4ad8050263`
    - **42.3.15 TIM12 external trigger synchronization** (p.1879-1881) `id:02c47a421c2a`
      - **Figure 519. Control circuit in reset mode** (p.1880-1880) `id:52d872d7f5d5`
      - **Figure 520. Control circuit in gated mode** (p.1881-1881) `id:e6993015464d`
      - **Figure 521. Control circuit in trigger mode** (p.1881-1881) `id:fd2953ed9c45`
    - **42.3.16 Slave mode – combined reset + trigger mode** (p.1882-1882) `id:3865a938bc9d`
    - **42.3.17 Timer synchronization (TIM12)** (p.1883-1883) `id:481a827365dd`
    - **42.3.18 Using timer output as trigger for other timers (TIM13/TIM14)** (p.1883-1883) `id:d37264b0f1e9`
    - **42.3.19 Debug mode** (p.1883-1883) `id:77e99ab622c5`
  - **42.4 TIM12 registers** (p.1883-1898) `id:d9931d372e78`
    - **42.4.1 TIM12 control register 1 (TIM12_CR1)** (p.1883-1883) `id:c40e8f07697d`
    - **42.4.2 TIM12 control register 2 (TIM12_CR2)** (p.1884-1884) `id:b42d0ad78bee`
    - **42.4.3 TIM12 slave mode control register (TIM12_SMCR)** (p.1885-1886) `id:3429f33eed5a`
      - **Table 361. TIMx internal trigger connection** (p.1886-1886) `id:fd76c8988928`
    - **42.4.4 TIM12 Interrupt enable register (TIM12_DIER)** (p.1887-1887) `id:d66d8f4dc5f3`
    - **42.4.5 TIM12 status register (TIM12_SR)** (p.1887-1887) `id:19fbbcfc0ec7`
    - **42.4.6 TIM12 event generation register (TIM12_EGR)** (p.1888-1888) `id:5843eda39b3c`
    - **42.4.7 TIM12 capture/compare mode register 1 (TIM12_CCMR1)** (p.1889-1889) `id:8667540d42ee`
    - **42.4.8 TIM12 capture/compare mode register 1 [alternate] (TIM12_CCMR1)** (p.1890-1892) `id:f6253c6dd959`
    - **42.4.9 TIM12 capture/compare enable register (TIM12_CCER)** (p.1893-1893) `id:13608dd037d0`
      - **Table 362. Output control bit for standard OCx channels** (p.1894-1894) `id:61b952d1cf2a`
    - **42.4.10 TIM12 counter (TIM12_CNT)** (p.1894-1894) `id:0ec9fdd4dfb3`
    - **42.4.11 TIM12 prescaler (TIM12_PSC)** (p.1895-1895) `id:82da574b477d`
    - **42.4.12 TIM12 auto-reload register (TIM12_ARR)** (p.1895-1895) `id:b8e78e728a66`
    - **42.4.13 TIM12 capture/compare register 1 (TIM12_CCR1)** (p.1895-1895) `id:055570bf455e`
    - **42.4.14 TIM12 capture/compare register 2 (TIM12_CCR2)** (p.1896-1896) `id:4cda2967ba53`
    - **42.4.15 TIM12 timer input selection register (TIM12_TISEL)** (p.1896-1896) `id:0e265e3a0568`
    - **42.4.16 TIM12 register map** (p.1897-1898) `id:f1c3c38a2455`
      - **Table 363. TIM12 register map and reset values** (p.1897-1898) `id:1135acc7ae40`
  - **42.5 TIM13/TIM14 registers** (p.1899-1910) `id:24bb92524f15`
    - **42.5.1 TIMx control register 1 (TIMx_CR1)(x = 13 to 14)** (p.1899-1899) `id:aec81d348a12`
    - **42.5.2 TIMx Interrupt enable register (TIMx_DIER)(x = 13 to 14)** (p.1900-1900) `id:4747bfbaf45e`
    - **42.5.3 TIMx status register (TIMx_SR)(x = 13 to 14)** (p.1900-1900) `id:e49906a1f4f9`
    - **42.5.4 TIMx event generation register (TIMx_EGR)(x = 13 to 14)** (p.1901-1901) `id:4b8d97ef80e0`
    - **42.5.5 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 13 to 14)** (p.1902-1902) `id:8ee9fc895619`
    - **42.5.6 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 13 to 14)** (p.1903-1904) `id:c3a2210d0bee`
    - **42.5.7 TIMx capture/compare enable register (TIMx_CCER)(x = 13 to 14)** (p.1905-1905) `id:43484f1713b1`
      - **Table 364. Output control bit for standard OCx channels** (p.1906-1906) `id:49ce281c452c`
    - **42.5.8 TIMx counter (TIMx_CNT)(x = 13 to 14)** (p.1906-1906) `id:3d00a39ed5d5`
    - **42.5.9 TIMx prescaler (TIMx_PSC)(x = 13 to 14)** (p.1907-1907) `id:59744a269273`
    - **42.5.10 TIMx auto-reload register (TIMx_ARR)(x = 13 to 14)** (p.1907-1907) `id:140f40af049f`
    - **42.5.11 TIMx capture/compare register 1 (TIMx_CCR1)(x = 13 to 14)** (p.1907-1907) `id:b027beac960b`
    - **42.5.12 TIM13 timer input selection register (TIM13_TISEL)** (p.1908-1908) `id:2cebcdefc8c2`
    - **42.5.13 TIM14 timer input selection register (TIM14_TISEL)** (p.1908-1908) `id:8529a93b2682`
    - **42.5.14 TIM13/TIM14 register map** (p.1909-1910) `id:80261e408d99`
      - **Table 365. TIM13/TIM14 register map and reset values** (p.1909-1910) `id:106acc54735e`
- **43 General-purpose timers (TIM15/TIM16/TIM17)** (p.1911-1996) `id:87ef0cc59c34`
  - **43.1 TIM15/TIM16/TIM17 introduction** (p.1911-1911) `id:7466058f6663`
  - **43.2 TIM15 main features** (p.1911-1911) `id:3b23a401cd1b`
  - **43.3 TIM16/TIM17 main features** (p.1912-1914) `id:d3e71776029e`
    - **Figure 522. TIM15 block diagram** (p.1913-1913) `id:5389e00404fc`
    - **Figure 523. TIM16/TIM17 block diagram** (p.1914-1914) `id:06eec1ee45ad`
  - **43.4 TIM15/TIM16/TIM17 functional description** (p.1915-1948) `id:312a6f1ce52d`
    - **43.4.1 Time-base unit** (p.1915-1916) `id:a3abad43f968`
      - **Figure 524. Counter timing diagram with prescaler division change from 1 to 2** (p.1916-1916) `id:919230b5c50a`
      - **Figure 525. Counter timing diagram with prescaler division change from 1 to 4** (p.1916-1916) `id:81c7ee9ab3be`
    - **43.4.2 Counter modes** (p.1917-1920) `id:62c5c303997c`
      - **Figure 526. Counter timing diagram, internal clock divided by 1** (p.1918-1918) `id:22c6f4284f6c`
      - **Figure 527. Counter timing diagram, internal clock divided by 2** (p.1918-1918) `id:b1d7a67886e7`
      - **Figure 528. Counter timing diagram, internal clock divided by 4** (p.1919-1919) `id:62b360df5942`
      - **Figure 529. Counter timing diagram, internal clock divided by N** (p.1919-1919) `id:1d89947cee74`
      - **Figure 530. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)** (p.1920-1920) `id:42c6ceb430d9`
      - **Figure 531. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)** (p.1920-1920) `id:903d4ead0b5b`
    - **43.4.3 Repetition counter** (p.1921-1921) `id:ad379a8e0113`
      - **Figure 532. Update rate examples depending on mode and TIMx_RCR register settings** (p.1922-1922) `id:a3cbe42d8622`
    - **43.4.4 Clock selection** (p.1922-1923) `id:e991debf114b`
      - **Figure 533. Control circuit in normal mode, internal clock divided by 1** (p.1923-1923) `id:fff54b6c1ac2`
      - **Figure 534. TI2 external clock connection example** (p.1923-1923) `id:e4d3192726ad`
      - **Figure 535. Control circuit in external clock mode 1** (p.1924-1924) `id:601b98598099`
    - **43.4.5 Capture/compare channels** (p.1924-1925) `id:d5ee7b93f5e1`
      - **Figure 536. Capture/compare channel (example: channel 1 input stage)** (p.1925-1925) `id:7b430a1ccf0c`
      - **Figure 537. Capture/compare channel 1 main circuit** (p.1925-1925) `id:45d72947fb69`
      - **Figure 538. Output stage of capture/compare channel (channel 1)** (p.1926-1926) `id:657b2690a5a6`
      - **Figure 539. Output stage of capture/compare channel (channel 2 for TIM15)** (p.1926-1926) `id:92509afe8dc6`
    - **43.4.6 Input capture mode** (p.1926-1926) `id:9c7ba4617f29`
    - **43.4.7 PWM input mode (only for TIM15)** (p.1927-1927) `id:f5485ce3a3e8`
      - **Figure 540. PWM input mode timing** (p.1928-1928) `id:82099dfa5e3d`
    - **43.4.8 Forced output mode** (p.1928-1928) `id:6306d7489149`
    - **43.4.9 Output compare mode** (p.1929-1929) `id:2d230d29d53d`
      - **Figure 541. Output compare mode, toggle on OC1** (p.1930-1930) `id:3697017bb53d`
    - **43.4.10 PWM mode** (p.1930-1930) `id:2bb80d6042ec`
      - **Figure 542. Edge-aligned PWM waveforms (ARR=8)** (p.1931-1931) `id:db49ae418a59`
    - **43.4.11 Combined PWM mode (TIM15 only)** (p.1931-1931) `id:11594a6ea66a`
      - **Figure 543. Combined PWM mode on channel 1 and 2** (p.1932-1932) `id:9ca215bd59cb`
    - **43.4.12 Complementary outputs and dead-time insertion** (p.1932-1933) `id:6bc6d4bdd7cd`
      - **Figure 544. Complementary output with dead-time insertion.** (p.1933-1933) `id:0a2dcce47802`
      - **Figure 545. Dead-time waveforms with delay greater than the negative pulse.** (p.1933-1933) `id:d13dc8148818`
      - **Figure 546. Dead-time waveforms with delay greater than the positive pulse.** (p.1934-1935) `id:b28b3b799c97`
    - **43.4.13 Using the break function** (p.1934-1938) `id:994b91d39fec`
      - **Figure 547. Break circuitry overview** (p.1936-1937) `id:d5c2e20707aa`
      - **Figure 548. Output behavior in response to a break** (p.1938-1938) `id:c0eec2f2c78f`
    - **43.4.14 6-step PWM generation** (p.1939-1939) `id:31cbda800633`
      - **Figure 549. 6-step generation, COM example (OSSR=1)** (p.1939-1939) `id:957f2bca569c`
    - **43.4.15 One-pulse mode** (p.1940-1940) `id:dd1a1ed9a0f7`
      - **Figure 550. Example of one pulse mode** (p.1940-1940) `id:d7cdb6f021a5`
    - **43.4.16 Retriggerable one pulse mode (TIM15 only)** (p.1941-1941) `id:9614d78abb68`
      - **Figure 551. Retriggerable one pulse mode** (p.1942-1942) `id:70f613ec9915`
    - **43.4.17 UIF bit remapping** (p.1942-1942) `id:f5c569368572`
    - **43.4.18 Timer input XOR function (TIM15 only)** (p.1943-1943) `id:5d0c3561d826`
      - **Figure 552. Measuring time interval between edges on 2 signals** (p.1943-1943) `id:e8041890a7ec`
    - **43.4.19 External trigger synchronization (TIM15 only)** (p.1944-1945) `id:3a356b1f690e`
      - **Figure 553. Control circuit in reset mode** (p.1944-1944) `id:ab70eba5ef3c`
      - **Figure 554. Control circuit in gated mode** (p.1945-1945) `id:cd3b290a102f`
      - **Figure 555. Control circuit in trigger mode** (p.1946-1947) `id:0b0548bb62ac`
    - **43.4.20 Slave mode – combined reset + trigger mode** (p.1946-1947) `id:988bc86458d0`
    - **43.4.21 DMA burst mode** (p.1946-1947) `id:7735c14f81bb`
    - **43.4.22 Timer synchronization (TIM15)** (p.1948-1948) `id:f9553b560197`
    - **43.4.23 Using timer output as trigger for other timers (TIM16/TIM17)** (p.1948-1948) `id:0a504653eb91`
    - **43.4.24 Debug mode** (p.1948-1948) `id:d9adefb2c423`
  - **43.5 TIM15 registers** (p.1949-1973) `id:9b924bcd1756`
    - **43.5.1 TIM15 control register 1 (TIM15_CR1)** (p.1949-1949) `id:db8c5f63bc59`
    - **43.5.2 TIM15 control register 2 (TIM15_CR2)** (p.1950-1951) `id:c044671e50dc`
    - **43.5.3 TIM15 slave mode control register (TIM15_SMCR)** (p.1952-1952) `id:6e1eba73c425`
      - **Table 366. TIMx Internal trigger connection** (p.1953-1953) `id:50b57571d044`
    - **43.5.4 TIM15 DMA/interrupt enable register (TIM15_DIER)** (p.1953-1953) `id:720ffdb658da`
    - **43.5.5 TIM15 status register (TIM15_SR)** (p.1954-1955) `id:26a664d76a17`
    - **43.5.6 TIM15 event generation register (TIM15_EGR)** (p.1956-1956) `id:d9f3b4ba9788`
    - **43.5.7 TIM15 capture/compare mode register 1 (TIM15_CCMR1)** (p.1957-1957) `id:2ce92ce00c92`
    - **43.5.8 TIM15 capture/compare mode register 1 [alternate] (TIM15_CCMR1)** (p.1958-1960) `id:34f59be2f6dd`
    - **43.5.9 TIM15 capture/compare enable register (TIM15_CCER)** (p.1961-1963) `id:9365a1e65d11`
      - **Table 367. Output control bits for complementary OCx and OCxN channels with break feature (TIM15)** (p.1963-1963) `id:57f0cd047e54`
    - **43.5.10 TIM15 counter (TIM15_CNT)** (p.1964-1964) `id:1a6c72766316`
    - **43.5.11 TIM15 prescaler (TIM15_PSC)** (p.1964-1964) `id:5e348a254da9`
    - **43.5.12 TIM15 auto-reload register (TIM15_ARR)** (p.1964-1964) `id:e2f1025e5430`
    - **43.5.13 TIM15 repetition counter register (TIM15_RCR)** (p.1965-1965) `id:87f9a65cc99f`
    - **43.5.14 TIM15 capture/compare register 1 (TIM15_CCR1)** (p.1965-1965) `id:bf87f8b6eebf`
    - **43.5.15 TIM15 capture/compare register 2 (TIM15_CCR2)** (p.1966-1968) `id:0f745be96e99`
    - **43.5.16 TIM15 break and dead-time register (TIM15_BDTR)** (p.1966-1968) `id:d100046acb4f`
    - **43.5.17 TIM15 DMA control register (TIM15_DCR)** (p.1969-1969) `id:7303fcef31c6`
    - **43.5.18 TIM15 DMA address for full transfer (TIM15_DMAR)** (p.1969-1969) `id:4d479145acfb`
    - **43.5.19 TIM15 alternate register 1 (TIM15_AF1)** (p.1970-1970) `id:05da7d23ac90`
    - **43.5.20 TIM15 input selection register (TIM15_TISEL)** (p.1971-1971) `id:015383151d96`
    - **43.5.21 TIM15 register map** (p.1972-1973) `id:17989b6c84f1`
      - **Table 368. TIM15 register map and reset values** (p.1972-1973) `id:bbefb4ee67f6`
  - **43.6 TIM16/TIM17 registers** (p.1974-1996) `id:ffa706ad4fc4`
    - **43.6.1 TIMx control register 1 (TIMx_CR1)(x = 16 to 17)** (p.1974-1974) `id:bcdcbe0a9913`
    - **43.6.2 TIMx control register 2 (TIMx_CR2)(x = 16 to 17)** (p.1975-1975) `id:db56f178ff1f`
    - **43.6.3 TIMx DMA/interrupt enable register (TIMx_DIER)(x = 16 to 17)** (p.1976-1976) `id:9eb3170cc61a`
    - **43.6.4 TIMx status register (TIMx_SR)(x = 16 to 17)** (p.1977-1977) `id:c0945641eaa7`
    - **43.6.5 TIMx event generation register (TIMx_EGR)(x = 16 to 17)** (p.1978-1978) `id:0e8f92ad9ff6`
    - **43.6.6 TIMx capture/compare mode register 1 (TIMx_CCMR1)(x = 16 to 17)** (p.1979-1979) `id:0cf6abf46fce`
    - **43.6.7 TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1)(x = 16 to 17)** (p.1980-1981) `id:493e265a9899`
    - **43.6.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17)** (p.1982-1983) `id:fe2b326c5bab`
      - **Table 369. Output control bits for complementary OCx and OCxN channels with break feature (TIM16/17)** (p.1984-1984) `id:5c83a9969e4e`
    - **43.6.9 TIMx counter (TIMx_CNT)(x = 16 to 17)** (p.1984-1984) `id:c533019c11a1`
    - **43.6.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17)** (p.1985-1985) `id:82b78771b8e2`
    - **43.6.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17)** (p.1985-1985) `id:60694a834de6`
    - **43.6.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17)** (p.1986-1986) `id:200dc62188f8`
    - **43.6.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17)** (p.1986-1986) `id:c385b832d197`
    - **43.6.14 TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17)** (p.1987-1988) `id:61caec188f78`
    - **43.6.15 TIMx DMA control register (TIMx_DCR)(x = 16 to 17)** (p.1989-1989) `id:e6b8ce82a989`
    - **43.6.16 TIMx DMA address for full transfer (TIMx_DMAR)(x = 16 to 17)** (p.1990-1990) `id:f6095057c0f4`
    - **43.6.17 TIM16 alternate function register 1 (TIM16_AF1)** (p.1991-1991) `id:4c3d35af3c86`
    - **43.6.18 TIM16 input selection register (TIM16_TISEL)** (p.1992-1992) `id:abb7458ab5e1`
    - **43.6.19 TIM17 alternate function register 1 (TIM17_AF1)** (p.1993-1993) `id:d85314feef37`
    - **43.6.20 TIM17 input selection register (TIM17_TISEL)** (p.1994-1994) `id:907ac7948b5d`
    - **43.6.21 TIM16/TIM17 register map** (p.1995-1996) `id:405a349d0aa1`
      - **Table 370. TIM16/TIM17 register map and reset values** (p.1995-1996) `id:e4b1ec907078`
- **44 Basic timers (TIM6/TIM7)** (p.1997-2009) `id:fe66091f4898`
  - **44.1 TIM6/TIM7 introduction** (p.1997-1997) `id:de67b185e46f`
  - **44.2 TIM6/TIM7 main features** (p.1997-1997) `id:83fddbf2828b`
    - **Figure 556. Basic timer block diagram** (p.1997-1997) `id:33bd895998b1`
  - **44.3 TIM6/TIM7 functional description** (p.1998-2003) `id:a6d3ace22d3b`
    - **44.3.1 Time-base unit** (p.1998-1999) `id:492850703320`
      - **Figure 557. Counter timing diagram with prescaler division change from 1 to 2** (p.1999-1999) `id:dabf3a9b235b`
      - **Figure 558. Counter timing diagram with prescaler division change from 1 to 4** (p.1999-1999) `id:fa3b6b918a00`
    - **44.3.2 Counting mode** (p.2000-2002) `id:052f66d5d474`
      - **Figure 559. Counter timing diagram, internal clock divided by 1** (p.2000-2000) `id:243a7e290db7`
      - **Figure 560. Counter timing diagram, internal clock divided by 2** (p.2001-2001) `id:f56ffaeb393f`
      - **Figure 561. Counter timing diagram, internal clock divided by 4** (p.2001-2001) `id:2daf3c2b1e98`
      - **Figure 562. Counter timing diagram, internal clock divided by N** (p.2002-2002) `id:e521604de6ca`
      - **Figure 563. Counter timing diagram, update event when ARPE = 0 (TIMx_ARR not preloaded)** (p.2002-2002) `id:2d1a3c6677c2`
      - **Figure 564. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)** (p.2003-2003) `id:1f1fcf9fb930`
    - **44.3.3 UIF bit remapping** (p.2003-2003) `id:ca31d50f54da`
    - **44.3.4 Clock source** (p.2003-2003) `id:916020e74bf4`
      - **Figure 565. Control circuit in normal mode, internal clock divided by 1** (p.2004-2005) `id:bc31c84d0696`
    - **44.3.5 Debug mode** (p.2004-2005) `id:3bcedc67a68d`
  - **44.4 TIM6/TIM7 registers** (p.2004-2009) `id:504e9e37d8e2`
    - **44.4.1 TIMx control register 1 (TIMx_CR1)(x = 6 to 7)** (p.2004-2005) `id:f1f4b66c7c20`
    - **44.4.2 TIMx control register 2 (TIMx_CR2)(x = 6 to 7)** (p.2006-2006) `id:d1485bf50b8a`
    - **44.4.3 TIMx DMA/Interrupt enable register (TIMx_DIER)(x = 6 to 7)** (p.2006-2006) `id:1666b5b31786`
    - **44.4.4 TIMx status register (TIMx_SR)(x = 6 to 7)** (p.2007-2007) `id:af1db33fa9cf`
    - **44.4.5 TIMx event generation register (TIMx_EGR)(x = 6 to 7)** (p.2007-2007) `id:0ab24034ce31`
    - **44.4.6 TIMx counter (TIMx_CNT)(x = 6 to 7)** (p.2007-2007) `id:e1343f0d83bb`
    - **44.4.7 TIMx prescaler (TIMx_PSC)(x = 6 to 7)** (p.2008-2008) `id:65e34d544fa6`
    - **44.4.8 TIMx auto-reload register (TIMx_ARR)(x = 6 to 7)** (p.2008-2008) `id:318ef068e6c1`
    - **44.4.9 TIMx register map** (p.2009-2009) `id:e71e2227749f`
      - **Table 371. TIMx register map and reset values** (p.2009-2009) `id:bb0259a20871`
- **45 Low-power timer (LPTIM)** (p.2010-2037) `id:80a169b0cc59`
  - **45.1 Introduction** (p.2010-2010) `id:b404793cdfb6`
  - **45.2 LPTIM main features** (p.2010-2010) `id:9b4896ad505c`
  - **45.3 LPTIM implementation** (p.2011-2024) `id:4f9d94291b23`
    - **Table 372. STM32H745/755 and STM32H747/757 LPTIM features** (p.2011-2012) `id:75aec6f19164`
  - **45.4 LPTIM functional description** (p.2011-2024) `id:d379bf3420d7`
    - **45.4.1 LPTIM block diagram** (p.2011-2012) `id:0e28cab3c5b2`
      - **Figure 566. Low-power timer block diagram (LPTIM1 and LPTIM2)** (p.2011-2011) `id:1c8153fe25fe`
      - **Figure 567. Low-power timer block diagram (LPTIM3)** (p.2012-2012) `id:b7d8226cd4cf`
      - **Figure 568. Low-power timer block diagram (LPTIM4 and LPTIM5)** (p.2012-2012) `id:7ba732a25c74`
    - **45.4.2 LPTIM pins and internal signals** (p.2013-2015) `id:2af9bb14a6ef`
      - **Table 373. LPTIM input/output pins** (p.2013-2013) `id:5fee2bf6542a`
      - **Table 374. LPTIM internal signals** (p.2013-2013) `id:1ff460367ba5`
    - **45.4.3 LPTIM input and trigger mapping** (p.2013-2015) `id:aaffbeb7854b`
      - **Table 375. LPTIM1 external trigger connection** (p.2013-2013) `id:5c451ed0eab7`
      - **Table 376. LPTIM2 external trigger connection** (p.2014-2014) `id:9e30c4b261fb`
      - **Table 377. LPTIM3 external trigger connection** (p.2014-2014) `id:b7b0b3146066`
      - **Table 378. LPTIM4 external trigger connection** (p.2014-2014) `id:d1797fb90a06`
      - **Table 379. LPTIM5 external trigger connection** (p.2015-2015) `id:2e0e62a4dc04`
      - **Table 380. LPTIM1 input 1 connection** (p.2015-2015) `id:1a1daa642f37`
      - **Table 381. LPTIM1 input 2 connection** (p.2015-2015) `id:3b812b71b81d`
      - **Table 382. LPTIM2 input 1 connection** (p.2015-2015) `id:5ce0d6bb53b7`
      - **Table 383. LPTIM2 input 2 connection** (p.2016-2016) `id:64d25d640ed7`
      - **Table 384. LPTIM3 input 1 connection** (p.2016-2016) `id:5a107020898c`
    - **45.4.4 LPTIM reset and clocks** (p.2016-2016) `id:6e1b98b83a8d`
    - **45.4.5 Glitch filter** (p.2016-2016) `id:82245f72cc09`
      - **Figure 569. Glitch filter timing diagram** (p.2017-2017) `id:d257eff4a6a7`
    - **45.4.6 Prescaler** (p.2017-2017) `id:2d667c7ff679`
      - **Table 385. Prescaler division ratios** (p.2017-2017) `id:8b00ba2c4707`
    - **45.4.7 Trigger multiplexer** (p.2018-2019) `id:53d115265f05`
    - **45.4.8 Operating mode** (p.2018-2019) `id:38504c86b2cd`
      - **Figure 570. LPTIM output waveform, single counting mode configuration** (p.2019-2019) `id:57400485303a`
      - **Figure 571. LPTIM output waveform, Single counting mode configuration and Set-once mode activated (WAVE bit is set)** (p.2019-2019) `id:a589d5b7da84`
      - **Figure 572. LPTIM output waveform, Continuous counting mode configuration** (p.2020-2020) `id:b4e924b9da36`
    - **45.4.9 Timeout function** (p.2020-2020) `id:835a224c9302`
    - **45.4.10 Waveform generation** (p.2020-2020) `id:6b05dbd3ee32`
      - **Figure 573. Waveform generation** (p.2021-2021) `id:d0457d4ce91b`
    - **45.4.11 Register update** (p.2021-2021) `id:cadda1ad6bd3`
    - **45.4.12 Counter mode** (p.2022-2022) `id:91700b6cba6d`
    - **45.4.13 Timer enable** (p.2022-2022) `id:e333f74cee53`
    - **45.4.14 Timer counter reset** (p.2023-2024) `id:75d3b3a62e82`
    - **45.4.15 Encoder mode** (p.2023-2024) `id:2d916d2ca80e`
      - **Table 386. Encoder counting scenarios** (p.2024-2024) `id:ec878a77b7e0`
      - **Figure 574. Encoder mode counting sequence** (p.2025-2025) `id:e6bcab8629ea`
    - **45.4.16 Debug mode** (p.2025-2025) `id:797c438701b0`
  - **45.5 LPTIM low-power modes** (p.2025-2025) `id:18b4671c86b5`
    - **Table 387. Effect of low-power modes on the LPTIM** (p.2025-2025) `id:96a79180a1f8`
  - **45.6 LPTIM interrupts** (p.2026-2037) `id:65d7f6722edf`
    - **Table 388. Interrupt events** (p.2026-2026) `id:900270bbf6c9`
  - **45.7 LPTIM registers** (p.2026-2037) `id:5ee61f34de96`
    - **45.7.1 LPTIM interrupt and status register (LPTIM_ISR)** (p.2027-2027) `id:53f1f50ed794`
    - **45.7.2 LPTIM interrupt clear register (LPTIM_ICR)** (p.2028-2028) `id:cd4eb1c02a30`
    - **45.7.3 LPTIM interrupt enable register (LPTIM_IER)** (p.2028-2028) `id:a3ebe39427fb`
    - **45.7.4 LPTIM configuration register (LPTIM_CFGR)** (p.2029-2031) `id:8792361281ab`
    - **45.7.5 LPTIM control register (LPTIM_CR)** (p.2032-2033) `id:2542d3239603`
    - **45.7.6 LPTIM compare register (LPTIM_CMP)** (p.2034-2034) `id:14639f061a1e`
    - **45.7.7 LPTIM autoreload register (LPTIM_ARR)** (p.2034-2034) `id:a4f9fae491b3`
    - **45.7.8 LPTIM counter register (LPTIM_CNT)** (p.2035-2035) `id:d7bbdeb73ab3`
    - **45.7.9 LPTIM configuration register 2 (LPTIM_CFGR2)** (p.2035-2035) `id:a5ec51c3981f`
    - **45.7.10 LPTIM3 configuration register 2 (LPTIM3_CFGR2)** (p.2036-2036) `id:584cf22f8017`
    - **45.7.11 LPTIM register map** (p.2037-2037) `id:5a40bcf8435a`
      - **Table 389. LPTIM register map and reset values** (p.2037-2037) `id:41eea609a763`
- **46 Watchdog overview** (p.2038-2040) `id:aec159371268`
  - **46.1 Watchdog main features** (p.2038-2040) `id:420e684e0b6a`
  - **46.2 Watchdog brief functional description** (p.2038-2040) `id:804b8403ab58`
    - **Figure 575. Watchdog high-level block diagram** (p.2039-2039) `id:86974f2bd155`
    - **46.2.1 Enabling the watchdog clock** (p.2040-2040) `id:d421ddd9074d`
    - **46.2.2 Window watchdog reset scope** (p.2040-2040) `id:f936f1cc051e`
    - **46.2.3 Watchdog behavior versus CPU state** (p.2040-2040) `id:77f0b147d76f`
- **47 System window watchdog (WWDG)** (p.2041-2046) `id:55a79ff378c6`
  - **47.1 Introduction** (p.2041-2043) `id:f50562a77798`
  - **47.2 WWDG main features** (p.2041-2043) `id:2af2d05c6894`
  - **47.3 WWDG functional description** (p.2041-2043) `id:41a835a37e4b`
    - **47.3.1 WWDG block diagram** (p.2042-2042) `id:feb782f807a0`
      - **Figure 576. Watchdog block diagram** (p.2042-2042) `id:6cefd5e39ed0`
    - **47.3.2 WWDG internal signals** (p.2042-2042) `id:1ad0b59aed4b`
      - **Table 390. WWDG internal input/output signals** (p.2042-2042) `id:beba7fe70ace`
    - **47.3.3 Enabling the watchdog** (p.2042-2042) `id:33ec9ec802ca`
    - **47.3.4 Controlling the down-counter** (p.2042-2042) `id:6c40cef89f7b`
    - **47.3.5 How to program the watchdog timeout** (p.2043-2043) `id:b97c80a88d95`
      - **Figure 577. Window watchdog timing diagram** (p.2043-2043) `id:613b7bd018b0`
    - **47.3.6 Debug mode** (p.2044-2044) `id:4420bef2060f`
  - **47.4 WWDG interrupts** (p.2044-2046) `id:7533c8df8380`
  - **47.5 WWDG registers** (p.2044-2046) `id:7aa4d99911c1`
    - **47.5.1 WWDG control register (WWDG_CR)** (p.2045-2045) `id:9870386e0faf`
    - **47.5.2 WWDG configuration register (WWDG_CFR)** (p.2045-2045) `id:9a5ba282394a`
    - **47.5.3 WWDG status register (WWDG_SR)** (p.2046-2046) `id:585532f7a54c`
    - **47.5.4 WWDG register map** (p.2046-2046) `id:3b473fc73a05`
      - **Table 391. WWDG register map and reset values** (p.2046-2046) `id:2c49890e71dd`
- **48 Independent watchdog (IWDG)** (p.2047-2055) `id:6a68ee956160`
  - **48.1 Introduction** (p.2047-2049) `id:ac0807b18eb5`
  - **48.2 IWDG main features** (p.2047-2049) `id:be49e12c3e15`
  - **48.3 IWDG functional description** (p.2047-2049) `id:b86ea60b804f`
    - **48.3.1 IWDG block diagram** (p.2047-2047) `id:7939a9777bcb`
      - **Figure 578. Independent watchdog block diagram** (p.2047-2047) `id:9991617f1319`
    - **48.3.2 IWDG internal signals** (p.2048-2048) `id:109f4f0f9f5e`
      - **Table 392. IWDG internal input/output signals** (p.2048-2048) `id:d95815da0aff`
    - **48.3.3 Window option** (p.2048-2048) `id:37bd976febe5`
    - **48.3.4 Hardware watchdog** (p.2049-2049) `id:dd068f2bbe71`
    - **48.3.5 Low-power freeze** (p.2049-2049) `id:a80bd3ca256c`
    - **48.3.6 Register access protection** (p.2049-2049) `id:b03f1ff7662f`
    - **48.3.7 Debug mode** (p.2049-2049) `id:e19154f47d4a`
  - **48.4 IWDG registers** (p.2050-2055) `id:a84119373c81`
    - **48.4.1 IWDG key register (IWDG_KR)** (p.2050-2050) `id:faa15dea4a1d`
    - **48.4.2 IWDG prescaler register (IWDG_PR)** (p.2051-2051) `id:a3dbf57f22c4`
    - **48.4.3 IWDG reload register (IWDG_RLR)** (p.2052-2052) `id:f5b4c32e74ae`
    - **48.4.4 IWDG status register (IWDG_SR)** (p.2053-2053) `id:45e28bd44a9d`
    - **48.4.5 IWDG window register (IWDG_WINR)** (p.2054-2054) `id:5a6d12cfe682`
    - **48.4.6 IWDG register map** (p.2055-2055) `id:fb93f35e7f25`
      - **Table 393. IWDG register map and reset values** (p.2055-2055) `id:497971e805a6`
- **49 Real-time clock (RTC)** (p.2056-2101) `id:c26a45843cf9`
  - **49.1 Introduction** (p.2056-2056) `id:5bace18fa069`
  - **49.2 RTC main features** (p.2057-2073) `id:1c7e4d6d0fe6`
  - **49.3 RTC functional description** (p.2057-2073) `id:3700edb82438`
    - **49.3.1 RTC block diagram** (p.2057-2059) `id:13f2eb86da4a`
      - **Figure 579. RTC block overview** (p.2057-2057) `id:0f611395996b`
      - **Figure 580. Detailed RTC block diagram** (p.2058-2058) `id:0f4ce0b46c5a`
      - **Figure 581. Tamper detection** (p.2059-2059) `id:be5a040ee307`
    - **49.3.2 RTC pins and internal signals** (p.2060-2061) `id:87fc5bbdeaf5`
      - **Table 394. RTC pins and internal signals** (p.2060-2060) `id:70d5d27a5eaf`
    - **49.3.3 GPIOs controlled by the RTC** (p.2060-2061) `id:79e918c45627`
      - **Table 395. RTC pin PC13 configuration** (p.2060-2060) `id:9b6e2477a09a`
      - **Table 396. RTC_OUT mapping** (p.2061-2061) `id:b1e94239cff8`
      - **Table 397. RTC functions over modes** (p.2062-2062) `id:15cf32968996`
    - **49.3.4 Clock and prescalers** (p.2062-2062) `id:608bf6f3b391`
    - **49.3.5 Real-time clock and calendar** (p.2063-2063) `id:5069c8be9d40`
    - **49.3.6 Programmable alarms** (p.2063-2063) `id:bb853620e74b`
    - **49.3.7 Periodic auto-wake-up** (p.2063-2063) `id:4a84da765bea`
    - **49.3.8 RTC initialization and configuration** (p.2064-2065) `id:948a5744f41f`
    - **49.3.9 Reading the calendar** (p.2066-2066) `id:5c9c44997500`
    - **49.3.10 Resetting the RTC** (p.2067-2067) `id:1ed0c75ab5e9`
    - **49.3.11 RTC synchronization** (p.2067-2067) `id:a66a6c87291c`
    - **49.3.12 RTC reference clock detection** (p.2068-2069) `id:797157ddc4e3`
    - **49.3.13 RTC smooth digital calibration** (p.2068-2069) `id:122633570e6e`
    - **49.3.14 Time-stamp function** (p.2070-2070) `id:b088b7809ef6`
    - **49.3.15 Tamper detection** (p.2071-2072) `id:343c0374c220`
    - **49.3.16 Calibration clock output** (p.2073-2073) `id:dbd857595bae`
    - **49.3.17 Alarm output** (p.2074-2074) `id:adf46170f078`
  - **49.4 RTC low-power modes** (p.2074-2074) `id:17c57156fbf7`
    - **Table 398. Effect of low-power modes on RTC** (p.2074-2074) `id:a5bdf8e2111e`
  - **49.5 RTC interrupts** (p.2074-2074) `id:60ab3c2c995e`
    - **Table 399. Interrupt control bits** (p.2075-2075) `id:a3c3209bc19a`
  - **49.6 RTC registers** (p.2075-2101) `id:3f8e043b1471`
    - **49.6.1 RTC time register (RTC_TR)** (p.2075-2075) `id:2f2e24050ca7`
    - **49.6.2 RTC date register (RTC_DR)** (p.2076-2077) `id:495557cbaff2`
    - **49.6.3 RTC control register (RTC_CR)** (p.2078-2080) `id:d1cc85eb010b`
    - **49.6.4 RTC initialization and status register (RTC_ISR)** (p.2081-2083) `id:c40112f30473`
    - **49.6.5 RTC prescaler register (RTC_PRER)** (p.2084-2084) `id:fd63fcace7bc`
    - **49.6.6 RTC wake-up timer register (RTC_WUTR)** (p.2085-2085) `id:aa2ca6b627dc`
    - **49.6.7 RTC alarm A register (RTC_ALRMAR)** (p.2086-2086) `id:2afe7b26c535`
    - **49.6.8 RTC alarm B register (RTC_ALRMBR)** (p.2087-2087) `id:6b7376fe31da`
    - **49.6.9 RTC write protection register (RTC_WPR)** (p.2088-2088) `id:5fe18f76c1d0`
    - **49.6.10 RTC sub second register (RTC_SSR)** (p.2088-2088) `id:a90d8615993f`
    - **49.6.11 RTC shift control register (RTC_SHIFTR)** (p.2089-2089) `id:c606c19b5b14`
    - **49.6.12 RTC timestamp time register (RTC_TSTR)** (p.2090-2090) `id:d5211a4151f4`
    - **49.6.13 RTC timestamp date register (RTC_TSDR)** (p.2091-2091) `id:81d58d98d861`
    - **49.6.14 RTC time-stamp sub second register (RTC_TSSSR)** (p.2092-2092) `id:db7ee750dc26`
    - **49.6.15 RTC calibration register (RTC_CALR)** (p.2093-2093) `id:7cee1b741c9c`
    - **49.6.16 RTC tamper configuration register (RTC_TAMPCR)** (p.2094-2096) `id:1c0b4d274043`
    - **49.6.17 RTC alarm A sub second register (RTC_ALRMASSR)** (p.2097-2097) `id:4ae547a82b66`
    - **49.6.18 RTC alarm B sub second register (RTC_ALRMBSSR)** (p.2098-2098) `id:257f1b58f5ca`
    - **49.6.19 RTC option register (RTC_OR)** (p.2099-2099) `id:d09a0da3fbc3`
    - **49.6.20 RTC backup registers (RTC_BKPxR)** (p.2099-2099) `id:d1a6945e3bbc`
    - **49.6.21 RTC register map** (p.2100-2101) `id:97e831d1f9d9`
      - **Table 400. RTC register map and reset values** (p.2100-2101) `id:3a28e95e77d5`
- **50 Inter-integrated circuit (I2C) interface** (p.2102-2169) `id:6c2bf85f4229`
  - **50.1 Introduction** (p.2102-2102) `id:a5c877d2bd60`
  - **50.2 I2C main features** (p.2102-2102) `id:35379e94d443`
  - **50.3 I2C implementation** (p.2103-2151) `id:37024cdd0ab1`
    - **Table 401. STM32H745/755 and STM32H747/757 I2C implementation** (p.2103-2103) `id:fa4151242bca`
  - **50.4 I2C functional description** (p.2103-2151) `id:2a7cb7d59db5`
    - **50.4.1 I2C block diagram** (p.2104-2104) `id:78c629958439`
      - **Figure 582. I2C block diagram** (p.2104-2104) `id:4e33321208f8`
    - **50.4.2 I2C pins and internal signals** (p.2105-2105) `id:a7aadddc1a16`
      - **Table 402. I2C input/output pins** (p.2105-2105) `id:ddb3c7e12d19`
      - **Table 403. I2C internal input/output signals** (p.2105-2105) `id:36d49376e67c`
    - **50.4.3 I2C clock requirements** (p.2105-2105) `id:ace54808bb6a`
    - **50.4.4 Mode selection** (p.2105-2105) `id:c7eca719f7aa`
      - **Figure 583. I2C bus protocol** (p.2106-2106) `id:47c46d30933f`
    - **50.4.5 I2C initialization** (p.2106-2110) `id:aa8e2e26fbb5`
      - **Table 404. Comparison of analog vs. digital filters** (p.2107-2107) `id:5035d23810f8`
      - **Figure 584. Setup and hold timings** (p.2108-2108) `id:7ec627820d20`
      - **Table 405. I2C-SMBus specification data setup and hold times** (p.2109-2110) `id:f63d15ba070b`
      - **Figure 585. I2C initialization flow** (p.2111-2111) `id:864611c4456b`
    - **50.4.6 Software reset** (p.2111-2111) `id:8a632b0ed7a0`
    - **50.4.7 Data transfer** (p.2112-2113) `id:1e8cb7f05ca0`
      - **Figure 586. Data reception** (p.2112-2112) `id:13fd72fd3089`
      - **Figure 587. Data transmission** (p.2113-2113) `id:a257cb3a4763`
      - **Table 406. I2C configuration** (p.2114-2115) `id:ab1df7711f92`
    - **50.4.8 I2C slave mode** (p.2114-2122) `id:46b6560a49a0`
      - **Figure 588. Slave initialization flow** (p.2116-2117) `id:b930b972a2d6`
      - **Figure 589. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 0** (p.2118-2118) `id:eece490ce7ce`
      - **Figure 590. Transfer sequence flow for I2C slave transmitter, NOSTRETCH = 1** (p.2119-2119) `id:034afe773de6`
      - **Figure 591. Transfer bus diagrams for I2C slave transmitter (mandatory events only)** (p.2120-2120) `id:53c7563e4ca0`
      - **Figure 592. Transfer sequence flow for slave receiver with NOSTRETCH = 0** (p.2121-2121) `id:771a20e8f784`
      - **Figure 593. Transfer sequence flow for slave receiver with NOSTRETCH = 1** (p.2122-2122) `id:a34a6a283507`
      - **Figure 594. Transfer bus diagrams for I2C slave receiver (mandatory events only)** (p.2122-2122) `id:45508f654ae3`
    - **50.4.9 I2C master mode** (p.2123-2133) `id:5ec4369c70a9`
      - **Figure 595. Master clock generation** (p.2124-2124) `id:02a0bebc2863`
      - **Table 407. I2C-SMBus specification clock timings** (p.2125-2125) `id:afaa05633bb9`
      - **Figure 596. Master initialization flow** (p.2126-2126) `id:44cf0b9f1121`
      - **Figure 597. 10-bit address read access with HEAD10R = 0** (p.2126-2126) `id:20c79de83155`
      - **Figure 598. 10-bit address read access with HEAD10R = 1** (p.2127-2127) `id:777d1edbcd50`
      - **Figure 599. Transfer sequence flow for I2C master transmitter for N ≤ 255 bytes** (p.2128-2128) `id:05d850347d7a`
      - **Figure 600. Transfer sequence flow for I2C master transmitter for N > 255 bytes** (p.2129-2129) `id:89c6d40e9914`
      - **Figure 601. Transfer bus diagrams for I2C master transmitter (mandatory events only)** (p.2130-2131) `id:e4d812d525e3`
      - **Figure 602. Transfer sequence flow for I2C master receiver for N ≤ 255 bytes** (p.2132-2132) `id:1e34bb3eeeae`
      - **Figure 603. Transfer sequence flow for I2C master receiver for N > 255 bytes** (p.2133-2133) `id:d3696f474385`
      - **Figure 604. Transfer bus diagrams for I2C master receiver (mandatory events only)** (p.2134-2134) `id:f312f9597b6e`
    - **50.4.10 I2C_TIMINGR register configuration examples** (p.2134-2135) `id:acd5ac230be8`
      - **Table 408. Examples of timing settings for fI2CCLK = 8 MHz** (p.2135-2135) `id:02b73f7bc149`
      - **Table 409. Examples of timing settings for fI2CCLK = 16 MHz** (p.2135-2135) `id:5418ae606e2a`
      - **Table 410. Examples of timing settings for fI2CCLK = 48 MHz** (p.2136-2137) `id:69e286fa448b`
    - **50.4.11 SMBus specific features** (p.2136-2138) `id:8068de6a77f9`
      - **Table 411. SMBus timeout specifications** (p.2138-2138) `id:5737c96dd1d9`
      - **Figure 605. Timeout intervals for tLOW:SEXT, tLOW:MEXT** (p.2138-2138) `id:10e1fcfb4e89`
    - **50.4.12 SMBus initialization** (p.2139-2140) `id:6e932913a635`
      - **Table 412. SMBus with PEC configuration** (p.2139-2140) `id:7a89a07c5ce8`
    - **50.4.13 SMBus: I2C_TIMEOUTR register configuration examples** (p.2141-2147) `id:88012be41062`
      - **Table 413. Examples of TIMEOUTA settings (max tTIMEOUT = 25 ms)** (p.2141-2141) `id:06d08ec7f311`
      - **Table 414. Examples of TIMEOUTB settings** (p.2141-2141) `id:e10dc389ed0d`
      - **Table 415. Examples of TIMEOUTA settings (max tIDLE = 50 µs)** (p.2141-2141) `id:3b2e46773473`
    - **50.4.14 SMBus slave mode** (p.2141-2147) `id:264903645600`
      - **Figure 606. Transfer sequence flow for SMBus slave transmitter N bytes + PEC** (p.2142-2143) `id:ca151f4721a5`
      - **Figure 607. Transfer bus diagrams for SMBus slave transmitter (SBC = 1)** (p.2142-2143) `id:1cc327e73739`
      - **Figure 608. Transfer sequence flow for SMBus slave receiver N bytes + PEC** (p.2144-2144) `id:f62a0d063609`
      - **Figure 609. Bus transfer diagrams for SMBus slave receiver (SBC = 1)** (p.2145-2145) `id:4fff52c9b00e`
      - **Figure 610. Bus transfer diagrams for SMBus master transmitter** (p.2146-2147) `id:b8426209c224`
      - **Figure 611. Bus transfer diagrams for SMBus master receiver** (p.2148-2148) `id:78d8d986ff81`
    - **50.4.15 Wake-up from Stop mode on address match** (p.2148-2148) `id:b08c8b2e0f82`
    - **50.4.16 Error conditions** (p.2149-2150) `id:b46abdcbe5c3`
    - **50.4.17 DMA requests** (p.2151-2151) `id:fc5e96da5227`
    - **50.4.18 Debug mode** (p.2151-2151) `id:dc8eb9e4d2cf`
  - **50.5 I2C low-power modes** (p.2152-2152) `id:b9cc6c9acdc6`
    - **Table 416. Effect of low-power modes on the I2C** (p.2152-2152) `id:3478d3201495`
  - **50.6 I2C interrupts** (p.2153-2154) `id:90c22cc13022`
    - **Table 417. I2C interrupt requests** (p.2153-2153) `id:d6cded5635cb`
    - **Figure 612. I2C interrupt mapping diagram** (p.2154-2154) `id:d72fd909dd00`
  - **50.7 I2C registers** (p.2155-2169) `id:a8032d294be4`
    - **50.7.1 I2C control register 1 (I2C_CR1)** (p.2155-2156) `id:f0bf7aed1faf`
    - **50.7.2 I2C control register 2 (I2C_CR2)** (p.2157-2158) `id:bff2b862df17`
    - **50.7.3 I2C own address 1 register (I2C_OAR1)** (p.2159-2159) `id:0ef91cc7ac00`
    - **50.7.4 I2C own address 2 register (I2C_OAR2)** (p.2160-2160) `id:f5d86c37349c`
    - **50.7.5 I2C timing register (I2C_TIMINGR)** (p.2161-2161) `id:f7abc065abbe`
    - **50.7.6 I2C timeout register (I2C_TIMEOUTR)** (p.2162-2162) `id:c76091c13903`
    - **50.7.7 I2C interrupt and status register (I2C_ISR)** (p.2163-2164) `id:de2c1df158d4`
    - **50.7.8 I2C interrupt clear register (I2C_ICR)** (p.2165-2165) `id:c27d91dcc7f9`
    - **50.7.9 I2C PEC register (I2C_PECR)** (p.2166-2166) `id:7aeab9b48384`
    - **50.7.10 I2C receive data register (I2C_RXDR)** (p.2167-2167) `id:404047bf2f38`
    - **50.7.11 I2C transmit data register (I2C_TXDR)** (p.2167-2167) `id:82f425586211`
    - **50.7.12 I2C register map** (p.2168-2169) `id:af1bd6eca57e`
      - **Table 418. I2C register map and reset values** (p.2168-2169) `id:414b383135df`
- **51 Universal synchronous/asynchronous receiver transmitter (USART/UART)** (p.2170-2256) `id:e2219b40b26e`
  - **51.1 USART introduction** (p.2170-2170) `id:1ddde108cd4a`
  - **51.2 USART main features** (p.2171-2171) `id:c6dc838c809f`
  - **51.3 USART extended features** (p.2172-2172) `id:3ae99dc98e67`
  - **51.4 USART implementation** (p.2172-2172) `id:e0d4c866b59d`
    - **Table 419. USART / LPUART features** (p.2172-2172) `id:c72690de1116`
  - **51.5 USART functional description** (p.2173-2218) `id:284f5cf4b4d7`
    - **51.5.1 USART block diagram** (p.2173-2173) `id:9bc81c3cd129`
      - **Figure 613. USART block diagram** (p.2173-2173) `id:dee880e0e450`
    - **51.5.2 USART signals** (p.2174-2174) `id:9a3bc32a9109`
    - **51.5.3 USART character description** (p.2175-2176) `id:95b96598bcca`
      - **Figure 614. Word length programming** (p.2176-2176) `id:c60bb50a4a8b`
    - **51.5.4 USART FIFOs and thresholds** (p.2177-2180) `id:4ce9aba64e6f`
    - **51.5.5 USART transmitter** (p.2177-2180) `id:0d1b633ba7d9`
      - **Figure 615. Configurable stop bits** (p.2178-2180) `id:d5074468662c`
      - **Figure 616. TC/TXE behavior when transmitting** (p.2181-2181) `id:c496077c8fa2`
    - **51.5.6 USART receiver** (p.2181-2187) `id:c34cd4f5d54c`
      - **Figure 617. Start bit detection when oversampling by 16 or 8** (p.2182-2184) `id:03b2060969b5`
      - **Figure 618. usart_ker_ck clock divider block diagram** (p.2185-2185) `id:bf1362a73dfe`
      - **Figure 619. Data sampling when oversampling by 16** (p.2186-2186) `id:c614b04c78b1`
      - **Figure 620. Data sampling when oversampling by 8** (p.2187-2187) `id:7b6a43f18cd7`
      - **Table 420. Noise detection from sampled data** (p.2187-2187) `id:ba3ed7ce6b34`
    - **51.5.7 USART baud rate generation** (p.2188-2188) `id:920af33228b8`
    - **51.5.8 Tolerance of the USART receiver to clock deviation** (p.2189-2190) `id:f8119221d102`
      - **Table 421. Tolerance of the USART receiver when BRR [3:0] = 0000** (p.2190-2190) `id:23aa5d0c918a`
      - **Table 422. Tolerance of the USART receiver when BRR[3:0] is different from 0000** (p.2191-2192) `id:2a7e9a548668`
    - **51.5.9 USART auto baud rate detection** (p.2191-2192) `id:c0a5a6a3205b`
    - **51.5.10 USART multiprocessor communication** (p.2193-2194) `id:7a11e26dc915`
      - **Figure 621. Mute mode using Idle line detection** (p.2194-2194) `id:84df1e642080`
      - **Figure 622. Mute mode using address mark detection** (p.2195-2195) `id:72d052bf4f73`
    - **51.5.11 USART Modbus communication** (p.2195-2195) `id:e0ddc98493d3`
    - **51.5.12 USART parity control** (p.2196-2196) `id:a3ca85f49245`
      - **Table 423. USART frame formats** (p.2196-2196) `id:a4fcc933c6dc`
    - **51.5.13 USART LIN (local interconnection network) mode** (p.2197-2198) `id:324050706dce`
      - **Figure 623. Break detection in LIN mode (11-bit break length - LBDL bit is set)** (p.2198-2198) `id:7aad1e58d9a9`
      - **Figure 624. Break detection in LIN mode vs. Framing error detection** (p.2199-2199) `id:43c7bc0eefd8`
    - **51.5.14 USART synchronous mode** (p.2199-2202) `id:ef6e70165d47`
      - **Figure 625. USART example of synchronous master transmission** (p.2200-2200) `id:fa523f46bf51`
      - **Figure 626. USART data clock timing diagram in synchronous master mode (M bits = 00)** (p.2200-2200) `id:96044bf026ea`
      - **Figure 627. USART data clock timing diagram in synchronous master mode (M bits = 01)** (p.2201-2201) `id:3082cfbca8fe`
      - **Figure 628. USART data clock timing diagram in synchronous slave mode (M bits = 00)** (p.2202-2202) `id:101cba366867`
    - **51.5.15 USART single-wire Half-duplex communication** (p.2203-2203) `id:5c458462d6b1`
    - **51.5.16 USART receiver timeout** (p.2203-2203) `id:3f18c0dc6fb2`
    - **51.5.17 USART Smartcard mode** (p.2204-2207) `id:3ff687c667dd`
      - **Figure 629. ISO 7816-3 asynchronous protocol** (p.2204-2205) `id:d21d38e0d33f`
      - **Figure 630. Parity error detection using the 1.5 stop bits** (p.2206-2207) `id:abfcfec73caf`
    - **51.5.18 USART IrDA SIR ENDEC block** (p.2208-2210) `id:4c90b6eb18c4`
      - **Figure 631. IrDA SIR ENDEC block diagram** (p.2210-2210) `id:2f3b0e18405a`
      - **Figure 632. IrDA data modulation (3/16) - Normal mode** (p.2210-2210) `id:be8027f383ce`
    - **51.5.19 Continuous communication using USART and DMA** (p.2211-2212) `id:3007648d043b`
      - **Figure 633. Transmission using DMA** (p.2212-2212) `id:d2a7778dc469`
      - **Figure 634. Reception using DMA** (p.2213-2213) `id:bdd919af0215`
    - **51.5.20 RS232 Hardware flow control and RS485 Driver Enable** (p.2213-2215) `id:4a5d98c7cc95`
      - **Figure 635. Hardware flow control between 2 USARTs** (p.2213-2213) `id:54a87943b672`
      - **Figure 636. RS232 RTS flow control** (p.2214-2214) `id:3d88199cc989`
      - **Figure 637. RS232 CTS flow control** (p.2215-2215) `id:2ca721aa7f9b`
    - **51.5.21 USART low-power management** (p.2216-2218) `id:8ae58bad6fde`
      - **Figure 638. Wake-up event verified (wake-up event = address match, FIFO disabled)** (p.2218-2218) `id:7df8dae87813`
      - **Figure 639. Wake-up event not verified (wake-up event = address match, FIFO disabled)** (p.2218-2218) `id:84bd5e67c5e9`
  - **51.6 USART in low-power modes** (p.2219-2219) `id:47be2c56213f`
    - **Table 424. Effect of low-power modes on the USART** (p.2219-2219) `id:af894956d88c`
  - **51.7 USART interrupts** (p.2220-2220) `id:77293c66ee52`
    - **Table 425. USART interrupt requests** (p.2220-2220) `id:0c008f44f202`
  - **51.8 USART registers** (p.2221-2256) `id:d72020a5811d`
    - **51.8.1 USART control register 1 (USART_CR1)** (p.2221-2224) `id:c3370221b469`
    - **51.8.2 USART control register 1 [alternate] (USART_CR1)** (p.2225-2227) `id:9b5b7cd7e6fe`
    - **51.8.3 USART control register 2 (USART_CR2)** (p.2228-2231) `id:414a2f1a3e6a`
    - **51.8.4 USART control register 3 (USART_CR3)** (p.2232-2236) `id:9f9fff145709`
    - **51.8.5 USART baud rate register (USART_BRR)** (p.2237-2237) `id:e972c248aa4e`
    - **51.8.6 USART guard time and prescaler register (USART_GTPR)** (p.2237-2237) `id:175d663bc3f8`
    - **51.8.7 USART receiver timeout register (USART_RTOR)** (p.2238-2238) `id:87439d45b21e`
    - **51.8.8 USART request register (USART_RQR)** (p.2239-2239) `id:b7163bb13bc5`
    - **51.8.9 USART interrupt and status register (USART_ISR)** (p.2240-2245) `id:8d1289ab5ab2`
    - **51.8.10 USART interrupt and status register [alternate] (USART_ISR)** (p.2246-2250) `id:fd55a37d63e5`
    - **51.8.11 USART interrupt flag clear register (USART_ICR)** (p.2251-2252) `id:addd478f4d24`
    - **51.8.12 USART receive data register (USART_RDR)** (p.2253-2253) `id:b147fb7dd94e`
    - **51.8.13 USART transmit data register (USART_TDR)** (p.2253-2253) `id:1e67dec22d7c`
    - **51.8.14 USART prescaler register (USART_PRESC)** (p.2254-2254) `id:452c15c19cff`
    - **51.8.15 USART register map** (p.2255-2256) `id:030c2632b0eb`
      - **Table 426. USART register map and reset values** (p.2255-2256) `id:cf32692eb8d4`
- **52 Low-power universal asynchronous receiver transmitter (LPUART)** (p.2257-2309) `id:a416542fc0d3`
  - **52.1 LPUART introduction** (p.2257-2257) `id:26be0939fadf`
  - **52.2 LPUART main features** (p.2258-2258) `id:c946a2cd21f9`
  - **52.3 LPUART implementation** (p.2259-2259) `id:0328c0a70f1d`
    - **Table 427. USART / LPUART features** (p.2259-2259) `id:a9fe9c064d24`
  - **52.4 LPUART functional description** (p.2260-2282) `id:aad3be5264e1`
    - **52.4.1 LPUART block diagram** (p.2260-2260) `id:c6b9cc2c1e51`
      - **Figure 640. LPUART block diagram** (p.2260-2260) `id:2529858e5e91`
    - **52.4.2 LPUART signals** (p.2261-2261) `id:6e1fd57066e4`
    - **52.4.3 LPUART character description** (p.2261-2261) `id:68c3b0641d1b`
      - **Figure 641. LPUART word length programming** (p.2262-2262) `id:30d4d8c606db`
    - **52.4.4 LPUART FIFOs and thresholds** (p.2262-2262) `id:631b7e60c4da`
    - **52.4.5 LPUART transmitter** (p.2263-2265) `id:b32b0360d91f`
      - **Figure 642. Configurable stop bits** (p.2264-2265) `id:7df7c623aeb8`
      - **Figure 643. TC/TXE behavior when transmitting** (p.2266-2268) `id:b6360b915f6e`
    - **52.4.6 LPUART receiver** (p.2266-2269) `id:df02d4efe25d`
      - **Figure 644. lpuart_ker_ck clock divider block diagram** (p.2269-2269) `id:3394a4276757`
    - **52.4.7 LPUART baud rate generation** (p.2270-2270) `id:a10dd94f749b`
      - **Table 428. Error calculation for programmed baud rates at lpuart_ker_ck_pres = 32.768 kHz** (p.2270-2270) `id:bb876c3edb84`
      - **Table 429. Error calculation for programmed baud rates at fCK = 100 MHz** (p.2271-2271) `id:570cf6be2728`
    - **52.4.8 Tolerance of the LPUART receiver to clock deviation** (p.2271-2271) `id:17e28f27ea04`
      - **Table 430. Tolerance of the LPUART receiver** (p.2272-2272) `id:eb8e1dec2790`
    - **52.4.9 LPUART multiprocessor communication** (p.2272-2273) `id:597b8fa821f0`
      - **Figure 645. Mute mode using Idle line detection** (p.2273-2273) `id:4d146fcb2b76`
      - **Figure 646. Mute mode using address mark detection** (p.2274-2274) `id:5471f18aa003`
    - **52.4.10 LPUART parity control** (p.2274-2274) `id:e9ea3676f221`
    - **52.4.11 LPUART single-wire Half-duplex communication** (p.2275-2277) `id:41bd66ef9e46`
    - **52.4.12 Continuous communication using DMA and LPUART** (p.2275-2277) `id:8462e197dc6a`
      - **Figure 647. Transmission using DMA** (p.2276-2276) `id:e004d0b35a82`
      - **Figure 648. Reception using DMA** (p.2277-2277) `id:27763174a989`
    - **52.4.13 RS232 Hardware flow control and RS485 Driver Enable** (p.2278-2279) `id:94a841a5ac8f`
      - **Figure 649. Hardware flow control between 2 LPUARTs** (p.2278-2278) `id:5ce95f246353`
      - **Figure 650. RS232 RTS flow control** (p.2278-2278) `id:7b7c70f44c68`
      - **Figure 651. RS232 CTS flow control** (p.2279-2279) `id:cfe904298e6c`
    - **52.4.14 LPUART low-power management** (p.2280-2282) `id:dd37faa38411`
      - **Figure 652. Wake-up event verified (wake-up event = address match, FIFO disabled)** (p.2282-2282) `id:af41a806f8d2`
      - **Figure 653. Wake-up event not verified (wake-up event = address match, FIFO disabled)** (p.2282-2282) `id:9972da48aaa1`
  - **52.5 LPUART in low-power modes** (p.2283-2283) `id:8df3edbd7ea6`
    - **Table 432. Effect of low-power modes on the LPUART** (p.2283-2283) `id:3debe9cbb94e`
  - **52.6 LPUART interrupts** (p.2284-2284) `id:5daef67159fc`
    - **Table 433. LPUART interrupt requests** (p.2284-2284) `id:c34de95ef511`
  - **52.7 LPUART registers** (p.2285-2309) `id:c433270b5ab9`
    - **52.7.1 LPUART control register 1 (LPUART_CR1)** (p.2285-2287) `id:7ccb18ae20ab`
    - **52.7.2 LPUART control register 1 [alternate] (LPUART_CR1)** (p.2288-2290) `id:35979ec786e4`
    - **52.7.3 LPUART control register 2 (LPUART_CR2)** (p.2291-2292) `id:18b81b55df35`
    - **52.7.4 LPUART control register 3 (LPUART_CR3)** (p.2293-2295) `id:3b12a0075f0f`
    - **52.7.5 LPUART baud rate register (LPUART_BRR)** (p.2296-2296) `id:041089e7e7a7`
    - **52.7.6 LPUART request register (LPUART_RQR)** (p.2297-2301) `id:3fe7b8416cdb`
    - **52.7.7 LPUART interrupt and status register (LPUART_ISR)** (p.2297-2301) `id:7ebf1633c16a`
    - **52.7.8 LPUART interrupt and status register [alternate] (LPUART_ISR)** (p.2302-2304) `id:6794d542338a`
    - **52.7.9 LPUART interrupt flag clear register (LPUART_ICR)** (p.2305-2305) `id:df40e9d59027`
    - **52.7.10 LPUART receive data register (LPUART_RDR)** (p.2306-2306) `id:7eb2d89288bd`
    - **52.7.11 LPUART transmit data register (LPUART_TDR)** (p.2306-2306) `id:9af79ab3825d`
    - **52.7.12 LPUART prescaler register (LPUART_PRESC)** (p.2307-2307) `id:9aa2666acfe8`
    - **52.7.13 LPUART register map** (p.2308-2309) `id:717f22b53227`
      - **Table 434. LPUART register map and reset values** (p.2308-2309) `id:70510ac54727`
- **53 Serial peripheral interface (SPI)** (p.2310-2388) `id:ed8dcebfc72f`
  - **53.1 Introduction** (p.2310-2310) `id:fb6f48d4dccb`
  - **53.2 SPI main features** (p.2311-2311) `id:91cf96b18251`
  - **53.3 SPI implementation** (p.2311-2311) `id:61d35a42c722`
    - **Table 435. STM32H745/55/47/57xx SPI features** (p.2311-2311) `id:32b12e831c37`
  - **53.4 SPI functional description** (p.2312-2334) `id:7b448066addd`
    - **53.4.1 SPI block diagram** (p.2312-2312) `id:aae078b77db0`
      - **Figure 654. SPI2S block diagram** (p.2312-2312) `id:78532dee7eae`
    - **53.4.2 SPI signals** (p.2313-2313) `id:d6e30659ba5e`
    - **53.4.3 SPI communication general aspects** (p.2314-2315) `id:eae1ed717ef6`
    - **53.4.4 Communications between one master and one slave** (p.2314-2315) `id:95a4e5990d10`
      - **Figure 655. Full-duplex single master/ single slave application** (p.2314-2314) `id:f855345ff809`
      - **Figure 656. Half-duplex single master/ single slave application** (p.2315-2315) `id:5da0c3dc6c72`
      - **Figure 657. Simplex single master/single slave application (master in transmit-only/ slave in receive-only mode)** (p.2316-2316) `id:159dd5e84284`
    - **53.4.5 Standard multislave communication** (p.2316-2318) `id:7d61a199f7ad`
      - **Figure 658. Master and three independent slaves at star topology** (p.2317-2317) `id:404b9b87cc93`
      - **Figure 659. Master and three slaves at circular (daisy chain) topology** (p.2318-2318) `id:ce13efbf4b1d`
    - **53.4.6 Multimaster communication** (p.2319-2322) `id:a410361fc254`
      - **Figure 660. Multimaster application** (p.2319-2320) `id:b4bafbb9a05e`
    - **53.4.7 Slave select (SS) pin management** (p.2319-2322) `id:823d3092f0e3`
      - **Figure 661. Scheme of SS control logic** (p.2321-2321) `id:1128d5942840`
      - **Figure 662. Data flow timing control (SSOE=1, SSOM=0, SSM=0)** (p.2321-2321) `id:2f173e34b839`
      - **Figure 663. SS interleaving pulses between data (SSOE=1, SSOM=1,SSM=0)** (p.2322-2322) `id:0ba90668fc9e`
    - **53.4.8 Communication formats** (p.2323-2324) `id:57623b982a96`
      - **Figure 664. Data clock timing diagram** (p.2324-2324) `id:98a48e5baf91`
      - **Figure 665. Data alignment when data size is not equal to 8-bit, 16-bit or 32-bit** (p.2325-2325) `id:5296aa05766c`
    - **53.4.9 Configuration of SPI** (p.2325-2325) `id:6ca6e1d31692`
    - **53.4.10 Procedure for enabling SPI** (p.2326-2330) `id:4c3b4b24a27a`
    - **53.4.11 SPI data transmission and reception procedures** (p.2326-2330) `id:a74030ba41fe`
    - **53.4.12 Procedure for disabling the SPI** (p.2331-2331) `id:0b9b15dd2b72`
    - **53.4.13 Data packing** (p.2332-2332) `id:16660831e79d`
      - **Figure 666. Packing data in FIFO for transmission and reception** (p.2333-2334) `id:c19bd15cc8d5`
    - **53.4.14 Communication using DMA (direct memory addressing)** (p.2333-2334) `id:95ad257eb462`
  - **53.5 SPI specific modes and control** (p.2335-2339) `id:bc05712988d0`
    - **53.5.1 TI mode** (p.2335-2338) `id:b23d336c3cfc`
      - **Figure 667. TI mode transfer** (p.2335-2336) `id:838c5533b829`
    - **53.5.2 SPI error flags** (p.2335-2338) `id:a1315d153d5e`
      - **Figure 668. Optional configurations of slave behavior at detection of underrun condition** (p.2337-2338) `id:4287393ece21`
    - **53.5.3 CRC computation** (p.2339-2339) `id:72beab57e804`
  - **53.6 Low-power mode management** (p.2340-2342) `id:df03a9762438`
    - **Figure 669. Low-power mode application example** (p.2341-2342) `id:b311939fa931`
  - **53.7 SPI wakeup and interrupts** (p.2343-2343) `id:60b04955af41`
    - **Table 436. SPI wakeup and interrupt requests** (p.2343-2343) `id:a73ad9aa9848`
  - **53.8 I2S main features** (p.2344-2344) `id:da8e567d4b7b`
  - **53.9 I2S functional description** (p.2345-2367) `id:04ddf44af71d`
    - **53.9.1 I2S general description** (p.2345-2345) `id:10659565c2cc`
    - **53.9.2 Pin sharing with SPI function** (p.2345-2345) `id:a5d9dc8a5aa1`
    - **53.9.3 Bitfields usable in I2S/PCM mode** (p.2346-2346) `id:e22b885cb46a`
      - **Table 437. Bitfields usable in PCM/I2S mode** (p.2346-2346) `id:adb410ca94ff`
    - **53.9.4 Slave and master modes** (p.2347-2352) `id:35e8a8c9e535`
    - **53.9.5 Supported audio protocols** (p.2347-2352) `id:e4eb7834b24c`
      - **Figure 670. Waveform examples** (p.2348-2348) `id:bcb0363e7af8`
      - **Figure 671. Master I2S Philips protocol waveforms (16/32-bit full accuracy)** (p.2349-2349) `id:2418cd53d708`
      - **Figure 672. I2S Philips standard waveforms** (p.2349-2349) `id:fb91fd65fcae`
      - **Figure 673. Master MSB Justified 16-bit or 32-bit full-accuracy length** (p.2350-2350) `id:98b078f263a5`
      - **Figure 674. Master MSB justified 16 or 24-bit data length** (p.2350-2350) `id:67161f146109`
      - **Figure 675. Slave MSB justified** (p.2351-2351) `id:9da7844bd2a6`
      - **Figure 676. LSB justified 16 or 24-bit data length** (p.2351-2351) `id:58dc7141705d`
      - **Figure 677. Master PCM when the frame length is equal the data length** (p.2352-2352) `id:ad5104052edc`
      - **Figure 678. Master PCM standard waveforms (16 or 24-bit data length)** (p.2352-2352) `id:0f5e3d6c3273`
      - **Figure 679. Slave PCM waveforms** (p.2353-2353) `id:ededf9db8efe`
    - **53.9.6 Additional Serial Interface Flexibility** (p.2353-2354) `id:6a8ed6572bca`
      - **Table 438. WS and CK level before SPI/I2S is enabled when AFCNTR = 1** (p.2354-2354) `id:e1414276146f`
      - **Table 439. Serial data line swapping** (p.2354-2354) `id:a2b50143a7d0`
    - **53.9.7 Startup sequence** (p.2355-2356) `id:0c7f9ec3bbaf`
      - **Figure 680. Startup sequence, I2S Philips standard, master** (p.2356-2356) `id:25f1e54f73bc`
      - **Figure 681. Startup sequence, I2S Philips standard, slave** (p.2356-2356) `id:afc9386e3d34`
    - **53.9.8 Stop sequence** (p.2357-2359) `id:5cd78407ae77`
      - **Figure 682. Stop sequence, I2S Philips standard, master** (p.2357-2357) `id:0a8b77e327cf`
    - **53.9.9 Clock generator** (p.2357-2359) `id:031cde11997e`
      - **Figure 683. I2S clock generator architecture** (p.2358-2358) `id:1e3203854cbc`
      - **Table 440. CLKGEN programming examples for usual I2S frequencies** (p.2359-2359) `id:bf0ef3ec9d19`
    - **53.9.10 Internal FIFOs** (p.2360-2360) `id:293ec46cddd1`
      - **Figure 684. Data Format** (p.2360-2360) `id:e9b49ff3218d`
    - **53.9.11 FIFOs status flags** (p.2361-2361) `id:966915210e5b`
    - **53.9.12 Handling of underrun situation** (p.2361-2361) `id:2e27f414c3c7`
      - **Figure 685. Handling of underrun situation** (p.2362-2362) `id:ee72750f1129`
    - **53.9.13 Handling of overrun situation** (p.2362-2362) `id:ad66fe7fee6b`
      - **Figure 686. Handling of overrun situation** (p.2363-2363) `id:49dbadc9cad1`
    - **53.9.14 Frame error detection** (p.2363-2363) `id:6af386fba207`
      - **Figure 687. Frame error detection, with FIXCH=0** (p.2364-2365) `id:d57dbd55ff93`
      - **Figure 688. Frame error detection, with FIXCH=1** (p.2364-2365) `id:d72befd8f28f`
    - **53.9.15 DMA Interface** (p.2364-2365) `id:373f3875537c`
    - **53.9.16 Programing examples** (p.2366-2367) `id:8e10d8657e22`
  - **53.10 I2S wakeup and interrupts** (p.2368-2368) `id:03d575b24ac9`
    - **Table 441. I2S interrupt requests** (p.2368-2368) `id:f866d0f323f1`
  - **53.11 SPI/I2S registers** (p.2369-2386) `id:5b5e70ad6b7c`
    - **53.11.1 SPI/I2S control register 1 (SPI_CR1)** (p.2369-2370) `id:abf9e7c4aa46`
    - **53.11.2 SPI control register 2 (SPI_CR2)** (p.2371-2373) `id:613624a041c4`
    - **53.11.3 SPI configuration register 1 (SPI_CFG1)** (p.2371-2373) `id:5c8bdb2d65f0`
    - **53.11.4 SPI configuration register 2 (SPI_CFG2)** (p.2374-2375) `id:3056687a5421`
    - **53.11.5 SPI/I2S interrupt enable register (SPI_IER)** (p.2376-2376) `id:3bae9be2731c`
    - **53.11.6 SPI/I2S status register (SPI_SR)** (p.2377-2379) `id:42e84fe967b0`
    - **53.11.7 SPI/I2S interrupt/status flags clear register (SPI_IFCR)** (p.2380-2380) `id:8a00a5011c7d`
    - **53.11.8 SPI/I2S transmit data register (SPI_TXDR)** (p.2381-2381) `id:0d6fcb2ba26b`
    - **53.11.9 SPI/I2S receive data register (SPI_RXDR)** (p.2381-2381) `id:ec863ba7fb3b`
    - **53.11.10 SPI polynomial register (SPI_CRCPOLY)** (p.2382-2382) `id:7264688a2894`
    - **53.11.11 SPI transmitter CRC register (SPI_TXCRC)** (p.2382-2382) `id:8db1a52b723c`
    - **53.11.12 SPI receiver CRC register (SPI_RXCRC)** (p.2383-2383) `id:f34f997618a4`
    - **53.11.13 SPI underrun data register (SPI_UDRDR)** (p.2384-2386) `id:aef12a0b5ede`
    - **53.11.14 SPI/I2S configuration register (SPI_I2SCFGR)** (p.2384-2386) `id:31ee6186963d`
  - **53.12 SPI register map and reset values** (p.2387-2388) `id:6003e1ab634b`
    - **Table 442. SPI register map and reset values** (p.2387-2388) `id:a50e58798fb6`
- **54 Serial audio interface (SAI)** (p.2389-2457) `id:4ce47b71448f`
  - **54.1 Introduction** (p.2389-2389) `id:159307ed83ef`
  - **54.2 SAI main features** (p.2389-2389) `id:1bd990c32384`
  - **54.3 SAI implementation** (p.2390-2425) `id:50074e4dd290`
    - **Table 443. STM32H743/753/745/755/747/757 SAI features** (p.2390-2391) `id:d4325454b173`
  - **54.4 SAI functional description** (p.2390-2425) `id:1b90ee8ff96b`
    - **54.4.1 SAI block diagram** (p.2390-2391) `id:4913ba6bc12d`
      - **Figure 689. SAI functional block diagram** (p.2391-2391) `id:14d0f6689eb4`
    - **54.4.2 SAI pins and internal signals** (p.2392-2392) `id:38509fefdd8a`
      - **Table 444. SAI internal input/output signals** (p.2392-2392) `id:a7301cf4151d`
      - **Table 445. SAI input/output pins** (p.2392-2392) `id:c461c3d77754`
    - **54.4.3 Main SAI modes** (p.2392-2392) `id:5f8f0afeb0d6`
    - **54.4.4 SAI synchronization mode** (p.2393-2393) `id:9683a1fe06ac`
      - **Table 446. External synchronization selection** (p.2394-2394) `id:5e1dedaae391`
    - **54.4.5 Audio data size** (p.2394-2394) `id:8442763ed41c`
    - **54.4.6 Frame synchronization** (p.2395-2397) `id:94ca0aaae709`
      - **Figure 690. Audio frame** (p.2395-2396) `id:5217586d0570`
      - **Figure 691. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)** (p.2397-2397) `id:7390c36b243e`
      - **Figure 692. FS role is start of frame (FSDEF = 0)** (p.2398-2398) `id:079dd7a99b1d`
    - **54.4.7 Slot configuration** (p.2398-2399) `id:5eac5f39363f`
      - **Figure 693. Slot size configuration with FBOFF = 0 in SAI_xSLOTR** (p.2399-2399) `id:796fa03f7e4c`
      - **Figure 694. First bit offset** (p.2399-2399) `id:446defd875d9`
    - **54.4.8 SAI clock generator** (p.2400-2402) `id:85053a4ca412`
      - **Table 447. MCLK_x activation conditions** (p.2400-2400) `id:6b1eb7a7d287`
      - **Figure 695. Audio block clock generator overview** (p.2401-2402) `id:55a058669fe2`
      - **Table 448. Clock generator programming examples** (p.2403-2404) `id:2047825a7b86`
    - **54.4.9 Internal FIFOs** (p.2403-2404) `id:de67a825b84e`
    - **54.4.10 PDM interface** (p.2405-2412) `id:22ef66443a7b`
      - **Figure 696. PDM typical connection and timing** (p.2405-2405) `id:612e3ce9fb69`
      - **Figure 697. Detailed PDM interface block diagram** (p.2406-2406) `id:62694a982bcd`
      - **Figure 698. Start-up sequence** (p.2407-2407) `id:aa9f03aff95c`
      - **Figure 699. SAI_ADR format in TDM, 32-bit slot width** (p.2408-2408) `id:2396374d1168`
      - **Figure 700. SAI_ADR format in TDM, 16-bit slot width** (p.2409-2409) `id:dafd48c9b7a1`
      - **Figure 701. SAI_ADR format in TDM, 8-bit slot width** (p.2410-2411) `id:a98ec55fdec4`
      - **Table 449. TDM settings** (p.2410-2411) `id:8d025cc8bb04`
      - **Table 450. TDM frame configuration examples** (p.2412-2412) `id:4e3a42f13e97`
    - **54.4.11 AC’97 link controller** (p.2413-2414) `id:0a12f08af94c`
      - **Figure 702. AC’97 audio frame** (p.2413-2413) `id:03efd010dd78`
      - **Figure 703. Example of typical AC’97 configuration on devices featuring at least 2 embedded SAIs (three external AC’97 decoders)** (p.2414-2414) `id:7f8efbb2e165`
    - **54.4.12 SPDIF output** (p.2415-2417) `id:c601f0e67204`
      - **Figure 704. SPDIF format** (p.2415-2415) `id:3e64a70fc0cf`
      - **Table 451. SOPD pattern** (p.2416-2416) `id:729ffe5a9b06`
      - **Figure 705. SAI_xDR register ordering** (p.2416-2416) `id:7b606964ee3f`
      - **Table 452. Parity bit calculation** (p.2416-2416) `id:228851c9427b`
      - **Table 453. Audio sampling frequency versus symbol rates** (p.2417-2417) `id:16cc258cb810`
    - **54.4.13 Specific features** (p.2418-2421) `id:fded4148a5a4`
      - **Figure 706. Data companding hardware in an audio block in the SAI** (p.2420-2420) `id:4aa72e1a1c91`
      - **Figure 707. Tristate strategy on SD output line on an inactive slot** (p.2421-2421) `id:39815ba5b030`
      - **Figure 708. Tristate on output data line in a protocol like I2S** (p.2422-2422) `id:632a1ffc8c3b`
    - **54.4.14 Error flags** (p.2422-2424) `id:b8200d1c826e`
      - **Figure 709. Overrun detection error** (p.2423-2424) `id:c32aba0cdea6`
      - **Figure 710. FIFO underrun event** (p.2423-2424) `id:61e5dee05e0d`
    - **54.4.15 Disabling the SAI** (p.2425-2425) `id:c8b891b26b4c`
    - **54.4.16 SAI DMA interface** (p.2425-2425) `id:9f9611f63a87`
  - **54.5 SAI interrupts** (p.2426-2426) `id:277c7cc9932f`
    - **Table 454. SAI interrupt sources** (p.2426-2426) `id:a3e49b1481de`
  - **54.6 SAI registers** (p.2427-2457) `id:343b191d86df`
    - **54.6.1 SAI global configuration register (SAI_GCR)** (p.2427-2427) `id:59d73695565a`
    - **54.6.2 SAI configuration register 1 (SAI_ACR1)** (p.2428-2429) `id:2a9b056b8027`
    - **54.6.3 SAI configuration register 1 (SAI_BCR1)** (p.2430-2432) `id:a1aa8a7317a8`
    - **54.6.4 SAI configuration register 2 (SAI_ACR2)** (p.2433-2434) `id:bee38bc20d28`
    - **54.6.5 SAI configuration register 2 (SAI_BCR2)** (p.2435-2436) `id:ebc54a2f0da8`
    - **54.6.6 SAI frame configuration register (SAI_AFRCR)** (p.2437-2438) `id:eab8ea999944`
    - **54.6.7 SAI frame configuration register (SAI_BFRCR)** (p.2439-2439) `id:70781cbaa47d`
    - **54.6.8 SAI slot register (SAI_ASLOTR)** (p.2440-2440) `id:f78ce183e838`
    - **54.6.9 SAI slot register (SAI_BSLOTR)** (p.2441-2441) `id:1365b2c83148`
    - **54.6.10 SAI interrupt mask register (SAI_AIM)** (p.2442-2443) `id:d38ff7ece779`
    - **54.6.11 SAI interrupt mask register (SAI_BIM)** (p.2444-2444) `id:95deb54916d3`
    - **54.6.12 SAI status register (SAI_ASR)** (p.2445-2446) `id:491496078751`
    - **54.6.13 SAI status register (SAI_BSR)** (p.2447-2448) `id:904d63e8e290`
    - **54.6.14 SAI clear flag register (SAI_ACLRFR)** (p.2449-2449) `id:7612a0f428fb`
    - **54.6.15 SAI clear flag register (SAI_BCLRFR)** (p.2450-2450) `id:3f3c0f9e1f4c`
    - **54.6.16 SAI data register (SAI_ADR)** (p.2451-2451) `id:e11e49070bf7`
    - **54.6.17 SAI data register (SAI_BDR)** (p.2452-2453) `id:3cbff749cf94`
    - **54.6.18 SAI PDM control register (SAI_PDMCR)** (p.2452-2453) `id:b87780b4bd55`
    - **54.6.19 SAI PDM delay register (SAI_PDMDLY)** (p.2454-2455) `id:d264eb025266`
    - **54.6.20 SAI register map** (p.2456-2457) `id:95a6c15e3558`
      - **Table 455. SAI register map and reset values** (p.2456-2457) `id:0aaf1b1cfff6`
- **55 SPDIF receiver interface (SPDIFRX)** (p.2458-2489) `id:a2a4a2b5c39b`
  - **55.1 SPDIFRX interface introduction** (p.2458-2477) `id:a97edea4f088`
  - **55.2 SPDIFRX main features** (p.2458-2477) `id:dadef446a26e`
  - **55.3 SPDIFRX functional description** (p.2458-2477) `id:e44e5ad3fc80`
    - **Figure 711. SPDIFRX block diagram** (p.2459-2459) `id:86d3a5923076`
    - **55.3.1 SPDIFRX pins and internal signals** (p.2459-2459) `id:3219d85c9daa`
      - **Table 456. SPDIFRX internal input/output signals** (p.2459-2459) `id:5c966b652708`
      - **Table 457. SPDIFRX pins** (p.2459-2459) `id:d3feb3ca4366`
    - **55.3.2 S/PDIF protocol (IEC-60958)** (p.2460-2461) `id:2c61bfd50862`
      - **Figure 712. S/PDIF sub-frame format** (p.2460-2460) `id:109307d7b295`
      - **Figure 713. S/PDIF block format** (p.2460-2460) `id:6790b74b02fa`
      - **Figure 714. S/PDIF Preambles** (p.2461-2461) `id:cb582d6cd35c`
      - **Figure 715. Channel coding example** (p.2462-2462) `id:5190d348f666`
    - **55.3.3 SPDIFRX decoder (SPDIFRX_DC)** (p.2462-2465) `id:884c61b3c9e5`
      - **Figure 716. SPDIFRX decoder** (p.2463-2464) `id:9514a3ad2e9b`
      - **Figure 717. Noise filtering and edge detection** (p.2463-2464) `id:50e6a808e001`
      - **Figure 718. Thresholds** (p.2465-2465) `id:cd9f7ae221ff`
      - **Table 458. Transition sequence for preamble** (p.2465-2465) `id:b136437adf29`
    - **55.3.4 SPDIFRX tolerance to clock deviation** (p.2466-2467) `id:2bab343641f3`
    - **55.3.5 SPDIFRX synchronization** (p.2466-2467) `id:3c34064e6006`
      - **Figure 719. Synchronization flowchart** (p.2467-2467) `id:1b02642a521b`
      - **Figure 720. Synchronization process scheduling** (p.2468-2468) `id:970e0596d059`
    - **55.3.6 SPDIFRX handling** (p.2468-2469) `id:a50bc0ff2037`
      - **Figure 721. SPDIFRX States** (p.2469-2469) `id:932b6ee83696`
    - **55.3.7 Data reception management** (p.2470-2471) `id:e557726b49e4`
      - **Figure 722. SPDIFRX_FMTx_DR register format** (p.2471-2471) `id:24556d552024`
    - **55.3.8 Dedicated control flow** (p.2472-2472) `id:d0cce3620d41`
      - **Figure 723. Channel/user data format** (p.2472-2472) `id:90c14d799cf0`
    - **55.3.9 Reception errors** (p.2473-2474) `id:f99acd03c812`
      - **Figure 724. S/PDIF overrun error when RXSTEO = 0** (p.2474-2474) `id:11c8af50978d`
      - **Figure 725. S/PDIF overrun error when RXSTEO = 1** (p.2475-2475) `id:b2ac9adbd1c0`
    - **55.3.10 Clocking strategy** (p.2475-2475) `id:068bda86cb0e`
      - **Table 459. Minimum spdifrx_ker_ck frequency versus audio sampling rate** (p.2475-2475) `id:a5c6e2f11d2c`
    - **55.3.11 DMA interface** (p.2475-2475) `id:15c1098cb191`
    - **55.3.12 Interrupt generation** (p.2476-2476) `id:1c31a2e9c6bf`
      - **Figure 726. SPDIFRX interface interrupt mapping diagram** (p.2476-2476) `id:e77b7c7e9657`
    - **55.3.13 Register protection** (p.2477-2477) `id:f6370893beec`
      - **Table 460. Bit field property versus SPDIFRX state** (p.2477-2477) `id:2143cde5bf5c`
  - **55.4 Programming procedures** (p.2478-2479) `id:dc2729f1b824`
    - **55.4.1 Initialization phase** (p.2478-2478) `id:ad3c49647df6`
    - **55.4.2 Handling of interrupts coming from SPDIFRX** (p.2479-2479) `id:ca9e2c3f84a2`
    - **55.4.3 Handling of interrupts coming from DMA** (p.2479-2479) `id:5b13576ccc8b`
  - **55.5 SPDIFRX interface registers** (p.2480-2489) `id:b6ae9598fa8f`
    - **55.5.1 SPDIFRX control register (SPDIFRX_CR)** (p.2480-2481) `id:aab3ed2f4193`
    - **55.5.2 SPDIFRX interrupt mask register (SPDIFRX_IMR)** (p.2482-2482) `id:984c6828df96`
    - **55.5.3 SPDIFRX status register (SPDIFRX_SR)** (p.2483-2484) `id:1448e10345fb`
    - **55.5.4 SPDIFRX interrupt flag clear register (SPDIFRX_IFCR)** (p.2485-2485) `id:ef3a5575976c`
    - **55.5.5 SPDIFRX data input register (SPDIFRX_FMT0_DR)** (p.2486-2486) `id:d762496d6891`
    - **55.5.6 SPDIFRX data input register (SPDIFRX_FMT1_DR)** (p.2486-2486) `id:635d06304a3e`
    - **55.5.7 SPDIFRX data input register (SPDIFRX_FMT2_DR)** (p.2487-2487) `id:4a199418ab38`
    - **55.5.8 SPDIFRX channel status register (SPDIFRX_CSR)** (p.2488-2488) `id:4250930e8f74`
    - **55.5.9 SPDIFRX debug information register (SPDIFRX_DIR)** (p.2488-2488) `id:a1c6e3dd48f4`
    - **55.5.10 SPDIFRX interface register map** (p.2489-2489) `id:1e2eb36fe6ad`
      - **Table 461. SPDIFRX interface register map and reset values** (p.2489-2489) `id:287343964d52`
- **56 Single wire protocol master interface (SWPMI)** (p.2490-2517) `id:efdeb141fa1e`
  - **56.1 Introduction** (p.2490-2490) `id:8d161e01e126`
    - **Figure 727. S1 signal coding** (p.2490-2490) `id:b713aa500914`
    - **Figure 728. S2 signal coding** (p.2490-2490) `id:c29e65175f05`
  - **56.2 SWPMI main features** (p.2491-2491) `id:15783a097b12`
  - **56.3 SWPMI functional description** (p.2492-2506) `id:953b1e76009e`
    - **56.3.1 SWPMI block diagram** (p.2492-2492) `id:2984c37828d4`
      - **Figure 729. SWPMI block diagram** (p.2492-2492) `id:df802b9de165`
    - **56.3.2 SWPMI pins and internal signals** (p.2492-2492) `id:12644440d80b`
      - **Table 462. SWPMI input/output signals connected to package pins or balls** (p.2492-2492) `id:62f7ea627d54`
      - **Table 463. SWPMI internal input/output signals** (p.2493-2493) `id:9bb9fcef1750`
    - **56.3.3 SWP initialization and activation** (p.2493-2493) `id:1fd2bd440c2e`
    - **56.3.4 SWP bus states** (p.2494-2494) `id:d1a7293d995c`
      - **Figure 730. SWP bus states** (p.2495-2495) `id:dbbfcb76104c`
    - **56.3.5 SWPMI_IO (internal transceiver) bypass** (p.2495-2495) `id:a97e0a1008f6`
    - **56.3.6 SWPMI bit rate** (p.2495-2495) `id:a78a38b3c13b`
    - **56.3.7 SWPMI frame handling** (p.2496-2500) `id:5040b1a6cd6f`
      - **Figure 731. SWP frame structure** (p.2496-2496) `id:b344851cca4a`
    - **56.3.8 Transmission procedure** (p.2496-2500) `id:677a3b22627c`
      - **Figure 732. SWPMI No software buffer mode transmission** (p.2497-2497) `id:c1553429f28e`
      - **Figure 733. SWPMI No software buffer mode transmission, consecutive frames** (p.2498-2499) `id:9778e3dd000a`
      - **Figure 734. SWPMI Multi software buffer mode transmission** (p.2500-2500) `id:6fe3ffe2c415`
    - **56.3.9 Reception procedure** (p.2501-2504) `id:a8350a142d8b`
      - **Figure 735. SWPMI No software buffer mode reception** (p.2502-2502) `id:ed442383f599`
      - **Figure 736. SWPMI single software buffer mode reception** (p.2503-2504) `id:ee16ff96ce50`
      - **Figure 737. SWPMI Multi software buffer mode reception** (p.2505-2505) `id:c3dc78b418eb`
    - **56.3.10 Error management** (p.2505-2506) `id:8229879859ad`
      - **Figure 738. SWPMI single buffer mode reception with CRC error** (p.2506-2506) `id:3514bd2072d1`
    - **56.3.11 Loopback mode** (p.2507-2507) `id:6bcd37ec4855`
  - **56.4 SWPMI low-power modes** (p.2507-2507) `id:d05f2a947dd6`
    - **Table 464. Effect of low-power modes on SWPMI** (p.2507-2507) `id:95b4de130bc1`
  - **56.5 SWPMI interrupts** (p.2508-2508) `id:b9d3d6b193ec`
    - **Table 465. Interrupt control bits** (p.2508-2508) `id:477d7308b451`
  - **56.6 SWPMI registers** (p.2509-2517) `id:4197cb825e5a`
    - **56.6.1 SWPMI configuration/control register (SWPMI_CR)** (p.2509-2509) `id:fb9daff4b626`
      - **Table 466. Buffer modes selection for transmission/reception** (p.2510-2510) `id:b33955f0b8f8`
    - **56.6.2 SWPMI Bitrate register (SWPMI_BRR)** (p.2510-2510) `id:d6f0d3997b76`
    - **56.6.3 SWPMI Interrupt and Status register (SWPMI_ISR)** (p.2511-2511) `id:3615c3294615`
    - **56.6.4 SWPMI Interrupt Flag Clear register (SWPMI_ICR)** (p.2512-2512) `id:031496a472cc`
    - **56.6.5 SWPMI Interrupt Enable register (SMPMI_IER)** (p.2513-2514) `id:0c379f67cdd3`
    - **56.6.6 SWPMI Receive Frame Length register (SWPMI_RFL)** (p.2515-2515) `id:224c4792f251`
    - **56.6.7 SWPMI Transmit data register (SWPMI_TDR)** (p.2515-2515) `id:2764582a2f4c`
    - **56.6.8 SWPMI Receive data register (SWPMI_RDR)** (p.2515-2515) `id:0bee427e1ce8`
    - **56.6.9 SWPMI Option register (SWPMI_OR)** (p.2516-2516) `id:a3b4719c98fb`
    - **56.6.10 SWPMI register map and reset value table** (p.2517-2517) `id:b314ca406e1c`
      - **Table 467. SWPMI register map and reset values** (p.2517-2517) `id:3407d4d4a2cf`
- **57 Management data input/output (MDIOS)** (p.2518-2530) `id:5f24382cf8e4`
  - **57.1 MDIOS introduction** (p.2518-2518) `id:d34be5663a8f`
  - **57.2 MDIOS main features** (p.2518-2518) `id:a1384ce89dbd`
  - **57.3 MDIOS functional description** (p.2519-2523) `id:7a4abbc80206`
    - **57.3.1 MDIOS block diagram** (p.2519-2519) `id:64a675122cc7`
      - **Figure 739. MDIOS block diagram** (p.2519-2519) `id:47a86e072d56`
    - **57.3.2 MDIOS pins and internal signals** (p.2519-2519) `id:dfbca738f820`
      - **Table 468. MDIOS input/output signals connected to package pins or balls** (p.2519-2519) `id:db687226f1b4`
      - **Table 469. MDIOS internal input/output signals** (p.2519-2519) `id:e9af8c0fa811`
    - **57.3.3 MDIOS protocol** (p.2519-2519) `id:c2f685649e88`
      - **Figure 740. MDIO protocol write frame waveform** (p.2520-2520) `id:bc7bfac6481a`
      - **Figure 741. MDIO protocol read frame waveform** (p.2520-2520) `id:879cf9e2b500`
    - **57.3.4 MDIOS enabling and disabling** (p.2520-2520) `id:186f671d8f7c`
    - **57.3.5 MDIOS data** (p.2521-2521) `id:056a3b2fcadd`
    - **57.3.6 MDIOS APB frequency** (p.2522-2522) `id:765541da8e0f`
    - **57.3.7 Write/read flags and interrupts** (p.2522-2522) `id:e743c112a98e`
    - **57.3.8 MDIOS error management** (p.2523-2523) `id:5043e9c5b814`
    - **57.3.9 MDIOS in Stop mode** (p.2524-2524) `id:0bb41ce57660`
    - **57.3.10 MDIOS interrupts** (p.2524-2524) `id:0a9fe6f65a19`
      - **Table 470. Interrupt control bits** (p.2524-2524) `id:fad129bec35d`
  - **57.4 MDIOS registers** (p.2524-2530) `id:73adbaf3ea5f`
    - **57.4.1 MDIOS configuration register (MDIOS_CR)** (p.2524-2524) `id:13dc8566a109`
    - **57.4.2 MDIOS write flag register (MDIOS_WRFR)** (p.2525-2525) `id:f492964a4539`
    - **57.4.3 MDIOS clear write flag register (MDIOS_CWRFR)** (p.2526-2526) `id:47239713bfda`
    - **57.4.4 MDIOS read flag register (MDIOS_RDFR)** (p.2526-2526) `id:4ada0299d8b6`
    - **57.4.5 MDIOS clear read flag register (MDIOS_CRDFR)** (p.2527-2527) `id:a91d7b9f5fc2`
    - **57.4.6 MDIOS status register (MDIOS_SR)** (p.2527-2527) `id:b9fcb0f799cf`
    - **57.4.7 MDIOS clear flag register (MDIOS_CLRFR)** (p.2528-2528) `id:03fbb129309d`
    - **57.4.8 MDIOS input data register x (MDIOS_DINRx)** (p.2528-2528) `id:b9f0669a9edc`
    - **57.4.9 MDIOS output data register x (MDIOS_DOUTRx)** (p.2529-2530) `id:0af2fd4c637e`
    - **57.4.10 MDIOS register map** (p.2529-2530) `id:18ca2895285d`
      - **Table 471. MDIOS register map and reset values** (p.2529-2530) `id:1c3b07807d73`
- **58 Secure digital input/output MultiMediaCard interface (SDMMC)** (p.2531-2611) `id:5582b3667974`
  - **58.1 SDMMC main features** (p.2531-2531) `id:3fd69b8b321d`
  - **58.2 SDMMC implementation** (p.2531-2531) `id:0d35db987567`
    - **Table 472. SDMMC features** (p.2531-2531) `id:7bd29c5edec8`
  - **58.3 SDMMC bus topology** (p.2532-2533) `id:b823fec392b2`
    - **Figure 742. SDMMC “no response” and “no data” operations** (p.2532-2532) `id:09a2150d83ed`
    - **Figure 743. SDMMC (multiple) block read operation** (p.2532-2532) `id:c27424c2633f`
    - **Figure 744. SDMMC (multiple) block write operation** (p.2533-2533) `id:6624a03c7b38`
    - **Figure 745. SDMMC (sequential) stream read operation** (p.2533-2533) `id:aa05fd1d8577`
    - **Figure 746. SDMMC (sequential) stream write operation** (p.2533-2533) `id:e583a998a237`
  - **58.4 SDMMC operation modes** (p.2534-2534) `id:4bafce472b85`
    - **Table 473. SDMMC operation modes SD and SDIO** (p.2534-2534) `id:01d1edb038a7`
    - **Table 474. SDMMC operation modes e•MMC** (p.2534-2534) `id:598def9ddece`
  - **58.5 SDMMC functional description** (p.2535-2563) `id:fde63a838b24`
    - **58.5.1 SDMMC block diagram** (p.2535-2535) `id:6a33f709aa39`
      - **Figure 747. SDMMC block diagram** (p.2535-2535) `id:2e2ad1121eb5`
    - **58.5.2 SDMMC pins and internal signals** (p.2535-2535) `id:61ac13ba8899`
      - **Table 475. SDMMC internal input/output signals** (p.2535-2535) `id:d9b3b573d5ea`
      - **Table 476. SDMMC pins** (p.2536-2536) `id:ccdecc127c8e`
    - **58.5.3 General description** (p.2536-2537) `id:5b04ddd8379d`
      - **Figure 748. SDMMC Command and data phase relation** (p.2537-2537) `id:ab771001eb79`
      - **Table 477. SDMMC Command and data phase selection** (p.2537-2537) `id:34e861a07a35`
    - **58.5.4 SDMMC adapter** (p.2538-2559) `id:46cac5d9f1ce`
      - **Figure 749. Control unit** (p.2539-2539) `id:c39af09f9be9`
      - **Figure 750. Command/response path** (p.2540-2540) `id:99463e404608`
      - **Figure 751. Command path state machine (CPSM)** (p.2541-2542) `id:dbc74b50ea81`
      - **Table 478. Command token format** (p.2543-2543) `id:ee92d83e113c`
      - **Table 479. Short response with CRC token format** (p.2544-2544) `id:6bf0be4c0434`
      - **Table 480. Short response without CRC token format** (p.2544-2544) `id:fe6bb7eb7d11`
      - **Table 481. Long response with CRC token format** (p.2544-2544) `id:8b3a70ac9784`
      - **Table 482. Specific Commands overview** (p.2545-2545) `id:8eb460922b28`
      - **Table 483. Command path status flags** (p.2546-2546) `id:cb97e7cfb27f`
      - **Table 484. Command path error handling** (p.2546-2546) `id:a0d7aadfbec5`
      - **Figure 752. Data path** (p.2547-2547) `id:8153b6d5ad0b`
      - **Figure 753. DDR mode data packet clocking** (p.2548-2548) `id:4dfed23c0073`
      - **Figure 754. DDR mode CRC status / boot acknowledgment clocking** (p.2548-2548) `id:317316463ff5`
      - **Figure 755. Data path state machine (DPSM)** (p.2549-2553) `id:a1cb5bce464f`
      - **Table 485. Data token format** (p.2554-2555) `id:f91667753d0f`
      - **Table 486. Data path status flags and clear bits** (p.2554-2555) `id:aa1174958ea1`
      - **Table 487. Data path error handling** (p.2556-2556) `id:76751bac5ad7`
      - **Table 488. Data FIFO access** (p.2557-2557) `id:303860d4edbb`
      - **Table 489. Transmit FIFO status flags** (p.2558-2558) `id:389cb20a8c23`
      - **Table 490. Receive FIFO status flags** (p.2559-2559) `id:6a9396cbe7d0`
      - **Figure 756. CLKMUX unit** (p.2560-2561) `id:7377ff172925`
    - **58.5.5 SDMMC AHB slave interface** (p.2560-2561) `id:99b206a5ebd8`
    - **58.5.6 SDMMC AHB master interface** (p.2560-2561) `id:c449fb267173`
    - **58.5.7 MDMA request generation** (p.2562-2562) `id:805043801833`
      - **Table 491. SDMMC connections to MDMA** (p.2563-2563) `id:3dac4a29da30`
    - **58.5.8 AHB and SDMMC_CK clock relation** (p.2563-2563) `id:7ad8abb6ea78`
      - **Table 492. AHB and SDMMC_CK clock frequency relation** (p.2563-2563) `id:356fb418b437`
  - **58.6 Card functional description** (p.2564-2581) `id:fc13f3f1f112`
    - **58.6.1 SD I/O mode** (p.2564-2571) `id:e87cfe548434`
      - **Table 493. SDIO special operation control** (p.2564-2564) `id:342c0795ccf6`
      - **Figure 757. Asynchronous interrupt generation** (p.2565-2565) `id:a406a8b24b83`
      - **Figure 758. Synchronous interrupt period data read** (p.2565-2565) `id:e748d3f59627`
      - **Figure 759. Synchronous interrupt period data write** (p.2566-2566) `id:de0357167327`
      - **Figure 760. Asynchronous interrupt period data read** (p.2567-2567) `id:e6dbf50331bd`
      - **Figure 761. Asynchronous interrupt period data write** (p.2567-2567) `id:2b459aee1916`
      - **Table 494. 4-bit mode Start, interrupt, and CRC-status Signaling detection** (p.2568-2569) `id:43a768f7f7bb`
      - **Figure 762. Clock stop with SDMMC_CK for DS, HS, SDR12, SDR25** (p.2570-2570) `id:a3054097da2a`
      - **Figure 763. Clock stop with SDMMC_CK for DDR50, SDR50, SDR104** (p.2570-2570) `id:57cb0e56cc24`
      - **Figure 764. Read Wait with SDMMC_CK < 50 MHz** (p.2571-2571) `id:39d9d7bacd35`
      - **Figure 765. Read Wait with SDMMC_CK > 50 MHz** (p.2572-2573) `id:1515e3d3c584`
    - **58.6.2 CMD12 send timing** (p.2572-2574) `id:82fcb1ed9292`
      - **Table 495. CMD12 use cases** (p.2572-2573) `id:9569aaaf630d`
      - **Figure 766. CMD12 stream timing** (p.2574-2574) `id:257f5ca7a51a`
    - **58.6.3 Sleep (CMD5)** (p.2575-2575) `id:2d3325d076f1`
      - **Figure 767. CMD5 Sleep Awake procedure** (p.2576-2576) `id:ea63cc1aa1ca`
    - **58.6.4 Interrupt mode (Wait-IRQ)** (p.2576-2576) `id:95c377d3661a`
    - **58.6.5 Boot operation** (p.2577-2579) `id:77c2cffd275f`
      - **Figure 768. Normal boot mode operation** (p.2578-2578) `id:213091d5381b`
      - **Figure 769. Alternative boot mode operation** (p.2579-2579) `id:420eb96565b5`
    - **58.6.6 Response R1b handling** (p.2580-2580) `id:8a739d624cca`
      - **Figure 770. Command response R1b busy signaling** (p.2580-2580) `id:ce489689e948`
    - **58.6.7 Reset and card cycle power** (p.2581-2581) `id:d32922465bcc`
      - **Figure 771. SDMMC state control** (p.2581-2581) `id:d5a25ffd94d3`
      - **Figure 772. Card cycle power / power up diagram** (p.2582-2582) `id:976ff35db521`
  - **58.7 Hardware flow control** (p.2582-2582) `id:5f7009783d3a`
  - **58.8 Ultra-high-speed phase I (UHS-I) voltage switch** (p.2583-2585) `id:2c50cbd64ac3`
    - **Figure 773. CMD11 signal voltage switch sequence** (p.2583-2584) `id:63a7348e05b4`
    - **Figure 774. Voltage switch transceiver typical application** (p.2585-2585) `id:5f109b23d504`
  - **58.9 SDMMC interrupts** (p.2586-2587) `id:c279aaf35a5b`
    - **Table 496. SDMMC interrupts** (p.2586-2587) `id:3d7f95a697d2`
  - **58.10 SDMMC registers** (p.2588-2611) `id:58ae7e14af4c`
    - **58.10.1 SDMMC power control register (SDMMC_POWER)** (p.2588-2588) `id:5b352bc45aea`
    - **58.10.2 SDMMC clock control register (SDMMC_CLKCR)** (p.2589-2590) `id:fb33c90341c4`
    - **58.10.3 SDMMC argument register (SDMMC_ARGR)** (p.2591-2592) `id:cacf5c111693`
    - **58.10.4 SDMMC command register (SDMMC_CMDR)** (p.2591-2592) `id:d42865ab8c6f`
    - **58.10.5 SDMMC command response register (SDMMC_RESPCMDR)** (p.2593-2593) `id:6693b828fb9e`
    - **58.10.6 SDMMC response x register (SDMMC_RESPxR)** (p.2594-2594) `id:7dd36a91d2af`
      - **Table 497. Response type and SDMMC_RESPxR registers** (p.2594-2594) `id:3b399d31cd68`
    - **58.10.7 SDMMC data timer register (SDMMC_DTIMER)** (p.2594-2594) `id:1da9b557e1f8`
    - **58.10.8 SDMMC data length register (SDMMC_DLENR)** (p.2595-2595) `id:d4e0935cc7f9`
    - **58.10.9 SDMMC data control register (SDMMC_DCTRL)** (p.2596-2596) `id:75a20b616a4e`
    - **58.10.10 SDMMC data counter register (SDMMC_DCNTR)** (p.2597-2597) `id:777e92cf7870`
    - **58.10.11 SDMMC status register (SDMMC_STAR)** (p.2598-2600) `id:b7472a0f6d64`
    - **58.10.12 SDMMC interrupt clear register (SDMMC_ICR)** (p.2601-2602) `id:bfb7ec16c4c1`
    - **58.10.13 SDMMC mask register (SDMMC_MASKR)** (p.2603-2605) `id:88c03d0f0e09`
    - **58.10.14 SDMMC acknowledgment timer register (SDMMC_ACKTIMER)** (p.2606-2606) `id:7f03c5e8b7b9`
    - **58.10.15 SDMMC data FIFO registers x (SDMMC_FIFORx)** (p.2606-2606) `id:52b5161ec228`
    - **58.10.16 SDMMC DMA control register (SDMMC_IDMACTRLR)** (p.2607-2607) `id:2ff1c11dee5a`
    - **58.10.17 SDMMC IDMA buffer size register (SDMMC_IDMABSIZER)** (p.2608-2608) `id:cb7f99a3fa38`
    - **58.10.18 SDMMC IDMA buffer 0 base address register (SDMMC_IDMABASE0R)** (p.2608-2608) `id:7c1be2e94312`
    - **58.10.19 SDMMC IDMA buffer 1 base address register (SDMMC_IDMABASE1R)** (p.2609-2611) `id:c211920247a4`
    - **58.10.20 SDMMC register map** (p.2609-2611) `id:34866d3f9c71`
      - **Table 498. SDMMC register map** (p.2609-2611) `id:42a3a77272a5`
- **59 Controller area network with flexible data rate (FDCAN)** (p.2612-2742) `id:3fd011ae63c4`
  - **59.1 Introduction** (p.2612-2614) `id:438fe669ca32`
    - **Table 499. CAN subsystem I/O signals** (p.2612-2612) `id:8a20ab2f3ff1`
    - **Table 500. CAN subsystem I/O pins** (p.2613-2613) `id:3409ae263d59`
    - **Figure 775. CAN subsystem** (p.2614-2614) `id:f378dff89ada`
  - **59.2 FDCAN main features** (p.2615-2615) `id:0a2dad232949`
  - **59.3 FDCAN implementation** (p.2615-2615) `id:7427eed70e19`
    - **Table 501. Main features** (p.2615-2615) `id:3dc1789ecbb0`
  - **59.4 FDCAN functional description** (p.2616-2675) `id:36f4c2c90513`
    - **Figure 776. FDCAN block diagram** (p.2616-2616) `id:87d6a0bc7f8d`
    - **59.4.1 Operating modes** (p.2617-2625) `id:a4338ec4bb12`
      - **Table 502. DLC coding in FDCAN** (p.2620-2620) `id:d1765bb3b2d9`
      - **Figure 777. Transceiver delay measurement** (p.2621-2622) `id:bef704e5b524`
      - **Figure 778. Pin control in bus monitoring mode** (p.2623-2624) `id:5b953466d28d`
      - **Figure 779. Pin control in loop back mode** (p.2625-2625) `id:a50abbf16acf`
    - **59.4.2 Message RAM** (p.2626-2636) `id:7cad701c8016`
      - **Figure 780. Message RAM configuration** (p.2626-2628) `id:6d6eba705882`
      - **Figure 781. Standard message ID filter path** (p.2629-2629) `id:d6e95c43b4ca`
      - **Figure 782. Extended message ID filter path** (p.2630-2631) `id:9453259ced63`
      - **Table 503. Example of filter configuration for Rx buffers** (p.2632-2632) `id:62c2df172b4f`
      - **Table 504. Example of filter configuration for Debug messages** (p.2633-2633) `id:1ffc027e1e2f`
      - **Table 505. Possible configurations for frame transmission** (p.2633-2633) `id:2cec15bca66f`
      - **Table 506. Tx buffer/FIFO - queue element size** (p.2634-2635) `id:fef566f0b50b`
      - **Figure 783. Example of mixed configuration dedicated Tx buffers / Tx FIFO** (p.2636-2636) `id:8b4e64623a47`
      - **Figure 784. Example of mixed configuration dedicated Tx buffers / Tx queue** (p.2636-2636) `id:1088f05d725e`
    - **59.4.3 FIFO acknowledge handling** (p.2637-2637) `id:f6fd72dc7ad0`
    - **59.4.4 Bit timing** (p.2638-2638) `id:57d1cb97dde2`
      - **Figure 785. Bit timing** (p.2638-2638) `id:2c619dea8cf1`
    - **59.4.5 Clock calibration on CAN** (p.2639-2642) `id:8b15245ab54a`
      - **Figure 786. Bypass operation** (p.2640-2640) `id:da6e7b53cb2b`
      - **Figure 787. FSM calibration** (p.2641-2642) `id:b9bc2f2173e3`
    - **59.4.6 Application** (p.2643-2643) `id:6099193c7ac0`
    - **59.4.7 TTCAN operations (FDCAN1 only)** (p.2644-2644) `id:39c08e643682`
      - **Table 507. First byte of level 1 reference message** (p.2644-2644) `id:8b7fdad4a68f`
      - **Table 508. First four bytes of level 2 reference message** (p.2645-2645) `id:3ee8e300da28`
      - **Table 509. First four bytes of level 0 reference message** (p.2645-2645) `id:b8bd05d17015`
    - **59.4.8 TTCAN configuration** (p.2645-2646) `id:55c1712f1efb`
      - **Table 510. TUR configuration example** (p.2646-2646) `id:0988c614a9ec`
    - **59.4.9 Message scheduling** (p.2647-2653) `id:2acbed7051d6`
      - **Table 511. System matrix, Node A** (p.2651-2651) `id:5074ca45f8f2`
      - **Table 512. Trigger list, Node A** (p.2652-2653) `id:ba67c41bdc8e`
    - **59.4.10 TTCAN gap control** (p.2654-2654) `id:a49a53cdae6a`
    - **59.4.11 Stop watch** (p.2655-2657) `id:f359e2a4208d`
    - **59.4.12 Local time, cycle time, global time, and external clock synchronization** (p.2655-2657) `id:33df7b4fa83a`
      - **Figure 788. Cycle time and global time synchronization** (p.2656-2656) `id:4fca53fbd5b6`
      - **Figure 789. TTCAN level 0 and level 2 drift compensation** (p.2657-2657) `id:b1eb2bd9cd94`
    - **59.4.13 TTCAN error level** (p.2658-2658) `id:d68d44811896`
    - **59.4.14 TTCAN message handling** (p.2659-2661) `id:1c6b4f4782bd`
      - **Table 513. Number of data bytes transmitted with a reference message** (p.2659-2661) `id:84aca73a738f`
    - **59.4.15 TTCAN interrupt and error handling** (p.2662-2662) `id:6b08778e21ff`
    - **59.4.16 Level 0** (p.2663-2664) `id:e9594b462353`
      - **Figure 790. Level 0 schedule synchronization state machine** (p.2664-2664) `id:1a076089fc5e`
      - **Figure 791. Level 0 master to slave relation** (p.2665-2665) `id:d12fc3f3afe4`
    - **59.4.17 Synchronization to external time schedule** (p.2665-2665) `id:d44cfa8e3efd`
    - **59.4.18 FDCAN Rx buffer and FIFO element** (p.2666-2667) `id:dbfa10ed8208`
      - **Table 514. Rx buffer and FIFO element** (p.2666-2667) `id:43d0e9885c03`
      - **Table 515. Rx buffer and FIFO element description** (p.2666-2667) `id:1aac3a3d4fe0`
    - **59.4.19 FDCAN Tx buffer element** (p.2668-2669) `id:4512afd4a33a`
      - **Table 516. Tx buffer and FIFO element** (p.2668-2669) `id:722b499038b3`
      - **Table 517. Tx buffer element description** (p.2668-2669) `id:54f2bb0f45e2`
    - **59.4.20 FDCAN Tx event FIFO element** (p.2670-2670) `id:b06209262ecb`
      - **Table 518. Tx Event FIFO element** (p.2670-2670) `id:58d6d2c76108`
      - **Table 519. Tx Event FIFO element description** (p.2670-2670) `id:9ae053f9ecdf`
    - **59.4.21 FDCAN standard message ID filter element** (p.2671-2672) `id:a0fb7219c97c`
      - **Table 520. Standard message ID filter element** (p.2671-2671) `id:5c55fd7d7dca`
      - **Table 521. Standard message ID filter element field description** (p.2672-2672) `id:57cef1714563`
    - **59.4.22 FDCAN extended message ID filter element** (p.2673-2673) `id:3585ed7c8ed1`
      - **Table 522. Extended message ID filter element** (p.2673-2673) `id:01d5ffea4314`
      - **Table 523. Extended message ID filter element field description** (p.2673-2673) `id:d67b63fd5a4e`
    - **59.4.23 FDCAN trigger memory element** (p.2674-2675) `id:f9430eff7b72`
      - **Table 524. Trigger memory element** (p.2674-2675) `id:6bcc5fe7b032`
      - **Table 525. Trigger memory element description** (p.2674-2675) `id:f292d7396bb4`
  - **59.5 FDCAN registers** (p.2676-2716) `id:763396ed95f4`
    - **59.5.1 FDCAN core release register (FDCAN_CREL)** (p.2676-2676) `id:cebb98d90416`
    - **59.5.2 FDCAN Endian register (FDCAN_ENDN)** (p.2676-2676) `id:bcab5943395a`
    - **59.5.3 FDCAN data bit timing and prescaler register (FDCAN_DBTP)** (p.2677-2677) `id:a2a6b14660f7`
    - **59.5.4 FDCAN test register (FDCAN_TEST)** (p.2678-2678) `id:9c81dd6d9acf`
    - **59.5.5 FDCAN RAM watchdog register (FDCAN_RWD)** (p.2678-2678) `id:73147f7b8dff`
    - **59.5.6 FDCAN CC control register (FDCAN_CCCR)** (p.2679-2680) `id:4c1c39bf9111`
    - **59.5.7 FDCAN nominal bit timing and prescaler register (FDCAN_NBTP)** (p.2681-2681) `id:a8e99ec4ea1f`
    - **59.5.8 FDCAN timestamp counter configuration register (FDCAN_TSCC)** (p.2682-2682) `id:6b435a7f7cd1`
    - **59.5.9 FDCAN timestamp counter value register (FDCAN_TSCV)** (p.2683-2683) `id:2438e00a9815`
    - **59.5.10 FDCAN timeout counter configuration register (FDCAN_TOCC)** (p.2683-2683) `id:d9882200a60d`
    - **59.5.11 FDCAN timeout counter value register (FDCAN_TOCV)** (p.2684-2684) `id:3df184e448ce`
    - **59.5.12 FDCAN error counter register (FDCAN_ECR)** (p.2685-2686) `id:af814d3dfc60`
    - **59.5.13 FDCAN protocol status register (FDCAN_PSR)** (p.2685-2686) `id:323d10f957e9`
    - **59.5.14 FDCAN transmitter delay compensation register (FDCAN_TDCR)** (p.2687-2687) `id:6a06e6601bc7`
    - **59.5.15 FDCAN interrupt register (FDCAN_IR)** (p.2688-2690) `id:c776fb53dae5`
    - **59.5.16 FDCAN interrupt enable register (FDCAN_IE)** (p.2691-2692) `id:dac9f89b0687`
    - **59.5.17 FDCAN interrupt line select register (FDCAN_ILS)** (p.2693-2693) `id:51635aabe1c2`
    - **59.5.18 FDCAN interrupt line enable register (FDCAN_ILE)** (p.2694-2694) `id:03acaf67dc69`
    - **59.5.19 FDCAN global filter configuration register (FDCAN_GFC)** (p.2695-2695) `id:b7cfe26a437b`
    - **59.5.20 FDCAN standard ID filter configuration register (FDCAN_SIDFC)** (p.2696-2696) `id:71d517e0ce35`
    - **59.5.21 FDCAN extended ID filter configuration register (FDCAN_XIDFC)** (p.2696-2696) `id:308cc8b0094e`
    - **59.5.22 FDCAN extended ID and mask register (FDCAN_XIDAM)** (p.2697-2697) `id:2146066d8ace`
    - **59.5.23 FDCAN high priority message status register (FDCAN_HPMS)** (p.2698-2698) `id:c7effd0e9652`
    - **59.5.24 FDCAN new data 1 register (FDCAN_NDAT1)** (p.2698-2698) `id:af0c90b99c35`
    - **59.5.25 FDCAN new data 2 register (FDCAN_NDAT2)** (p.2699-2699) `id:f9d19b209cb0`
    - **59.5.26 FDCAN Rx FIFO 0 configuration register (FDCAN_RXF0C)** (p.2699-2699) `id:6de4f948a9d8`
    - **59.5.27 FDCAN Rx FIFO 0 status register (FDCAN_RXF0S)** (p.2700-2700) `id:3c050d7f8d86`
    - **59.5.28 FDCAN Rx FIFO 0 acknowledge register (FDCAN_RXF0A)** (p.2701-2701) `id:24e05a09eff9`
    - **59.5.29 FDCAN Rx buffer configuration register (FDCAN_RXBC)** (p.2701-2701) `id:503384607a9c`
    - **59.5.30 FDCAN Rx FIFO 1 configuration register (FDCAN_RXF1C)** (p.2702-2702) `id:b1ef4efe7e98`
    - **59.5.31 FDCAN Rx FIFO 1 status register (FDCAN_RXF1S)** (p.2703-2703) `id:d1f25345de5e`
    - **59.5.32 FDCAN Rx FIFO 1 acknowledge register (FDCAN_RXF1A)** (p.2704-2704) `id:fc2ee36c2331`
    - **59.5.33 FDCAN Rx buffer element size configuration register (FDCAN_RXESC)** (p.2704-2704) `id:43210b0fc64f`
    - **59.5.34 FDCAN Tx buffer configuration register (FDCAN_TXBC)** (p.2705-2705) `id:8f9ae3b85adb`
    - **59.5.35 FDCAN Tx FIFO/queue status register (FDCAN_TXFQS)** (p.2706-2706) `id:befde6eeb717`
    - **59.5.36 FDCAN Tx buffer element size configuration register (FDCAN_TXESC)** (p.2707-2707) `id:7276353caf9d`
    - **59.5.37 FDCAN Tx buffer request pending register (FDCAN_TXBRP)** (p.2707-2707) `id:1006d86adf47`
    - **59.5.38 FDCAN Tx buffer add request register (FDCAN_TXBAR)** (p.2708-2708) `id:9ec4e79d1ed1`
    - **59.5.39 FDCAN Tx buffer cancellation request register (FDCAN_TXBCR)** (p.2709-2709) `id:9ef50c1106f1`
    - **59.5.40 FDCAN Tx buffer transmission occurred register (FDCAN_TXBTO)** (p.2709-2709) `id:026231eebb10`
    - **59.5.41 FDCAN Tx buffer cancellation finished register (FDCAN_TXBCF)** (p.2710-2710) `id:7303ec3fd608`
    - **59.5.42 FDCAN Tx buffer transmission interrupt enable register (FDCAN_TXBTIE)** (p.2710-2710) `id:46b56c1217ed`
    - **59.5.43 FDCAN Tx buffer cancellation finished interrupt enable register (FDCAN_TXBCIE)** (p.2711-2711) `id:d6e1f6a274f9`
    - **59.5.44 FDCAN Tx event FIFO configuration register (FDCAN_TXEFC)** (p.2711-2711) `id:8b7bb292186a`
    - **59.5.45 FDCAN Tx event FIFO status register (FDCAN_TXEFS)** (p.2712-2712) `id:753837919128`
    - **59.5.46 FDCAN Tx event FIFO acknowledge register (FDCAN_TXEFA)** (p.2713-2716) `id:9c78f531cdb5`
    - **59.5.47 FDCAN register map** (p.2713-2716) `id:1199842646f9`
      - **Table 526. FDCAN register map and reset values** (p.2713-2716) `id:7132e19266f8`
  - **59.6 TTCAN registers** (p.2717-2736) `id:52bb55b6f688`
    - **59.6.1 FDCAN TT trigger memory configuration register (FDCAN_TTTMC)** (p.2717-2717) `id:f759712c05cf`
    - **59.6.2 FDCAN TT reference message configuration register (FDCAN_TTRMC)** (p.2717-2717) `id:19ffc743ad08`
    - **59.6.3 FDCAN TT operation configuration register (FDCAN_TTOCF)** (p.2718-2719) `id:d5319d81401f`
    - **59.6.4 FDCAN TT matrix limits register (FDCAN_TTMLM)** (p.2720-2720) `id:a7608bec4790`
    - **59.6.5 FDCAN TUR configuration register (FDCAN_TURCF)** (p.2721-2721) `id:47ef7019ec13`
    - **59.6.6 FDCAN TT operation control register (FDCAN_TTOCN)** (p.2722-2723) `id:b749b8af2767`
    - **59.6.7 FDCAN TT global time preset register (FDCAN_TTGTP)** (p.2724-2724) `id:bf0580e9a0d7`
    - **59.6.8 FDCAN TT time mark register (FDCAN_TTTMK)** (p.2724-2724) `id:2cdcd6d46f8e`
    - **59.6.9 FDCAN TT interrupt register (FDCAN_TTIR)** (p.2725-2726) `id:1182add16837`
    - **59.6.10 FDCAN TT interrupt enable register (FDCAN_TTIE)** (p.2727-2728) `id:e98e2cdde4aa`
    - **59.6.11 FDCAN TT interrupt line select register (FDCAN_TTILS)** (p.2729-2729) `id:6a545c5a6fc7`
    - **59.6.12 FDCAN TT operation status register (FDCAN_TTOST)** (p.2730-2731) `id:651f7c423d36`
    - **59.6.13 FDCAN TUR numerator actual register (FDCAN_TURNA)** (p.2732-2732) `id:6ee7d4442474`
    - **59.6.14 FDCAN TT local and global time register (FDCAN_TTLGT)** (p.2733-2733) `id:7a3efcb7f08f`
    - **59.6.15 FDCAN TT cycle time and count register (FDCAN_TTCTC)** (p.2733-2733) `id:a1f4f30fa070`
    - **59.6.16 FDCAN TT capture time register (FDCAN_TTCPT)** (p.2734-2734) `id:b7dd2430236a`
    - **59.6.17 FDCAN TT cycle sync mark register (FDCAN_TTCSM)** (p.2734-2734) `id:c9b34cc064bd`
    - **59.6.18 FDCAN TT trigger select register (FDCAN_TTTS)** (p.2735-2736) `id:878ce2e20e03`
    - **59.6.19 FDCAN TT register map** (p.2735-2736) `id:5d15ace9f36b`
      - **Table 527. FDCAN TT register map and reset values** (p.2735-2736) `id:ba956d94a07b`
  - **59.7 CCU registers** (p.2737-2742) `id:f40813836aa8`
    - **59.7.1 Clock calibration unit core release register (FDCAN_CCU_CREL)** (p.2737-2738) `id:23652f03ceaa`
    - **59.7.2 Calibration configuration register (FDCAN_CCU_CCFG)** (p.2737-2738) `id:33cc5316b8a5`
    - **59.7.3 Calibration status register (FDCAN_CCU_CSTAT)** (p.2739-2739) `id:fd4ab87c857f`
    - **59.7.4 Calibration watchdog register (FDCAN_CCU_CWD)** (p.2739-2739) `id:7aa73ab45c0e`
    - **59.7.5 Clock calibration unit interrupt register (FDCAN_CCU_IR)** (p.2740-2740) `id:7ef33f9b8fd7`
    - **59.7.6 Clock calibration unit interrupt enable register (FDCAN_CCU_IE)** (p.2741-2742) `id:7bd64b6c19bd`
    - **59.7.7 CCU register map** (p.2741-2742) `id:2a63d1843a46`
      - **Table 528. CCU register map and reset values** (p.2741-2742) `id:8daa7ca723bf`
- **60 USB on-the-go high-speed (OTG_HS)** (p.2743-2930) `id:86e5913a6a62`
  - **60.1 Introduction** (p.2743-2743) `id:26ab1564e52c`
    - **Table 529. OTG_HS speeds supported** (p.2744-2744) `id:8a08c549eedd`
  - **60.2 OTG_HS main features** (p.2744-2745) `id:cd8a5aa0df22`
    - **60.2.1 General features** (p.2744-2744) `id:746f70de5339`
    - **60.2.2 Host-mode features** (p.2745-2745) `id:dab697ac7f31`
    - **60.2.3 Peripheral-mode features** (p.2745-2745) `id:2e1ec11df16b`
  - **60.3 OTG_HS implementation** (p.2746-2749) `id:dcf9d15f1683`
    - **Table 530. OTG_HS implementation** (p.2746-2747) `id:1ddedd472e8f`
  - **60.4 OTG_HS functional description** (p.2746-2749) `id:8ffd320b50fa`
    - **60.4.1 OTG_HS block diagram** (p.2746-2747) `id:4542105f2a3b`
      - **Figure 792. USB1 OTG_HS high-speed block diagram (OTG_HS1)** (p.2747-2747) `id:d4ab7c3e69bb`
      - **Figure 793. USB2 OTG_HS high-speed block diagram (OTG_HS2)** (p.2747-2747) `id:30a2dee13cca`
    - **60.4.2 OTG_HS pin and internal signals** (p.2748-2748) `id:76c3659a6b8b`
      - **Table 531. OTG_FS input/output pins** (p.2748-2748) `id:b40c994ad6f0`
      - **Table 532. OTG_HS input/output pins** (p.2748-2748) `id:a8a6c35305e7`
      - **Table 533. OTG_HS input/output signals** (p.2748-2748) `id:cd8887376d53`
    - **60.4.3 OTG_HS core** (p.2748-2748) `id:c5eecd356c74`
    - **60.4.4 Embedded full-speed OTG PHY connected to OTG_HS** (p.2749-2749) `id:1d6976c1fd46`
    - **60.4.5 OTG detections** (p.2749-2749) `id:f62de5618cb7`
    - **60.4.6 High-speed OTG PHY connected to OTG_HS** (p.2749-2749) `id:8d7dae14a647`
  - **60.5 OTG_HS dual role device (DRD)** (p.2750-2750) `id:c9469d167c90`
    - **Figure 794. OTG_HS A-B device connection** (p.2750-2750) `id:2b4b2786d013`
    - **60.5.1 ID line detection** (p.2750-2750) `id:fe3bd29a247a`
    - **60.5.2 HNP dual role device** (p.2750-2750) `id:42aaa19cf897`
    - **60.5.3 SRP dual role device** (p.2751-2751) `id:6df2dd543448`
  - **60.6 OTG_HS as a USB peripheral** (p.2751-2754) `id:9db20a2b5d8e`
    - **Figure 795. OTG_HS peripheral-only connection** (p.2752-2752) `id:33e24519b98b`
    - **60.6.1 SRP-capable peripheral** (p.2752-2752) `id:46c8049ac65c`
    - **60.6.2 Peripheral states** (p.2752-2752) `id:dde72bae8344`
    - **60.6.3 Peripheral endpoints** (p.2753-2754) `id:d1378628c55d`
  - **60.7 OTG_HS as a USB host** (p.2755-2759) `id:9ed3f686f105`
    - **Figure 796. OTG_HS host-only connection** (p.2756-2757) `id:52bf48844030`
    - **60.7.1 SRP-capable host** (p.2756-2757) `id:c7393fe833cf`
    - **60.7.2 USB host states** (p.2756-2757) `id:b0e8999098aa`
    - **60.7.3 Host channels** (p.2758-2758) `id:ef51dab6c163`
    - **60.7.4 Host scheduler** (p.2759-2759) `id:cb9e52ece8d8`
  - **60.8 OTG_HS SOF trigger** (p.2760-2760) `id:0096da7c18ca`
    - **Figure 797. SOF connectivity (SOF trigger output to TIM and ITR1 connection)** (p.2760-2760) `id:5e17d58e7cc7`
    - **60.8.1 Host SOFs** (p.2760-2760) `id:91f1d1e6127a`
    - **60.8.2 Peripheral SOFs** (p.2760-2760) `id:7198ee57f4ff`
  - **60.9 OTG_HS low-power modes** (p.2761-2761) `id:506b13222966`
    - **Table 534. Compatibility of STM32 low power modes with the OTG** (p.2761-2761) `id:b2e7ec61b66c`
  - **60.10 OTG_HS Dynamic update of the OTG_HFIR register** (p.2762-2766) `id:1dfa4fc78aa6`
    - **Figure 798. Updating OTG_HFIR dynamically (RLDCTRL = 1)** (p.2762-2762) `id:8faa5267d513`
  - **60.11 OTG_HS data FIFOs** (p.2762-2766) `id:14a9d107f245`
    - **60.11.1 Peripheral FIFO architecture** (p.2763-2763) `id:1bfffda7f627`
      - **Figure 799. Device-mode FIFO address mapping and AHB FIFO access mapping** (p.2763-2763) `id:d8ba3e732c6d`
    - **60.11.2 Host FIFO architecture** (p.2764-2764) `id:4b75010df8d2`
      - **Figure 800. Host-mode FIFO address mapping and AHB FIFO access mapping** (p.2764-2764) `id:a0336b7a544e`
    - **60.11.3 FIFO RAM allocation** (p.2765-2766) `id:bcd48d8910dc`
  - **60.12 OTG_HS interrupts** (p.2767-2768) `id:1bc946dbbd3b`
    - **Figure 801. Interrupt hierarchy** (p.2768-2768) `id:cb6c38d9ad60`
  - **60.13 OTG_HS control and status registers** (p.2769-2773) `id:e75ace9a88a4`
    - **60.13.1 CSR memory map** (p.2769-2773) `id:e89d6ddda628`
      - **Table 535. Core global control and status registers (CSRs)** (p.2769-2769) `id:36cae49a75c0`
      - **Table 536. Host-mode control and status registers (CSRs)** (p.2770-2771) `id:04e20239ec3b`
      - **Table 537. Device-mode control and status registers** (p.2772-2773) `id:641a46ad0a75`
      - **Table 538. Data FIFO (DFIFO) access register map** (p.2774-2776) `id:c69a793aa266`
      - **Table 539. Power and clock gating control and status registers** (p.2774-2776) `id:c138ec18ba1c`
  - **60.14 OTG_HS registers** (p.2774-2867) `id:f96bd5af2c07`
    - **60.14.1 OTG control and status register (OTG_GOTGCTL)** (p.2774-2776) `id:1d92272eea89`
    - **60.14.2 OTG interrupt register (OTG_GOTGINT)** (p.2777-2778) `id:f7659087e6c1`
    - **60.14.3 OTG AHB configuration register (OTG_GAHBCFG)** (p.2779-2779) `id:241850483aa7`
    - **60.14.4 OTG USB configuration register (OTG_GUSBCFG)** (p.2780-2782) `id:24d2c0527aba`
      - **Table 540. TRDT values** (p.2783-2785) `id:400a100695c1`
    - **60.14.5 OTG reset register (OTG_GRSTCTL)** (p.2783-2785) `id:612f0c350b28`
    - **60.14.6 OTG core interrupt register (OTG_GINTSTS)** (p.2786-2789) `id:4369f87a36ee`
    - **60.14.7 OTG interrupt mask register (OTG_GINTMSK)** (p.2790-2793) `id:819ae76347e6`
    - **60.14.8 OTG receive status debug read register (OTG_GRXSTSR)** (p.2794-2794) `id:02cc3325500e`
    - **60.14.9 OTG receive status debug read [alternate] (OTG_GRXSTSR)** (p.2795-2795) `id:c5bddac45df0`
    - **60.14.10 OTG status read and pop registers (OTG_GRXSTSP)** (p.2796-2796) `id:630ace5802e5`
    - **60.14.11 OTG status read and pop registers [alternate] (OTG_GRXSTSP)** (p.2797-2797) `id:4f9d90e6dbb9`
    - **60.14.12 OTG receive FIFO size register (OTG_GRXFSIZ)** (p.2798-2798) `id:9f8a67b80be6`
    - **60.14.13 OTG host non-periodic transmit FIFO size register (OTG_HNPTXFSIZ)/Endpoint 0 Transmit FIFO size (OTG_DIEPTXF0)** (p.2798-2798) `id:5ba60c2a2a1d`
    - **60.14.14 OTG non-periodic transmit FIFO/queue status register (OTG_HNPTXSTS)** (p.2799-2799) `id:f9f1c2ecf4ec`
    - **60.14.15 OTG general core configuration register (OTG_GCCFG)** (p.2800-2801) `id:0610a892479f`
    - **60.14.16 OTG core ID register (OTG_CID)** (p.2802-2805) `id:afe9e72b104a`
    - **60.14.17 OTG core LPM configuration register (OTG_GLPMCFG)** (p.2802-2805) `id:8ef4bc1a7638`
    - **60.14.18 OTG host periodic transmit FIFO size register (OTG_HPTXFSIZ)** (p.2806-2806) `id:ad564d686499`
    - **60.14.19 OTG device IN endpoint transmit FIFO x size register (OTG_DIEPTXFx)** (p.2806-2806) `id:79f113c717f1`
    - **60.14.20 Host-mode registers** (p.2807-2807) `id:29400a3054bf`
    - **60.14.21 OTG host configuration register (OTG_HCFG)** (p.2807-2807) `id:71c66dd69085`
    - **60.14.22 OTG host frame interval register (OTG_HFIR)** (p.2808-2808) `id:b7be6524ea16`
    - **60.14.23 OTG host frame number/frame time remaining register (OTG_HFNUM)** (p.2809-2809) `id:2fc577115f84`
    - **60.14.24 OTG_Host periodic transmit FIFO/queue status register (OTG_HPTXSTS)** (p.2810-2810) `id:2dfb71859664`
    - **60.14.25 OTG host all channels interrupt register (OTG_HAINT)** (p.2811-2811) `id:f04f77120457`
    - **60.14.26 OTG host all channels interrupt mask register (OTG_HAINTMSK)** (p.2811-2811) `id:b8850cf4bd63`
    - **60.14.27 OTG host frame list base address register (OTG_HFLBADDR)** (p.2812-2814) `id:f4bb442499e3`
    - **60.14.28 OTG host port control and status register (OTG_HPRT)** (p.2812-2814) `id:4a3bbf19b91a`
    - **60.14.29 OTG host channel x characteristics register (OTG_HCCHARx)** (p.2815-2815) `id:d4fa5f8d4bb6`
    - **60.14.30 OTG host channel x split control register (OTG_HCSPLTx)** (p.2816-2816) `id:aa0abb3bcfe1`
    - **60.14.31 OTG host channel x interrupt register (OTG_HCINTx)** (p.2817-2817) `id:4af49a9dae7a`
    - **60.14.32 OTG host channel x interrupt mask register (OTG_HCINTMSKx)** (p.2818-2819) `id:e465e9eb4e27`
    - **60.14.33 OTG host channel x transfer size register (OTG_HCTSIZx)** (p.2820-2820) `id:611de2a0f583`
    - **60.14.34 OTG host channel x transfer size register (OTG_HCTSIZSGx)** (p.2821-2822) `id:0086ea5f03a7`
    - **60.14.35 OTG host channel x DMA address register in buffer DMA [alternate] (OTG_HCDMAx)** (p.2823-2823) `id:9bcb024b75bf`
    - **60.14.36 OTG host channel x DMA address register in scatter/gather DMA [alternate] (OTG_HCDMASGx)** (p.2823-2823) `id:655c2a80e04f`
    - **60.14.37 OTG host channel-n DMA address buffer register (OTG_HCDMABx)** (p.2824-2824) `id:cfef242796dd`
    - **60.14.38 Device-mode registers** (p.2825-2826) `id:adf375adcd3b`
    - **60.14.39 OTG device configuration register (OTG_DCFG)** (p.2825-2826) `id:3d407a4cba62`
    - **60.14.40 OTG device control register (OTG_DCTL)** (p.2827-2828) `id:5cebe527dd00`
      - **Table 541. Minimum duration for soft disconnect** (p.2828-2828) `id:9a483ee12c86`
    - **60.14.41 OTG device status register (OTG_DSTS)** (p.2829-2829) `id:9264db8c7327`
    - **60.14.42 OTG device IN endpoint common interrupt mask register (OTG_DIEPMSK)** (p.2830-2830) `id:be52ffb44bab`
    - **60.14.43 OTG device OUT endpoint common interrupt mask register (OTG_DOEPMSK)** (p.2831-2831) `id:d1a3a0e67b79`
    - **60.14.44 OTG device all endpoints interrupt register (OTG_DAINT)** (p.2832-2832) `id:406a8b3f44bb`
    - **60.14.45 OTG all endpoints interrupt mask register (OTG_DAINTMSK)** (p.2833-2833) `id:c22b4b1f9098`
    - **60.14.46 OTG device VBUS discharge time register (OTG_DVBUSDIS)** (p.2834-2834) `id:34447fcba8f0`
    - **60.14.47 OTG device VBUS pulsing time register (OTG_DVBUSPULSE)** (p.2834-2834) `id:fae771ec5290`
    - **60.14.48 OTG device threshold control register (OTG_DTHRCTL)** (p.2835-2835) `id:e7da783228dd`
    - **60.14.49 OTG device IN endpoint FIFO empty interrupt mask register (OTG_DIEPEMPMSK)** (p.2836-2836) `id:1236c9595aef`
    - **60.14.50 OTG device each endpoint interrupt register (OTG_DEACHINT)** (p.2836-2836) `id:766986a12032`
    - **60.14.51 OTG device each endpoint interrupt mask register (OTG_DEACHINTMSK)** (p.2837-2837) `id:d7ab58ac869e`
    - **60.14.52 OTG device each IN endpoint-1 interrupt mask register (OTG_HS_DIEPEACHMSK1)** (p.2837-2837) `id:49ac0d62fc3d`
    - **60.14.53 OTG device each OUT endpoint-1 interrupt mask register (OTG_HS_DOEPEACHMSK1)** (p.2838-2839) `id:7a9f8687aa9f`
    - **60.14.54 OTG device IN endpoint x control register (OTG_DIEPCTLx)** (p.2840-2841) `id:ba6b2c85a1ed`
    - **60.14.55 OTG device IN endpoint x interrupt register (OTG_DIEPINTx)** (p.2842-2843) `id:116f3b32d403`
    - **60.14.56 OTG device IN endpoint 0 transfer size register (OTG_DIEPTSIZ0)** (p.2844-2844) `id:01160ae1ce26`
    - **60.14.57 OTG device IN endpoint x DMA address register (OTG_DIEPDMAx)** (p.2844-2844) `id:a72a5834b238`
    - **60.14.58 OTG device IN endpoint transmit FIFO status register (OTG_DTXFSTSx)** (p.2845-2845) `id:0224175607aa`
    - **60.14.59 OTG device IN endpoint x transfer size register (OTG_DIEPTSIZx)** (p.2845-2845) `id:375cd8bb3f8e`
    - **60.14.60 OTG device control OUT endpoint 0 control register (OTG_DOEPCTL0)** (p.2846-2847) `id:851903584bd6`
    - **60.14.61 OTG device OUT endpoint x interrupt register (OTG_DOEPINTx)** (p.2848-2849) `id:02002e33ec4a`
    - **60.14.62 OTG device OUT endpoint 0 transfer size register (OTG_DOEPTSIZ0)** (p.2850-2850) `id:925ce142564a`
    - **60.14.63 OTG device OUT endpoint x DMA address register (OTG_DOEPDMAx)** (p.2851-2853) `id:ef953ae18115`
    - **60.14.64 OTG device OUT endpoint x control register (OTG_DOEPCTLx)** (p.2851-2853) `id:3a8bf5e305dd`
    - **60.14.65 OTG device OUT endpoint x transfer size register (OTG_DOEPTSIZx)** (p.2854-2854) `id:26317906f50b`
    - **60.14.66 OTG power and clock gating control register (OTG_PCGCCTL)** (p.2855-2855) `id:b2803c6834bd`
    - **60.14.67 OTG_HS register map** (p.2856-2867) `id:fabe3cc20388`
      - **Table 542. OTG_HS register map and reset values** (p.2856-2867) `id:1e0855d76198`
  - **60.15 OTG_HS programming model** (p.2868-2930) `id:855c9a6170c2`
    - **60.15.1 Core initialization** (p.2868-2868) `id:ba5690c06ab1`
    - **60.15.2 Host initialization** (p.2869-2869) `id:b2b0530cd19a`
    - **60.15.3 Device initialization** (p.2870-2870) `id:159fd52373ae`
    - **60.15.4 DMA mode** (p.2870-2870) `id:fef68dc93fed`
    - **60.15.5 Host programming model** (p.2871-2902) `id:96f3baba5e61`
      - **Figure 802. Transmit FIFO write task** (p.2873-2873) `id:de5ba9704862`
      - **Figure 803. Receive FIFO read task** (p.2874-2874) `id:fb609feddcd7`
      - **Figure 804. Normal bulk/control OUT/SETUP** (p.2875-2878) `id:85deeb93d880`
      - **Figure 805. Bulk/control IN transactions** (p.2879-2881) `id:aaf577069436`
      - **Figure 806. Normal interrupt OUT** (p.2882-2886) `id:1850933cb9a3`
      - **Figure 807. Normal interrupt IN** (p.2887-2888) `id:a838dd58ad0a`
      - **Figure 808. Isochronous OUT transactions** (p.2889-2891) `id:c5970b6728e5`
      - **Figure 809. Isochronous IN transactions** (p.2892-2893) `id:3797057cd405`
      - **Figure 810. Normal bulk/control OUT/SETUP transactions - DMA** (p.2894-2895) `id:25c17fe719b3`
      - **Figure 811. Normal bulk/control IN transaction - DMA** (p.2896-2896) `id:58672c83e4e3`
      - **Figure 812. Normal interrupt OUT transactions - DMA mode** (p.2897-2897) `id:5dadd3c704c4`
      - **Figure 813. Normal interrupt IN transactions - DMA mode** (p.2898-2898) `id:0d6d63dbd1b0`
      - **Figure 814. Normal isochronous OUT transaction - DMA mode** (p.2899-2899) `id:81edf755e37a`
      - **Figure 815. Normal isochronous IN transactions - DMA mode** (p.2900-2902) `id:f122cae0f968`
    - **60.15.6 Device programming model** (p.2903-2922) `id:6b2733e9aa61`
      - **Figure 816. Receive FIFO packet read** (p.2906-2907) `id:73eaf56874d7`
      - **Figure 817. Processing a SETUP packet** (p.2908-2914) `id:64c413c892a1`
      - **Figure 818. Bulk OUT transaction** (p.2915-2922) `id:83fe26df1fed`
    - **60.15.7 Worst case response time** (p.2923-2924) `id:5ad4e9151577`
      - **Figure 819. TRDT max timing case** (p.2924-2924) `id:e718c2c93b79`
    - **60.15.8 OTG programming model** (p.2925-2930) `id:deb020003ad5`
      - **Figure 820. A-device SRP** (p.2925-2925) `id:936949fad322`
      - **Figure 821. B-device SRP** (p.2926-2926) `id:c0db08c6a4b2`
      - **Figure 822. A-device HNP** (p.2927-2928) `id:dfd7a7de7995`
      - **Figure 823. B-device HNP** (p.2929-2930) `id:06bce49902c1`
- **61 Ethernet (ETH): media access control (MAC) with DMA controller** (p.2931-3207) `id:9606018b6891`
  - **61.1 Ethernet introduction** (p.2931-2934) `id:9df265dd5484`
  - **61.2 Ethernet main features** (p.2931-2934) `id:e5f28a7e0d78`
    - **61.2.1 Standard compliance** (p.2931-2932) `id:f2adccd2c0af`
    - **61.2.2 MAC features** (p.2931-2932) `id:baf7baae9be4`
    - **61.2.3 Transaction layer (MTL) features** (p.2933-2933) `id:1e5503e9f5f6`
    - **61.2.4 DMA block features** (p.2934-2934) `id:e8f0e5827b49`
    - **61.2.5 Bus interface features** (p.2934-2934) `id:f05b2fd4e6ab`
  - **61.3 Ethernet pins and internal signals** (p.2935-2935) `id:44f252493279`
    - **Table 543. Ethernet peripheral pins** (p.2935-2935) `id:048e9c14c6b9`
    - **Table 544. Ethernet internal input/output signals** (p.2936-2936) `id:9ae518b55683`
  - **61.4 Ethernet architecture** (p.2936-2950) `id:2187b0882df6`
    - **Figure 824. Ethernet high-level block diagram** (p.2937-2945) `id:2835cdd5a109`
    - **61.4.1 DMA controller** (p.2937-2945) `id:e6836c45494a`
      - **Figure 825. DMA transmission flow (standard mode)** (p.2940-2941) `id:4d9d6018b874`
      - **Figure 826. DMA transmission flow (OSP mode)** (p.2942-2943) `id:f26df866875e`
      - **Figure 827. Receive DMA flow** (p.2944-2944) `id:97012bc772e1`
      - **Table 545. Priority scheme for Tx DMA and Rx DMA** (p.2945-2945) `id:d36b268b564f`
    - **61.4.2 MTL** (p.2946-2950) `id:602d3e2768af`
    - **61.4.3 MAC** (p.2946-2950) `id:08cd0c2e3edc`
      - **Figure 828. Overview of MAC transmission flow** (p.2948-2949) `id:74963dafe424`
      - **Figure 829. MAC reception flow** (p.2950-2950) `id:6cb6b3be7880`
  - **61.5 )Ethernet functional description: MAC** (p.2951-3004) `id:b5b428107e45`
    - **61.5.1 Double VLAN processing** (p.2951-2951) `id:233acb32cada`
      - **Table 546. Double VLAN processing features in Tx path** (p.2951-2951) `id:300285a56dd0`
      - **Table 547. Double VLAN processing in Rx path** (p.2952-2952) `id:ace017f630f8`
    - **61.5.2 Source address and VLAN insertion, replacement, or deletion** (p.2952-2953) `id:751f1f48565c`
      - **Table 548. VLAN insertion or replacement based on VLTI bit** (p.2953-2953) `id:10272a8fa92b`
    - **61.5.3 Packet filtering** (p.2954-2959) `id:070ce2c2a6a2`
      - **Figure 830. Packet filtering sequence** (p.2954-2955) `id:c5d155e4222d`
      - **Table 549. Destination address filtering** (p.2956-2956) `id:85dc85497c53`
      - **Table 550. Source address filtering** (p.2957-2957) `id:f9c41d0dcdc7`
      - **Table 551. VLAN match status** (p.2958-2959) `id:b08561571ff0`
    - **61.5.4 IEEE 1588 timestamp support** (p.2960-2984) `id:e936cd59e397`
      - **Table 552. Ordinary clock: PTP messages for snapshot** (p.2961-2961) `id:ad69187e4227`
      - **Table 553. End-to-end transparent clock: PTP messages for snapshot** (p.2962-2962) `id:dd8a0d19cf78`
      - **Table 554. Peer-to-peer transparent clock: PTP messages for snapshot** (p.2963-2963) `id:815f808cf7bb`
      - **Figure 831. Networked time synchronization** (p.2963-2963) `id:b204db2f0ad8`
      - **Figure 832. Propagation delay calculation in clocks supporting peer-to-peer path correction** (p.2964-2965) `id:838dba464e81`
      - **Table 555. Egress and ingress latency for PHY interfaces** (p.2966-2966) `id:fb24c4087cb9`
      - **Table 556. Minimum PTP clock frequency example** (p.2967-2967) `id:3e666325991e`
      - **Table 557. Message format defined in IEEE 1588-2008** (p.2968-2968) `id:ed22c81d7938`
      - **Table 558. Message format defined in IEEE 1588-2008** (p.2968-2968) `id:c68b3df38c52`
      - **Table 559. IPv6-UDP PTP packet fields required for control and status** (p.2969-2969) `id:d571a8bf5392`
      - **Table 560. Ethernet PTP packet fields required for control and status** (p.2970-2971) `id:e8cdf52b421c`
      - **Table 561. Timestamp Snapshot Dependency on ETH_MACTSCR bits** (p.2972-2973) `id:bd69d7718578`
      - **Figure 833. System time update using fine correction method** (p.2974-2977) `id:a85c07bb1553`
      - **Table 562. PTP message generation criteria** (p.2978-2979) `id:2af6d44f5264`
      - **Table 563. Common PTP message header fields** (p.2980-2982) `id:530ed70f98d2`
      - **Table 564. MAC Transmit PTP mode and one-step timestamping operation** (p.2983-2984) `id:2847bd27fb89`
    - **61.5.5 Checksum offload engine** (p.2985-2990) `id:7143b4e3cdb1`
      - **Table 565. Transmit checksum offload engine functions for different packet types** (p.2988-2989) `id:8bb8d6163d62`
      - **Table 566. Receive checksum offload engine functions for different packet types** (p.2990-2990) `id:bc9a3e3de412`
    - **61.5.6 TCP segmentation offload** (p.2991-2996) `id:04468cd1f7ef`
      - **Figure 834. TCP segmentation offload overview** (p.2991-2991) `id:1c0fe0701835`
      - **Figure 835. TCP segmentation offload flow** (p.2992-2993) `id:13485ac1f34a`
      - **Table 567. TSO: TCP and IP header fields** (p.2994-2994) `id:ce73f354b987`
      - **Figure 836. Header and payload fields of segmented packets** (p.2995-2996) `id:8f47d9dc5e9e`
    - **61.5.7 IPv4 ARP offload** (p.2997-2997) `id:838923ba89d8`
    - **61.5.8 Loopback** (p.2998-2998) `id:3c92660c8c25`
    - **61.5.9 Flow control** (p.2999-3001) `id:18f0a8369eac`
      - **Table 568. Pause packet fields** (p.2999-2999) `id:2efe4efcef9a`
      - **Table 569. Tx MAC flow control** (p.3000-3001) `id:0b4fb4cf1713`
      - **Table 570. Rx MAC flow control** (p.3000-3001) `id:0c6111082a85`
    - **61.5.10 MAC management counters** (p.3002-3003) `id:5d3edd7b0d14`
      - **Table 571. Size of the maximum receive packet** (p.3003-3003) `id:4fa30c94f468`
    - **61.5.11 Interrupts generated by the MAC** (p.3004-3004) `id:b73720842a81`
    - **61.5.12 MAC and MMC register descriptions** (p.3004-3004) `id:751964a6d71d`
  - **61.6 Ethernet functional description: PHY interfaces** (p.3005-3016) `id:9e558658f9de`
    - **Figure 837. Supported PHY interfaces** (p.3005-3011) `id:85f4eb5f1cdd`
    - **61.6.1 Station management agent (SMA)** (p.3005-3011) `id:49ef795da260`
      - **Figure 838. SMA Interface block** (p.3005-3005) `id:077edca7fdf1`
      - **Table 572. MCD clock selection** (p.3006-3006) `id:7216b45166e9`
      - **Figure 839. MDIO packet structure (Clause 45)** (p.3006-3006) `id:afcc3d7a2a74`
      - **Table 573. MDIO Clause 45 frame structure** (p.3007-3007) `id:11e8708b384d`
      - **Figure 840. MDIO packet structure (Clause 22)** (p.3007-3007) `id:e54e30850e78`
      - **Table 574. MDIO Clause 22 frame structure** (p.3008-3008) `id:183e0837d8f7`
      - **Figure 841. SMA write operation flow** (p.3009-3009) `id:1637b9d28976`
      - **Figure 842. Write data packet** (p.3010-3011) `id:b3a133f13078`
      - **Figure 843. Read data packet** (p.3010-3011) `id:81451a3d9be0`
    - **61.6.2 Media independent interface (MII)** (p.3012-3012) `id:f3369fa16d01`
      - **Figure 844. Media independent interface (MII) signals** (p.3012-3012) `id:eb45a543c2cb`
    - **61.6.3 Reduced media independent interface (RMII)** (p.3013-3016) `id:ebe53a78c3cc`
      - **Figure 845. RMII block diagram** (p.3014-3014) `id:10f9439fe81c`
      - **Figure 846. Transmission bit order** (p.3015-3015) `id:3ab9e0ee1b5a`
      - **Figure 847. Receive bit order** (p.3016-3016) `id:8737635dde94`
  - **61.7 Ethernet low-power modes** (p.3017-3027) `id:47dd4620a4cb`
    - **61.7.1 Low-power management** (p.3017-3022) `id:54703ba2a669`
      - **Table 575. Remote wakeup packet filter register** (p.3019-3019) `id:bf53583c32fb`
      - **Table 576. Description of the remote wakeup filter fields** (p.3020-3020) `id:f3ca4e6fe0c9`
      - **Table 577. Remote wakeup packet and PMT interrupt generation** (p.3021-3022) `id:7dad584cf048`
    - **61.7.2 Energy Efficient Ethernet (EEE)** (p.3023-3027) `id:330009b26f1d`
      - **Figure 848. LPI transitions (Transmit, 100 Mbds)** (p.3024-3024) `id:b70e3796d092`
      - **Figure 849. LPI Tx clock gating (when LPITCSE = 1)** (p.3025-3025) `id:4372136f9fb5`
      - **Figure 850. LPI transitions (receive, 100 Mbps)** (p.3026-3027) `id:c7e485b2a13d`
  - **61.8 Ethernet interrupts** (p.3028-3030) `id:0d78d838a348`
    - **61.8.1 DMA interrupts** (p.3028-3029) `id:c9daf7c5f057`
      - **Table 578. Transfer complete interrupt behavior** (p.3029-3029) `id:d76c7e5f89d5`
    - **61.8.2 MTL interrupts** (p.3030-3030) `id:0a5192397eb7`
    - **61.8.3 MAC Interrupts** (p.3030-3030) `id:0fdb0df8a07a`
  - **61.9 Ethernet programming model** (p.3031-3045) `id:2bef120b0261`
    - **61.9.1 DMA initialization** (p.3031-3031) `id:fe0ef033e608`
    - **61.9.2 MTL initialization** (p.3032-3032) `id:39d072407708`
    - **61.9.3 MAC initialization** (p.3032-3032) `id:3afa946c136b`
    - **61.9.4 Performing normal receive and transmit operation** (p.3033-3033) `id:5ef8ac5cbb5b`
    - **61.9.5 Stopping and starting transmission** (p.3034-3034) `id:ceb5d20dcb06`
    - **61.9.6 Programming guidelines for switching to new descriptor list in RxDMA** (p.3034-3034) `id:37068635661a`
    - **61.9.7 Programming guidelines for switching the AHB clock frequency** (p.3034-3034) `id:0c90f9ca3159`
    - **61.9.8 Programming guidelines for MII link state transitions** (p.3035-3035) `id:37bef0bc7053`
    - **61.9.9 Programming guidelines for IEEE 1588 timestamping** (p.3036-3036) `id:c4ce98b9c769`
    - **61.9.10 Programming guidelines for PTP offload feature** (p.3037-3040) `id:ae40543ed095`
    - **61.9.11 Programming guidelines for Energy Efficient Ethernet (EEE)** (p.3041-3042) `id:c9af35c0cb81`
    - **61.9.12 Programming guidelines for flexible pulse-per-second (PPS) output** (p.3043-3044) `id:81e0eb203c22`
    - **61.9.13 Programming guidelines for TSO** (p.3045-3045) `id:69607292f3d2`
    - **61.9.14 Programming guidelines to perform VLAN filtering on the receive** (p.3046-3046) `id:1d6f382230e4`
  - **61.10 Descriptors** (p.3046-3073) `id:f8a50122d419`
    - **61.10.1 Descriptor overview** (p.3046-3046) `id:b714bd9b395d`
    - **61.10.2 Descriptor structure** (p.3047-3048) `id:8811d3606f0e`
      - **Figure 851. Descriptor ring structure** (p.3047-3047) `id:f81ac8df8a4a`
      - **Figure 852. DMA descriptor ring** (p.3048-3048) `id:132aa20b75af`
    - **61.10.3 Transmit descriptor** (p.3049-3061) `id:bbc436450301`
      - **Figure 853. Transmit descriptor (read format)** (p.3049-3049) `id:e8b9307dd5de`
      - **Table 579. TDES0 normal descriptor (read format)** (p.3049-3049) `id:d724dfd03bd2`
      - **Table 580. TDES1 normal descriptor (read format)** (p.3050-3050) `id:3fe5daaf9407`
      - **Table 581. TDES2 normal descriptor (read format)** (p.3050-3050) `id:a78008f6bc29`
      - **Table 582. TDES3 normal descriptor (read format)** (p.3051-3053) `id:7bb5e570fb73`
      - **Figure 854. Transmit descriptor write-back format** (p.3054-3054) `id:03282051abd9`
      - **Table 583. TDES0 normal descriptor (write-back format)** (p.3054-3054) `id:8ce5ca41ddc4`
      - **Table 584. TDES1 normal descriptor (write-back format)** (p.3054-3054) `id:0a58aa4ed733`
      - **Table 585. TDES2 normal descriptor (write-back format)** (p.3055-3057) `id:8005db6b0443`
      - **Table 586. TDES3 normal descriptor (write-back format)** (p.3055-3057) `id:d540599a97da`
      - **Figure 855. Transmit context descriptor format** (p.3058-3058) `id:145276993cc7`
      - **Table 587. TDES0 context descriptor** (p.3058-3058) `id:c339636e0c86`
      - **Table 588. TDES1 context descriptor** (p.3059-3061) `id:d92e60992941`
      - **Table 589. TDES2 context descriptor** (p.3059-3061) `id:2ae77678f77f`
      - **Table 590. TDES3 context descriptor** (p.3059-3061) `id:c9c54d916c21`
    - **61.10.4 Receive descriptor** (p.3062-3073) `id:d097fe899242`
      - **Figure 856. Receive normal descriptor (read format)** (p.3062-3062) `id:3d16377e5ba3`
      - **Table 591. RDES0 normal descriptor (read format)** (p.3063-3063) `id:b2225c54c723`
      - **Table 592. RDES1 normal descriptor (read format)** (p.3063-3063) `id:4acc5af6540c`
      - **Table 593. RDES2 normal descriptor (read format)** (p.3063-3063) `id:aecc27acf6ef`
      - **Table 594. RDES3 normal descriptor (read format)** (p.3064-3064) `id:7ef82424b741`
      - **Figure 857. Receive normal descriptor (write-back format)** (p.3065-3065) `id:feb6f378c604`
      - **Table 595. RDES0 normal descriptor (write-back format)** (p.3065-3065) `id:05dba6197561`
      - **Table 596. RDES1 normal descriptor (write-back format)** (p.3066-3067) `id:3f0c466ebbfe`
      - **Table 597. RDES2 normal descriptor (write-back format)** (p.3068-3068) `id:9e9ec551bc9d`
      - **Table 598. RDES3 normal descriptor (write-back format)** (p.3069-3071) `id:75426b5cca27`
      - **Figure 858. Receive context descriptor** (p.3072-3072) `id:c71ff079a621`
      - **Table 599. RDES0 context descriptor** (p.3072-3072) `id:3d18ffc4e3c4`
      - **Table 600. RDES1 context descriptor** (p.3073-3073) `id:4a5b03530576`
      - **Table 601. RDES2 context descriptor** (p.3073-3073) `id:143f2fa70820`
      - **Table 602. RDES3 context descriptor** (p.3073-3073) `id:0a19cee66abb`
  - **61.11 Ethernet registers** (p.3074-3207) `id:58e3571aae32`
    - **61.11.1 Ethernet register maps** (p.3074-3099) `id:4fa5d064e7e0`
    - **61.11.2 Ethernet DMA registers** (p.3074-3099) `id:e0e74a1ec156`
      - **Figure 859. Generation of ETH_DMAISR flags** (p.3090-3096) `id:5e7c953e4325`
      - **Table 603. ETH_DMA common register map and reset values** (p.3097-3099) `id:9e50f44608b0`
      - **Table 604. ETH_DMA_CH register map and reset values** (p.3097-3099) `id:2f3d81966d99`
    - **61.11.3 Ethernet MTL registers** (p.3100-3111) `id:4b438e6f8fee`
      - **Table 605. ETH_MTL register map and reset values** (p.3110-3111) `id:94ed029b5200`
    - **61.11.4 Ethernet MAC and MMC registers** (p.3112-3207) `id:3006563fadcb`
      - **Table 606. Giant Packet Status based on S2KP and JE Bits** (p.3116-3196) `id:d1db86574861`
      - **Table 607. Packet Length based on the CST and ACS bits** (p.3116-3196) `id:4e55b5ace468`
      - **Table 608. Ethernet MAC register map and reset values** (p.3197-3207) `id:c694b26fd599`
- **62 HDMI-CEC controller (CEC)** (p.3208-3225) `id:5981bfd984cd`
  - **62.1 HDMI-CEC introduction** (p.3208-3208) `id:ad9005f77824`
  - **62.2 HDMI-CEC controller main features** (p.3208-3208) `id:1997f4e26aa8`
  - **62.3 HDMI-CEC functional description** (p.3209-3210) `id:cf6129666af8`
    - **62.3.1 HDMI-CEC pin and internal signals** (p.3209-3209) `id:1eb9e2288355`
      - **Table 609. HDMI pin** (p.3209-3209) `id:05ff7e0c61c9`
      - **Table 610. HDMI-CEC internal input/output signals** (p.3209-3209) `id:e819c4c95fcd`
    - **62.3.2 HDMI-CEC block diagram** (p.3210-3210) `id:0b681827fb00`
      - **Figure 860. HDMI-CEC block diagram** (p.3210-3210) `id:b5b7a08820f1`
    - **62.3.3 Message description** (p.3210-3210) `id:c89040d619e9`
      - **Figure 861. Message structure** (p.3210-3210) `id:f5ed5c47673d`
      - **Figure 862. Blocks** (p.3211-3211) `id:22078d672a78`
    - **62.3.4 Bit timing** (p.3211-3211) `id:2306ed6526ed`
      - **Figure 863. Bit timings** (p.3211-3211) `id:ee634bde01fc`
  - **62.4 Arbitration** (p.3211-3212) `id:db35a81eb2f6`
    - **Figure 864. Signal free time** (p.3212-3212) `id:58023f750c40`
    - **Figure 865. Arbitration phase** (p.3212-3212) `id:ac7f19344377`
    - **Figure 866. SFT of three nominal bit periods** (p.3212-3212) `id:01c6b527c038`
    - **62.4.1 SFT option bit** (p.3213-3213) `id:e7742b5b3079`
  - **62.5 Error handling** (p.3213-3216) `id:bef34a73b434`
    - **62.5.1 Bit error** (p.3213-3213) `id:3e770948776a`
      - **Figure 867. Error bit timing** (p.3213-3213) `id:2b5a417ff368`
    - **62.5.2 Message error** (p.3214-3215) `id:ecd523f03471`
    - **62.5.3 Bit rising error (BRE)** (p.3214-3215) `id:f5ef10724b9c`
    - **62.5.4 Short bit period error (SBPE)** (p.3214-3215) `id:1ea33df0d796`
    - **62.5.5 Long bit period error (LBPE)** (p.3214-3215) `id:d4e270e835c1`
      - **Figure 868. Error handling** (p.3215-3215) `id:4726239955d1`
      - **Table 611. Error handling timing parameters** (p.3215-3215) `id:7dec09cc9c5d`
    - **62.5.6 Transmission error detection (TXERR)** (p.3216-3216) `id:943f1a8c28b9`
      - **Figure 869. TXERR detection** (p.3216-3216) `id:65982ae75b03`
      - **Table 612. TXERR timing parameters** (p.3216-3216) `id:ca666a516993`
  - **62.6 HDMI-CEC interrupts** (p.3217-3217) `id:62040661bbe2`
    - **Table 613. HDMI-CEC interrupts** (p.3217-3217) `id:dce54d4bca63`
  - **62.7 HDMI-CEC registers** (p.3218-3225) `id:853109bb1173`
    - **62.7.1 CEC control register (CEC_CR)** (p.3218-3218) `id:83436cd5e74d`
    - **62.7.2 CEC configuration register (CEC_CFGR)** (p.3219-3220) `id:cfc41c4a848f`
    - **62.7.3 CEC Tx data register (CEC_TXDR)** (p.3221-3222) `id:9bca8297978f`
    - **62.7.4 CEC Rx data register (CEC_RXDR)** (p.3221-3222) `id:c75d39975fbb`
    - **62.7.5 CEC interrupt and status register (CEC_ISR)** (p.3221-3222) `id:040c9d8865b7`
    - **62.7.6 CEC interrupt enable register (CEC_IER)** (p.3223-3224) `id:fbf01067e8fd`
    - **62.7.7 HDMI-CEC register map** (p.3225-3225) `id:e3c220797f37`
      - **Table 614. HDMI-CEC register map and reset values** (p.3225-3225) `id:4cf323f6f376`
- **63 Debug infrastructure** (p.3226-3509) `id:7c821b6e9584`
  - **63.1 Introduction** (p.3226-3226) `id:a4494b789061`
  - **63.2 Debug infrastructure features** (p.3227-3231) `id:2bd140f0e93f`
  - **63.3 Debug infrastructure functional description** (p.3227-3231) `id:16198fb1bbeb`
    - **63.3.1 Debug infrastructure block diagram** (p.3227-3227) `id:1b4bba1f4dfe`
      - **Figure 870. Block diagram of debug infrastructure** (p.3228-3228) `id:858edaf9a953`
    - **63.3.2 Debug infrastructure pins and internal signals** (p.3228-3229) `id:e860d644ed30`
      - **Table 615. JTAG/Serial-wire debug port pins** (p.3228-3228) `id:68fafab8251b`
      - **Table 616. Trace port pins** (p.3229-3229) `id:b78ef87c9d37`
      - **Table 617. Serial-wire trace port pins** (p.3229-3229) `id:be3418845da4`
      - **Table 618. Trigger pins** (p.3229-3229) `id:8e92562d9e1e`
    - **63.3.3 Debug infrastructure powering, clocking and reset** (p.3230-3231) `id:e588d2a2774d`
      - **Figure 871. Power domains of debug infrastructure** (p.3230-3230) `id:f54b305591e7`
      - **Figure 872. Clock domains of debug infrastructure** (p.3231-3231) `id:2b54ea08ccc4`
  - **63.4 Debug access port functional description** (p.3232-3251) `id:de5624b1cd49`
    - **63.4.1 Serial-wire and JTAG debug port (SWJ-DP)** (p.3232-3245) `id:868a590d8bb0`
      - **Table 619. Packet request** (p.3233-3233) `id:ecdd01a3deba`
      - **Table 620. ACK response** (p.3233-3233) `id:38afb19efc10`
      - **Table 621. Data transfer** (p.3234-3234) `id:c5128aee4c3b`
      - **Figure 873. SWD successful data transfer** (p.3234-3234) `id:f76b0ed3de55`
      - **Figure 874. JTAG TAP state machine** (p.3235-3235) `id:14c72e1e2e21`
      - **Table 622. JTAG-DP data registers** (p.3236-3237) `id:3b6bd723bf40`
      - **Table 623. Debug port registers** (p.3238-3245) `id:0f3525ce3c61`
    - **63.4.2 Access ports** (p.3246-3251) `id:2b37e17d8060`
      - **Figure 875. Debug and access port connections** (p.3246-3247) `id:d5a73a3e43f4`
      - **Table 624. MEM-AP registers** (p.3248-3251) `id:4537e5ff39b1`
  - **63.5 Trace and debug subsystem functional description** (p.3252-3374) `id:dd9810ee5bcc`
    - **63.5.1 System ROM tables** (p.3252-3260) `id:4c18af7cb0b8`
      - **Table 625. System ROM table 1** (p.3252-3252) `id:4c8af1252186`
      - **Table 626. System ROM table 2** (p.3253-3253) `id:a2fe696da4d1`
      - **Figure 876. APB-D CoreSight component topology** (p.3254-3258) `id:caac26853673`
      - **Table 627. System ROM table 1 register map and reset values** (p.3259-3259) `id:2813497e3aea`
      - **Table 628. System ROM table 2 register map and reset values** (p.3260-3260) `id:6ba7b4a2035b`
    - **63.5.2 Global timestamp generator (TSG)** (p.3261-3268) `id:453df7ed3a51`
      - **Figure 877. Global timestamp distribution** (p.3262-3267) `id:5e5f704a1f0c`
      - **Table 629. TSG register map and reset values** (p.3268-3268) `id:3618c27d753a`
    - **63.5.3 Cross trigger interfaces (CTI) and matrix (CTM)** (p.3269-3290) `id:1f9c4e624253`
      - **Figure 878. Embedded cross trigger** (p.3270-3270) `id:05d2bfe0869b`
      - **Table 630. System CTI inputs** (p.3271-3271) `id:1aa7a9ccb42e`
      - **Table 631. System CTI outputs** (p.3271-3271) `id:5fb4f5b2e2ae`
      - **Table 632. Cortex-M7 CTI inputs** (p.3271-3271) `id:72223ca502fb`
      - **Table 633. Cortex-M7 CTI outputs** (p.3272-3272) `id:02760330dbb0`
      - **Table 634. Cortex-M4 CTI inputs** (p.3272-3272) `id:ac7f761b3aa9`
      - **Table 635. Cortex-M4 CTI outputs** (p.3272-3272) `id:42805b610caf`
      - **Figure 879. Mapping of trigger inputs to outputs** (p.3273-3273) `id:89212d5507cd`
      - **Figure 880. Cross trigger configuration example** (p.3274-3288) `id:e5886d8aaf37`
      - **Table 636. CTI register map and reset values** (p.3289-3290) `id:2c021f2746a5`
    - **63.5.4 Trace funnel (CSTF)** (p.3291-3300) `id:520bac20b88a`
      - **Table 637. CSTF register map and reset values** (p.3300-3300) `id:6dc6a33a5331`
    - **63.5.5 Embedded trace FIFO (ETF)** (p.3301-3322) `id:656970cd8bb2`
      - **Figure 881. ETF state transition diagram** (p.3303-3320) `id:87ed4d714132`
      - **Table 638. ETF register map and reset values** (p.3321-3322) `id:5c1242a8de17`
    - **63.5.6 Trace port interface unit (TPIU)** (p.3323-3340) `id:ed0e124b96dc`
      - **Table 639. TPIU register map and reset values** (p.3339-3340) `id:6c0d1c2445fa`
    - **63.5.7 Serial wire output (SWO) and SWO trace funnel (SWTF)** (p.3341-3363) `id:67ff4cfc4cfc`
      - **Table 640. SWO register map and reset values** (p.3351-3361) `id:712d161aee47`
      - **Table 641. SWTF register map and reset values** (p.3362-3363) `id:78234c2b1f55`
    - **63.5.8 Microcontroller debug unit (DBGMCU)** (p.3364-3374) `id:6ac648abe51b`
      - **Table 642. DBGMCU register map and reset values** (p.3374-3374) `id:5c47d5641268`
  - **63.6 Cortex-M7 debug functional description** (p.3375-3449) `id:10032367d5ee`
    - **63.6.1 Cortex-M7 ROM tables** (p.3375-3387) `id:53aaa6910375`
      - **Table 643. Cortex-M7 processor ROM table** (p.3376-3376) `id:15ed060380c9`
      - **Table 644. Cortex-M7 PPB ROM table** (p.3376-3376) `id:1121419f7c8f`
      - **Figure 882. Cortex-M7 CoreSight topology** (p.3377-3381) `id:9e97c32d9ab1`
      - **Table 645. Cortex-M7 processor ROM table register map and reset values** (p.3382-3386) `id:2d5445135fff`
      - **Table 646. Cortex-M7 PPB ROM table register map and reset values** (p.3387-3387) `id:060495356a11`
    - **63.6.2 Cortex-M7 data watchpoint and trace unit (DWT)** (p.3388-3400) `id:5adf35c52372`
      - **Table 647. Cortex-M7 DWT register map and reset values** (p.3399-3400) `id:e8c8401d6218`
    - **63.6.3 Cortex-M7 instrumentation trace macrocell (ITM)** (p.3401-3409) `id:5e39ffba28db`
      - **Table 648. Cortex-M7 ITM register map and reset values** (p.3409-3409) `id:410cf2ae5618`
    - **63.6.4 Cortex-M7 breakpoint unit (FPB)** (p.3410-3417) `id:da9f671ffb76`
      - **Table 649. Cortex-M7 FPB register map and reset values** (p.3416-3417) `id:a5cb6c6b6639`
    - **63.6.5 Cortex-M7 embedded trace macrocell (ETM)** (p.3418-3449) `id:964d4761cca1`
      - **Table 650. Cortex-M7 ETM register map and reset values** (p.3446-3449) `id:e4781492e4d4`
    - **63.6.6 Cortex-M7 cross trigger interface (CTI)** (p.3450-3450) `id:f61c900f4c51`
  - **63.7 Cortex-M4 debug functional description** (p.3450-3508) `id:ad96a93b9743`
    - **63.7.1 Cortex-M4 ROM table** (p.3451-3456) `id:cb42381bcb86`
      - **Table 651. Cortex-M4 ROM table** (p.3451-3451) `id:fc55d454776d`
      - **Figure 883. Cortex-M4 CoreSight Topology** (p.3452-3456) `id:257e3784441f`
      - **Table 652. Cortex-M4 ROM table register map and reset values** (p.3457-3467) `id:1416eabbb6f0`
    - **63.7.2 Cortex-M4 data watchpoint and trace unit (DWT)** (p.3457-3470) `id:721086f09722`
      - **Table 653. Cortex-M4 DWT register map and reset values** (p.3468-3470) `id:c225fd79887b`
    - **63.7.3 Cortex-M4 instrumentation trace macrocell (ITM)** (p.3471-3478) `id:dc89f5ce910a`
      - **Table 654. Cortex-M4 ITM register map and reset values** (p.3478-3478) `id:b6b7ee639444`
    - **63.7.4 Cortex-M4 breakpoint unit (FPB)** (p.3479-3485) `id:7c8fa900fba0`
      - **Table 655. Cortex-M4 FPB register map and reset values** (p.3485-3485) `id:0d3bc02c5446`
    - **63.7.5 Cortex-M4 embedded trace macrocell (ETM)** (p.3486-3507) `id:384ae7fac049`
      - **Table 656. Cortex-M4 ETM register map and reset values** (p.3505-3507) `id:42fd7f2a9467`
    - **63.7.6 Cortex-M4 cross trigger interface (CTI)** (p.3508-3508) `id:5b46943709f8`
  - **63.8 References for debug infrastructure** (p.3509-3509) `id:e6bd51352854`
- **64 Device electronic signature** (p.3510-3512) `id:4767d7be88c5`
  - **64.1 Unique device ID register (96 bits)** (p.3510-3511) `id:bf76c74b2b9b`
  - **64.2 Flash size** (p.3512-3512) `id:d4653df49c19`
  - **64.3 Line identifier** (p.3512-3512) `id:327454732845`
  - **64.4 Package data register** (p.3512-3512) `id:1c15c01f5f1b`
- **65 Important security notice** (p.3513-3513) `id:1cfc742aa32a`
- **66 Revision history** (p.3514-3556) `id:d578389702fa`
  - **Table 657. Document revision history** (p.3514-3556) `id:43a7ba37b7f8`
