{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 13:03:30 2011 " "Info: Processing started: Thu Jan 27 13:03:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[0\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[0\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[2\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[2\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[1\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[1\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[5\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[5\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[3\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[3\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[4\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[4\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[6\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[6\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[8\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[8\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[7\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[7\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[11\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[11\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[9\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[9\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[10\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[10\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[14\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[14\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[12\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[12\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "mux_3bit_5to1:M_3_5\|OUT\[13\] " "Warning: Node \"mux_3bit_5to1:M_3_5\|OUT\[13\]\" is a latch" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[15\] " "Info: Assuming node \"SW\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[16\] " "Info: Assuming node \"SW\[16\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "mux_3bit_5to1:M_3_5\|Mux15~0 " "Info: Detected gated clock \"mux_3bit_5to1:M_3_5\|Mux15~0\" as buffer" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux_3bit_5to1:M_3_5\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mux_3bit_5to1:M_3_5\|OUT\[14\] SW\[17\] SW\[15\] 9.498 ns register " "Info: tsu for register \"mux_3bit_5to1:M_3_5\|OUT\[14\]\" (data pin = \"SW\[17\]\", clock pin = \"SW\[15\]\") is 9.498 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.311 ns + Longest pin register " "Info: + Longest pin to register delay is 14.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 18; CLK Node = 'SW\[17\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.924 ns) + CELL(0.398 ns) 8.174 ns mux_3bit_5to1:M_3_5\|Mux0~3 2 COMB LCCOMB_X61_Y6_N16 9 " "Info: 2: + IC(6.924 ns) + CELL(0.398 ns) = 8.174 ns; Loc. = LCCOMB_X61_Y6_N16; Fanout = 9; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux0~3'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.322 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux0~3 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.438 ns) 9.321 ns mux_3bit_5to1:M_3_5\|Mux14~3 3 COMB LCCOMB_X62_Y6_N24 1 " "Info: 3: + IC(0.709 ns) + CELL(0.438 ns) = 9.321 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 1; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux14~3'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { mux_3bit_5to1:M_3_5|Mux0~3 mux_3bit_5to1:M_3_5|Mux14~3 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.719 ns) + CELL(0.271 ns) 14.311 ns mux_3bit_5to1:M_3_5\|OUT\[14\] 4 REG LCCOMB_X1_Y14_N2 6 " "Info: 4: + IC(4.719 ns) + CELL(0.271 ns) = 14.311 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 6; REG Node = 'mux_3bit_5to1:M_3_5\|OUT\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.990 ns" { mux_3bit_5to1:M_3_5|Mux14~3 mux_3bit_5to1:M_3_5|OUT[14] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 13.69 % ) " "Info: Total cell delay = 1.959 ns ( 13.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.352 ns ( 86.31 % ) " "Info: Total interconnect delay = 12.352 ns ( 86.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.311 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux0~3 mux_3bit_5to1:M_3_5|Mux14~3 mux_3bit_5to1:M_3_5|OUT[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.311 ns" { SW[17] {} SW[17]~combout {} mux_3bit_5to1:M_3_5|Mux0~3 {} mux_3bit_5to1:M_3_5|Mux14~3 {} mux_3bit_5to1:M_3_5|OUT[14] {} } { 0.000ns 0.000ns 6.924ns 0.709ns 4.719ns } { 0.000ns 0.852ns 0.398ns 0.438ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[15\] destination 5.631 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[15\]\" to destination register is 5.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 CLK PIN_U4 39 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 39; CLK Node = 'SW\[15\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.150 ns) 2.819 ns mux_3bit_5to1:M_3_5\|Mux15~0 2 COMB LCCOMB_X34_Y10_N16 1 " "Info: 2: + IC(1.837 ns) + CELL(0.150 ns) = 2.819 ns; Loc. = LCCOMB_X34_Y10_N16; Fanout = 1; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux15~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { SW[15] mux_3bit_5to1:M_3_5|Mux15~0 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 4.127 ns mux_3bit_5to1:M_3_5\|Mux15~0clkctrl 3 COMB CLKCTRL_G12 15 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 4.127 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux15~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.150 ns) 5.631 ns mux_3bit_5to1:M_3_5\|OUT\[14\] 4 REG LCCOMB_X1_Y14_N2 6 " "Info: 4: + IC(1.354 ns) + CELL(0.150 ns) = 5.631 ns; Loc. = LCCOMB_X1_Y14_N2; Fanout = 6; REG Node = 'mux_3bit_5to1:M_3_5\|OUT\[14\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[14] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.132 ns ( 20.10 % ) " "Info: Total cell delay = 1.132 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.499 ns ( 79.90 % ) " "Info: Total interconnect delay = 4.499 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { SW[15] mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { SW[15] {} SW[15]~combout {} mux_3bit_5to1:M_3_5|Mux15~0 {} mux_3bit_5to1:M_3_5|Mux15~0clkctrl {} mux_3bit_5to1:M_3_5|OUT[14] {} } { 0.000ns 0.000ns 1.837ns 1.308ns 1.354ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.311 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux0~3 mux_3bit_5to1:M_3_5|Mux14~3 mux_3bit_5to1:M_3_5|OUT[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.311 ns" { SW[17] {} SW[17]~combout {} mux_3bit_5to1:M_3_5|Mux0~3 {} mux_3bit_5to1:M_3_5|Mux14~3 {} mux_3bit_5to1:M_3_5|OUT[14] {} } { 0.000ns 0.000ns 6.924ns 0.709ns 4.719ns } { 0.000ns 0.852ns 0.398ns 0.438ns 0.271ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { SW[15] mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[14] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.631 ns" { SW[15] {} SW[15]~combout {} mux_3bit_5to1:M_3_5|Mux15~0 {} mux_3bit_5to1:M_3_5|Mux15~0clkctrl {} mux_3bit_5to1:M_3_5|OUT[14] {} } { 0.000ns 0.000ns 1.837ns 1.308ns 1.354ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[17\] HEX0\[2\] mux_3bit_5to1:M_3_5\|OUT\[2\] 10.847 ns register " "Info: tco from clock \"SW\[17\]\" to destination pin \"HEX0\[2\]\" through register \"mux_3bit_5to1:M_3_5\|OUT\[2\]\" is 10.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 5.973 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to source register is 5.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 18; CLK Node = 'SW\[17\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.420 ns) 3.142 ns mux_3bit_5to1:M_3_5\|Mux15~0 2 COMB LCCOMB_X34_Y10_N16 1 " "Info: 2: + IC(1.870 ns) + CELL(0.420 ns) = 3.142 ns; Loc. = LCCOMB_X34_Y10_N16; Fanout = 1; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux15~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux15~0 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 4.450 ns mux_3bit_5to1:M_3_5\|Mux15~0clkctrl 3 COMB CLKCTRL_G12 15 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 4.450 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux15~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.150 ns) 5.973 ns mux_3bit_5to1:M_3_5\|OUT\[2\] 4 REG LCCOMB_X28_Y3_N28 6 " "Info: 4: + IC(1.373 ns) + CELL(0.150 ns) = 5.973 ns; Loc. = LCCOMB_X28_Y3_N28; Fanout = 6; REG Node = 'mux_3bit_5to1:M_3_5\|OUT\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[2] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 23.81 % ) " "Info: Total cell delay = 1.422 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.551 ns ( 76.19 % ) " "Info: Total interconnect delay = 4.551 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { SW[17] {} SW[17]~combout {} mux_3bit_5to1:M_3_5|Mux15~0 {} mux_3bit_5to1:M_3_5|Mux15~0clkctrl {} mux_3bit_5to1:M_3_5|OUT[2] {} } { 0.000ns 0.000ns 1.870ns 1.308ns 1.373ns } { 0.000ns 0.852ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.874 ns + Longest register pin " "Info: + Longest register to pin delay is 4.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_3bit_5to1:M_3_5\|OUT\[2\] 1 REG LCCOMB_X28_Y3_N28 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y3_N28; Fanout = 6; REG Node = 'mux_3bit_5to1:M_3_5\|OUT\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_3bit_5to1:M_3_5|OUT[2] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.438 ns) 1.220 ns char_7seg:H0\|Mux5~0 2 COMB LCCOMB_X28_Y3_N26 2 " "Info: 2: + IC(0.782 ns) + CELL(0.438 ns) = 1.220 ns; Loc. = LCCOMB_X28_Y3_N26; Fanout = 2; COMB Node = 'char_7seg:H0\|Mux5~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { mux_3bit_5to1:M_3_5|OUT[2] char_7seg:H0|Mux5~0 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(2.778 ns) 4.874 ns HEX0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.876 ns) + CELL(2.778 ns) = 4.874 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.654 ns" { char_7seg:H0|Mux5~0 HEX0[2] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 65.98 % ) " "Info: Total cell delay = 3.216 ns ( 65.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.658 ns ( 34.02 % ) " "Info: Total interconnect delay = 1.658 ns ( 34.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { mux_3bit_5to1:M_3_5|OUT[2] char_7seg:H0|Mux5~0 HEX0[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.874 ns" { mux_3bit_5to1:M_3_5|OUT[2] {} char_7seg:H0|Mux5~0 {} HEX0[2] {} } { 0.000ns 0.782ns 0.876ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { SW[17] {} SW[17]~combout {} mux_3bit_5to1:M_3_5|Mux15~0 {} mux_3bit_5to1:M_3_5|Mux15~0clkctrl {} mux_3bit_5to1:M_3_5|OUT[2] {} } { 0.000ns 0.000ns 1.870ns 1.308ns 1.373ns } { 0.000ns 0.852ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { mux_3bit_5to1:M_3_5|OUT[2] char_7seg:H0|Mux5~0 HEX0[2] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.874 ns" { mux_3bit_5to1:M_3_5|OUT[2] {} char_7seg:H0|Mux5~0 {} HEX0[2] {} } { 0.000ns 0.782ns 0.876ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[13\] LEDR\[13\] 10.242 ns Longest " "Info: Longest tpd from source pin \"SW\[13\]\" to destination pin \"LEDR\[13\]\" is 10.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 6; PIN Node = 'SW\[13\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.622 ns) + CELL(2.788 ns) 10.242 ns LEDR\[13\] 2 PIN PIN_AE15 0 " "Info: 2: + IC(6.622 ns) + CELL(2.788 ns) = 10.242 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'LEDR\[13\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { SW[13] LEDR[13] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.620 ns ( 35.34 % ) " "Info: Total cell delay = 3.620 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.622 ns ( 64.66 % ) " "Info: Total interconnect delay = 6.622 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { SW[13] LEDR[13] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { SW[13] {} SW[13]~combout {} LEDR[13] {} } { 0.000ns 0.000ns 6.622ns } { 0.000ns 0.832ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mux_3bit_5to1:M_3_5\|OUT\[1\] SW\[4\] SW\[17\] 2.857 ns register " "Info: th for register \"mux_3bit_5to1:M_3_5\|OUT\[1\]\" (data pin = \"SW\[4\]\", clock pin = \"SW\[17\]\") is 2.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 5.972 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 5.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 18; CLK Node = 'SW\[17\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.420 ns) 3.142 ns mux_3bit_5to1:M_3_5\|Mux15~0 2 COMB LCCOMB_X34_Y10_N16 1 " "Info: 2: + IC(1.870 ns) + CELL(0.420 ns) = 3.142 ns; Loc. = LCCOMB_X34_Y10_N16; Fanout = 1; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux15~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux15~0 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.000 ns) 4.450 ns mux_3bit_5to1:M_3_5\|Mux15~0clkctrl 3 COMB CLKCTRL_G12 15 " "Info: 3: + IC(1.308 ns) + CELL(0.000 ns) = 4.450 ns; Loc. = CLKCTRL_G12; Fanout = 15; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux15~0clkctrl'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.150 ns) 5.972 ns mux_3bit_5to1:M_3_5\|OUT\[1\] 4 REG LCCOMB_X28_Y3_N30 3 " "Info: 4: + IC(1.372 ns) + CELL(0.150 ns) = 5.972 ns; Loc. = LCCOMB_X28_Y3_N30; Fanout = 3; REG Node = 'mux_3bit_5to1:M_3_5\|OUT\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[1] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 23.81 % ) " "Info: Total cell delay = 1.422 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.550 ns ( 76.19 % ) " "Info: Total interconnect delay = 4.550 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.972 ns" { SW[17] {} SW[17]~combout {} mux_3bit_5to1:M_3_5|Mux15~0 {} mux_3bit_5to1:M_3_5|Mux15~0clkctrl {} mux_3bit_5to1:M_3_5|OUT[1] {} } { 0.000ns 0.000ns 1.870ns 1.308ns 1.372ns } { 0.000ns 0.852ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.115 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 6; PIN Node = 'SW\[4\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.150 ns) 2.442 ns mux_3bit_5to1:M_3_5\|Mux1~2 2 COMB LCCOMB_X28_Y3_N22 1 " "Info: 2: + IC(1.293 ns) + CELL(0.150 ns) = 2.442 ns; Loc. = LCCOMB_X28_Y3_N22; Fanout = 1; COMB Node = 'mux_3bit_5to1:M_3_5\|Mux1~2'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { SW[4] mux_3bit_5to1:M_3_5|Mux1~2 } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.115 ns mux_3bit_5to1:M_3_5\|OUT\[1\] 3 REG LCCOMB_X28_Y3_N30 3 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.115 ns; Loc. = LCCOMB_X28_Y3_N30; Fanout = 3; REG Node = 'mux_3bit_5to1:M_3_5\|OUT\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { mux_3bit_5to1:M_3_5|Mux1~2 mux_3bit_5to1:M_3_5|OUT[1] } "NODE_NAME" } } { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.568 ns ( 50.34 % ) " "Info: Total cell delay = 1.568 ns ( 50.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.547 ns ( 49.66 % ) " "Info: Total interconnect delay = 1.547 ns ( 49.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SW[4] mux_3bit_5to1:M_3_5|Mux1~2 mux_3bit_5to1:M_3_5|OUT[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SW[4] {} SW[4]~combout {} mux_3bit_5to1:M_3_5|Mux1~2 {} mux_3bit_5to1:M_3_5|OUT[1] {} } { 0.000ns 0.000ns 1.293ns 0.254ns } { 0.000ns 0.999ns 0.150ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.972 ns" { SW[17] mux_3bit_5to1:M_3_5|Mux15~0 mux_3bit_5to1:M_3_5|Mux15~0clkctrl mux_3bit_5to1:M_3_5|OUT[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.972 ns" { SW[17] {} SW[17]~combout {} mux_3bit_5to1:M_3_5|Mux15~0 {} mux_3bit_5to1:M_3_5|Mux15~0clkctrl {} mux_3bit_5to1:M_3_5|OUT[1] {} } { 0.000ns 0.000ns 1.870ns 1.308ns 1.372ns } { 0.000ns 0.852ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { SW[4] mux_3bit_5to1:M_3_5|Mux1~2 mux_3bit_5to1:M_3_5|OUT[1] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.115 ns" { SW[4] {} SW[4]~combout {} mux_3bit_5to1:M_3_5|Mux1~2 {} mux_3bit_5to1:M_3_5|OUT[1] {} } { 0.000ns 0.000ns 1.293ns 0.254ns } { 0.000ns 0.999ns 0.150ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 13:03:31 2011 " "Info: Processing ended: Thu Jan 27 13:03:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
