QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap unimacro_ver /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unimacro_ver 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:23:39 on Jul 13,2023
vlog -source -64 -work unimacro_ver -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf 
-- Compiling module BRAM_SDP_MACRO
-- Compiling module ADDMACC_MACRO
-- Compiling module MULT_MACRO
-- Compiling module COUNTER_TC_MACRO
-- Compiling module ADDSUB_MACRO
-- Compiling module BRAM_TDP_MACRO
-- Compiling module MACC_MACRO
-- Compiling module FIFO_DUALCLOCK_MACRO
-- Compiling module EQ_COMPARE_MACRO
-- Compiling module COUNTER_LOAD_MACRO
-- Compiling module FIFO_SYNC_MACRO
-- Compiling module BRAM_SINGLE_MACRO

Top level modules:
	BRAM_SDP_MACRO
	ADDMACC_MACRO
	MULT_MACRO
	COUNTER_TC_MACRO
	ADDSUB_MACRO
	BRAM_TDP_MACRO
	MACC_MACRO
	FIFO_DUALCLOCK_MACRO
	EQ_COMPARE_MACRO
	COUNTER_LOAD_MACRO
	FIFO_SYNC_MACRO
	BRAM_SINGLE_MACRO
End time: 11:23:39 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
