{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 14:26:33 2015 " "Info: Processing started: Tue Nov 17 14:26:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PROJETO12 -c PROJETO12 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PROJETO12 -c PROJETO12 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "QSTATE~latch " "Warning: Node \"QSTATE~latch\" is a latch" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKN " "Info: Assuming node \"CLKN\" is an undefined clock" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLKN register register QSTATE~_emulated QSTATE~_emulated 450.05 MHz Internal " "Info: Clock \"CLKN\" Internal fmax is restricted to 450.05 MHz between source register \"QSTATE~_emulated\" and destination register \"QSTATE~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QSTATE~_emulated 1 REG LCFF_X27_Y35_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns QSTATE~head_lut 2 COMB LCCOMB_X27_Y35_N0 2 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X27_Y35_N0; Fanout = 2; COMB Node = 'QSTATE~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { QSTATE~_emulated QSTATE~head_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.838 ns QSTATE~data_lut 3 COMB LCCOMB_X27_Y35_N2 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.838 ns; Loc. = LCCOMB_X27_Y35_N2; Fanout = 1; COMB Node = 'QSTATE~data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { QSTATE~head_lut QSTATE~data_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.922 ns QSTATE~_emulated 4 REG LCFF_X27_Y35_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.922 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 41.65 % ) " "Info: Total cell delay = 0.384 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.538 ns ( 58.35 % ) " "Info: Total interconnect delay = 0.538 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { QSTATE~_emulated QSTATE~head_lut QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { QSTATE~_emulated {} QSTATE~head_lut {} QSTATE~data_lut {} QSTATE~_emulated {} } { 0.000ns 0.295ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 2.365 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKN\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLKN 1 CLK PIN_J10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.537 ns) 2.365 ns QSTATE~_emulated 2 REG LCFF_X27_Y35_N3 1 " "Info: 2: + IC(0.948 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 59.92 % ) " "Info: Total cell delay = 1.417 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 40.08 % ) " "Info: Total interconnect delay = 0.948 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN source 2.365 ns - Longest register " "Info: - Longest clock path from clock \"CLKN\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLKN 1 CLK PIN_J10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.537 ns) 2.365 ns QSTATE~_emulated 2 REG LCFF_X27_Y35_N3 1 " "Info: 2: + IC(0.948 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 59.92 % ) " "Info: Total cell delay = 1.417 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 40.08 % ) " "Info: Total interconnect delay = 0.948 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { QSTATE~_emulated QSTATE~head_lut QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { QSTATE~_emulated {} QSTATE~head_lut {} QSTATE~data_lut {} QSTATE~_emulated {} } { 0.000ns 0.295ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { QSTATE~_emulated {} } {  } {  } "" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "QSTATE~_emulated CLRN CLKN 4.646 ns register " "Info: tsu for register \"QSTATE~_emulated\" (data pin = \"CLRN\", clock pin = \"CLKN\") is 4.646 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.047 ns + Longest pin register " "Info: + Longest pin to register delay is 7.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLRN 1 PIN PIN_G12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 1; PIN Node = 'CLRN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.804 ns) + CELL(0.275 ns) 5.889 ns QSTATE~3 2 COMB LCCOMB_X27_Y35_N10 3 " "Info: 2: + IC(4.804 ns) + CELL(0.275 ns) = 5.889 ns; Loc. = LCCOMB_X27_Y35_N10; Fanout = 3; COMB Node = 'QSTATE~3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.079 ns" { CLRN QSTATE~3 } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.398 ns) 6.570 ns QSTATE~head_lut 3 COMB LCCOMB_X27_Y35_N0 2 " "Info: 3: + IC(0.283 ns) + CELL(0.398 ns) = 6.570 ns; Loc. = LCCOMB_X27_Y35_N0; Fanout = 2; COMB Node = 'QSTATE~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { QSTATE~3 QSTATE~head_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 6.963 ns QSTATE~data_lut 4 COMB LCCOMB_X27_Y35_N2 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 6.963 ns; Loc. = LCCOMB_X27_Y35_N2; Fanout = 1; COMB Node = 'QSTATE~data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { QSTATE~head_lut QSTATE~data_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.047 ns QSTATE~_emulated 5 REG LCFF_X27_Y35_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.047 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 24.36 % ) " "Info: Total cell delay = 1.717 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.330 ns ( 75.64 % ) " "Info: Total interconnect delay = 5.330 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { CLRN QSTATE~3 QSTATE~head_lut QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.047 ns" { CLRN {} CLRN~combout {} QSTATE~3 {} QSTATE~head_lut {} QSTATE~data_lut {} QSTATE~_emulated {} } { 0.000ns 0.000ns 4.804ns 0.283ns 0.243ns 0.000ns } { 0.000ns 0.810ns 0.275ns 0.398ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 2.365 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKN\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLKN 1 CLK PIN_J10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.537 ns) 2.365 ns QSTATE~_emulated 2 REG LCFF_X27_Y35_N3 1 " "Info: 2: + IC(0.948 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 59.92 % ) " "Info: Total cell delay = 1.417 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 40.08 % ) " "Info: Total interconnect delay = 0.948 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { CLRN QSTATE~3 QSTATE~head_lut QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.047 ns" { CLRN {} CLRN~combout {} QSTATE~3 {} QSTATE~head_lut {} QSTATE~data_lut {} QSTATE~_emulated {} } { 0.000ns 0.000ns 4.804ns 0.283ns 0.243ns 0.000ns } { 0.000ns 0.810ns 0.275ns 0.398ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLKN Q QSTATE~_emulated 6.401 ns register " "Info: tco from clock \"CLKN\" to destination pin \"Q\" through register \"QSTATE~_emulated\" is 6.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN source 2.365 ns + Longest register " "Info: + Longest clock path from clock \"CLKN\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLKN 1 CLK PIN_J10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.537 ns) 2.365 ns QSTATE~_emulated 2 REG LCFF_X27_Y35_N3 1 " "Info: 2: + IC(0.948 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 59.92 % ) " "Info: Total cell delay = 1.417 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 40.08 % ) " "Info: Total interconnect delay = 0.948 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.786 ns + Longest register pin " "Info: + Longest register to pin delay is 3.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QSTATE~_emulated 1 REG LCFF_X27_Y35_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns QSTATE~head_lut 2 COMB LCCOMB_X27_Y35_N0 2 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X27_Y35_N0; Fanout = 2; COMB Node = 'QSTATE~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { QSTATE~_emulated QSTATE~head_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(2.768 ns) 3.786 ns Q 3 PIN PIN_F12 0 " "Info: 3: + IC(0.573 ns) + CELL(2.768 ns) = 3.786 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { QSTATE~head_lut Q } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 77.07 % ) " "Info: Total cell delay = 2.918 ns ( 77.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 22.93 % ) " "Info: Total interconnect delay = 0.868 ns ( 22.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { QSTATE~_emulated QSTATE~head_lut Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.786 ns" { QSTATE~_emulated {} QSTATE~head_lut {} Q {} } { 0.000ns 0.295ns 0.573ns } { 0.000ns 0.150ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { QSTATE~_emulated QSTATE~head_lut Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.786 ns" { QSTATE~_emulated {} QSTATE~head_lut {} Q {} } { 0.000ns 0.295ns 0.573ns } { 0.000ns 0.150ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLRN Q 9.911 ns Longest " "Info: Longest tpd from source pin \"CLRN\" to destination pin \"Q\" is 9.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLRN 1 PIN PIN_G12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 1; PIN Node = 'CLRN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.804 ns) + CELL(0.275 ns) 5.889 ns QSTATE~3 2 COMB LCCOMB_X27_Y35_N10 3 " "Info: 2: + IC(4.804 ns) + CELL(0.275 ns) = 5.889 ns; Loc. = LCCOMB_X27_Y35_N10; Fanout = 3; COMB Node = 'QSTATE~3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.079 ns" { CLRN QSTATE~3 } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.398 ns) 6.570 ns QSTATE~head_lut 3 COMB LCCOMB_X27_Y35_N0 2 " "Info: 3: + IC(0.283 ns) + CELL(0.398 ns) = 6.570 ns; Loc. = LCCOMB_X27_Y35_N0; Fanout = 2; COMB Node = 'QSTATE~head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { QSTATE~3 QSTATE~head_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(2.768 ns) 9.911 ns Q 4 PIN PIN_F12 0 " "Info: 4: + IC(0.573 ns) + CELL(2.768 ns) = 9.911 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { QSTATE~head_lut Q } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.251 ns ( 42.89 % ) " "Info: Total cell delay = 4.251 ns ( 42.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.660 ns ( 57.11 % ) " "Info: Total interconnect delay = 5.660 ns ( 57.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.911 ns" { CLRN QSTATE~3 QSTATE~head_lut Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.911 ns" { CLRN {} CLRN~combout {} QSTATE~3 {} QSTATE~head_lut {} Q {} } { 0.000ns 0.000ns 4.804ns 0.283ns 0.573ns } { 0.000ns 0.810ns 0.275ns 0.398ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "QSTATE~_emulated J CLKN 0.201 ns register " "Info: th for register \"QSTATE~_emulated\" (data pin = \"J\", clock pin = \"CLKN\") is 0.201 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKN destination 2.365 ns + Longest register " "Info: + Longest clock path from clock \"CLKN\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLKN 1 CLK PIN_J10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 1; CLK Node = 'CLKN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKN } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.537 ns) 2.365 ns QSTATE~_emulated 2 REG LCFF_X27_Y35_N3 1 " "Info: 2: + IC(0.948 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 59.92 % ) " "Info: Total cell delay = 1.417 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.948 ns ( 40.08 % ) " "Info: Total interconnect delay = 0.948 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.430 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns J 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'J'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { J } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.275 ns) 2.346 ns QSTATE~data_lut 2 COMB LCCOMB_X27_Y35_N2 1 " "Info: 2: + IC(1.092 ns) + CELL(0.275 ns) = 2.346 ns; Loc. = LCCOMB_X27_Y35_N2; Fanout = 1; COMB Node = 'QSTATE~data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { J QSTATE~data_lut } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.430 ns QSTATE~_emulated 3 REG LCFF_X27_Y35_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.430 ns; Loc. = LCFF_X27_Y35_N3; Fanout = 1; REG Node = 'QSTATE~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "PROJETO12.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO12/PROJETO12.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 55.06 % ) " "Info: Total cell delay = 1.338 ns ( 55.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 44.94 % ) " "Info: Total interconnect delay = 1.092 ns ( 44.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { J QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { J {} J~combout {} QSTATE~data_lut {} QSTATE~_emulated {} } { 0.000ns 0.000ns 1.092ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLKN QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLKN {} CLKN~combout {} QSTATE~_emulated {} } { 0.000ns 0.000ns 0.948ns } { 0.000ns 0.880ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.430 ns" { J QSTATE~data_lut QSTATE~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.430 ns" { J {} J~combout {} QSTATE~data_lut {} QSTATE~_emulated {} } { 0.000ns 0.000ns 1.092ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Allocated 173 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 14:26:34 2015 " "Info: Processing ended: Tue Nov 17 14:26:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
