DECL|CRCCU_CR_RESET|macro|CRCCU_CR_RESET
DECL|CRCCU_CR|member|__O uint32_t CRCCU_CR; /**< \brief (Crccu Offset: 0x034) CRCCU Control Register */
DECL|CRCCU_DMA_DIS_DMADIS|macro|CRCCU_DMA_DIS_DMADIS
DECL|CRCCU_DMA_DIS|member|__O uint32_t CRCCU_DMA_DIS; /**< \brief (Crccu Offset: 0x00C) CRCCU DMA Disable Register */
DECL|CRCCU_DMA_EN_DMAEN|macro|CRCCU_DMA_EN_DMAEN
DECL|CRCCU_DMA_EN|member|__O uint32_t CRCCU_DMA_EN; /**< \brief (Crccu Offset: 0x008) CRCCU DMA Enable Register */
DECL|CRCCU_DMA_IDR_DMAIDR|macro|CRCCU_DMA_IDR_DMAIDR
DECL|CRCCU_DMA_IDR|member|__O uint32_t CRCCU_DMA_IDR; /**< \brief (Crccu Offset: 0x018) CRCCU DMA Interrupt Disable Register */
DECL|CRCCU_DMA_IER_DMAIER|macro|CRCCU_DMA_IER_DMAIER
DECL|CRCCU_DMA_IER|member|__O uint32_t CRCCU_DMA_IER; /**< \brief (Crccu Offset: 0x014) CRCCU DMA Interrupt Enable Register */
DECL|CRCCU_DMA_IMR_DMAIMR|macro|CRCCU_DMA_IMR_DMAIMR
DECL|CRCCU_DMA_IMR|member|__I uint32_t CRCCU_DMA_IMR; /**< \brief (Crccu Offset: 0x001C) CRCCU DMA Interrupt Mask Register */
DECL|CRCCU_DMA_ISR_DMAISR|macro|CRCCU_DMA_ISR_DMAISR
DECL|CRCCU_DMA_ISR|member|__I uint32_t CRCCU_DMA_ISR; /**< \brief (Crccu Offset: 0x020) CRCCU DMA Interrupt Status Register */
DECL|CRCCU_DMA_SR_DMASR|macro|CRCCU_DMA_SR_DMASR
DECL|CRCCU_DMA_SR|member|__I uint32_t CRCCU_DMA_SR; /**< \brief (Crccu Offset: 0x010) CRCCU DMA Status Register */
DECL|CRCCU_DSCR_DSCR_Msk|macro|CRCCU_DSCR_DSCR_Msk
DECL|CRCCU_DSCR_DSCR_Pos|macro|CRCCU_DSCR_DSCR_Pos
DECL|CRCCU_DSCR_DSCR|macro|CRCCU_DSCR_DSCR
DECL|CRCCU_DSCR|member|__IO uint32_t CRCCU_DSCR; /**< \brief (Crccu Offset: 0x000) CRCCU Descriptor Base Register */
DECL|CRCCU_IDR_ERRIDR|macro|CRCCU_IDR_ERRIDR
DECL|CRCCU_IDR|member|__O uint32_t CRCCU_IDR; /**< \brief (Crccu Offset: 0x044) CRCCU Interrupt Disable Register */
DECL|CRCCU_IER_ERRIER|macro|CRCCU_IER_ERRIER
DECL|CRCCU_IER|member|__O uint32_t CRCCU_IER; /**< \brief (Crccu Offset: 0x040) CRCCU Interrupt Enable Register */
DECL|CRCCU_IMR_ERRIMR|macro|CRCCU_IMR_ERRIMR
DECL|CRCCU_IMR|member|__I uint32_t CRCCU_IMR; /**< \brief (Crccu Offset: 0x048) CRCCU Interrupt Mask Register */
DECL|CRCCU_ISR_ERRISR|macro|CRCCU_ISR_ERRISR
DECL|CRCCU_ISR|member|__I uint32_t CRCCU_ISR; /**< \brief (Crccu Offset: 0x004C) CRCCU Interrupt Status Register */
DECL|CRCCU_MR_COMPARE|macro|CRCCU_MR_COMPARE
DECL|CRCCU_MR_DIVIDER_Msk|macro|CRCCU_MR_DIVIDER_Msk
DECL|CRCCU_MR_DIVIDER_Pos|macro|CRCCU_MR_DIVIDER_Pos
DECL|CRCCU_MR_DIVIDER|macro|CRCCU_MR_DIVIDER
DECL|CRCCU_MR_ENABLE|macro|CRCCU_MR_ENABLE
DECL|CRCCU_MR_PTYPE_CASTAGNOLI|macro|CRCCU_MR_PTYPE_CASTAGNOLI
DECL|CRCCU_MR_PTYPE_CCITT16|macro|CRCCU_MR_PTYPE_CCITT16
DECL|CRCCU_MR_PTYPE_CCITT8023|macro|CRCCU_MR_PTYPE_CCITT8023
DECL|CRCCU_MR_PTYPE_Msk|macro|CRCCU_MR_PTYPE_Msk
DECL|CRCCU_MR_PTYPE_Pos|macro|CRCCU_MR_PTYPE_Pos
DECL|CRCCU_MR_PTYPE|macro|CRCCU_MR_PTYPE
DECL|CRCCU_MR|member|__IO uint32_t CRCCU_MR; /**< \brief (Crccu Offset: 0x038) CRCCU Mode Register */
DECL|CRCCU_SR_CRC_Msk|macro|CRCCU_SR_CRC_Msk
DECL|CRCCU_SR_CRC_Pos|macro|CRCCU_SR_CRC_Pos
DECL|CRCCU_SR|member|__I uint32_t CRCCU_SR; /**< \brief (Crccu Offset: 0x03C) CRCCU Status Register */
DECL|Crccu|typedef|} Crccu;
DECL|Reserved1|member|__I uint32_t Reserved1[1];
DECL|Reserved2|member|__I uint32_t Reserved2[4];
DECL|_SAM4S_CRCCU_COMPONENT_|macro|_SAM4S_CRCCU_COMPONENT_
