{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717027811535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717027811536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 21:10:11 2024 " "Processing started: Wed May 29 21:10:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717027811536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027811536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027811536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717027811724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717027811724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_sec " "Found entity 1: unit_sec" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_sec " "Found entity 1: duzen_sec" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_min.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_min " "Found entity 1: unit_min" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min " "Found entity 1: duzen_min" {  } { { "duzen_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717027816676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027816676 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1_ main.v(20) " "Verilog HDL Implicit Net warning at main.v(20): created implicit net for \"D1_\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816676 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2_ main.v(21) " "Verilog HDL Implicit Net warning at main.v(21): created implicit net for \"D2_\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3_ main.v(22) " "Verilog HDL Implicit Net warning at main.v(22): created implicit net for \"D3_\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D4_ main.v(23) " "Verilog HDL Implicit Net warning at main.v(23): created implicit net for \"D4_\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUS7 main.v(37) " "Verilog HDL Implicit Net warning at main.v(37): created implicit net for \"AUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUS7 main.v(38) " "Verilog HDL Implicit Net warning at main.v(38): created implicit net for \"BUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUS7 main.v(39) " "Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"CUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DUS7 main.v(40) " "Verilog HDL Implicit Net warning at main.v(40): created implicit net for \"DUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EUS7 main.v(41) " "Verilog HDL Implicit Net warning at main.v(41): created implicit net for \"EUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FUS7 main.v(42) " "Verilog HDL Implicit Net warning at main.v(42): created implicit net for \"FUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GUS7 main.v(43) " "Verilog HDL Implicit Net warning at main.v(43): created implicit net for \"GUS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADS7 main.v(48) " "Verilog HDL Implicit Net warning at main.v(48): created implicit net for \"ADS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BDS7 main.v(49) " "Verilog HDL Implicit Net warning at main.v(49): created implicit net for \"BDS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDS7 main.v(50) " "Verilog HDL Implicit Net warning at main.v(50): created implicit net for \"CDS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DDS7 main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"DDS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EDS7 main.v(52) " "Verilog HDL Implicit Net warning at main.v(52): created implicit net for \"EDS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FDS7 main.v(53) " "Verilog HDL Implicit Net warning at main.v(53): created implicit net for \"FDS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GDS7 main.v(54) " "Verilog HDL Implicit Net warning at main.v(54): created implicit net for \"GDS7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUM7 main.v(59) " "Verilog HDL Implicit Net warning at main.v(59): created implicit net for \"AUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUM7 main.v(60) " "Verilog HDL Implicit Net warning at main.v(60): created implicit net for \"BUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUM7 main.v(61) " "Verilog HDL Implicit Net warning at main.v(61): created implicit net for \"CUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DUM7 main.v(62) " "Verilog HDL Implicit Net warning at main.v(62): created implicit net for \"DUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EUM7 main.v(63) " "Verilog HDL Implicit Net warning at main.v(63): created implicit net for \"EUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FUM7 main.v(64) " "Verilog HDL Implicit Net warning at main.v(64): created implicit net for \"FUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GUM7 main.v(65) " "Verilog HDL Implicit Net warning at main.v(65): created implicit net for \"GUM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADM7 main.v(70) " "Verilog HDL Implicit Net warning at main.v(70): created implicit net for \"ADM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BDM7 main.v(71) " "Verilog HDL Implicit Net warning at main.v(71): created implicit net for \"BDM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDM7 main.v(72) " "Verilog HDL Implicit Net warning at main.v(72): created implicit net for \"CDM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DDM7 main.v(73) " "Verilog HDL Implicit Net warning at main.v(73): created implicit net for \"DDM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EDM7 main.v(74) " "Verilog HDL Implicit Net warning at main.v(74): created implicit net for \"EDM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FDM7 main.v(75) " "Verilog HDL Implicit Net warning at main.v(75): created implicit net for \"FDM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GDM7 main.v(76) " "Verilog HDL Implicit Net warning at main.v(76): created implicit net for \"GDM7\"" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 unit_sec.v(14) " "Verilog HDL Implicit Net warning at unit_sec.v(14): created implicit net for \"A1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 unit_sec.v(15) " "Verilog HDL Implicit Net warning at unit_sec.v(15): created implicit net for \"A2\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 unit_sec.v(19) " "Verilog HDL Implicit Net warning at unit_sec.v(19): created implicit net for \"B1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 unit_sec.v(20) " "Verilog HDL Implicit Net warning at unit_sec.v(20): created implicit net for \"B2\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 unit_sec.v(27) " "Verilog HDL Implicit Net warning at unit_sec.v(27): created implicit net for \"D1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 unit_sec.v(28) " "Verilog HDL Implicit Net warning at unit_sec.v(28): created implicit net for \"D2\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 unit_sec.v(29) " "Verilog HDL Implicit Net warning at unit_sec.v(29): created implicit net for \"D3\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 unit_sec.v(33) " "Verilog HDL Implicit Net warning at unit_sec.v(33): created implicit net for \"E1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 unit_sec.v(37) " "Verilog HDL Implicit Net warning at unit_sec.v(37): created implicit net for \"F1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 unit_sec.v(38) " "Verilog HDL Implicit Net warning at unit_sec.v(38): created implicit net for \"F2\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 unit_sec.v(39) " "Verilog HDL Implicit Net warning at unit_sec.v(39): created implicit net for \"F3\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 unit_sec.v(43) " "Verilog HDL Implicit Net warning at unit_sec.v(43): created implicit net for \"G1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 unit_sec.v(47) " "Verilog HDL Implicit Net warning at unit_sec.v(47): created implicit net for \"R1\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 unit_sec.v(48) " "Verilog HDL Implicit Net warning at unit_sec.v(48): created implicit net for \"R2\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 unit_sec.v(49) " "Verilog HDL Implicit Net warning at unit_sec.v(49): created implicit net for \"R3\"" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT1 frequency_divisor.v(8) " "Verilog HDL Implicit Net warning at frequency_divisor.v(8): created implicit net for \"CLK_OUT1\"" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT2 frequency_divisor.v(9) " "Verilog HDL Implicit Net warning at frequency_divisor.v(9): created implicit net for \"CLK_OUT2\"" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816677 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT3 frequency_divisor.v(10) " "Verilog HDL Implicit Net warning at frequency_divisor.v(10): created implicit net for \"CLK_OUT3\"" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT4 frequency_divisor.v(12) " "Verilog HDL Implicit Net warning at frequency_divisor.v(12): created implicit net for \"CLK_OUT4\"" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_F0 frequency_divisor.v(15) " "Verilog HDL Implicit Net warning at frequency_divisor.v(15): created implicit net for \"Q_F0\"" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_F1 frequency_divisor.v(23) " "Verilog HDL Implicit Net warning at frequency_divisor.v(23): created implicit net for \"Q_F1\"" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 duzen_sec.v(12) " "Verilog HDL Implicit Net warning at duzen_sec.v(12): created implicit net for \"A1\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 duzen_sec.v(13) " "Verilog HDL Implicit Net warning at duzen_sec.v(13): created implicit net for \"A2\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 duzen_sec.v(23) " "Verilog HDL Implicit Net warning at duzen_sec.v(23): created implicit net for \"D1\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 duzen_sec.v(24) " "Verilog HDL Implicit Net warning at duzen_sec.v(24): created implicit net for \"D2\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 duzen_sec.v(28) " "Verilog HDL Implicit Net warning at duzen_sec.v(28): created implicit net for \"E1\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 duzen_sec.v(32) " "Verilog HDL Implicit Net warning at duzen_sec.v(32): created implicit net for \"F1\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 duzen_sec.v(39) " "Verilog HDL Implicit Net warning at duzen_sec.v(39): created implicit net for \"R1\"" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 unit_min.v(14) " "Verilog HDL Implicit Net warning at unit_min.v(14): created implicit net for \"A1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 unit_min.v(15) " "Verilog HDL Implicit Net warning at unit_min.v(15): created implicit net for \"A2\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 unit_min.v(19) " "Verilog HDL Implicit Net warning at unit_min.v(19): created implicit net for \"B1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 unit_min.v(20) " "Verilog HDL Implicit Net warning at unit_min.v(20): created implicit net for \"B2\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 unit_min.v(27) " "Verilog HDL Implicit Net warning at unit_min.v(27): created implicit net for \"D1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 unit_min.v(28) " "Verilog HDL Implicit Net warning at unit_min.v(28): created implicit net for \"D2\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 unit_min.v(29) " "Verilog HDL Implicit Net warning at unit_min.v(29): created implicit net for \"D3\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 unit_min.v(33) " "Verilog HDL Implicit Net warning at unit_min.v(33): created implicit net for \"E1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 unit_min.v(37) " "Verilog HDL Implicit Net warning at unit_min.v(37): created implicit net for \"F1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 unit_min.v(38) " "Verilog HDL Implicit Net warning at unit_min.v(38): created implicit net for \"F2\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 unit_min.v(39) " "Verilog HDL Implicit Net warning at unit_min.v(39): created implicit net for \"F3\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 unit_min.v(43) " "Verilog HDL Implicit Net warning at unit_min.v(43): created implicit net for \"G1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 unit_min.v(47) " "Verilog HDL Implicit Net warning at unit_min.v(47): created implicit net for \"R1\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 unit_min.v(48) " "Verilog HDL Implicit Net warning at unit_min.v(48): created implicit net for \"R2\"" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(17) " "Verilog HDL Instantiation warning at main.v(17): instance has no name" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(8) " "Verilog HDL Instantiation warning at frequency_divisor.v(8): instance has no name" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(9) " "Verilog HDL Instantiation warning at frequency_divisor.v(9): instance has no name" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(10) " "Verilog HDL Instantiation warning at frequency_divisor.v(10): instance has no name" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(12) " "Verilog HDL Instantiation warning at frequency_divisor.v(12): instance has no name" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(32) " "Verilog HDL Instantiation warning at main.v(32): instance has no name" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(8) " "Verilog HDL Instantiation warning at unit_sec.v(8): instance has no name" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(9) " "Verilog HDL Instantiation warning at unit_sec.v(9): instance has no name" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(10) " "Verilog HDL Instantiation warning at unit_sec.v(10): instance has no name" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(11) " "Verilog HDL Instantiation warning at unit_sec.v(11): instance has no name" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_sec.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(7) " "Verilog HDL Instantiation warning at duzen_sec.v(7): instance has no name" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(8) " "Verilog HDL Instantiation warning at duzen_sec.v(8): instance has no name" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(9) " "Verilog HDL Instantiation warning at duzen_sec.v(9): instance has no name" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816678 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(8) " "Verilog HDL Instantiation warning at unit_min.v(8): instance has no name" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(9) " "Verilog HDL Instantiation warning at unit_min.v(9): instance has no name" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(10) " "Verilog HDL Instantiation warning at unit_min.v(10): instance has no name" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(11) " "Verilog HDL Instantiation warning at unit_min.v(11): instance has no name" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/unit_min.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_min.v(8) " "Verilog HDL Instantiation warning at duzen_min.v(8): instance has no name" {  } { { "duzen_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_min.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_min.v(9) " "Verilog HDL Instantiation warning at duzen_min.v(9): instance has no name" {  } { { "duzen_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_min.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717027816679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717027816692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop dFlipFlop:comb_3 " "Elaborating entity \"dFlipFlop\" for hierarchy \"dFlipFlop:comb_3\"" {  } { { "main.v" "comb_3" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:comb_13 " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay frequency_divisor:comb_13\|delay:comb_3 " "Elaborating entity \"delay\" for hierarchy \"frequency_divisor:comb_13\|delay:comb_3\"" {  } { { "frequency_divisor.v" "comb_3" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/frequency_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_sec unit_sec:us " "Elaborating entity \"unit_sec\" for hierarchy \"unit_sec:us\"" {  } { { "main.v" "us" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_sec duzen_sec:ds " "Elaborating entity \"duzen_sec\" for hierarchy \"duzen_sec:ds\"" {  } { { "main.v" "ds" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816734 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_OUT duzen_sec.v(3) " "Output port \"CLK_OUT\" at duzen_sec.v(3) has no driver" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_sec.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717027816734 "|main|duzen_sec:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_min unit_min:um " "Elaborating entity \"unit_min\" for hierarchy \"unit_min:um\"" {  } { { "main.v" "um" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min duzen_min:du " "Elaborating entity \"duzen_min\" for hierarchy \"duzen_min:du\"" {  } { { "main.v" "du" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717027816742 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fdm duzen_min.v(4) " "Output port \"fdm\" at duzen_min.v(4) has no driver" {  } { { "duzen_min.v" "" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_min.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717027816742 "|main|duzen_min:du"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "duzen_min:du\|Q1_ " "Net \"duzen_min:du\|Q1_\" is missing source, defaulting to GND" {  } { { "duzen_min.v" "Q1_" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/duzen_min.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717027816755 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717027816755 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Downloads/cronometro_v3-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717027816757 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717027816757 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1717027816809 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1717027816809 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717027816921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717027816972 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717027816972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717027816972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717027816972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717027817138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 21:10:17 2024 " "Processing ended: Wed May 29 21:10:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717027817138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717027817138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717027817138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717027817138 ""}
