Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/tb_procesador2_isim_beh.exe -prj C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/tb_procesador2_beh.prj work.tb_procesador2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/UC.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/SEU.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/RF.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/PSR_MODIFIER.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/PSR.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/PC.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/NPC.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/IM.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/ADD.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/procesador2.vhd" into library work
Parsing VHDL file "C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/tb_procesador2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity ADD [add_default]
Compiling architecture behavioral of entity NPC [npc_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture arqinstructionmemory of entity IM [im_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture arq_registerfile of entity RF [rf_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity PSR [psr_default]
Compiling architecture behavioral of entity PSR_MODIFIER [psr_modifier_default]
Compiling architecture arq_procesador2 of entity procesador2 [procesador2_default]
Compiling architecture behavior of entity tb_procesador2
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable C:/Users/Propietario_/Arquitectura-de-Computadores/ProcesadorMonociclo3/tb_procesador2_isim_beh.exe
Fuse Memory Usage: 35672 KB
Fuse CPU Usage: 1890 ms
