#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000015cd8f7d840 .scope module, "tt_um_faramire_stopwatch" "tt_um_faramire_stopwatch" 2 9;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000015cd8fab160 .functor NOT 1, L_0000015cd9006740, C4<0>, C4<0>, C4<0>;
o0000015cd8fbfa28 .functor BUFZ 1, C4<z>; HiZ drive
L_0000015cd8faab40 .functor OR 1, o0000015cd8fbfa28, L_0000015cd8fab160, C4<0>, C4<0>;
L_0000015cd8fab550 .functor NOT 1, L_0000015cd9006ec0, C4<0>, C4<0>, C4<0>;
L_0000015cd8faabb0 .functor OR 1, o0000015cd8fbfa28, L_0000015cd8fab550, C4<0>, C4<0>;
L_0000015cd8faac20 .functor BUFZ 1, v0000015cd8fa2730_0, C4<0>, C4<0>, C4<0>;
L_0000015cd8faaec0 .functor BUFZ 1, v0000015cd8fa1830_0, C4<0>, C4<0>, C4<0>;
v0000015cd90069c0_0 .net *"_ivl_10", 0 0, L_0000015cd8fab160;  1 drivers
v0000015cd9007dc0_0 .net *"_ivl_15", 0 0, L_0000015cd9006ec0;  1 drivers
v0000015cd9006880_0 .net *"_ivl_16", 0 0, L_0000015cd8fab550;  1 drivers
v0000015cd9007be0_0 .net *"_ivl_27", 0 0, L_0000015cd8faac20;  1 drivers
v0000015cd9007c80_0 .net *"_ivl_31", 0 0, L_0000015cd8faaec0;  1 drivers
L_0000015cd90230b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000015cd9008040_0 .net/2s *"_ivl_6", 2 0, L_0000015cd90230b8;  1 drivers
v0000015cd9007f00_0 .net *"_ivl_9", 0 0, L_0000015cd9006740;  1 drivers
o0000015cd8fbf518 .functor BUFZ 1, C4<z>; HiZ drive
v0000015cd9007d20_0 .net "clk", 0 0, o0000015cd8fbf518;  0 drivers
v0000015cd90080e0_0 .net "counter_enable", 0 0, v0000015cd8fa2730_0;  1 drivers
v0000015cd9007640_0 .net "display_enable", 0 0, v0000015cd8fa1830_0;  1 drivers
v0000015cd90084a0_0 .net "dividedClock", 0 0, v0000015cd8fac170_0;  1 drivers
o0000015cd8fc0e68 .functor BUFZ 1, C4<z>; HiZ drive
v0000015cd9006ba0_0 .net "ena", 0 0, o0000015cd8fc0e68;  0 drivers
v0000015cd9006a60_0 .net "reset_either", 0 0, L_0000015cd8faab40;  1 drivers
v0000015cd9007000_0 .net "reset_either_async", 0 0, L_0000015cd8faabb0;  1 drivers
v0000015cd9008180_0 .net "rst_n", 0 0, o0000015cd8fbfa28;  0 drivers
o0000015cd8fc0e98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000015cd9006b00_0 .net "ui_in", 7 0, o0000015cd8fc0e98;  0 drivers
o0000015cd8fc0ec8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000015cd9008360_0 .net "uio_in", 7 0, o0000015cd8fc0ec8;  0 drivers
L_0000015cd9023070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015cd90066a0_0 .net "uio_oe", 7 0, L_0000015cd9023070;  1 drivers
L_0000015cd9023028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000015cd90070a0_0 .net "uio_out", 7 0, L_0000015cd9023028;  1 drivers
v0000015cd9007140_0 .net "uo_out", 7 0, L_0000015cd9008220;  1 drivers
v0000015cd9007e60_0 .net "w_ces_0X", 3 0, v0000015cd8fa1bf0_0;  1 drivers
v0000015cd90067e0_0 .net "w_ces_X0", 3 0, v0000015cd9005450_0;  1 drivers
v0000015cd90071e0_0 .net "w_min_0X", 3 0, v0000015cd90058b0_0;  1 drivers
v0000015cd9007320_0 .net "w_min_X0", 2 0, v0000015cd9004d70_0;  1 drivers
v0000015cd9006c40_0 .net "w_sec_0X", 3 0, v0000015cd90051d0_0;  1 drivers
v0000015cd9007280_0 .net "w_sec_X0", 2 0, v0000015cd9005090_0;  1 drivers
L_0000015cd9006740 .part o0000015cd8fc0e98, 2, 1;
L_0000015cd9006ec0 .part o0000015cd8fc0e98, 2, 1;
L_0000015cd90073c0 .part o0000015cd8fc0e98, 0, 1;
L_0000015cd9006ce0 .part o0000015cd8fc0e98, 1, 1;
L_0000015cd9007a00 .part o0000015cd8fc0e98, 3, 1;
LS_0000015cd9008220_0_0 .concat8 [ 1 1 1 1], v0000015cd8fab9f0_0, v0000015cd8fad430_0, v0000015cd8fabd10_0, L_0000015cd8faac20;
LS_0000015cd9008220_0_4 .concat8 [ 1 3 0 0], L_0000015cd8faaec0, L_0000015cd90230b8;
L_0000015cd9008220 .concat8 [ 4 4 0 0], LS_0000015cd9008220_0_0, LS_0000015cd9008220_0_4;
S_0000015cd8f7d9d0 .scope module, "SPI_driver1" "SPI_driver" 2 74, 3 8 0, S_0000015cd8f7d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_div";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 1 "skip_setup";
    .port_info 5 /INPUT 3 "min_X0";
    .port_info 6 /INPUT 4 "min_0X";
    .port_info 7 /INPUT 3 "sec_X0";
    .port_info 8 /INPUT 4 "sec_0X";
    .port_info 9 /INPUT 4 "ces_X0";
    .port_info 10 /INPUT 4 "ces_0X";
    .port_info 11 /OUTPUT 1 "Cs";
    .port_info 12 /OUTPUT 1 "Sclk";
    .port_info 13 /OUTPUT 1 "Mosi";
P_0000015cd8f93fe0 .param/l "DONE" 1 3 37, C4<111>;
P_0000015cd8f94018 .param/l "IDLE" 1 3 34, C4<100>;
P_0000015cd8f94050 .param/l "SETUP_BCD" 1 3 33, C4<011>;
P_0000015cd8f94088 .param/l "SETUP_LUX" 1 3 31, C4<001>;
P_0000015cd8f940c0 .param/l "SETUP_PWR" 1 3 30, C4<000>;
P_0000015cd8f940f8 .param/l "SETUP_SCN" 1 3 32, C4<010>;
P_0000015cd8f94130 .param/l "TRANSFER" 1 3 35, C4<101>;
P_0000015cd8f94168 .param/l "WAIT" 1 3 36, C4<110>;
v0000015cd8fac710_0 .net "Cs", 0 0, v0000015cd8fad430_0;  1 drivers
v0000015cd8fad1b0_0 .net "Mosi", 0 0, v0000015cd8fab9f0_0;  1 drivers
v0000015cd8fabf90_0 .net "Sclk", 0 0, v0000015cd8fabd10_0;  1 drivers
v0000015cd8fac7b0_0 .net "ces_0X", 3 0, v0000015cd8fa1bf0_0;  alias, 1 drivers
v0000015cd8fabef0_0 .net "ces_X0", 3 0, v0000015cd9005450_0;  alias, 1 drivers
v0000015cd8fad570_0 .net "clk", 0 0, o0000015cd8fbf518;  alias, 0 drivers
v0000015cd8fac850_0 .net "clk_div", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd8fad610_0 .var "digit_count", 2 0;
v0000015cd8fabb30_0 .net "ena", 0 0, v0000015cd8fa1830_0;  alias, 1 drivers
v0000015cd8facb70_0 .net "min_0X", 3 0, v0000015cd90058b0_0;  alias, 1 drivers
v0000015cd8fac030_0 .net "min_X0", 2 0, v0000015cd9004d70_0;  alias, 1 drivers
o0000015cd8fbf698 .functor BUFZ 1, C4<z>; HiZ drive
v0000015cd8fac5d0_0 .net "order_send", 0 0, o0000015cd8fbf698;  0 drivers
v0000015cd8fad750_0 .net "ready_reported", 0 0, v0000015cd8fac530_0;  1 drivers
v0000015cd8fabdb0_0 .net "res", 0 0, o0000015cd8fbfa28;  alias, 0 drivers
v0000015cd8fab8b0_0 .var "reset_master", 0 0;
v0000015cd8fab950_0 .net "sec_0X", 3 0, v0000015cd90051d0_0;  alias, 1 drivers
v0000015cd8facc10_0 .net "sec_X0", 2 0, v0000015cd9005090_0;  alias, 1 drivers
v0000015cd8fac8f0_0 .var "send_order", 0 0;
v0000015cd8faccb0_0 .var "sent_BCD", 0 0;
v0000015cd8fabe50_0 .var "sent_LUX", 0 0;
v0000015cd8facdf0_0 .var "sent_PWR", 0 0;
v0000015cd8faba90_0 .var "sent_SCN", 0 0;
v0000015cd8fac210_0 .net "skip_setup", 0 0, L_0000015cd9007a00;  1 drivers
v0000015cd8facad0_0 .var "state", 2 0;
v0000015cd8fabbd0_0 .var "wait_count", 3 0;
v0000015cd8fac990_0 .var "word_out", 15 0;
S_0000015cd8f941b0 .scope module, "SPI_Master1" "SPI_Master" 3 227, 3 241 0, S_0000015cd8f7d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 1 "send_order";
    .port_info 3 /INPUT 16 "word_in";
    .port_info 4 /OUTPUT 1 "cs";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "mosi";
    .port_info 7 /OUTPUT 1 "report_ready";
P_0000015cd8f94340 .param/l "IDLE" 1 3 254, C4<00>;
P_0000015cd8f94378 .param/l "SEND" 1 3 255, C4<01>;
P_0000015cd8f943b0 .param/l "WAIT" 1 3 256, C4<10>;
v0000015cd8fac3f0_0 .net "clk", 0 0, o0000015cd8fbf518;  alias, 0 drivers
v0000015cd8fad6b0_0 .var "count_bit", 1 0;
v0000015cd8face90_0 .var "count_word", 3 0;
v0000015cd8fad430_0 .var "cs", 0 0;
v0000015cd8fab9f0_0 .var "mosi", 0 0;
v0000015cd8fac530_0 .var "report_ready", 0 0;
v0000015cd8facf30_0 .net "res", 0 0, v0000015cd8fab8b0_0;  1 drivers
v0000015cd8fabd10_0 .var "sclk", 0 0;
v0000015cd8fac670_0 .net "send_order", 0 0, o0000015cd8fbf698;  alias, 0 drivers
v0000015cd8facfd0_0 .var "state", 1 0;
v0000015cd8fad070_0 .net "word_in", 15 0, v0000015cd8fac990_0;  1 drivers
v0000015cd8fad4d0_0 .var "word_out", 15 0;
E_0000015cd8fb8090 .event posedge, v0000015cd8fac3f0_0;
S_0000015cd8f91be0 .scope module, "clockDivider1" "clockDivider" 2 43, 2 93 0, S_0000015cd8f7d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "clk_out";
P_0000015cd8fb7c90 .param/l "div" 0 2 101, +C4<00000000000000000001001110001000>;
v0000015cd8fac0d0_0 .net "clk_in", 0 0, o0000015cd8fbf518;  alias, 0 drivers
v0000015cd8fac170_0 .var "clk_out", 0 0;
v0000015cd8fac2b0_0 .var "counter", 13 0;
v0000015cd8fac350_0 .net "ena", 0 0, v0000015cd8fa2730_0;  alias, 1 drivers
v0000015cd8fac490_0 .net "res", 0 0, L_0000015cd8faab40;  alias, 1 drivers
S_0000015cd8f91d70 .scope module, "controller1" "controller" 2 50, 2 120 0, S_0000015cd8f7d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "res";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "start_stop";
    .port_info 3 /INPUT 1 "lap_time";
    .port_info 4 /OUTPUT 1 "counter_enable";
    .port_info 5 /OUTPUT 1 "display_enable";
v0000015cd8fa1d30_0 .net "clk", 0 0, o0000015cd8fbf518;  alias, 0 drivers
v0000015cd8fa2730_0 .var "counter_enable", 0 0;
v0000015cd8fa1830_0 .var "display_enable", 0 0;
v0000015cd8fa1970_0 .net "lap_time", 0 0, L_0000015cd9006ce0;  1 drivers
v0000015cd8fa1fb0_0 .net "res", 0 0, o0000015cd8fbfa28;  alias, 0 drivers
v0000015cd8fa1b50_0 .net "start_stop", 0 0, L_0000015cd90073c0;  1 drivers
E_0000015cd8fb7e50 .event posedge, v0000015cd8fa1970_0;
E_0000015cd8fb7850 .event posedge, v0000015cd8fa1b50_0;
S_0000015cd8f85bd0 .scope module, "counter_chain1" "counter_chain" 2 62, 2 209 0, S_0000015cd8f7d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 4 "ces_0X";
    .port_info 4 /OUTPUT 4 "ces_X0";
    .port_info 5 /OUTPUT 4 "sec_0X";
    .port_info 6 /OUTPUT 3 "sec_X0";
    .port_info 7 /OUTPUT 4 "min_0X";
    .port_info 8 /OUTPUT 3 "min_X0";
L_0000015cd8fab5c0 .functor AND 1, v0000015cd8fa2730_0, v0000015cd8fa1dd0_0, C4<1>, C4<1>;
L_0000015cd8fab390 .functor AND 1, v0000015cd8fa2730_0, v0000015cd8fa1dd0_0, C4<1>, C4<1>;
L_0000015cd8faac90 .functor AND 1, L_0000015cd8fab390, v0000015cd9005f90_0, C4<1>, C4<1>;
L_0000015cd8fab630 .functor AND 1, v0000015cd8fa2730_0, v0000015cd8fa1dd0_0, C4<1>, C4<1>;
L_0000015cd8faad00 .functor AND 1, L_0000015cd8fab630, v0000015cd9005f90_0, C4<1>, C4<1>;
L_0000015cd8fab470 .functor AND 1, L_0000015cd8faad00, v0000015cd90062b0_0, C4<1>, C4<1>;
L_0000015cd8fab6a0 .functor AND 1, v0000015cd8fa2730_0, v0000015cd8fa1dd0_0, C4<1>, C4<1>;
L_0000015cd8fab080 .functor AND 1, L_0000015cd8fab6a0, v0000015cd9005f90_0, C4<1>, C4<1>;
L_0000015cd8fab710 .functor AND 1, L_0000015cd8fab080, v0000015cd90062b0_0, C4<1>, C4<1>;
L_0000015cd8fab4e0 .functor AND 1, L_0000015cd8fab710, v0000015cd9005590_0, C4<1>, C4<1>;
L_0000015cd8fab0f0 .functor AND 1, v0000015cd8fa2730_0, v0000015cd8fa1dd0_0, C4<1>, C4<1>;
L_0000015cd8fab1d0 .functor AND 1, L_0000015cd8fab0f0, v0000015cd9005f90_0, C4<1>, C4<1>;
L_0000015cd8faafa0 .functor AND 1, L_0000015cd8fab1d0, v0000015cd90062b0_0, C4<1>, C4<1>;
L_0000015cd8fab2b0 .functor AND 1, L_0000015cd8faafa0, v0000015cd9005590_0, C4<1>, C4<1>;
L_0000015cd8faad70 .functor AND 1, L_0000015cd8fab2b0, v0000015cd90063f0_0, C4<1>, C4<1>;
v0000015cd90049b0_0 .net *"_ivl_12", 0 0, L_0000015cd8fab6a0;  1 drivers
v0000015cd9006350_0 .net *"_ivl_14", 0 0, L_0000015cd8fab080;  1 drivers
v0000015cd9004a50_0 .net *"_ivl_16", 0 0, L_0000015cd8fab710;  1 drivers
v0000015cd9004b90_0 .net *"_ivl_2", 0 0, L_0000015cd8fab390;  1 drivers
v0000015cd9005e50_0 .net *"_ivl_20", 0 0, L_0000015cd8fab0f0;  1 drivers
v0000015cd9004af0_0 .net *"_ivl_22", 0 0, L_0000015cd8fab1d0;  1 drivers
v0000015cd9006490_0 .net *"_ivl_24", 0 0, L_0000015cd8faafa0;  1 drivers
v0000015cd9004c30_0 .net *"_ivl_26", 0 0, L_0000015cd8fab2b0;  1 drivers
v0000015cd90056d0_0 .net *"_ivl_6", 0 0, L_0000015cd8fab630;  1 drivers
v0000015cd90045f0_0 .net *"_ivl_8", 0 0, L_0000015cd8faad00;  1 drivers
v0000015cd9005770_0 .net "ces_0X", 3 0, v0000015cd8fa1bf0_0;  alias, 1 drivers
v0000015cd9005130_0 .net "ces_X0", 3 0, v0000015cd9005450_0;  alias, 1 drivers
v0000015cd9005a90_0 .net "ces_X0_ena", 0 0, v0000015cd8fa1dd0_0;  1 drivers
v0000015cd9004eb0_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd9005310_0 .net "ena", 0 0, v0000015cd8fa2730_0;  alias, 1 drivers
v0000015cd9005270_0 .net "max", 0 0, v0000015cd9004730_0;  1 drivers
v0000015cd90053b0_0 .net "min_0X", 3 0, v0000015cd90058b0_0;  alias, 1 drivers
v0000015cd9005810_0 .net "min_0X_ena", 0 0, v0000015cd9005590_0;  1 drivers
v0000015cd9005950_0 .net "min_X0", 2 0, v0000015cd9004d70_0;  alias, 1 drivers
v0000015cd9005b30_0 .net "min_X0_ena", 0 0, v0000015cd90063f0_0;  1 drivers
v0000015cd9006210_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
v0000015cd9005db0_0 .net "sec_0X", 3 0, v0000015cd90051d0_0;  alias, 1 drivers
v0000015cd9005bd0_0 .net "sec_0X_ena", 0 0, v0000015cd9005f90_0;  1 drivers
v0000015cd9005ef0_0 .net "sec_X0", 2 0, v0000015cd9005090_0;  alias, 1 drivers
v0000015cd9006920_0 .net "sec_X0_ena", 0 0, v0000015cd90062b0_0;  1 drivers
S_0000015cd8f85d60 .scope module, "inst_ces_0X" "counter10" 2 230, 2 178 0, S_0000015cd8f85bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "max";
    .port_info 4 /OUTPUT 4 "cnt";
P_0000015cd8fb7b50 .param/l "max_count" 0 2 186, +C4<00000000000000000000000000001010>;
v0000015cd8fa2370_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd8fa1bf0_0 .var "cnt", 3 0;
v0000015cd8fa1c90_0 .net "ena", 0 0, v0000015cd8fa2730_0;  alias, 1 drivers
v0000015cd8fa1dd0_0 .var "max", 0 0;
v0000015cd90060d0_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
E_0000015cd8fb7f50/0 .event negedge, v0000015cd90060d0_0;
E_0000015cd8fb7f50/1 .event posedge, v0000015cd8fac850_0;
E_0000015cd8fb7f50 .event/or E_0000015cd8fb7f50/0, E_0000015cd8fb7f50/1;
S_0000015cd8f84ec0 .scope module, "inst_ces_X0" "counter10" 2 238, 2 178 0, S_0000015cd8f85bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "max";
    .port_info 4 /OUTPUT 4 "cnt";
P_0000015cd8fb7b90 .param/l "max_count" 0 2 186, +C4<00000000000000000000000000001010>;
v0000015cd9004910_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd9005450_0 .var "cnt", 3 0;
v0000015cd9004e10_0 .net "ena", 0 0, L_0000015cd8fab5c0;  1 drivers
v0000015cd9005f90_0 .var "max", 0 0;
v0000015cd9004cd0_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
S_0000015cd8f85050 .scope module, "inst_min_0X" "counter10" 2 262, 2 178 0, S_0000015cd8f85bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "max";
    .port_info 4 /OUTPUT 4 "cnt";
P_0000015cd8fb7bd0 .param/l "max_count" 0 2 186, +C4<00000000000000000000000000001010>;
v0000015cd9004870_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd90058b0_0 .var "cnt", 3 0;
v0000015cd9004690_0 .net "ena", 0 0, L_0000015cd8fab4e0;  1 drivers
v0000015cd90063f0_0 .var "max", 0 0;
v0000015cd90059f0_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
S_0000015cd8f701a0 .scope module, "inst_min_X0" "counter6" 2 270, 2 147 0, S_0000015cd8f85bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "max";
    .port_info 4 /OUTPUT 3 "cnt";
P_0000015cd8fb7fd0 .param/l "max_count" 0 2 155, +C4<00000000000000000000000000000110>;
v0000015cd9005c70_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd9004d70_0 .var "cnt", 2 0;
v0000015cd90047d0_0 .net "ena", 0 0, L_0000015cd8faad70;  1 drivers
v0000015cd9004730_0 .var "max", 0 0;
v0000015cd9005630_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
S_0000015cd8f70330 .scope module, "inst_sec_0X" "counter10" 2 246, 2 178 0, S_0000015cd8f85bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "max";
    .port_info 4 /OUTPUT 4 "cnt";
P_0000015cd8fb8010 .param/l "max_count" 0 2 186, +C4<00000000000000000000000000001010>;
v0000015cd9004f50_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd90051d0_0 .var "cnt", 3 0;
v0000015cd9006170_0 .net "ena", 0 0, L_0000015cd8faac90;  1 drivers
v0000015cd90062b0_0 .var "max", 0 0;
v0000015cd9006030_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
S_0000015cd8f22d20 .scope module, "inst_sec_X0" "counter6" 2 254, 2 147 0, S_0000015cd8f85bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /OUTPUT 1 "max";
    .port_info 4 /OUTPUT 3 "cnt";
P_0000015cd8fb8050 .param/l "max_count" 0 2 155, +C4<00000000000000000000000000000110>;
v0000015cd90054f0_0 .net "clk", 0 0, v0000015cd8fac170_0;  alias, 1 drivers
v0000015cd9005090_0 .var "cnt", 2 0;
v0000015cd9004ff0_0 .net "ena", 0 0, L_0000015cd8fab470;  1 drivers
v0000015cd9005590_0 .var "max", 0 0;
v0000015cd9005d10_0 .net "res", 0 0, L_0000015cd8faabb0;  alias, 1 drivers
    .scope S_0000015cd8f91be0;
T_0 ;
    %wait E_0000015cd8fb8090;
    %load/vec4 v0000015cd8fac490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000015cd8fac2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015cd8fac350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000015cd8fac2b0_0;
    %pad/u 32;
    %cmpi/u 4999, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0000015cd8fac2b0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000015cd8fac2b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000015cd8fac2b0_0, 0;
    %load/vec4 v0000015cd8fac170_0;
    %inv;
    %assign/vec4 v0000015cd8fac170_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015cd8f91d70;
T_1 ;
    %wait E_0000015cd8fb7850;
    %load/vec4 v0000015cd8fa1fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fa2730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015cd8fa2730_0;
    %inv;
    %assign/vec4 v0000015cd8fa2730_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015cd8f91d70;
T_2 ;
    %wait E_0000015cd8fb7e50;
    %load/vec4 v0000015cd8fa1fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fa1830_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015cd8fa1830_0;
    %inv;
    %assign/vec4 v0000015cd8fa1830_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015cd8f85d60;
T_3 ;
    %wait E_0000015cd8fb7f50;
    %load/vec4 v0000015cd90060d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fa1bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fa1dd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000015cd8fa1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000015cd8fa1bf0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0000015cd8fa1bf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015cd8fa1bf0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fa1bf0_0, 0;
T_3.5 ;
    %load/vec4 v0000015cd8fa1bf0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fa1dd0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fa1dd0_0, 0;
T_3.7 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000015cd8f84ec0;
T_4 ;
    %wait E_0000015cd8fb7f50;
    %load/vec4 v0000015cd9004cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd9005450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd9005f90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015cd9004e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000015cd9005450_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0000015cd9005450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015cd9005450_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd9005450_0, 0;
T_4.5 ;
    %load/vec4 v0000015cd9005450_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd9005f90_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd9005f90_0, 0;
T_4.7 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015cd8f70330;
T_5 ;
    %wait E_0000015cd8fb7f50;
    %load/vec4 v0000015cd9006030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd90051d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd90062b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015cd9006170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000015cd90051d0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000015cd90051d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015cd90051d0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd90051d0_0, 0;
T_5.5 ;
    %load/vec4 v0000015cd90051d0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd90062b0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd90062b0_0, 0;
T_5.7 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000015cd8f22d20;
T_6 ;
    %wait E_0000015cd8fb7f50;
    %load/vec4 v0000015cd9005d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd9005090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd9005590_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000015cd9004ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000015cd9005090_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0000015cd9005090_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000015cd9005090_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd9005090_0, 0;
T_6.5 ;
    %load/vec4 v0000015cd9005090_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd9005590_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd9005590_0, 0;
T_6.7 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000015cd8f85050;
T_7 ;
    %wait E_0000015cd8fb7f50;
    %load/vec4 v0000015cd90059f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd90058b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd90063f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000015cd9004690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000015cd90058b0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0000015cd90058b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015cd90058b0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd90058b0_0, 0;
T_7.5 ;
    %load/vec4 v0000015cd90058b0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd90063f0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd90063f0_0, 0;
T_7.7 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015cd8f701a0;
T_8 ;
    %wait E_0000015cd8fb7f50;
    %load/vec4 v0000015cd9005630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd9004d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd9004730_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000015cd90047d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000015cd9004d70_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0000015cd9004d70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000015cd9004d70_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd9004d70_0, 0;
T_8.5 ;
    %load/vec4 v0000015cd9004d70_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd9004730_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd9004730_0, 0;
T_8.7 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000015cd8f941b0;
T_9 ;
    %wait E_0000015cd8fb8090;
    %load/vec4 v0000015cd8facf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fad430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fabd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fab9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015cd8facfd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000015cd8facfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000015cd8facf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0000015cd8fac670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fac530_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015cd8fad6b0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000015cd8face90_0, 0;
    %load/vec4 v0000015cd8fad070_0;
    %assign/vec4 v0000015cd8fad4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fad430_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000015cd8facfd0_0, 0;
T_9.10 ;
T_9.7 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000015cd8fad6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %jmp T_9.16;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fabd10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000015cd8fad6b0_0, 0;
    %load/vec4 v0000015cd8fad4d0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0000015cd8fab9f0_0, 0;
    %load/vec4 v0000015cd8fad4d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000015cd8fad4d0_0, 0;
    %jmp T_9.16;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fabd10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000015cd8fad6b0_0, 0;
    %jmp T_9.16;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fabd10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000015cd8fad6b0_0, 0;
    %jmp T_9.16;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fabd10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015cd8fad6b0_0, 0;
    %load/vec4 v0000015cd8face90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000015cd8facfd0_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0000015cd8face90_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000015cd8face90_0, 0;
T_9.18 ;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fad430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fabd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fab9f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015cd8facfd0_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015cd8f7d9d0;
T_10 ;
    %wait E_0000015cd8fb8090;
    %load/vec4 v0000015cd8fabdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fab8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8facdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fabe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8faba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8faccb0_0, 0;
    %load/vec4 v0000015cd8fac210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.3 ;
T_10.0 ;
    %load/vec4 v0000015cd8facad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.13;
T_10.4 ;
    %load/vec4 v0000015cd8fabdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fab8b0_0, 0;
    %load/vec4 v0000015cd8facdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 3073, 0, 16;
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8facdf0_0, 0;
T_10.18 ;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.20 ;
T_10.17 ;
T_10.14 ;
    %jmp T_10.13;
T_10.5 ;
    %load/vec4 v0000015cd8fabe50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 2565, 0, 16;
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fabe50_0, 0;
T_10.24 ;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.26 ;
T_10.23 ;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0000015cd8faba90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.28, 8;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %pushi/vec4 2821, 0, 16;
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8faba90_0, 0;
T_10.30 ;
    %jmp T_10.29;
T_10.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.32 ;
T_10.29 ;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0000015cd8faccb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.34, 8;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.36, 8;
    %pushi/vec4 2367, 0, 16;
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8faccb0_0, 0;
T_10.36 ;
    %jmp T_10.35;
T_10.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.38, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.38 ;
T_10.35 ;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0000015cd8fac850_0;
    %load/vec4 v0000015cd8fabb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.40, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.40 ;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0000015cd8fad750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.42, 4;
    %load/vec4 v0000015cd8fad610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.48, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %jmp T_10.52;
T_10.44 ;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000015cd8fac7b0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.45 ;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000015cd8fabef0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.46 ;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 128, 0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000015cd8fab950_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.47 ;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0000015cd8facc10_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.48 ;
    %pushi/vec4 5, 0, 8;
    %pushi/vec4 128, 0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000015cd8facb70_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.49 ;
    %pushi/vec4 6, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0000015cd8fac030_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000015cd8fac990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015cd8fac8f0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8fad610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.50 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %jmp T_10.52;
T_10.52 ;
    %pop/vec4 1;
T_10.42 ;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0000015cd8fabbd0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_10.53, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
    %jmp T_10.54;
T_10.53 ;
    %load/vec4 v0000015cd8fad750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.55, 8;
    %load/vec4 v0000015cd8fabbd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000015cd8fabbd0_0, 0;
T_10.55 ;
T_10.54 ;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0000015cd8fac850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.57, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015cd8facad0_0, 0;
T_10.57 ;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stopwatch_top.v";
    "./SPI_driver.v";
