TimeQuest Timing Analyzer report for LCD_1602
Sat Jan 06 21:44:31 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_clk'
 13. Slow Model Hold: 'clk_clk'
 14. Slow Model Recovery: 'clk_clk'
 15. Slow Model Removal: 'clk_clk'
 16. Slow Model Minimum Pulse Width: 'clk_clk'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk_clk'
 26. Fast Model Hold: 'clk_clk'
 27. Fast Model Recovery: 'clk_clk'
 28. Fast Model Removal: 'clk_clk'
 29. Fast Model Minimum Pulse Width: 'clk_clk'
 30. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Multicorner Timing Analysis Summary
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Recovery Transfers
 39. Removal Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; LCD_1602                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C8Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; output_files/lcd_sdc.sdc                                          ; OK     ; Sat Jan 06 21:44:29 2018 ;
; qsys/lcd/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Sat Jan 06 21:44:29 2018 ;
; qsys/lcd/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Sat Jan 06 21:44:29 2018 ;
+-------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk_clk             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 75.96 MHz ; 75.96 MHz       ; clk_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 6.836 ; 0.000         ;
+---------+-------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.499 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 15.081 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 1.334 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 6.933  ; 0.000         ;
; altera_reserved_tck ; 97.223 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.836  ; LCD_DRIVER:lcd_driver_0|db[7]                                                                                  ; lcd_driver_0_io_io_db[7]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.842     ; 7.322      ;
; 6.843  ; LCD_DRIVER:lcd_driver_0|db[4]                                                                                  ; lcd_driver_0_io_io_db[4]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.851     ; 7.306      ;
; 6.965  ; LCD_DRIVER:lcd_driver_0|db[3]                                                                                  ; lcd_driver_0_io_io_db[3]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.851     ; 7.184      ;
; 7.018  ; LCD_DRIVER:lcd_driver_0|db[6]                                                                                  ; lcd_driver_0_io_io_db[6]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.842     ; 7.140      ;
; 7.174  ; LCD_DRIVER:lcd_driver_0|db[5]                                                                                  ; lcd_driver_0_io_io_db[5]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.851     ; 6.975      ;
; 7.415  ; LCD_DRIVER:lcd_driver_0|db[2]                                                                                  ; lcd_driver_0_io_io_db[2]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.842     ; 6.743      ;
; 7.417  ; LCD_DRIVER:lcd_driver_0|db[1]                                                                                  ; lcd_driver_0_io_io_db[1]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.842     ; 6.741      ;
; 7.436  ; LCD_DRIVER:lcd_driver_0|db[0]                                                                                  ; lcd_driver_0_io_io_db[0]                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -2.842     ; 6.722      ;
; 7.668  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 12.383     ;
; 7.681  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 12.384     ;
; 7.700  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 12.351     ;
; 7.703  ; LCD_DRIVER:lcd_driver_0|rs                                                                                     ; lcd_driver_0_io_io_rs                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -2.851     ; 6.446      ;
; 7.937  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 12.114     ;
; 7.979  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 12.086     ;
; 8.061  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 12.004     ;
; 8.180  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 11.871     ;
; 8.182  ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[7]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 11.858     ;
; 8.257  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 11.794     ;
; 8.301  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 11.750     ;
; 8.364  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 11.666     ;
; 8.437  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 11.628     ;
; 8.481  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 11.584     ;
; 8.527  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 11.538     ;
; 8.580  ; LCD_DRIVER:lcd_driver_0|en_sig_d                                                                               ; lcd_driver_0_io_io_en                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -2.843     ; 5.577      ;
; 8.613  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 11.438     ;
; 8.662  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 11.368     ;
; 8.691  ; LCD_DRIVER:lcd_driver_0|index_char[3]                                                                          ; LCD_DRIVER:lcd_driver_0|db[5]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 11.358     ;
; 8.737  ; LCD_DRIVER:lcd_driver_0|index_char[2]                                                                          ; LCD_DRIVER:lcd_driver_0|db[5]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 11.312     ;
; 8.750  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 11.280     ;
; 8.820  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 11.210     ;
; 8.866  ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 11.174     ;
; 8.941  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[1]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 11.125     ;
; 8.955  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 11.075     ;
; 9.072  ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.974     ;
; 9.101  ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.945     ;
; 9.116  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.930     ;
; 9.120  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 10.910     ;
; 9.145  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.901     ;
; 9.164  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 10.866     ;
; 9.210  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 10.820     ;
; 9.228  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[6]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.812     ;
; 9.277  ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 10.770     ;
; 9.283  ; LCD_DRIVER:lcd_driver_0|index_char[1]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.757     ;
; 9.321  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 10.726     ;
; 9.377  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.669     ;
; 9.406  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.640     ;
; 9.415  ; LCD_DRIVER:lcd_driver_0|index_char[1]                                                                          ; LCD_DRIVER:lcd_driver_0|db[7]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.625     ;
; 9.473  ; LCD_DRIVER:lcd_driver_0|index_char[2]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.567     ;
; 9.497  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 10.555     ;
; 9.582  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 10.465     ;
; 9.598  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET      ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 10.444     ;
; 9.630  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[1]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.009     ; 10.401     ;
; 9.667  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 10.363     ;
; 9.696  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 10.334     ;
; 9.734  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 10.318     ;
; 9.775  ; LCD_DRIVER:lcd_driver_0|index_char[2]                                                                          ; LCD_DRIVER:lcd_driver_0|db[0]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.265     ;
; 9.855  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT      ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 10.192     ;
; 9.884  ; LCD_DRIVER:lcd_driver_0|index_char[3]                                                                          ; LCD_DRIVER:lcd_driver_0|db[7]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.156     ;
; 9.895  ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.145     ;
; 9.911  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[6]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.035     ; 10.094     ;
; 9.912  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[6]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.014     ; 10.114     ;
; 9.920  ; LCD_DRIVER:lcd_driver_0|index_char[3]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.120     ;
; 9.929  ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.111     ;
; 9.929  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 10.110     ;
; 9.939  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.101     ;
; 9.944  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][7]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 10.099     ;
; 9.958  ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.088     ;
; 9.963  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 10.076     ;
; 9.973  ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.067     ;
; 9.977  ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 10.075     ;
; 9.979  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][6]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 10.084     ;
; 9.979  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][1]                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.023      ; 10.084     ;
; 9.985  ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][0]                                                                   ; LCD_DRIVER:lcd_driver_0|db[0]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; -0.035     ; 10.020     ;
; 9.998  ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[6]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 10.042     ;
; 10.000 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][6]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.014      ; 10.054     ;
; 10.000 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][7]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.014      ; 10.054     ;
; 10.002 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.006      ; 10.044     ;
; 10.054 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 9.998      ;
; 10.063 ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[0]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.977      ;
; 10.096 ; LCD_DRIVER:lcd_driver_0|index_char[1]                                                                          ; LCD_DRIVER:lcd_driver_0|db[5]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 9.953      ;
; 10.098 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 9.954      ;
; 10.109 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 9.921      ;
; 10.173 ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 9.874      ;
; 10.191 ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[5]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.009      ; 9.858      ;
; 10.200 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.840      ;
; 10.203 ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.837      ;
; 10.203 ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.837      ;
; 10.217 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 9.830      ;
; 10.221 ; LCD_DRIVER:lcd_driver_0|index_char[3]                                                                          ; LCD_DRIVER:lcd_driver_0|db[0]                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.819      ;
; 10.226 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[3]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.009     ; 9.805      ;
; 10.234 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.806      ;
; 10.243 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][1]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.013      ; 9.810      ;
; 10.247 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.793      ;
; 10.247 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 9.793      ;
; 10.251 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][6]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 9.806      ;
; 10.251 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][7]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 9.806      ;
; 10.251 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][4]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 9.806      ;
; 10.251 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][3]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 9.806      ;
; 10.251 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][2]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 9.806      ;
; 10.251 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][5]                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.017      ; 9.806      ;
+--------+----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                          ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                    ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                              ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                   ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                   ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                                        ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                           ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                            ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                                                                                           ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                        ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                        ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                               ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                               ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                           ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                    ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                            ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                                                      ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                                 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                           ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                          ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                    ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|init_done[0]                                                                                                                                                                                                                                                                                                        ; LCD_DRIVER:lcd_driver_0|init_done[0]                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|currentState.INPUT_SET                                                                                                                                                                                                                                                                                              ; LCD_DRIVER:lcd_driver_0|currentState.INPUT_SET                                                                                                                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|datavalid                                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|datavalid                                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|init                                                                                                                                                                                                                                                                                                                ; LCD_DRIVER:lcd_driver_0|init                                                                                                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|currentState.DDRAM_AD_SET                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|currentState.DDRAM_AD_SET                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|currentState.DATA_WRITE                                                                                                                                                                                                                                                                                             ; LCD_DRIVER:lcd_driver_0|currentState.DATA_WRITE                                                                                                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|currentState.CURSOR_RETURN                                                                                                                                                                                                                                                                                          ; LCD_DRIVER:lcd_driver_0|currentState.CURSOR_RETURN                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|currentState.SCREEN_CLEAR                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|currentState.SCREEN_CLEAR                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; LCD_DRIVER:lcd_driver_0|currentState.FUNCTION_SET                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|currentState.FUNCTION_SET                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                          ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.038      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][88]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.039      ;
; 0.734 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                          ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                          ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                                                                                     ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                                                              ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.040      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.081 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.130      ; 5.003      ;
; 15.093 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 4.989      ;
; 15.093 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 4.989      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.103 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.976      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.230 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 4.838      ;
; 15.255 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.828      ;
; 15.255 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.828      ;
; 15.255 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.828      ;
; 15.255 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.828      ;
; 15.288 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.795      ;
; 15.288 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.795      ;
; 15.288 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.795      ;
; 15.288 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.795      ;
; 15.288 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.795      ;
; 15.288 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.795      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.292 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 4.778      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.295 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.060      ; 4.805      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.048      ; 4.555      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 4.547      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.550      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.550      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.550      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.550      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 4.533      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 4.533      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 4.533      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 4.546      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.044      ; 4.551      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 4.541      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 4.541      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 4.541      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 4.539      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 4.544      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 4.539      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 4.539      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 4.540      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 4.534      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.043      ; 4.550      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 4.534      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 4.545      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 4.538      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 4.538      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 4.538      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 4.538      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 4.527      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 4.527      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 4.527      ;
; 15.533 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 4.527      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.334 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 1.640      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.025      ; 4.333      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.025      ; 4.333      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 4.335      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 4.335      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.060      ; 4.368      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 4.349      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.060      ; 4.368      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 4.349      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 4.349      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]             ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 4.349      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.025      ; 4.333      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.025      ; 4.333      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 4.349      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 4.346      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[10][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 4.364      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[11][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 4.363      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[9][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 4.363      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[8][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[2][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 4.342      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[0][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[1][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 4.342      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[3][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 4.342      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[6][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 4.357      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[5][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 4.363      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[7][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 4.366      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[14][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 4.345      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[13][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[12][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[15][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 4.345      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 4.364      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.045      ; 4.353      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 4.355      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[24][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 4.364      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[18][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 4.352      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 4.352      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[26][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[30][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[31][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 4.336      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[19][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 4.335      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[23][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.029      ; 4.337      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[27][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 4.336      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[17][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 4.358      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 4.358      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[29][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[11][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 4.363      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[10][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 4.364      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[8][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 4.364      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[9][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 4.363      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 4.366      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[6][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 4.366      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[5][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 4.366      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[7][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 4.366      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[1][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 4.358      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[0][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[3][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[2][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 4.342      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[13][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[12][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[14][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[15][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 4.367      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[17][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 4.358      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 4.358      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[29][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[24][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 4.355      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 4.355      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.045      ; 4.353      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.045      ; 4.353      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[23][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 4.335      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[19][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 4.335      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[27][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 4.336      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[31][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 4.336      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[30][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[26][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.026      ; 4.334      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 4.347      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[18][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 4.347      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 4.347      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[30][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.021      ; 4.329      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 4.355      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[29][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[31][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 4.336      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[26][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 4.362      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[27][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.028      ; 4.336      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 4.350      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[24][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 4.355      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 4.348      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.045      ; 4.353      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[23][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.027      ; 4.335      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 4.352      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[18][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 4.352      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.045      ; 4.353      ;
; 4.002 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[17][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 4.358      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg7                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_datain_reg7                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg1                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg2                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg3                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg4                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a0~portb_address_reg5                                                                                                                   ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a1~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a1~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a2~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a2~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a3~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a3~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a4~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a4~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a5~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a5~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a6~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a6~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a7~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ram_block1a7~porta_memory_reg0                                                                                                                    ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                        ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.223 ; 100.000      ; 2.777          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+---------------------------+------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+------------+--------+--------+------------+-----------------+
; lcd_driver_0_io_io_db[*]  ; clk_clk    ; 10.164 ; 10.164 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[0] ; clk_clk    ; 9.564  ; 9.564  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[1] ; clk_clk    ; 9.583  ; 9.583  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[2] ; clk_clk    ; 9.585  ; 9.585  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[3] ; clk_clk    ; 10.035 ; 10.035 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[4] ; clk_clk    ; 10.157 ; 10.157 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[5] ; clk_clk    ; 9.826  ; 9.826  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[6] ; clk_clk    ; 9.982  ; 9.982  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[7] ; clk_clk    ; 10.164 ; 10.164 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_en     ; clk_clk    ; 8.420  ; 8.420  ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_rs     ; clk_clk    ; 9.297  ; 9.297  ; Rise       ; clk_clk         ;
+---------------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+---------------------------+------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+------------+--------+--------+------------+-----------------+
; lcd_driver_0_io_io_db[*]  ; clk_clk    ; 9.564  ; 9.564  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[0] ; clk_clk    ; 9.564  ; 9.564  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[1] ; clk_clk    ; 9.583  ; 9.583  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[2] ; clk_clk    ; 9.585  ; 9.585  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[3] ; clk_clk    ; 10.035 ; 10.035 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[4] ; clk_clk    ; 10.157 ; 10.157 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[5] ; clk_clk    ; 9.826  ; 9.826  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[6] ; clk_clk    ; 9.982  ; 9.982  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[7] ; clk_clk    ; 10.164 ; 10.164 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_en     ; clk_clk    ; 8.420  ; 8.420  ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_rs     ; clk_clk    ; 9.297  ; 9.297  ; Rise       ; clk_clk         ;
+---------------------------+------------+--------+--------+------------+-----------------+


+----------------------------------+
; Fast Model Setup Summary         ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 12.529 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Hold Summary         ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.215 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------+
; Fast Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; clk_clk ; 17.853 ; 0.000         ;
+---------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; clk_clk ; 0.583 ; 0.000         ;
+---------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_clk'                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.529 ; LCD_DRIVER:lcd_driver_0|db[7]                                                                                  ; lcd_driver_0_io_io_db[7]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.499     ; 2.972      ;
; 12.587 ; LCD_DRIVER:lcd_driver_0|db[4]                                                                                  ; lcd_driver_0_io_io_db[4]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.507     ; 2.906      ;
; 12.660 ; LCD_DRIVER:lcd_driver_0|db[3]                                                                                  ; lcd_driver_0_io_io_db[3]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.507     ; 2.833      ;
; 12.674 ; LCD_DRIVER:lcd_driver_0|db[6]                                                                                  ; lcd_driver_0_io_io_db[6]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.499     ; 2.827      ;
; 12.682 ; LCD_DRIVER:lcd_driver_0|db[5]                                                                                  ; lcd_driver_0_io_io_db[5]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.507     ; 2.811      ;
; 12.811 ; LCD_DRIVER:lcd_driver_0|db[1]                                                                                  ; lcd_driver_0_io_io_db[1]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.499     ; 2.690      ;
; 12.814 ; LCD_DRIVER:lcd_driver_0|db[2]                                                                                  ; lcd_driver_0_io_io_db[2]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.498     ; 2.688      ;
; 12.820 ; LCD_DRIVER:lcd_driver_0|db[0]                                                                                  ; lcd_driver_0_io_io_db[0]                                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -1.499     ; 2.681      ;
; 12.899 ; LCD_DRIVER:lcd_driver_0|rs                                                                                     ; lcd_driver_0_io_io_rs                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; -1.507     ; 2.594      ;
; 13.187 ; LCD_DRIVER:lcd_driver_0|en_sig_d                                                                               ; lcd_driver_0_io_io_en                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; -1.499     ; 2.314      ;
; 16.128 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.923      ;
; 16.202 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.838      ;
; 16.217 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.823      ;
; 16.292 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.759      ;
; 16.306 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.745      ;
; 16.313 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.708      ;
; 16.322 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.718      ;
; 16.359 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.681      ;
; 16.390 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.650      ;
; 16.390 ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[7]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 3.642      ;
; 16.428 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.612      ;
; 16.441 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.610      ;
; 16.463 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.588      ;
; 16.464 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.557      ;
; 16.477 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.544      ;
; 16.479 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.019      ; 3.572      ;
; 16.487 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]               ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.553      ;
; 16.547 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[4]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.474      ;
; 16.575 ; LCD_DRIVER:lcd_driver_0|index_char[0]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 3.456      ;
; 16.575 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.446      ;
; 16.604 ; LCD_DRIVER:lcd_driver_0|index_char[3]                                                                          ; LCD_DRIVER:lcd_driver_0|db[5]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.436      ;
; 16.608 ; LCD_DRIVER:lcd_driver_0|index_char[2]                                                                          ; LCD_DRIVER:lcd_driver_0|db[5]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.432      ;
; 16.626 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.395      ;
; 16.656 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[6]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 3.376      ;
; 16.664 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[2]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.357      ;
; 16.669 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|avmm_readdata[1]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 3.383      ;
; 16.687 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.334      ;
; 16.691 ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 3.344      ;
; 16.696 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 3.339      ;
; 16.708 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 3.334      ;
; 16.719 ; LCD_DRIVER:lcd_driver_0|index_char[1]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 3.312      ;
; 16.721 ; LCD_DRIVER:lcd_driver_0|index_char[1]                                                                          ; LCD_DRIVER:lcd_driver_0|db[7]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 3.311      ;
; 16.729 ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.307      ;
; 16.734 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.302      ;
; 16.738 ; altera_merlin_slave_translator:lcd_driver_0_avalon_slave_translator|read_latency_shift_reg[0]                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 3.297      ;
; 16.742 ; LCD_DRIVER:lcd_driver_0|index_char[2]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 3.289      ;
; 16.743 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 3.292      ;
; 16.756 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.001      ; 3.277      ;
; 16.760 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[3]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.261      ;
; 16.770 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 3.265      ;
; 16.775 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.011     ; 3.246      ;
; 16.781 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][6]                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 3.272      ;
; 16.781 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][1]                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.021      ; 3.272      ;
; 16.805 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][6]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 3.238      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][6]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.011      ; 3.238      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][4]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][3]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][2]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][5]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][1]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.805 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][0]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.012      ; 3.239      ;
; 16.808 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.228      ;
; 16.817 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.003      ; 3.218      ;
; 16.820 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[1]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.010     ; 3.202      ;
; 16.828 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[0]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 3.214      ;
; 16.831 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][1]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 3.211      ;
; 16.838 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET      ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.002      ; 3.196      ;
; 16.841 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[6]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; -0.030     ; 3.161      ;
; 16.863 ; LCD_DRIVER:lcd_driver_0|index_char[3]                                                                          ; LCD_DRIVER:lcd_driver_0|db[2]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.001     ; 3.168      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][6]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][4]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][3]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][2]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][5]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][1]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.864 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][0]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.008      ; 3.176      ;
; 16.865 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[7]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 3.177      ;
; 16.877 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                              ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[1][7]                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 3.175      ;
; 16.890 ; LCD_DRIVER:lcd_driver_0|index_char[2]                                                                          ; LCD_DRIVER:lcd_driver_0|db[0]                                                                     ; clk_clk      ; clk_clk     ; 20.000       ; 0.000      ; 3.142      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][6]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][7]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][4]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][3]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][2]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][5]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][1]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.892 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]            ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][0]                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.004      ; 3.144      ;
; 16.893 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.072      ;
; 16.893 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.072      ;
; 16.893 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.072      ;
; 16.893 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.072      ;
; 16.893 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT      ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.007      ; 3.146      ;
; 16.894 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.071      ;
; 16.894 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.071      ;
; 16.894 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.071      ;
; 16.894 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]  ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 3.071      ;
; 16.896 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                       ; LCD_DRIVER:lcd_driver_0|avmm_readdata[5]                                                          ; clk_clk      ; clk_clk     ; 20.000       ; 0.010      ; 3.146      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                          ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                    ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                              ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                   ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                   ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                                        ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                           ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                            ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                                                                                           ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                        ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                        ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                               ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                               ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                           ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                          ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                    ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                            ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                                                                                       ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                                                      ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                                                                                                  ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                                 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                           ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                          ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[1]                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                                         ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                               ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                    ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|init_done[0]                                                                                                                                                                                                                                                                                                        ; LCD_DRIVER:lcd_driver_0|init_done[0]                                                                                                                                                                                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|currentState.INPUT_SET                                                                                                                                                                                                                                                                                              ; LCD_DRIVER:lcd_driver_0|currentState.INPUT_SET                                                                                                                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|datavalid                                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|datavalid                                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|init                                                                                                                                                                                                                                                                                                                ; LCD_DRIVER:lcd_driver_0|init                                                                                                                                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|currentState.DDRAM_AD_SET                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|currentState.DDRAM_AD_SET                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|currentState.DATA_WRITE                                                                                                                                                                                                                                                                                             ; LCD_DRIVER:lcd_driver_0|currentState.DATA_WRITE                                                                                                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|currentState.CURSOR_RETURN                                                                                                                                                                                                                                                                                          ; LCD_DRIVER:lcd_driver_0|currentState.CURSOR_RETURN                                                                                                                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|currentState.SCREEN_CLEAR                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|currentState.SCREEN_CLEAR                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_DRIVER:lcd_driver_0|currentState.FUNCTION_SET                                                                                                                                                                                                                                                                                           ; LCD_DRIVER:lcd_driver_0|currentState.FUNCTION_SET                                                                                                                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                          ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                                          ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; lcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                                                                                     ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|regoutff ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|regoutff ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]                                                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.388      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.853 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 20.000       ; 0.085      ; 2.231      ;
; 17.981 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.036      ; 2.087      ;
; 17.981 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.036      ; 2.087      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[17]                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 17.985 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9]                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.034      ; 2.081      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.034 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; 0.025      ; 2.023      ;
; 18.045 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 2.024      ;
; 18.045 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 2.024      ;
; 18.045 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 2.024      ;
; 18.045 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 2.024      ;
; 18.065 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 2.007      ;
; 18.065 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 2.007      ;
; 18.065 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 2.007      ;
; 18.065 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 2.007      ;
; 18.065 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 2.007      ;
; 18.065 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; 0.040      ; 2.007      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.066 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.030      ; 1.996      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.069 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.052      ; 2.015      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; clk_clk      ; clk_clk     ; 20.000       ; 0.042      ; 1.951      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.037      ; 1.946      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.947      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.947      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.947      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.947      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 1.929      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 1.929      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.020      ; 1.929      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.033      ; 1.942      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.039      ; 1.948      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.938      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.938      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.029      ; 1.938      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 1.936      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; 0.031      ; 1.940      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 1.936      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.027      ; 1.936      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.028      ; 1.937      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.931      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; clk_clk      ; clk_clk     ; 20.000       ; 0.038      ; 1.947      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                               ; clk_clk      ; clk_clk     ; 20.000       ; 0.022      ; 1.931      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; 0.032      ; 1.941      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 1.935      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 1.935      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 1.935      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.026      ; 1.935      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 1.927      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 1.927      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 1.927      ;
; 18.123 ; lcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; 0.018      ; 1.927      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.583 ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; lcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; clk_clk      ; clk_clk     ; 0.000        ; 0.000      ; 0.735      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.025      ; 1.850      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.025      ; 1.850      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.875      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 1.860      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.052      ; 1.877      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][9]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 1.860      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]               ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 1.860      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_merlin_slave_agent:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]             ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 1.860      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; altera_avalon_sc_fifo:lcd_driver_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 1.860      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.875      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.856      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 1.875      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[10][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[11][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[9][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[8][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.876      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[2][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 1.855      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[0][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 1.848      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[1][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 1.855      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[3][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 1.855      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[6][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 1.865      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[5][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.045      ; 1.870      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 1.876      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[7][6]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 1.872      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[14][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.856      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[13][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.874      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[12][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.874      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[15][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.856      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 1.872      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.862      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.863      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[24][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 1.872      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[18][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[26][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[30][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[31][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[19][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[23][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.024      ; 1.849      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[27][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[17][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.866      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.866      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[29][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[11][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[10][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[8][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[9][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 1.871      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[4][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.048      ; 1.873      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[6][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.048      ; 1.873      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[5][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 1.872      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[7][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.047      ; 1.872      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[1][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.042      ; 1.867      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[0][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 1.848      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[3][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.023      ; 1.848      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[2][7]                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 1.855      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[13][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.874      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[12][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.874      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[14][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.874      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[15][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 1.874      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[17][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.866      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.866      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[29][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[24][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.863      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.863      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.862      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.862      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[23][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[19][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[27][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[31][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[30][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[26][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.856      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[18][7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 1.856      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; lcd_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[30][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.017      ; 1.842      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[28][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.863      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[29][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[31][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[26][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 1.869      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[27][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[25][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.034      ; 1.859      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[24][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 1.863      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[21][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.033      ; 1.858      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[20][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.862      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[23][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.022      ; 1.847      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[22][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[18][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 1.861      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[16][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 1.862      ;
; 1.673 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                      ; LCD_DRIVER:lcd_driver_0|LCD_text_bank[17][4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 1.866      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_address_reg9 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a100~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_datain_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a12~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a14~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a14~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a15~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6v14:auto_generated|altsyncram_ejq1:altsyncram1|ram_block2a15~portb_memory_reg0   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+---------------------------+------------+-------+-------+------------+-----------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------+------------+-------+-------+------------+-----------------+
; lcd_driver_0_io_io_db[*]  ; clk_clk    ; 4.471 ; 4.471 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[0] ; clk_clk    ; 4.180 ; 4.180 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[1] ; clk_clk    ; 4.189 ; 4.189 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[2] ; clk_clk    ; 4.186 ; 4.186 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[3] ; clk_clk    ; 4.340 ; 4.340 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[4] ; clk_clk    ; 4.413 ; 4.413 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[5] ; clk_clk    ; 4.318 ; 4.318 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[6] ; clk_clk    ; 4.326 ; 4.326 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[7] ; clk_clk    ; 4.471 ; 4.471 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_en     ; clk_clk    ; 3.813 ; 3.813 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_rs     ; clk_clk    ; 4.101 ; 4.101 ; Rise       ; clk_clk         ;
+---------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+---------------------------+------------+-------+-------+------------+-----------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------+------------+-------+-------+------------+-----------------+
; lcd_driver_0_io_io_db[*]  ; clk_clk    ; 4.180 ; 4.180 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[0] ; clk_clk    ; 4.180 ; 4.180 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[1] ; clk_clk    ; 4.189 ; 4.189 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[2] ; clk_clk    ; 4.186 ; 4.186 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[3] ; clk_clk    ; 4.340 ; 4.340 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[4] ; clk_clk    ; 4.413 ; 4.413 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[5] ; clk_clk    ; 4.318 ; 4.318 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[6] ; clk_clk    ; 4.326 ; 4.326 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[7] ; clk_clk    ; 4.471 ; 4.471 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_en     ; clk_clk    ; 3.813 ; 3.813 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_rs     ; clk_clk    ; 4.101 ; 4.101 ; Rise       ; clk_clk         ;
+---------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 6.836 ; 0.215 ; 15.081   ; 0.583   ; 6.933               ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 97.223              ;
;  clk_clk             ; 6.836 ; 0.215 ; 15.081   ; 0.583   ; 6.933               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk_clk             ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+---------------------------+------------+--------+--------+------------+-----------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------------+------------+--------+--------+------------+-----------------+
; lcd_driver_0_io_io_db[*]  ; clk_clk    ; 10.164 ; 10.164 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[0] ; clk_clk    ; 9.564  ; 9.564  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[1] ; clk_clk    ; 9.583  ; 9.583  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[2] ; clk_clk    ; 9.585  ; 9.585  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[3] ; clk_clk    ; 10.035 ; 10.035 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[4] ; clk_clk    ; 10.157 ; 10.157 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[5] ; clk_clk    ; 9.826  ; 9.826  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[6] ; clk_clk    ; 9.982  ; 9.982  ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[7] ; clk_clk    ; 10.164 ; 10.164 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_en     ; clk_clk    ; 8.420  ; 8.420  ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_rs     ; clk_clk    ; 9.297  ; 9.297  ; Rise       ; clk_clk         ;
+---------------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+---------------------------+------------+-------+-------+------------+-----------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------------+------------+-------+-------+------------+-----------------+
; lcd_driver_0_io_io_db[*]  ; clk_clk    ; 4.180 ; 4.180 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[0] ; clk_clk    ; 4.180 ; 4.180 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[1] ; clk_clk    ; 4.189 ; 4.189 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[2] ; clk_clk    ; 4.186 ; 4.186 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[3] ; clk_clk    ; 4.340 ; 4.340 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[4] ; clk_clk    ; 4.413 ; 4.413 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[5] ; clk_clk    ; 4.318 ; 4.318 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[6] ; clk_clk    ; 4.326 ; 4.326 ; Rise       ; clk_clk         ;
;  lcd_driver_0_io_io_db[7] ; clk_clk    ; 4.471 ; 4.471 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_en     ; clk_clk    ; 3.813 ; 3.813 ; Rise       ; clk_clk         ;
; lcd_driver_0_io_io_rs     ; clk_clk    ; 4.101 ; 4.101 ; Rise       ; clk_clk         ;
+---------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 19184    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 19184    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 607      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_clk    ; clk_clk  ; 607      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 06 21:44:28 2018
Info: Command: quartus_sta LCD_1602 -c LCD_1602
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'output_files/lcd_sdc.sdc'
Warning (332153): Family doesn't support jitter analysis.
Info (332104): Reading SDC File: 'qsys/lcd/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/lcd/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.836
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.836         0.000 clk_clk 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 clk_clk 
Info (332146): Worst-case recovery slack is 15.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.081         0.000 clk_clk 
Info (332146): Worst-case removal slack is 1.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.334         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 clk_clk 
    Info (332119):    97.223         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 12.529
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.529         0.000 clk_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_clk 
Info (332146): Worst-case recovery slack is 17.853
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.853         0.000 clk_clk 
Info (332146): Worst-case removal slack is 0.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.583         0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 580 megabytes
    Info: Processing ended: Sat Jan 06 21:44:31 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


