Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Nov 30 02:34:10 2021
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_24_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_power_synth.rpt
| Design           : implementedSystem_toplevel_wrapper
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.692        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.693        |
| Device Static (W)        | 2.999        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 96.9         |
| Junction Temperature (C) | 28.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.290 |        3 |       --- |             --- |
| CLB Logic               |     1.013 |    68763 |       --- |             --- |
|   LUT as Logic          |     0.597 |    19310 |   1728000 |            1.12 |
|   LUT as Shift Register |     0.323 |     5344 |    791040 |            0.68 |
|   Register              |     0.087 |    35989 |   3456000 |            1.04 |
|   CARRY8                |     0.006 |      459 |    216000 |            0.21 |
|   Others                |     0.000 |     1011 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      326 |   1728000 |            0.02 |
|   BUFG                  |     0.000 |        1 |       128 |            0.78 |
| Signals                 |     1.227 |    52209 |       --- |             --- |
| DSPs                    |     0.087 |       56 |     12288 |            0.46 |
| I/O                     |     0.074 |       95 |       832 |           11.42 |
| Static Power            |     2.999 |          |           |                 |
| Total                   |     5.692 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     4.289 |       3.080 |      1.209 |
| Vccint_io  |       0.850 |     0.146 |       0.004 |      0.143 |
| Vccbram    |       0.850 |     0.021 |       0.000 |      0.021 |
| Vccaux     |       1.800 |     0.882 |       0.000 |      0.882 |
| Vccaux_io  |       1.800 |     0.117 |       0.013 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.027 |       0.027 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| implementedSystem_toplevel_wrapper      |     2.693 |
|   DUT                                   |     2.603 |
|     Add101_1_impl_instance              |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add110_1_impl_instance              |     0.010 |
|       FPAddSubOp_instance               |     0.010 |
|         LZC_component                   |     0.005 |
|         fracAdder                       |     0.001 |
|     Add111_1_impl_instance              |     0.008 |
|       FPAddSubOp_instance               |     0.008 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add141_1_impl_instance              |     0.008 |
|       FPAddSubOp_instance               |     0.008 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add18_1_impl_instance               |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add30_0_impl_instance               |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add30_1_impl_instance               |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add31_1_impl_instance               |     0.008 |
|       FPAddSubOp_instance               |     0.008 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Delay100No_instance                 |     0.004 |
|     Delay101No_instance                 |     0.008 |
|     Delay102No_instance                 |    <0.001 |
|     Delay104No_instance                 |     0.007 |
|     Delay105No_instance                 |     0.008 |
|     Delay110No_instance                 |     0.003 |
|     Delay1No100_instance                |     0.001 |
|     Delay1No101_instance                |    <0.001 |
|     Delay1No10_instance                 |     0.001 |
|     Delay1No114_instance                |    <0.001 |
|     Delay1No115_instance                |    <0.001 |
|     Delay1No116_instance                |    <0.001 |
|     Delay1No117_instance                |    <0.001 |
|     Delay1No118_instance                |    <0.001 |
|     Delay1No11_instance                 |    <0.001 |
|     Delay1No12_instance                 |     0.001 |
|     Delay1No13_instance                 |     0.001 |
|     Delay1No14_instance                 |     0.001 |
|     Delay1No15_instance                 |    <0.001 |
|     Delay1No16_instance                 |    <0.001 |
|     Delay1No17_instance                 |    <0.001 |
|     Delay1No18_instance                 |     0.001 |
|     Delay1No19_instance                 |    <0.001 |
|     Delay1No1_instance                  |    <0.001 |
|     Delay1No20_instance                 |     0.001 |
|     Delay1No21_instance                 |    <0.001 |
|     Delay1No22_instance                 |     0.001 |
|     Delay1No23_instance                 |    <0.001 |
|     Delay1No24_instance                 |    <0.001 |
|     Delay1No25_instance                 |     0.001 |
|     Delay1No26_instance                 |     0.001 |
|     Delay1No27_instance                 |    <0.001 |
|     Delay1No28_instance                 |     0.001 |
|     Delay1No29_instance                 |     0.001 |
|     Delay1No2_instance                  |     0.001 |
|     Delay1No30_instance                 |     0.001 |
|     Delay1No31_instance                 |     0.001 |
|     Delay1No32_instance                 |     0.001 |
|     Delay1No33_instance                 |    <0.001 |
|     Delay1No34_instance                 |     0.001 |
|     Delay1No35_instance                 |     0.001 |
|     Delay1No36_instance                 |     0.001 |
|     Delay1No37_instance                 |     0.001 |
|     Delay1No38_instance                 |     0.001 |
|     Delay1No39_instance                 |     0.001 |
|     Delay1No3_instance                  |    <0.001 |
|     Delay1No40_instance                 |     0.001 |
|     Delay1No41_instance                 |    <0.001 |
|     Delay1No42_instance                 |     0.002 |
|     Delay1No43_instance                 |     0.001 |
|     Delay1No44_instance                 |     0.003 |
|     Delay1No45_instance                 |     0.003 |
|     Delay1No46_instance                 |     0.002 |
|     Delay1No47_instance                 |     0.005 |
|     Delay1No48_instance                 |     0.004 |
|     Delay1No49_instance                 |     0.004 |
|     Delay1No4_instance                  |     0.001 |
|     Delay1No50_instance                 |     0.002 |
|     Delay1No51_instance                 |     0.005 |
|     Delay1No52_instance                 |     0.004 |
|     Delay1No53_instance                 |     0.002 |
|     Delay1No54_instance                 |     0.003 |
|     Delay1No55_instance                 |     0.004 |
|     Delay1No56_instance                 |     0.006 |
|     Delay1No57_instance                 |     0.005 |
|     Delay1No58_instance                 |     0.004 |
|     Delay1No59_instance                 |     0.005 |
|     Delay1No5_instance                  |    <0.001 |
|     Delay1No61_instance                 |     0.004 |
|     Delay1No63_instance                 |     0.009 |
|     Delay1No64_instance                 |     0.004 |
|     Delay1No65_instance                 |     0.003 |
|     Delay1No66_instance                 |     0.002 |
|     Delay1No67_instance                 |     0.004 |
|     Delay1No68_instance                 |     0.006 |
|     Delay1No69_instance                 |     0.008 |
|     Delay1No6_instance                  |     0.001 |
|     Delay1No70_instance                 |     0.006 |
|     Delay1No71_instance                 |     0.008 |
|     Delay1No72_instance                 |     0.005 |
|     Delay1No73_instance                 |     0.007 |
|     Delay1No74_instance                 |     0.005 |
|     Delay1No75_instance                 |     0.008 |
|     Delay1No76_instance                 |     0.005 |
|     Delay1No77_instance                 |     0.008 |
|     Delay1No78_instance                 |     0.005 |
|     Delay1No79_instance                 |     0.008 |
|     Delay1No7_instance                  |    <0.001 |
|     Delay1No80_instance                 |     0.006 |
|     Delay1No81_instance                 |     0.008 |
|     Delay1No82_instance                 |     0.005 |
|     Delay1No83_instance                 |     0.007 |
|     Delay1No84_instance                 |     0.001 |
|     Delay1No85_instance                 |    <0.001 |
|     Delay1No86_instance                 |     0.001 |
|     Delay1No87_instance                 |     0.001 |
|     Delay1No88_instance                 |     0.001 |
|     Delay1No89_instance                 |     0.001 |
|     Delay1No8_instance                  |     0.001 |
|     Delay1No90_instance                 |     0.001 |
|     Delay1No91_instance                 |    <0.001 |
|     Delay1No92_instance                 |     0.006 |
|     Delay1No93_instance                 |     0.008 |
|     Delay1No94_instance                 |     0.006 |
|     Delay1No95_instance                 |     0.009 |
|     Delay1No96_instance                 |    <0.001 |
|     Delay1No97_instance                 |     0.003 |
|     Delay1No98_instance                 |    <0.001 |
|     Delay1No99_instance                 |     0.001 |
|     Delay1No9_instance                  |    <0.001 |
|     Delay1No_instance                   |     0.001 |
|     Delay21No2_instance                 |     0.001 |
|     Delay21No3_instance                 |     0.002 |
|     Delay21No_instance                  |    <0.001 |
|     Delay26No_instance                  |     0.002 |
|     Delay27No_instance                  |     0.004 |
|     Delay28No_instance                  |     0.002 |
|     Delay2No3_instance                  |     0.001 |
|     Delay49No1_instance                 |     0.004 |
|     Delay55No_instance                  |     0.007 |
|     Delay5No11_instance                 |     0.002 |
|     Delay5No12_instance                 |     0.002 |
|     Delay5No3_instance                  |     0.002 |
|     Delay5No4_instance                  |     0.002 |
|     Delay5No_instance                   |     0.002 |
|     Delay66No_instance                  |     0.004 |
|     Delay67No2_instance                 |     0.006 |
|     Delay69No_instance                  |     0.004 |
|     Delay6No_instance                   |     0.002 |
|     Delay73No1_instance                 |     0.004 |
|     Delay75No_instance                  |     0.004 |
|     Delay76No_instance                  |     0.004 |
|     Delay77No1_instance                 |     0.004 |
|     Delay77No2_instance                 |     0.006 |
|     Delay77No3_instance                 |     0.008 |
|     Delay77No_instance                  |     0.002 |
|     Delay78No_instance                  |     0.002 |
|     Delay81No2_instance                 |     0.006 |
|     Delay81No_instance                  |     0.004 |
|     Delay82No1_instance                 |     0.008 |
|     Delay82No_instance                  |     0.002 |
|     Delay83No1_instance                 |     0.004 |
|     Delay83No4_instance                 |     0.004 |
|     Delay83No_instance                  |     0.004 |
|     Delay85No1_instance                 |     0.006 |
|     Delay85No2_instance                 |     0.004 |
|     Delay85No_instance                  |     0.006 |
|     Delay88No1_instance                 |     0.002 |
|     Delay88No2_instance                 |     0.006 |
|     Delay88No_instance                  |     0.004 |
|     Delay90No1_instance                 |     0.004 |
|     Delay90No_instance                  |     0.004 |
|     Delay93No_instance                  |     0.003 |
|     Delay94No_instance                  |     0.003 |
|     Delay95No1_instance                 |     0.008 |
|     Delay95No2_instance                 |     0.004 |
|     Delay97No1_instance                 |     0.001 |
|     Delay97No_instance                  |     0.003 |
|     Delay98No1_instance                 |     0.004 |
|     Delay98No_instance                  |     0.004 |
|     Delay99No_instance                  |     0.005 |
|     Divide_0_impl_instance              |     0.136 |
|       SelFunctionTable1                 |    <0.001 |
|       SelFunctionTable2                 |    <0.001 |
|       SelFunctionTable3                 |     0.001 |
|       SelFunctionTable4                 |    <0.001 |
|       SelFunctionTable5                 |    <0.001 |
|       SelFunctionTable6                 |     0.001 |
|       SelFunctionTable7                 |     0.001 |
|       SelFunctionTable8                 |     0.001 |
|     MUX_Add101_1_impl_1_instance        |     0.009 |
|     MUX_Add110_1_impl_1_LUT_instance    |     0.002 |
|       instLUT                           |     0.002 |
|     MUX_Add110_1_impl_1_instance        |     0.009 |
|     MUX_Add111_1_impl_1_instance        |     0.008 |
|     MUX_Add141_1_impl_1_instance        |     0.008 |
|     MUX_Add18_1_impl_0_instance         |     0.008 |
|     MUX_Add18_1_impl_1_instance         |     0.010 |
|     MUX_Add30_0_impl_0_instance         |     0.008 |
|     MUX_Add30_0_impl_1_instance         |     0.008 |
|     MUX_Add30_1_impl_0_instance         |     0.008 |
|     MUX_Add30_1_impl_1_instance         |     0.007 |
|     MUX_Add31_1_impl_0_LUT_instance     |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Add31_1_impl_1_LUT_instance     |     0.001 |
|       instLUT                           |     0.001 |
|     MUX_Add31_1_impl_1_instance         |     0.005 |
|     MUX_Divide_0_impl_1_instance        |     0.001 |
|     MUX_Product108_0_impl_0_instance    |     0.007 |
|     MUX_Product108_0_impl_1_instance    |     0.005 |
|     MUX_Product108_1_impl_0_instance    |     0.007 |
|     MUX_Product108_1_impl_1_instance    |     0.004 |
|     MUX_Product109_0_impl_0_instance    |     0.005 |
|     MUX_Product109_0_impl_1_instance    |     0.003 |
|     MUX_Product109_1_impl_0_instance    |     0.005 |
|     MUX_Product10_1_impl_0_LUT_instance |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Product10_1_impl_1_LUT_instance |     0.002 |
|       instLUT                           |     0.002 |
|     MUX_Product10_1_impl_1_instance     |     0.002 |
|     MUX_Product110_0_impl_0_instance    |     0.007 |
|     MUX_Product110_0_impl_1_instance    |     0.005 |
|     MUX_Product110_1_impl_0_instance    |     0.007 |
|     MUX_Product111_0_impl_0_instance    |     0.006 |
|     MUX_Product111_0_impl_1_instance    |     0.004 |
|     MUX_Product111_1_impl_0_instance    |     0.006 |
|     MUX_Product151_1_impl_1_instance    |     0.004 |
|     MUX_Product181_1_impl_0_instance    |     0.007 |
|     MUX_Product181_1_impl_1_instance    |     0.002 |
|     MUX_Product210_0_impl_0_instance    |     0.005 |
|     MUX_Product210_0_impl_1_instance    |     0.003 |
|     MUX_Product210_1_impl_0_instance    |     0.007 |
|     MUX_Product210_1_impl_1_instance    |     0.005 |
|     MUX_Product30_1_impl_1_LUT_instance |     0.002 |
|       instLUT                           |     0.002 |
|     MUX_Product30_1_impl_1_instance     |     0.002 |
|     MUX_Product310_0_impl_0_instance    |     0.007 |
|     MUX_Product310_0_impl_1_instance    |     0.003 |
|     MUX_Product310_1_impl_0_instance    |     0.008 |
|     MUX_Product310_1_impl_1_instance    |     0.003 |
|     MUX_Product410_0_impl_0_instance    |     0.005 |
|     MUX_Product410_0_impl_1_instance    |     0.005 |
|     MUX_Product410_1_impl_0_instance    |     0.006 |
|     MUX_Product410_1_impl_1_instance    |     0.004 |
|     MUX_Product510_0_impl_0_instance    |     0.007 |
|     MUX_Product510_1_impl_0_instance    |     0.006 |
|     MUX_Product510_1_impl_1_instance    |     0.004 |
|     MUX_Product610_0_impl_0_instance    |     0.006 |
|     MUX_Product610_0_impl_1_instance    |     0.003 |
|     MUX_Product610_1_impl_0_instance    |     0.007 |
|     MUX_Product610_1_impl_1_instance    |     0.005 |
|     MUX_Product61_1_impl_1_instance     |     0.004 |
|     MUX_Product710_0_impl_0_instance    |     0.006 |
|     MUX_Product710_0_impl_1_instance    |     0.002 |
|     MUX_Product710_1_impl_1_instance    |     0.005 |
|     MUX_Product810_1_impl_0_instance    |     0.007 |
|     MUX_Product810_1_impl_1_instance    |     0.004 |
|     MUX_Product87_1_impl_0_LUT_instance |     0.004 |
|       instLUT                           |     0.004 |
|     MUX_Product87_1_impl_1_LUT_instance |     0.003 |
|       instLUT                           |     0.003 |
|     MUX_Product87_1_impl_1_instance     |     0.002 |
|     MUX_Product910_1_impl_1_instance    |     0.004 |
|     MUX_Subtract12_0_impl_1_instance    |     0.009 |
|     MUX_Subtract12_1_impl_0_instance    |     0.008 |
|     MUX_Subtract12_1_impl_1_instance    |     0.007 |
|     ModCount131_instance                |     0.300 |
|     Product108_0_impl_instance          |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product108_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product109_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product109_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product10_1_impl_instance           |     0.006 |
|       SignificandMultiplication         |     0.004 |
|     Product110_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product110_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product111_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product111_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product151_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product181_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product210_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product210_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product30_1_impl_instance           |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product310_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product310_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product410_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product410_1_impl_instance          |     0.006 |
|       SignificandMultiplication         |     0.005 |
|     Product510_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product510_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product610_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product610_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product61_1_impl_instance           |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product710_0_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product710_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product810_1_impl_instance          |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product87_1_impl_instance           |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product910_1_impl_instance          |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     SharedReg100_instance               |     0.002 |
|     SharedReg101_instance               |    <0.001 |
|     SharedReg102_instance               |     0.002 |
|     SharedReg103_instance               |     0.002 |
|     SharedReg105_instance               |     0.001 |
|     SharedReg106_instance               |     0.003 |
|     SharedReg107_instance               |     0.002 |
|     SharedReg108_instance               |     0.001 |
|     SharedReg109_instance               |     0.002 |
|     SharedReg10_instance                |     0.002 |
|     SharedReg110_instance               |     0.001 |
|     SharedReg111_instance               |     0.004 |
|     SharedReg112_instance               |     0.005 |
|     SharedReg113_instance               |     0.001 |
|     SharedReg114_instance               |     0.004 |
|     SharedReg115_instance               |     0.001 |
|     SharedReg116_instance               |     0.005 |
|     SharedReg117_instance               |     0.004 |
|     SharedReg118_instance               |     0.002 |
|     SharedReg119_instance               |     0.004 |
|     SharedReg11_instance                |    <0.001 |
|     SharedReg120_instance               |    <0.001 |
|     SharedReg121_instance               |     0.001 |
|     SharedReg122_instance               |     0.004 |
|     SharedReg123_instance               |     0.003 |
|     SharedReg124_instance               |     0.004 |
|     SharedReg125_instance               |     0.004 |
|     SharedReg126_instance               |     0.003 |
|     SharedReg128_instance               |     0.003 |
|     SharedReg129_instance               |     0.002 |
|     SharedReg12_instance                |    <0.001 |
|     SharedReg130_instance               |     0.001 |
|     SharedReg131_instance               |     0.001 |
|     SharedReg132_instance               |     0.002 |
|     SharedReg133_instance               |     0.001 |
|     SharedReg135_instance               |     0.002 |
|     SharedReg136_instance               |     0.003 |
|     SharedReg137_instance               |     0.004 |
|     SharedReg138_instance               |    <0.001 |
|     SharedReg139_instance               |     0.003 |
|     SharedReg13_instance                |     0.001 |
|     SharedReg140_instance               |     0.005 |
|     SharedReg141_instance               |     0.003 |
|     SharedReg143_instance               |     0.003 |
|     SharedReg144_instance               |     0.002 |
|     SharedReg145_instance               |     0.001 |
|     SharedReg146_instance               |     0.005 |
|     SharedReg147_instance               |     0.008 |
|     SharedReg148_instance               |     0.003 |
|     SharedReg149_instance               |     0.002 |
|     SharedReg14_instance                |    <0.001 |
|     SharedReg150_instance               |     0.002 |
|     SharedReg151_instance               |     0.003 |
|     SharedReg152_instance               |     0.004 |
|     SharedReg153_instance               |     0.007 |
|     SharedReg154_instance               |     0.005 |
|     SharedReg155_instance               |     0.001 |
|     SharedReg156_instance               |     0.002 |
|     SharedReg157_instance               |     0.005 |
|     SharedReg158_instance               |     0.003 |
|     SharedReg15_instance                |    <0.001 |
|     SharedReg160_instance               |     0.003 |
|     SharedReg161_instance               |     0.002 |
|     SharedReg162_instance               |     0.003 |
|     SharedReg163_instance               |     0.002 |
|     SharedReg164_instance               |     0.007 |
|     SharedReg165_instance               |     0.005 |
|     SharedReg166_instance               |    <0.001 |
|     SharedReg168_instance               |     0.001 |
|     SharedReg169_instance               |     0.001 |
|     SharedReg16_instance                |    <0.001 |
|     SharedReg170_instance               |     0.003 |
|     SharedReg171_instance               |     0.002 |
|     SharedReg172_instance               |     0.005 |
|     SharedReg173_instance               |     0.005 |
|     SharedReg174_instance               |     0.004 |
|     SharedReg175_instance               |     0.004 |
|     SharedReg176_instance               |     0.003 |
|     SharedReg178_instance               |     0.003 |
|     SharedReg179_instance               |    <0.001 |
|     SharedReg17_instance                |    <0.001 |
|     SharedReg180_instance               |     0.002 |
|     SharedReg181_instance               |     0.002 |
|     SharedReg182_instance               |     0.002 |
|     SharedReg183_instance               |     0.001 |
|     SharedReg184_instance               |     0.004 |
|     SharedReg185_instance               |     0.002 |
|     SharedReg186_instance               |     0.002 |
|     SharedReg187_instance               |     0.002 |
|     SharedReg188_instance               |     0.003 |
|     SharedReg189_instance               |     0.004 |
|     SharedReg18_instance                |     0.002 |
|     SharedReg190_instance               |     0.005 |
|     SharedReg191_instance               |     0.005 |
|     SharedReg192_instance               |     0.001 |
|     SharedReg194_instance               |     0.001 |
|     SharedReg195_instance               |     0.002 |
|     SharedReg196_instance               |     0.003 |
|     SharedReg197_instance               |     0.001 |
|     SharedReg198_instance               |     0.004 |
|     SharedReg199_instance               |     0.004 |
|     SharedReg19_instance                |    <0.001 |
|     SharedReg1_instance                 |    <0.001 |
|     SharedReg200_instance               |     0.002 |
|     SharedReg201_instance               |     0.003 |
|     SharedReg203_instance               |     0.001 |
|     SharedReg204_instance               |     0.001 |
|     SharedReg205_instance               |     0.002 |
|     SharedReg206_instance               |     0.002 |
|     SharedReg207_instance               |     0.001 |
|     SharedReg208_instance               |     0.005 |
|     SharedReg209_instance               |     0.004 |
|     SharedReg20_instance                |    <0.001 |
|     SharedReg210_instance               |     0.002 |
|     SharedReg211_instance               |     0.002 |
|     SharedReg212_instance               |     0.002 |
|     SharedReg213_instance               |     0.003 |
|     SharedReg214_instance               |     0.005 |
|     SharedReg215_instance               |     0.003 |
|     SharedReg216_instance               |     0.003 |
|     SharedReg218_instance               |     0.002 |
|     SharedReg219_instance               |     0.002 |
|     SharedReg21_instance                |     0.002 |
|     SharedReg220_instance               |     0.001 |
|     SharedReg221_instance               |     0.003 |
|     SharedReg222_instance               |     0.004 |
|     SharedReg223_instance               |     0.007 |
|     SharedReg224_instance               |     0.004 |
|     SharedReg225_instance               |     0.002 |
|     SharedReg226_instance               |     0.004 |
|     SharedReg228_instance               |     0.005 |
|     SharedReg229_instance               |     0.002 |
|     SharedReg22_instance                |    <0.001 |
|     SharedReg230_instance               |     0.002 |
|     SharedReg231_instance               |     0.004 |
|     SharedReg232_instance               |     0.008 |
|     SharedReg233_instance               |     0.004 |
|     SharedReg234_instance               |     0.002 |
|     SharedReg236_instance               |     0.002 |
|     SharedReg237_instance               |     0.003 |
|     SharedReg238_instance               |     0.003 |
|     SharedReg239_instance               |     0.004 |
|     SharedReg23_instance                |    <0.001 |
|     SharedReg240_instance               |     0.005 |
|     SharedReg241_instance               |     0.007 |
|     SharedReg242_instance               |     0.003 |
|     SharedReg244_instance               |     0.003 |
|     SharedReg245_instance               |     0.002 |
|     SharedReg246_instance               |     0.003 |
|     SharedReg247_instance               |     0.003 |
|     SharedReg248_instance               |     0.004 |
|     SharedReg249_instance               |     0.006 |
|     SharedReg24_instance                |    <0.001 |
|     SharedReg250_instance               |     0.002 |
|     SharedReg252_instance               |     0.004 |
|     SharedReg253_instance               |     0.002 |
|     SharedReg254_instance               |     0.003 |
|     SharedReg255_instance               |     0.001 |
|     SharedReg256_instance               |     0.004 |
|     SharedReg257_instance               |     0.006 |
|     SharedReg258_instance               |     0.003 |
|     SharedReg25_instance                |     0.002 |
|     SharedReg260_instance               |     0.005 |
|     SharedReg261_instance               |     0.003 |
|     SharedReg262_instance               |     0.005 |
|     SharedReg263_instance               |     0.005 |
|     SharedReg264_instance               |     0.005 |
|     SharedReg265_instance               |     0.004 |
|     SharedReg266_instance               |     0.003 |
|     SharedReg267_instance               |     0.002 |
|     SharedReg268_instance               |     0.002 |
|     SharedReg269_instance               |     0.001 |
|     SharedReg26_instance                |     0.001 |
|     SharedReg270_instance               |     0.004 |
|     SharedReg271_instance               |     0.004 |
|     SharedReg272_instance               |     0.004 |
|     SharedReg273_instance               |     0.002 |
|     SharedReg274_instance               |     0.005 |
|     SharedReg275_instance               |     0.008 |
|     SharedReg276_instance               |     0.003 |
|     SharedReg277_instance               |     0.004 |
|     SharedReg278_instance               |     0.001 |
|     SharedReg279_instance               |     0.002 |
|     SharedReg27_instance                |     0.002 |
|     SharedReg280_instance               |     0.002 |
|     SharedReg281_instance               |     0.003 |
|     SharedReg282_instance               |     0.001 |
|     SharedReg283_instance               |     0.005 |
|     SharedReg284_instance               |     0.004 |
|     SharedReg285_instance               |    <0.001 |
|     SharedReg286_instance               |     0.001 |
|     SharedReg287_instance               |     0.004 |
|     SharedReg288_instance               |     0.002 |
|     SharedReg289_instance               |     0.006 |
|     SharedReg28_instance                |    <0.001 |
|     SharedReg290_instance               |     0.004 |
|     SharedReg291_instance               |     0.005 |
|     SharedReg292_instance               |    <0.001 |
|     SharedReg293_instance               |     0.001 |
|     SharedReg294_instance               |     0.002 |
|     SharedReg295_instance               |     0.004 |
|     SharedReg296_instance               |     0.004 |
|     SharedReg297_instance               |     0.007 |
|     SharedReg298_instance               |    <0.001 |
|     SharedReg299_instance               |     0.004 |
|     SharedReg29_instance                |     0.001 |
|     SharedReg2_instance                 |    <0.001 |
|     SharedReg300_instance               |     0.002 |
|     SharedReg301_instance               |     0.005 |
|     SharedReg302_instance               |     0.003 |
|     SharedReg303_instance               |     0.002 |
|     SharedReg304_instance               |     0.004 |
|     SharedReg305_instance               |    <0.001 |
|     SharedReg306_instance               |    <0.001 |
|     SharedReg307_instance               |     0.003 |
|     SharedReg308_instance               |     0.004 |
|     SharedReg309_instance               |     0.005 |
|     SharedReg30_instance                |     0.001 |
|     SharedReg310_instance               |     0.005 |
|     SharedReg311_instance               |     0.004 |
|     SharedReg312_instance               |     0.005 |
|     SharedReg313_instance               |     0.003 |
|     SharedReg314_instance               |     0.004 |
|     SharedReg315_instance               |     0.001 |
|     SharedReg316_instance               |     0.002 |
|     SharedReg317_instance               |    <0.001 |
|     SharedReg318_instance               |     0.002 |
|     SharedReg319_instance               |     0.003 |
|     SharedReg31_instance                |     0.001 |
|     SharedReg320_instance               |     0.007 |
|     SharedReg321_instance               |     0.005 |
|     SharedReg322_instance               |     0.008 |
|     SharedReg323_instance               |    <0.001 |
|     SharedReg324_instance               |     0.002 |
|     SharedReg325_instance               |    <0.001 |
|     SharedReg326_instance               |     0.003 |
|     SharedReg327_instance               |     0.003 |
|     SharedReg328_instance               |     0.004 |
|     SharedReg329_instance               |     0.002 |
|     SharedReg32_instance                |    <0.001 |
|     SharedReg330_instance               |     0.005 |
|     SharedReg331_instance               |     0.004 |
|     SharedReg332_instance               |     0.005 |
|     SharedReg333_instance               |     0.004 |
|     SharedReg334_instance               |     0.005 |
|     SharedReg335_instance               |     0.003 |
|     SharedReg336_instance               |     0.003 |
|     SharedReg337_instance               |    <0.001 |
|     SharedReg338_instance               |     0.002 |
|     SharedReg339_instance               |     0.003 |
|     SharedReg33_instance                |     0.001 |
|     SharedReg340_instance               |     0.001 |
|     SharedReg341_instance               |     0.003 |
|     SharedReg342_instance               |     0.001 |
|     SharedReg343_instance               |     0.002 |
|     SharedReg344_instance               |     0.001 |
|     SharedReg345_instance               |     0.005 |
|     SharedReg346_instance               |     0.004 |
|     SharedReg347_instance               |     0.004 |
|     SharedReg348_instance               |     0.001 |
|     SharedReg349_instance               |     0.005 |
|     SharedReg34_instance                |    <0.001 |
|     SharedReg350_instance               |     0.009 |
|     SharedReg351_instance               |    <0.001 |
|     SharedReg352_instance               |     0.002 |
|     SharedReg353_instance               |     0.002 |
|     SharedReg354_instance               |     0.004 |
|     SharedReg355_instance               |     0.002 |
|     SharedReg356_instance               |     0.002 |
|     SharedReg357_instance               |     0.001 |
|     SharedReg358_instance               |     0.002 |
|     SharedReg359_instance               |     0.003 |
|     SharedReg35_instance                |     0.002 |
|     SharedReg360_instance               |     0.001 |
|     SharedReg361_instance               |     0.003 |
|     SharedReg362_instance               |     0.006 |
|     SharedReg363_instance               |     0.001 |
|     SharedReg364_instance               |     0.005 |
|     SharedReg365_instance               |     0.003 |
|     SharedReg366_instance               |    <0.001 |
|     SharedReg367_instance               |     0.002 |
|     SharedReg368_instance               |     0.003 |
|     SharedReg369_instance               |     0.001 |
|     SharedReg36_instance                |    <0.001 |
|     SharedReg370_instance               |     0.003 |
|     SharedReg371_instance               |     0.001 |
|     SharedReg372_instance               |     0.004 |
|     SharedReg373_instance               |     0.005 |
|     SharedReg374_instance               |     0.005 |
|     SharedReg375_instance               |     0.005 |
|     SharedReg376_instance               |     0.002 |
|     SharedReg377_instance               |     0.003 |
|     SharedReg378_instance               |     0.003 |
|     SharedReg379_instance               |     0.005 |
|     SharedReg37_instance                |     0.002 |
|     SharedReg380_instance               |     0.002 |
|     SharedReg381_instance               |     0.003 |
|     SharedReg382_instance               |     0.005 |
|     SharedReg383_instance               |     0.001 |
|     SharedReg384_instance               |     0.003 |
|     SharedReg385_instance               |     0.003 |
|     SharedReg386_instance               |     0.004 |
|     SharedReg387_instance               |     0.004 |
|     SharedReg388_instance               |     0.005 |
|     SharedReg389_instance               |     0.001 |
|     SharedReg38_instance                |    <0.001 |
|     SharedReg390_instance               |     0.002 |
|     SharedReg391_instance               |     0.002 |
|     SharedReg392_instance               |     0.005 |
|     SharedReg393_instance               |     0.004 |
|     SharedReg394_instance               |     0.002 |
|     SharedReg395_instance               |     0.004 |
|     SharedReg396_instance               |     0.005 |
|     SharedReg397_instance               |     0.004 |
|     SharedReg398_instance               |     0.004 |
|     SharedReg399_instance               |     0.001 |
|     SharedReg39_instance                |    <0.001 |
|     SharedReg3_instance                 |    <0.001 |
|     SharedReg400_instance               |     0.002 |
|     SharedReg401_instance               |    <0.001 |
|     SharedReg402_instance               |    <0.001 |
|     SharedReg403_instance               |     0.002 |
|     SharedReg404_instance               |     0.002 |
|     SharedReg405_instance               |     0.001 |
|     SharedReg406_instance               |     0.004 |
|     SharedReg407_instance               |     0.001 |
|     SharedReg408_instance               |     0.011 |
|     SharedReg409_instance               |     0.004 |
|     SharedReg40_instance                |    <0.001 |
|     SharedReg410_instance               |     0.002 |
|     SharedReg411_instance               |     0.004 |
|     SharedReg412_instance               |     0.004 |
|     SharedReg413_instance               |     0.005 |
|     SharedReg414_instance               |     0.005 |
|     SharedReg415_instance               |     0.003 |
|     SharedReg416_instance               |     0.001 |
|     SharedReg417_instance               |     0.002 |
|     SharedReg418_instance               |     0.002 |
|     SharedReg419_instance               |    <0.001 |
|     SharedReg41_instance                |    <0.001 |
|     SharedReg420_instance               |    <0.001 |
|     SharedReg421_instance               |    <0.001 |
|     SharedReg422_instance               |    <0.001 |
|     SharedReg423_instance               |    <0.001 |
|     SharedReg424_instance               |    <0.001 |
|     SharedReg425_instance               |    <0.001 |
|     SharedReg426_instance               |    <0.001 |
|     SharedReg427_instance               |    <0.001 |
|     SharedReg428_instance               |    <0.001 |
|     SharedReg429_instance               |    <0.001 |
|     SharedReg42_instance                |    <0.001 |
|     SharedReg430_instance               |    <0.001 |
|     SharedReg431_instance               |    <0.001 |
|     SharedReg432_instance               |    <0.001 |
|     SharedReg433_instance               |    <0.001 |
|     SharedReg434_instance               |    <0.001 |
|     SharedReg435_instance               |    <0.001 |
|     SharedReg436_instance               |    <0.001 |
|     SharedReg437_instance               |    <0.001 |
|     SharedReg438_instance               |    <0.001 |
|     SharedReg439_instance               |    <0.001 |
|     SharedReg43_instance                |     0.002 |
|     SharedReg440_instance               |    <0.001 |
|     SharedReg441_instance               |    <0.001 |
|     SharedReg442_instance               |    <0.001 |
|     SharedReg443_instance               |    <0.001 |
|     SharedReg444_instance               |    <0.001 |
|     SharedReg445_instance               |    <0.001 |
|     SharedReg446_instance               |    <0.001 |
|     SharedReg447_instance               |    <0.001 |
|     SharedReg448_instance               |    <0.001 |
|     SharedReg449_instance               |    <0.001 |
|     SharedReg44_instance                |    <0.001 |
|     SharedReg450_instance               |    <0.001 |
|     SharedReg451_instance               |    <0.001 |
|     SharedReg452_instance               |    <0.001 |
|     SharedReg453_instance               |    <0.001 |
|     SharedReg454_instance               |    <0.001 |
|     SharedReg455_instance               |    <0.001 |
|     SharedReg456_instance               |    <0.001 |
|     SharedReg457_instance               |    <0.001 |
|     SharedReg458_instance               |    <0.001 |
|     SharedReg459_instance               |    <0.001 |
|     SharedReg45_instance                |     0.002 |
|     SharedReg460_instance               |    <0.001 |
|     SharedReg461_instance               |    <0.001 |
|     SharedReg462_instance               |    <0.001 |
|     SharedReg463_instance               |    <0.001 |
|     SharedReg464_instance               |    <0.001 |
|     SharedReg465_instance               |    <0.001 |
|     SharedReg466_instance               |    <0.001 |
|     SharedReg467_instance               |    <0.001 |
|     SharedReg468_instance               |    <0.001 |
|     SharedReg46_instance                |     0.001 |
|     SharedReg47_instance                |    <0.001 |
|     SharedReg48_instance                |    <0.001 |
|     SharedReg49_instance                |     0.002 |
|     SharedReg4_instance                 |    <0.001 |
|     SharedReg50_instance                |    <0.001 |
|     SharedReg51_instance                |    <0.001 |
|     SharedReg52_instance                |    <0.001 |
|     SharedReg53_instance                |     0.001 |
|     SharedReg54_instance                |    <0.001 |
|     SharedReg55_instance                |     0.001 |
|     SharedReg56_instance                |    <0.001 |
|     SharedReg57_instance                |    <0.001 |
|     SharedReg58_instance                |     0.002 |
|     SharedReg59_instance                |     0.002 |
|     SharedReg5_instance                 |    <0.001 |
|     SharedReg60_instance                |    <0.001 |
|     SharedReg61_instance                |    <0.001 |
|     SharedReg62_instance                |    <0.001 |
|     SharedReg63_instance                |    <0.001 |
|     SharedReg64_instance                |    <0.001 |
|     SharedReg65_instance                |    <0.001 |
|     SharedReg66_instance                |     0.001 |
|     SharedReg67_instance                |     0.002 |
|     SharedReg68_instance                |     0.001 |
|     SharedReg69_instance                |    <0.001 |
|     SharedReg6_instance                 |    <0.001 |
|     SharedReg70_instance                |    <0.001 |
|     SharedReg71_instance                |    <0.001 |
|     SharedReg72_instance                |    <0.001 |
|     SharedReg73_instance                |    <0.001 |
|     SharedReg74_instance                |     0.001 |
|     SharedReg75_instance                |    <0.001 |
|     SharedReg76_instance                |    <0.001 |
|     SharedReg77_instance                |    <0.001 |
|     SharedReg78_instance                |     0.001 |
|     SharedReg79_instance                |    <0.001 |
|     SharedReg7_instance                 |    <0.001 |
|     SharedReg80_instance                |    <0.001 |
|     SharedReg81_instance                |    <0.001 |
|     SharedReg82_instance                |    <0.001 |
|     SharedReg83_instance                |    <0.001 |
|     SharedReg84_instance                |    <0.001 |
|     SharedReg85_instance                |     0.001 |
|     SharedReg86_instance                |    <0.001 |
|     SharedReg87_instance                |    <0.001 |
|     SharedReg88_instance                |    <0.001 |
|     SharedReg89_instance                |    <0.001 |
|     SharedReg8_instance                 |     0.002 |
|     SharedReg90_instance                |    <0.001 |
|     SharedReg91_instance                |    <0.001 |
|     SharedReg92_instance                |    <0.001 |
|     SharedReg93_instance                |    <0.001 |
|     SharedReg94_instance                |     0.001 |
|     SharedReg95_instance                |     0.002 |
|     SharedReg96_instance                |    <0.001 |
|     SharedReg97_instance                |     0.001 |
|     SharedReg98_instance                |    <0.001 |
|     SharedReg99_instance                |    <0.001 |
|     SharedReg9_instance                 |    <0.001 |
|     SharedReg_instance                  |     0.002 |
|     Subtract12_0_impl_instance          |     0.008 |
|       FPAddSubOp_instance               |     0.008 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract12_1_impl_instance          |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|   clk_IBUF_inst                         |    <0.001 |
|   ldiff_uu_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_uu_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_uv_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_uv_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_uw_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_uw_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_vu_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_vu_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_vv_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_vv_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_vw_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_vw_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_wu_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_wu_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_wv_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_wv_del_1_1_enable_IBUF_inst     |    <0.001 |
|   ldiff_ww_del_1_0_enable_IBUF_inst     |    <0.001 |
|   ldiff_ww_del_1_1_enable_IBUF_inst     |    <0.001 |
|   output_select_IBUF[0]_inst            |    <0.001 |
|   output_select_IBUF[1]_inst            |    <0.001 |
|   output_select_IBUF[2]_inst            |    <0.001 |
|   output_select_IBUF[3]_inst            |    <0.001 |
|   output_select_IBUF[4]_inst            |    <0.001 |
|   r_u_0_enable_IBUF_inst                |    <0.001 |
|   r_u_1_enable_IBUF_inst                |    <0.001 |
|   r_v_0_enable_IBUF_inst                |    <0.001 |
|   r_v_1_enable_IBUF_inst                |    <0.001 |
|   r_w_0_enable_IBUF_inst                |    <0.001 |
|   r_w_1_enable_IBUF_inst                |    <0.001 |
|   rst_IBUF_inst                         |    <0.001 |
|   shared_input_IBUF[0]_inst             |    <0.001 |
|   shared_input_IBUF[10]_inst            |    <0.001 |
|   shared_input_IBUF[11]_inst            |    <0.001 |
|   shared_input_IBUF[12]_inst            |    <0.001 |
|   shared_input_IBUF[13]_inst            |    <0.001 |
|   shared_input_IBUF[14]_inst            |    <0.001 |
|   shared_input_IBUF[15]_inst            |    <0.001 |
|   shared_input_IBUF[16]_inst            |    <0.001 |
|   shared_input_IBUF[17]_inst            |    <0.001 |
|   shared_input_IBUF[18]_inst            |    <0.001 |
|   shared_input_IBUF[19]_inst            |    <0.001 |
|   shared_input_IBUF[1]_inst             |    <0.001 |
|   shared_input_IBUF[20]_inst            |    <0.001 |
|   shared_input_IBUF[21]_inst            |    <0.001 |
|   shared_input_IBUF[22]_inst            |    <0.001 |
|   shared_input_IBUF[23]_inst            |    <0.001 |
|   shared_input_IBUF[24]_inst            |    <0.001 |
|   shared_input_IBUF[25]_inst            |    <0.001 |
|   shared_input_IBUF[26]_inst            |    <0.001 |
|   shared_input_IBUF[27]_inst            |    <0.001 |
|   shared_input_IBUF[28]_inst            |    <0.001 |
|   shared_input_IBUF[29]_inst            |    <0.001 |
|   shared_input_IBUF[2]_inst             |    <0.001 |
|   shared_input_IBUF[30]_inst            |    <0.001 |
|   shared_input_IBUF[31]_inst            |    <0.001 |
|   shared_input_IBUF[3]_inst             |    <0.001 |
|   shared_input_IBUF[4]_inst             |    <0.001 |
|   shared_input_IBUF[5]_inst             |    <0.001 |
|   shared_input_IBUF[6]_inst             |    <0.001 |
|   shared_input_IBUF[7]_inst             |    <0.001 |
|   shared_input_IBUF[8]_inst             |    <0.001 |
|   shared_input_IBUF[9]_inst             |    <0.001 |
+-----------------------------------------+-----------+


