module wideexpr_00095(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[0]?(ctrl[2]?(ctrl[6]?(ctrl[1]?(1'sb0)<<<(2'sb00):s4):6'sb011001):(+((s4)-(1'sb1)))<<(({5'sb00101,u7,u4,2'sb11})<<(-(5'b00011)))):(ctrl[1]?-(+(6'sb010001)):s4)))>>({1{1'sb1}});
  assign y1 = (s6)>>(((ctrl[2]?(ctrl[4]?1'sb1:s3):-(((ctrl[4]?+((ctrl[2]?s3:5'b00001)):(ctrl[5]?-(s5):3'sb011)))^~((ctrl[6]?2'sb11:s5)))))&(s0));
  assign y2 = s7;
  assign y3 = $signed(5'b01111);
  assign y4 = (ctrl[6]?u1:(((+((s1)<<<(((6'sb111010)<<<($signed(1'sb1)))^(2'sb11))))-(5'sb01010))-(-((ctrl[5]?s0:1'sb1))))<=(4'sb1110));
  assign y5 = (u4)>>>((((4'b0001)>>>(3'b001))^($unsigned(-((3'sb011)<<<(s6)))))&(((ctrl[7]?{3{(s1)<<(s4)}}:({3{4'sb0111}})==(s0)))>>>((-(s1))<=($signed({1'sb1,u5})))));
  assign y6 = {$signed(5'b10000),($signed((ctrl[4]?(ctrl[4]?3'sb100:2'b11):$unsigned(2'sb10))))>>({2{{{1'sb0,3'b010,s5},(u3)>(s6)}}})};
  assign y7 = ~|(-(4'b1111));
endmodule
