Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jun 21 21:48:23 2023
| Host         : DESKTOP-VPS9LLR running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xck26sfvc784-2LV
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5080 |     0 |          0 |    117120 |  4.34 |
|   LUT as Logic             | 4875 |     0 |          0 |    117120 |  4.16 |
|   LUT as Memory            |  205 |     0 |          0 |     57600 |  0.36 |
|     LUT as Distributed RAM |   44 |     0 |            |           |       |
|     LUT as Shift Register  |  161 |     0 |            |           |       |
| CLB Registers              | 7035 |     0 |          0 |    234240 |  3.00 |
|   Register as Flip Flop    | 7035 |     0 |          0 |    234240 |  3.00 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  122 |     0 |          0 |     14640 |  0.83 |
| F7 Muxes                   |  146 |     0 |          0 |     58560 |  0.25 |
| F8 Muxes                   |    0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 308   |          Yes |         Set |            - |
| 6625  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1201 |     0 |          0 |     14640 |  8.20 |
|   CLBL                                     |  435 |     0 |            |           |       |
|   CLBM                                     |  766 |     0 |            |           |       |
| LUT as Logic                               | 4875 |     0 |          0 |    117120 |  4.16 |
|   using O5 output only                     |  131 |       |            |           |       |
|   using O6 output only                     | 3644 |       |            |           |       |
|   using O5 and O6                          | 1100 |       |            |           |       |
| LUT as Memory                              |  205 |     0 |          0 |     57600 |  0.36 |
|   LUT as Distributed RAM                   |   44 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   40 |       |            |           |       |
|   LUT as Shift Register                    |  161 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  127 |       |            |           |       |
|     using O5 and O6                        |   34 |       |            |           |       |
| CLB Registers                              | 7035 |     0 |          0 |    234240 |  3.00 |
|   Register driven from within the CLB      | 3366 |       |            |           |       |
|   Register driven from outside the CLB     | 3669 |       |            |           |       |
|     LUT in front of the register is unused | 2650 |       |            |           |       |
|     LUT in front of the register is used   | 1019 |       |            |           |       |
| Unique Control Sets                        |  311 |       |          0 |     29280 |  1.06 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  3.5 |     0 |          0 |       144 |  2.43 |
|   RAMB36/FIFO*    |    2 |     0 |          0 |       144 |  1.39 |
|     RAMB36E2 only |    2 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |       288 |  1.04 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    9 |     0 |          0 |      1248 |  0.72 |
|   DSP48E2 only |    9 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       186 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       352 |  1.42 |
|   BUFGCE             |    4 |     0 |          0 |       112 |  3.57 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 6625 |            Register |
| LUT6       | 1860 |                 CLB |
| LUT3       | 1310 |                 CLB |
| LUT5       | 1047 |                 CLB |
| LUT4       |  876 |                 CLB |
| LUT2       |  709 |                 CLB |
| FDSE       |  308 |            Register |
| LUT1       |  173 |                 CLB |
| SRL16E     |  157 |                 CLB |
| MUXF7      |  146 |                 CLB |
| CARRY8     |  122 |                 CLB |
| RAMD32     |   74 |                 CLB |
| FDCE       |   69 |            Register |
| SRLC32E    |   38 |                 CLB |
| FDPE       |   33 |            Register |
| RAMS32     |   10 |                 CLB |
| DSP48E2    |    9 |          Arithmetic |
| BUFGCE     |    4 |               Clock |
| RAMB18E2   |    3 |            BLOCKRAM |
| RAMB36E2   |    2 |            BLOCKRAM |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_0              |    1 |
| design_1_v_tpg_0_0           |    1 |
| design_1_v_tc_0_0            |    1 |
| design_1_v_axi4s_vid_out_0_0 |    1 |
| design_1_proc_sys_reset_1_1  |    1 |
| design_1_proc_sys_reset_0_0  |    1 |
| design_1_clk_wiz_0_0         |    1 |
| design_1_axi_intc_0_0        |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| design_1_auto_cc_0           |    1 |
+------------------------------+------+


