

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Sep 24 14:28:02 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir               |     -|  0.84|      385|  3.850e+03|         -|      386|     -|        no|     -|  3 (~0%)|  734 (~0%)|  664 (~0%)|    -|
    | o VITIS_LOOP_29_1  |     -|  7.30|      384|  3.840e+03|         3|        -|   128|        no|     -|        -|          -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------+-----+--------+------------+-----+--------+---------+
| + fir                   | 3   |        |            |     |        |         |
|   mul_fu_747_p2         | -   |        | mul        | add | fabric | 0       |
|   add_ln34_fu_813_p2    | -   |        | add_ln34   | add | fabric | 0       |
|   add_ln34_1_fu_784_p2  | -   |        | add_ln34_1 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U3 | 3   |        | mul_ln35   | mul | auto   | 0       |
|   accum_1_fu_1034_p2    | -   |        | accum_1    | add | fabric | 0       |
|   add_ln29_fu_1040_p2   | -   |        | add_ln29   | add | fabric | 0       |
+-------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------+------+------+--------+---------------------------+---------+------+---------+
| Name                          | BRAM | URAM | Pragma | Variable                  | Storage | Impl | Latency |
+-------------------------------+------+------+--------+---------------------------+---------+------+---------+
| + fir                         | 0    | 0    |        |                           |         |      |         |
|   fir_int_int_shift_reg_U     | -    | -    |        | fir_int_int_shift_reg     | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_1_U   | -    | -    |        | fir_int_int_shift_reg_1   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_2_U   | -    | -    |        | fir_int_int_shift_reg_2   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_3_U   | -    | -    |        | fir_int_int_shift_reg_3   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_4_U   | -    | -    |        | fir_int_int_shift_reg_4   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_5_U   | -    | -    |        | fir_int_int_shift_reg_5   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_6_U   | -    | -    |        | fir_int_int_shift_reg_6   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_7_U   | -    | -    |        | fir_int_int_shift_reg_7   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_8_U   | -    | -    |        | fir_int_int_shift_reg_8   | ram_1p  | auto | 1       |
|   fir_int_int_shift_reg_9_U   | -    | -    |        | fir_int_int_shift_reg_9   | ram_1p  | auto | 1       |
|   p_ZZ3firPiiE9shift_reg_10_U | -    | -    |        | p_ZZ3firPiiE9shift_reg_10 | ram_1p  | auto | 1       |
|   p_ZZ3firPiiE9shift_reg_11_U | -    | -    |        | p_ZZ3firPiiE9shift_reg_11 | ram_1p  | auto | 1       |
|   p_ZZ3firPiiE9shift_reg_12_U | -    | -    |        | p_ZZ3firPiiE9shift_reg_12 | ram_1p  | auto | 1       |
|   p_ZZ3firPiiE9shift_reg_13_U | -    | -    |        | p_ZZ3firPiiE9shift_reg_13 | ram_1p  | auto | 1       |
|   p_ZZ3firPiiE9shift_reg_14_U | -    | -    |        | p_ZZ3firPiiE9shift_reg_14 | ram_1p  | auto | 1       |
|   p_ZZ3firPiiE9shift_reg_15_U | -    | -    |        | p_ZZ3firPiiE9shift_reg_15 | ram_1p  | auto | 1       |
|   c_0_U                       | -    | -    |        | c_0                       | rom_1p  | auto | 1       |
|   c_1_U                       | -    | -    |        | c_1                       | rom_1p  | auto | 1       |
|   c_2_U                       | -    | -    |        | c_2                       | rom_1p  | auto | 1       |
|   c_3_U                       | -    | -    |        | c_3                       | rom_1p  | auto | 1       |
|   c_4_U                       | -    | -    |        | c_4                       | rom_1p  | auto | 1       |
|   c_5_U                       | -    | -    |        | c_5                       | rom_1p  | auto | 1       |
|   c_6_U                       | -    | -    |        | c_6                       | rom_1p  | auto | 1       |
|   c_7_U                       | -    | -    |        | c_7                       | rom_1p  | auto | 1       |
|   c_8_U                       | -    | -    |        | c_8                       | rom_1p  | auto | 1       |
|   c_9_U                       | -    | -    |        | c_9                       | rom_1p  | auto | 1       |
|   c_10_U                      | -    | -    |        | c_10                      | rom_1p  | auto | 1       |
|   c_11_U                      | -    | -    |        | c_11                      | rom_1p  | auto | 1       |
|   c_12_U                      | -    | -    |        | c_12                      | rom_1p  | auto | 1       |
|   c_13_U                      | -    | -    |        | c_13                      | rom_1p  | auto | 1       |
|   c_14_U                      | -    | -    |        | c_14                      | rom_1p  | auto | 1       |
|   c_15_U                      | -    | -    |        | c_15                      | rom_1p  | auto | 1       |
+-------------------------------+------+------+--------+---------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+------------------------------+
| Type            | Options                                 | Location                     |
+-----------------+-----------------------------------------+------------------------------+
| pipeline        | off                                     | fir.cpp:19 in fir            |
| array_partition | variable=shift_reg type=block factor=16 | fir.cpp:26 in fir, shift_reg |
| array_partition | variable=c type=block factor=16         | fir.cpp:27 in fir, c         |
+-----------------+-----------------------------------------+------------------------------+


