

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Thu Dec 12 22:35:04 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|        10|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    655|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    267|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|     467|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     787|   1002|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_lshr_32ns_32ns_32_2_1_U586  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|  140|  126|    0|
    |myproject_axi_mux_32_20_1_1_U585          |myproject_axi_mux_32_20_1_1          |        0|      0|    0|   15|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U587   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|  140|  126|    0|
    +------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                     |                                     |        0|      0|  280|  267|    0|
    +------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |add_ln949_fu_327_p2     |     +    |      0|   0|  27|           6|          20|
    |add_ln958_fu_294_p2     |     +    |      0|   0|  39|           6|          32|
    |add_ln964_fu_435_p2     |     +    |      0|   0|   8|           8|           8|
    |j_fu_157_p2             |     +    |      0|   0|  10|           2|           1|
    |lsb_index_fu_259_p2     |     +    |      0|   0|  39|           6|          32|
    |m_2_fu_396_p2           |     +    |      0|   0|  71|          64|          64|
    |sub_ln944_fu_240_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_fu_253_p2     |     -    |      0|   0|  15|           4|           5|
    |sub_ln958_fu_299_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_fu_430_p2     |     -    |      0|   0|   8|           4|           8|
    |tmp_V_fu_194_p2         |     -    |      0|   0|  27|           1|          20|
    |a_fu_309_p2             |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_339_p2     |    and   |      0|   0|   2|           1|           1|
    |last_fu_169_p2          |    and   |      0|   0|   2|           1|           1|
    |p_Result_10_fu_283_p2   |    and   |      0|   0|  20|          20|          20|
    |l_fu_228_p3             |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln31_fu_151_p2     |   icmp   |      0|   0|   8|           2|           2|
    |icmp_ln32_fu_163_p2     |   icmp   |      0|   0|   9|           2|           3|
    |icmp_ln935_fu_200_p2    |   icmp   |      0|   0|  18|          20|           1|
    |icmp_ln947_1_fu_288_p2  |   icmp   |      0|   0|  18|          20|           1|
    |icmp_ln947_fu_304_p2    |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_fu_365_p2    |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln947_fu_277_p2    |   lshr   |      0|   0|  53|           2|          20|
    |ap_block_state1         |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_345_p2      |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_387_p3           |  select  |      0|   0|  64|           1|          64|
    |out_r_TDATA_int         |  select  |      0|   0|  32|           1|           1|
    |select_ln964_fu_420_p3  |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_205_p3       |  select  |      0|   0|  20|           1|          20|
    |xor_ln949_fu_321_p2     |    xor   |      0|   0|   2|           1|           2|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0|  40| 655|         282|         402|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         12|    1|         12|
    |ap_done            |   9|          2|    1|          2|
    |j3_0_i_reg_140     |   9|          2|    2|          4|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  80|         18|    5|         20|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln958_reg_566     |  32|   0|   32|          0|
    |ap_CS_fsm             |  11|   0|   11|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |icmp_ln935_reg_510    |   1|   0|    1|          0|
    |icmp_ln947_1_reg_561  |   1|   0|    1|          0|
    |icmp_ln958_reg_591    |   1|   0|    1|          0|
    |j3_0_i_reg_140        |   2|   0|    2|          0|
    |j_reg_483             |   2|   0|    2|          0|
    |l_reg_523             |  32|   0|   32|          0|
    |last_reg_488          |   1|   0|    1|          0|
    |lsb_index_reg_550     |  32|   0|   32|          0|
    |lshr_ln958_reg_601    |  32|   0|   32|          0|
    |m_5_reg_611           |  63|   0|   63|          0|
    |or_ln_i_reg_576       |   1|   0|   32|         31|
    |p_Result_12_reg_499   |   1|   0|    1|          0|
    |select_ln964_reg_621  |   1|   0|    8|          7|
    |shl_ln958_reg_606     |  64|   0|   64|          0|
    |sub_ln944_reg_533     |  32|   0|   32|          0|
    |sub_ln947_reg_545     |   5|   0|    5|          0|
    |sub_ln958_reg_571     |  32|   0|   32|          0|
    |tmp_23_reg_616        |   1|   0|    1|          0|
    |tmp_V_3_reg_493       |  20|   0|   20|          0|
    |tmp_V_4_reg_515       |  20|   0|   20|          0|
    |tmp_V_reg_505         |  20|   0|   20|          0|
    |tmp_reg_556           |  31|   0|   31|          0|
    |trunc_ln943_reg_528   |   8|   0|    8|          0|
    |trunc_ln944_reg_540   |  20|   0|   20|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 467|   0|  505|         38|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_done       | out |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_continue   |  in |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  Loop_2_proc | return value |
|out_r_TDATA   | out |   32|    axis    |   out_data   |    pointer   |
|out_r_TVALID  | out |    1|    axis    |  out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|    axis    |  out_last_V  |    pointer   |
|out_r_TLAST   | out |    1|    axis    |  out_last_V  |    pointer   |
|p_read        |  in |    1|   ap_none  |    p_read    |    scalar    |
|tmp_data_V_0  |  in |   20|   ap_none  | tmp_data_V_0 |    pointer   |
|tmp_data_V_1  |  in |   20|   ap_none  | tmp_data_V_1 |    pointer   |
|tmp_data_V_2  |  in |   20|   ap_none  | tmp_data_V_2 |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 13 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.96>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j3_0_i = phi i2 [ 0, %entry ], [ %j, %._crit_edge.i_ifconv ]"   --->   Operation 15 'phi' 'j3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.95ns)   --->   "%icmp_ln31 = icmp eq i2 %j3_0_i, -1" [firmware/myproject_axi.cpp:31]   --->   Operation 16 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.56ns)   --->   "%j = add i2 %j3_0_i, 1" [firmware/myproject_axi.cpp:31]   --->   Operation 18 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %Loop_2_proc.exit, label %._crit_edge.i_ifconv" [firmware/myproject_axi.cpp:31]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.95ns)   --->   "%icmp_ln32 = icmp eq i2 %j3_0_i, -2" [firmware/myproject_axi.cpp:32]   --->   Operation 20 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%last = and i1 %icmp_ln32, %p_read_1" [firmware/myproject_axi.cpp:32]   --->   Operation 21 'and' 'last' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_0_read = call i20 @_ssdm_op_Read.ap_auto.i20P(i20* %tmp_data_V_0)" [firmware/myproject_axi.cpp:33]   --->   Operation 22 'read' 'tmp_data_V_0_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_1_read = call i20 @_ssdm_op_Read.ap_auto.i20P(i20* %tmp_data_V_1)" [firmware/myproject_axi.cpp:33]   --->   Operation 23 'read' 'tmp_data_V_1_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_2_read = call i20 @_ssdm_op_Read.ap_auto.i20P(i20* %tmp_data_V_2)" [firmware/myproject_axi.cpp:33]   --->   Operation 24 'read' 'tmp_data_V_2_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.77ns)   --->   "%tmp_V_3 = call i20 @_ssdm_op_Mux.ap_auto.3i20.i2(i20 %tmp_data_V_0_read, i20 %tmp_data_V_1_read, i20 %tmp_data_V_2_read, i2 %j3_0_i)" [firmware/myproject_axi.cpp:33]   --->   Operation 25 'mux' 'tmp_V_3' <Predicate = (!icmp_ln31)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_V_3, i32 19)" [firmware/myproject_axi.cpp:33]   --->   Operation 26 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.19ns)   --->   "%tmp_V = sub i20 0, %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 27 'sub' 'tmp_V' <Predicate = (!icmp_ln31)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 29 [1/1] (2.44ns)   --->   "%icmp_ln935 = icmp eq i20 %tmp_V_3, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.70ns)   --->   "%tmp_V_4 = select i1 %p_Result_12, i20 %tmp_V, i20 %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 30 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_s = call i20 @llvm.part.select.i20(i20 %tmp_V_4, i32 19, i32 0) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 31 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i12.i20(i12 -1, i20 %p_Result_s)" [firmware/myproject_axi.cpp:33]   --->   Operation 32 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 33 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:33]   --->   Operation 34 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 35 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 20, %l" [firmware/myproject_axi.cpp:33]   --->   Operation 35 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i20" [firmware/myproject_axi.cpp:33]   --->   Operation 36 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:33]   --->   Operation 37 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 13, %trunc_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 38 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 39 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 39 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i20" [firmware/myproject_axi.cpp:33]   --->   Operation 41 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i20 -1, %zext_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 42 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_10 = and i20 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 43 'and' 'p_Result_10' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i20 %p_Result_10, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 44 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 45 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 46 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.60>
ST_6 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 47 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:33]   --->   Operation 48 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 49 'bitselect' 'tmp_22' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_22, true" [firmware/myproject_axi.cpp:33]   --->   Operation 50 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (2.19ns)   --->   "%add_ln949 = add i20 -24, %trunc_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 51 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i20.i20(i20 %tmp_V_4, i20 %add_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 52 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [firmware/myproject_axi.cpp:33]   --->   Operation 53 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:33]   --->   Operation 54 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 55 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%m = zext i20 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 56 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i20 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 57 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 59 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 60 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 61 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 62 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 62 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 63 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 64 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 65 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 66 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:33]   --->   Operation 67 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:33]   --->   Operation 68 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:33]   --->   Operation 69 'bitselect' 'tmp_23' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 70 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_23, i8 127, i8 126" [firmware/myproject_axi.cpp:33]   --->   Operation 70 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.36>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 71 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [firmware/myproject_axi.cpp:33]   --->   Operation 72 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:33]   --->   Operation 73 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_169_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_12, i8 %add_ln964)" [firmware/myproject_axi.cpp:33]   --->   Operation 74 'bitconcatenate' 'tmp_169_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_14 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_169_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 75 'partset' 'p_Result_14' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_14 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 76 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:33]   --->   Operation 77 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:33]   --->   Operation 78 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 79 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:31]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000]
p_read_1          (read             ) [ 001111111111]
br_ln0            (br               ) [ 011111111111]
j3_0_i            (phi              ) [ 001000000000]
icmp_ln31         (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
j                 (add              ) [ 011111111111]
br_ln31           (br               ) [ 000000000000]
icmp_ln32         (icmp             ) [ 000000000000]
last              (and              ) [ 000111111111]
tmp_data_V_0_read (read             ) [ 000000000000]
tmp_data_V_1_read (read             ) [ 000000000000]
tmp_data_V_2_read (read             ) [ 000000000000]
tmp_V_3           (mux              ) [ 000100000000]
p_Result_12       (bitselect        ) [ 000111111110]
tmp_V             (sub              ) [ 000100000000]
ret_ln0           (ret              ) [ 000000000000]
icmp_ln935        (icmp             ) [ 000011111110]
tmp_V_4           (select           ) [ 000011100000]
p_Result_s        (partselect       ) [ 000000000000]
p_Result_13       (bitconcatenate   ) [ 000000000000]
l                 (cttz             ) [ 000010000000]
trunc_ln943       (trunc            ) [ 000011111110]
sub_ln944         (sub              ) [ 000001000000]
trunc_ln944       (trunc            ) [ 000001100000]
trunc_ln947       (trunc            ) [ 000000000000]
sub_ln947         (sub              ) [ 000001000000]
lsb_index         (add              ) [ 000000100000]
tmp               (partselect       ) [ 000000100000]
zext_ln947        (zext             ) [ 000000000000]
lshr_ln947        (lshr             ) [ 000000000000]
p_Result_10       (and              ) [ 000000000000]
icmp_ln947_1      (icmp             ) [ 000000100000]
add_ln958         (add              ) [ 000000110000]
sub_ln958         (sub              ) [ 000000100000]
icmp_ln947        (icmp             ) [ 000000000000]
a                 (and              ) [ 000000000000]
tmp_22            (bitselect        ) [ 000000000000]
xor_ln949         (xor              ) [ 000000000000]
add_ln949         (add              ) [ 000000000000]
p_Result_7        (bitselect        ) [ 000000000000]
and_ln949         (and              ) [ 000000000000]
or_ln949          (or               ) [ 000000000000]
or_ln_i           (bitconcatenate   ) [ 000000011000]
m                 (zext             ) [ 000000010000]
zext_ln957_1      (zext             ) [ 000000010000]
icmp_ln958        (icmp             ) [ 000000011000]
zext_ln958_1      (zext             ) [ 000000010000]
lshr_ln958        (lshr             ) [ 000000001000]
shl_ln958         (shl              ) [ 000000001000]
zext_ln958        (zext             ) [ 000000000000]
m_1               (select           ) [ 000000000000]
zext_ln961        (zext             ) [ 000000000000]
m_2               (add              ) [ 000000000000]
m_5               (partselect       ) [ 000000000110]
tmp_23            (bitselect        ) [ 000000000100]
select_ln964      (select           ) [ 000000000010]
m_6               (zext             ) [ 000000000000]
sub_ln964         (sub              ) [ 000000000000]
add_ln964         (add              ) [ 000000000000]
tmp_169_i         (bitconcatenate   ) [ 000000000000]
p_Result_14       (partset          ) [ 000000000000]
trunc_ln738       (trunc            ) [ 000000000000]
bitcast_ln739     (bitcast          ) [ 000000000000]
select_ln935      (select           ) [ 000000000001]
write_ln23        (write            ) [ 000000000000]
br_ln31           (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i12.i20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_data_V_0_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="20" slack="0"/>
<pin id="114" dir="0" index="1" bw="20" slack="0"/>
<pin id="115" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_0_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_data_V_1_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="20" slack="0"/>
<pin id="120" dir="0" index="1" bw="20" slack="0"/>
<pin id="121" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_1_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_data_V_2_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="0"/>
<pin id="126" dir="0" index="1" bw="20" slack="0"/>
<pin id="127" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_2_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="1" slack="8"/>
<pin id="135" dir="0" index="4" bw="32" slack="0"/>
<pin id="136" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/10 "/>
</bind>
</comp>

<comp id="140" class="1005" name="j3_0_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="1"/>
<pin id="142" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="j3_0_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln31_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="j_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln32_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="last_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="20" slack="0"/>
<pin id="176" dir="0" index="1" bw="20" slack="0"/>
<pin id="177" dir="0" index="2" bw="20" slack="0"/>
<pin id="178" dir="0" index="3" bw="20" slack="0"/>
<pin id="179" dir="0" index="4" bw="2" slack="0"/>
<pin id="180" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_12_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="20" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="20" slack="0"/>
<pin id="197" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln935_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="20" slack="1"/>
<pin id="202" dir="0" index="1" bw="20" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_V_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="20" slack="1"/>
<pin id="208" dir="0" index="2" bw="20" slack="1"/>
<pin id="209" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="20" slack="0"/>
<pin id="212" dir="0" index="1" bw="20" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Result_13_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="20" slack="0"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="l_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln943_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_ln944_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln944_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln947_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sub_ln947_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="lsb_index_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln947_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="lshr_ln947_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Result_10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="2"/>
<pin id="285" dir="0" index="1" bw="20" slack="0"/>
<pin id="286" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_10/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln947_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="20" slack="0"/>
<pin id="290" dir="0" index="1" bw="20" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln958_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln958_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln947_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="1"/>
<pin id="306" dir="0" index="1" bw="31" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="a_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="1"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_22_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln949_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln949_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="20" slack="2"/>
<pin id="330" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_7_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="20" slack="3"/>
<pin id="335" dir="0" index="2" bw="20" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln949_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln949_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="m_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="20" slack="3"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln957_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="20" slack="3"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln958_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="20" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln958_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="20" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln958_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="m_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="2"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="64" slack="1"/>
<pin id="391" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln961_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="m_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="m_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="63" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_23_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln964_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="8" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="m_6_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="63" slack="2"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sub_ln964_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="7"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln964_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_169_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="8"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_169_i/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Result_14_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="63" slack="0"/>
<pin id="450" dir="0" index="2" bw="9" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="0" index="4" bw="6" slack="0"/>
<pin id="453" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln738_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="bitcast_ln739_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln935_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="7"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/10 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_read_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="483" class="1005" name="j_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="488" class="1005" name="last_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="8"/>
<pin id="490" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_V_3_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="20" slack="1"/>
<pin id="495" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_Result_12_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_V_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="20" slack="1"/>
<pin id="507" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="510" class="1005" name="icmp_ln935_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_V_4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="20" slack="2"/>
<pin id="517" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="523" class="1005" name="l_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="528" class="1005" name="trunc_ln943_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="7"/>
<pin id="530" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="533" class="1005" name="sub_ln944_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln944_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="20" slack="2"/>
<pin id="542" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="545" class="1005" name="sub_ln947_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="1"/>
<pin id="547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="550" class="1005" name="lsb_index_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="31" slack="1"/>
<pin id="558" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="561" class="1005" name="icmp_ln947_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln947_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="add_ln958_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln958 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sub_ln958_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln958 "/>
</bind>
</comp>

<comp id="576" class="1005" name="or_ln_i_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2"/>
<pin id="578" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="581" class="1005" name="m_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="1"/>
<pin id="583" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="586" class="1005" name="zext_ln957_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln957_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln958_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="2"/>
<pin id="593" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="596" class="1005" name="zext_ln958_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln958_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="lshr_ln958_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln958 "/>
</bind>
</comp>

<comp id="606" class="1005" name="shl_ln958_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="1"/>
<pin id="608" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln958 "/>
</bind>
</comp>

<comp id="611" class="1005" name="m_5_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="63" slack="2"/>
<pin id="613" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_23_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln964_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln964 "/>
</bind>
</comp>

<comp id="626" class="1005" name="select_ln935_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="137"><net_src comp="104" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="144" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="144" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="144" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="112" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="118" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="124" pin="2"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="144" pin="4"/><net_sink comp="174" pin=4"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="174" pin="5"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="174" pin="5"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="210" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="220" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="72" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="74" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="321" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="309" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="82" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="345" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="359" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="387" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="84" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="16" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="417"><net_src comp="88" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="396" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="92" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="96" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="454"><net_src comp="98" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="427" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="440" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="100" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="447" pin=4"/></net>

<net id="462"><net_src comp="447" pin="5"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="102" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="474"><net_src comp="467" pin="3"/><net_sink comp="130" pin=4"/></net>

<net id="478"><net_src comp="106" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="486"><net_src comp="157" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="491"><net_src comp="169" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="496"><net_src comp="174" pin="5"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="502"><net_src comp="186" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="508"><net_src comp="194" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="513"><net_src comp="200" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="518"><net_src comp="205" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="526"><net_src comp="228" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="531"><net_src comp="236" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="536"><net_src comp="240" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="543"><net_src comp="245" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="548"><net_src comp="253" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="553"><net_src comp="259" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="559"><net_src comp="264" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="564"><net_src comp="288" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="569"><net_src comp="294" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="574"><net_src comp="299" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="579"><net_src comp="351" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="584"><net_src comp="359" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="589"><net_src comp="362" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="594"><net_src comp="365" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="599"><net_src comp="375" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="604"><net_src comp="370" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="609"><net_src comp="378" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="614"><net_src comp="402" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="619"><net_src comp="412" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="624"><net_src comp="420" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="629"><net_src comp="467" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="130" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {11 }
	Port: out_last_V | {11 }
 - Input state : 
	Port: Loop_2_proc : out_data | {}
	Port: Loop_2_proc : out_last_V | {}
	Port: Loop_2_proc : p_read | {1 }
	Port: Loop_2_proc : tmp_data_V_0 | {2 }
	Port: Loop_2_proc : tmp_data_V_1 | {2 }
	Port: Loop_2_proc : tmp_data_V_2 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		icmp_ln32 : 1
		last : 2
		p_Result_12 : 1
		tmp_V : 1
	State 3
		p_Result_s : 1
		p_Result_13 : 2
		l : 3
		trunc_ln943 : 4
	State 4
		trunc_ln944 : 1
		trunc_ln947 : 1
		sub_ln947 : 2
	State 5
		tmp : 1
		lshr_ln947 : 1
		p_Result_10 : 2
		icmp_ln947_1 : 2
	State 6
		a : 1
		xor_ln949 : 1
		p_Result_7 : 1
		and_ln949 : 2
		or_ln949 : 2
		or_ln_i : 2
		lshr_ln958 : 1
		shl_ln958 : 1
	State 7
	State 8
		m_1 : 1
		m_2 : 2
		m_5 : 3
		tmp_23 : 3
	State 9
	State 10
		add_ln964 : 1
		tmp_169_i : 2
		p_Result_14 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
		write_ln23 : 7
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   lshr   |       lshr_ln947_fu_277       |    0    |    12   |
|          |           grp_fu_370          |   140   |   126   |
|----------|-------------------------------|---------|---------|
|    shl   |           grp_fu_378          |   140   |   126   |
|----------|-------------------------------|---------|---------|
|          |            j_fu_157           |    0    |    10   |
|          |        lsb_index_fu_259       |    0    |    39   |
|    add   |        add_ln958_fu_294       |    0    |    39   |
|          |        add_ln949_fu_327       |    0    |    27   |
|          |           m_2_fu_396          |    0    |    71   |
|          |        add_ln964_fu_435       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_V_fu_194         |    0    |    27   |
|          |        sub_ln944_fu_240       |    0    |    39   |
|    sub   |        sub_ln947_fu_253       |    0    |    15   |
|          |        sub_ln958_fu_299       |    0    |    39   |
|          |        sub_ln964_fu_430       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |         tmp_V_4_fu_205        |    0    |    20   |
|  select  |           m_1_fu_387          |    0    |    64   |
|          |      select_ln964_fu_420      |    0    |    8    |
|          |      select_ln935_fu_467      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln31_fu_151       |    0    |    8    |
|          |        icmp_ln32_fu_163       |    0    |    8    |
|   icmp   |       icmp_ln935_fu_200       |    0    |    18   |
|          |      icmp_ln947_1_fu_288      |    0    |    18   |
|          |       icmp_ln947_fu_304       |    0    |    18   |
|          |       icmp_ln958_fu_365       |    0    |    18   |
|----------|-------------------------------|---------|---------|
|   cttz   |            l_fu_228           |    40   |    36   |
|----------|-------------------------------|---------|---------|
|          |          last_fu_169          |    0    |    2    |
|    and   |       p_Result_10_fu_283      |    0    |    20   |
|          |            a_fu_309           |    0    |    2    |
|          |        and_ln949_fu_339       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    mux   |         tmp_V_3_fu_174        |    0    |    15   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln949_fu_321       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln949_fu_345        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_106     |    0    |    0    |
|   read   | tmp_data_V_0_read_read_fu_112 |    0    |    0    |
|          | tmp_data_V_1_read_read_fu_118 |    0    |    0    |
|          | tmp_data_V_2_read_read_fu_124 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_130       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_12_fu_186      |    0    |    0    |
| bitselect|         tmp_22_fu_314         |    0    |    0    |
|          |       p_Result_7_fu_332       |    0    |    0    |
|          |         tmp_23_fu_412         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_s_fu_210       |    0    |    0    |
|partselect|           tmp_fu_264          |    0    |    0    |
|          |           m_5_fu_402          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_13_fu_220      |    0    |    0    |
|bitconcatenate|         or_ln_i_fu_351        |    0    |    0    |
|          |        tmp_169_i_fu_440       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln943_fu_236      |    0    |    0    |
|   trunc  |       trunc_ln944_fu_245      |    0    |    0    |
|          |       trunc_ln947_fu_249      |    0    |    0    |
|          |       trunc_ln738_fu_459      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln947_fu_274       |    0    |    0    |
|          |            m_fu_359           |    0    |    0    |
|          |      zext_ln957_1_fu_362      |    0    |    0    |
|   zext   |      zext_ln958_1_fu_375      |    0    |    0    |
|          |       zext_ln958_fu_384       |    0    |    0    |
|          |       zext_ln961_fu_393       |    0    |    0    |
|          |           m_6_fu_427          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_14_fu_447      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   320   |   879   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln958_reg_566 |   32   |
| icmp_ln935_reg_510 |    1   |
|icmp_ln947_1_reg_561|    1   |
| icmp_ln958_reg_591 |    1   |
|   j3_0_i_reg_140   |    2   |
|      j_reg_483     |    2   |
|      l_reg_523     |   32   |
|    last_reg_488    |    1   |
|  lsb_index_reg_550 |   32   |
| lshr_ln958_reg_601 |   32   |
|     m_5_reg_611    |   63   |
|      m_reg_581     |   64   |
|   or_ln_i_reg_576  |   32   |
| p_Result_12_reg_499|    1   |
|  p_read_1_reg_475  |    1   |
|select_ln935_reg_626|   32   |
|select_ln964_reg_621|    8   |
|  shl_ln958_reg_606 |   64   |
|  sub_ln944_reg_533 |   32   |
|  sub_ln947_reg_545 |    5   |
|  sub_ln958_reg_571 |   32   |
|   tmp_23_reg_616   |    1   |
|   tmp_V_3_reg_493  |   20   |
|   tmp_V_4_reg_515  |   20   |
|    tmp_V_reg_505   |   20   |
|     tmp_reg_556    |   31   |
| trunc_ln943_reg_528|    8   |
| trunc_ln944_reg_540|   20   |
|zext_ln957_1_reg_586|   32   |
|zext_ln958_1_reg_596|   64   |
+--------------------+--------+
|        Total       |   686  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_130 |  p4  |   2  |  32  |   64   ||    9    |
|    grp_fu_370    |  p0  |   2  |  20  |   40   ||    9    |
|    grp_fu_378    |  p0  |   2  |  20  |   40   ||    9    |
|    grp_fu_378    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   208  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   320  |   879  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   686  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  1006  |   915  |
+-----------+--------+--------+--------+
