path_opensta = '/home/avcolgate/OpenSTA/app/sta'
design_name = 'lib_sample'

clocks = ['CLK'] # case-sensitive (set empty if no clocks in design)

verilog_path = 'tests/data/source/lib_sample/v/'
path_netlist = 'tests/data/source/lib_sample/lib_sample_netlist_mikron.v'
path_input_lib = 'tests/data/source/liberty/nom_1.65V_25C/CORELIB8DLL.lib'
path_lef = 'tests/data/source/lib_sample/lib_sample.lef'

dir_results = 'tests/data/results/lib_sample'
dir_temp = 'tests/data/results/temp'

# path_opensta = '/home/avcolgate/OpenSTA/app/sta'

# clocks = ['clk'] # case-sensitive (set empty if no clocks in design)

# path_verilog = 'tests/data/source/test/spm.v'
# path_netlist = 'tests/data/source/test/spm_netlist.v'
# path_input_lib = 'tests/data/source/liberty/sky130_fd_sc_hd__ff_n40C_1v95_ccsnoise.lib'
# path_lef = 'tests/data/source/lib_sample/lib_sample.lef'

# dir_results = 'tests/data/results/test'
# dir_temp = 'tests/data/results/temp'

