[1] S. Borkar, “Thousand core chips: a technology perspective,”
in ACM Design Automation Conference, 2007.

[2] J. Leskovec, K. J. Lang, A. Dasgupta, and M. W. Mahoney,
“Community structure in large networks: Natural cluster sizes
and the absence of large well-defined clusters,” Internet
Mathematics, pp. 29-123, 2009.

[3] J. Mcauley and J. Leskovec, “Discovering social circles in
ego networks,” ACM Transactions on Knowledge Discovery
jrom Data, p. 4, 2014.

[4] J. W. Lichtman, H. Pfister, and N. Shavit, “The big data
challenges of connectomics,” Nature neuroscience, pp. 14481454, 2014.

[5] M. Ahmad, F. Hijaz, Q. Shi, and O. Khan, “Crono: A
benchmark suite for multithreaded graph algorithms executing
on futuristic multicores,” in IEEE Int. Symp. on Workload
Characterization, 2015, pp. 44-55.

[6] D. Nguyen, A. Lenharth, and K. Pingali, “Deterministic galois:
On-demand, portable and parameterless,” International Conference on Architectural Support for Programming Languages
and Operating Systems, pp. 499-512, 2014.

[7] M. Herlihy and N. Shavit, The Art of Multiprocessor Programming. San Francisco, CA, USA: Morgan Kaufmann
Publishers Inc., 2008.

[8] J. Kubiatowicz and A. Agarwal, “Anatomy of a message in
the alewife multiprocessor,” in Intl. Conf: on Supercomputing,
1993, pp. 195-206.

[9] T. Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser,
“Active messages: a mechanism for integrated communication
and computation,” in Intl. Symp. on Computer Architecture.
TEEE, 1992.

[10] E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee,
V. Lee, J. Kim, M. Frank, P. Finch, R. Barua et al., “Baring it
all to software: Raw machines,” Computer, pp. 86-93, 1997.

[11] D. Sanchez, R. M. Yoo, and C. Kozyrakis, “Flexible architectural support for fine-grain scheduling,” in Intl. Conf.
on Architectural Support for Programming Languages and
Operating Systems. ACM, 2010.

[12] R. C. Harting and W. J. Dally, “On-chip active messages
for speed, scalability, and efficiency,’ IEEE Transactions on
Parallel and Distributed Systems, pp. 507-515, 2015.

[13] M. A. Suleman, O. Mutlu, M. K. Qureshi, and Y. N. Patt,
“Accelerating critical section execution with asymmetric multicore architectures,” in Intl. Conf. on Architectural Support for
Programming Languages and Operating Systems, 2009.

[14] D. Tiwari, J. Tuck, S. Y, and S. Lee, “Haqu: Hardwareaccelerated queueing for fine-grained threading on a chip
multiprocessor,” Int. Symp. on High Performance Computer
Architecture, 2011.

[15] Y. Wang, R. Wang, A. Herdrich, J. Tsai, and Y. Solihin, “Caf:
Core to core communication acceleration framework,” in Intl.
Conf. on Parallel Architectures and Compilation, 2016.

[16] D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards,
C. Ramey, M. Mattina, C.-C. Miao, J. F Brown III, and
A. Agarwal, “On-chip interconnection architecture of the tile
processor,” IEEE micro, 2007.

[17] J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi, “A
scalable processing-in-memory accelerator for parallel graph
processing,” in Intl. Symp. on Computer Architecture. TEEE,
2015, pp. 105-117.

[18] J. Balkind, M. McKeown, Y. Fu, T. Nguyen, Y. Zhou,
A. Lavrov, M. Shahrad, A. Fuchs, S. Payne, X. Liang et al.,
“Openpiton: An open source manycore research framework,”
Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2016.

[19] S. Sarkar, K. Memarian, S. Owens, M. Batty, P. Sewell,
L. Maranget, J. Alglave, and D. Williams, “Synchronising
c/c++ and power,” Conf: on Programming Language Design
and Implementation, pp. 311-322, 2012.

[20] J. Y. Yen, “An algorithm for finding shortest routes from
all source nodes to a given destination in general networks,”
Quarterly of Applied Mathematics, pp. 526-530, 1970.

[21] G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu, J. Michel,
L. C. Kimerling, and A. Agarwal, “Atac: a 1000-core cachecoherent processor with on-chip optical network,” in Intl. Conf
on Parallel architectures and compilation techniques. ACM,
2010, pp. 477-488.

[22] W. J. Dally and B. P. Towles, Principles and practices of
interconnection networks. Elsevier, 2004.

[23] S. Park, T. Krishna, C.-H. Chen, B. Daya, A. Chandrakasan,
and L.-S. Peh, “Approaching the theoretical limits of a mesh
noc with a 16-node chip prototype in 45nm soi,” in Design
Automation Conference, 2012.

[24] J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal, “Graphite: A
distributed parallel simulator for multicores,” in Intl. Symp.
on High Perf: Computer Architecture, 2010.

[25] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen,
and N. P. Jouppi, “Mcpat: an integrated power, area, and timing
modeling framework for multicore and manycore architectures,”
in Intl. Symp. Symposium on Microarchitecture, 2009.

[26] W. Huang, K. Rajamani, M. R. Stan, and K. Skadron, “Scaling
with design constraints: Predicting the future of big chips,”
IEEE Micro, pp. 16-29, 2011.

[27] C. Sun, C. O. Chen, G. Kurian, L. Wei, J. Miller, A. Agarwal,
L. Peh, and V. Stojanovic, “Dsent-a tool connecting emerging
photonics with electronics for opto-electronic networks-onchip modeling,” in Networks on Chip (NoCS), 2012 IEEE/ACM
International Symposium on. YEEE, 2012, pp. 201-210.

[28] M. A. Nielsen, Neural Networks and Deep Learning. Det.
Press, 2015.

[29] Y. Lecun, C. Cortes, and C. Burges, “Mnist handwritten digit
database,” 1992.

[30] P. Sermanet and Y. LeCun, “Traffic sign recognition with
multi-scale convolutional networks,” in Intl. Conf: on Neural
Networks, 2011.

[31] J. Stallkamp, M. Schlipsing, J. Salmen, and C. Igel, “The
german traffic sign recognition benchmark: a multi-class
classification competition,’ in Intl. Conf. on Neural Networks,
2011.

[32] A. Krizhevsky, I. Sutskever, and G. E. Hinton, “Imagenet
classification with deep convolutional neural networks,” in
Advances in neural information processing systems, 2012, pp.
1097-1105.

[33] J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and L. Fei-Fei,
“Imagenet: A large-scale hierarchical image database,” in Conf
on Computer Vision and Pattern Recognition, 2009.

[34] F. N. Iandola, S. Han, M. W. Moskewicz, K. Ashraf, W. J.
Dally, and K. Keutzer, “Squeezenet: Alexnet-level accuracy with 50x fewer parameters and< 0.5 mb model size,”
arXiv: 1602.07360 preprint, 2016.
