
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_25000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2714989 heartbeat IPC: 3.68326 cumulative IPC: 3.68326 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5638492 heartbeat IPC: 3.42055 cumulative IPC: 3.54705 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8596724 heartbeat IPC: 3.3804 cumulative IPC: 3.4897 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 11554678 heartbeat IPC: 3.38071 cumulative IPC: 3.4618 (Simulation time: 0 hr 3 min 34 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 11554678 (Simulation time: 0 hr 3 min 34 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 62798046 heartbeat IPC: 0.195147 cumulative IPC: 0.195147 (Simulation time: 0 hr 9 min 20 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 112528003 heartbeat IPC: 0.201086 cumulative IPC: 0.198072 (Simulation time: 0 hr 11 min 18 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 155851260 heartbeat IPC: 0.230823 cumulative IPC: 0.207905 (Simulation time: 0 hr 13 min 8 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 195466653 heartbeat IPC: 0.252427 cumulative IPC: 0.217495 (Simulation time: 0 hr 17 min 13 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 238333932 heartbeat IPC: 0.233278 cumulative IPC: 0.220479 (Simulation time: 0 hr 19 min 30 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 282856290 heartbeat IPC: 0.224606 cumulative IPC: 0.221156 (Simulation time: 0 hr 20 min 32 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 320850678 heartbeat IPC: 0.263197 cumulative IPC: 0.22632 (Simulation time: 0 hr 22 min 40 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 365174414 heartbeat IPC: 0.225613 cumulative IPC: 0.226232 (Simulation time: 0 hr 23 min 41 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 402106251 heartbeat IPC: 0.270769 cumulative IPC: 0.230443 (Simulation time: 0 hr 24 min 45 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 447409402 heartbeat IPC: 0.220735 cumulative IPC: 0.229434 (Simulation time: 0 hr 26 min 34 sec) 
Finished CPU 0 instructions: 100000003 cycles: 435854725 cumulative IPC: 0.229434 (Simulation time: 0 hr 26 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.229434 instructions: 100000003 cycles: 435854725
cpu0_DTLB TOTAL     ACCESS:   25144010  HIT:   22354792  MISS:    2789218
cpu0_DTLB LOAD      ACCESS:   18136397  HIT:   15743939  MISS:    2392458
cpu0_DTLB RFO       ACCESS:    7007613  HIT:    6610853  MISS:     396760
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 192.221 cycles
cpu0_DTLB MSHR FULL EVENTS: 40020790 MSHR MERGE EVENTS: 541913
cpu0_ITLB TOTAL     ACCESS:    7938010  HIT:    7938009  MISS:          1
cpu0_ITLB LOAD      ACCESS:    7938010  HIT:    7938009  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2120 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:       1201  HIT:       1172  MISS:         29
cpu0_L1I LOAD      ACCESS:       1201  HIT:       1172  MISS:         29
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 299.483 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    2789219  HIT:     542404  MISS:    2246815
cpu0_STLB LOAD      ACCESS:    2392459  HIT:     461599  MISS:    1930860
cpu0_STLB RFO       ACCESS:     396760  HIT:      80805  MISS:     315955
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 228.536 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   23304195  HIT:   18271711  MISS:    5032484
cpu0_L1D LOAD      ACCESS:   15250667  HIT:   11208626  MISS:    4042041
cpu0_L1D RFO       ACCESS:    6324447  HIT:    5337955  MISS:     986492
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1729081  HIT:    1725130  MISS:       3951
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 500.341 cycles
cpu0_L1D MSHR FULL EVENTS: 157563559 MSHR MERGE EVENTS: 5027210
cpu0_L2C TOTAL     ACCESS:    6819474  HIT:    1991639  MISS:    4827824
cpu0_L2C LOAD      ACCESS:    4042070  HIT:     185741  MISS:    3856329
cpu0_L2C RFO       ACCESS:     986489  HIT:      15338  MISS:     971151
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1786964  HIT:    1786953  MISS:         11
cpu0_L2C TRANSLATION ACCESS:       3951  HIT:       3607  MISS:        344
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 511.058 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    9655656  HIT:     900969  MISS:    3926854
LLC LOAD      ACCESS:    3856327  HIT:     775861  MISS:    3080466
LLC RFO       ACCESS:     971150  HIT:     124872  MISS:     846278
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    4827835  HIT:          2  MISS:    4827833
LLC TRANSLATION ACCESS:        344  HIT:        234  MISS:        110
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 603.496 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     102254  ROW_BUFFER_MISS:    3824350
 DBUS AVG_CONGESTED_CYCLE:    3.96759
 WQ ROW_BUFFER_HIT:      13320  ROW_BUFFER_MISS:    1308312  FULL:          0


CPU 0 Branch Prediction Accuracy: 88.5322% MPKI: 18.7745 Average ROB Occupancy at Mispredict: 31.5395
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.7742
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00011

