/*
 * This file is part of the ZYNQ-IPMC Framework.
 *
 * The ZYNQ-IPMC Framework is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * The ZYNQ-IPMC Framework is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with the ZYNQ-IPMC Framework.  If not, see <https://www.gnu.org/licenses/>.
 */
 
/***************************** Include Files *******************************/
#include "mgmt_zone_ctrl.h"
#include "xparameters.h"
#include "xil_io.h"

#define MZ_COUNT_MAX 		(16)
#define MZ_POWER_EN_COUNT 	(32)
#define MZ_HARDFAULT_COUNT  (64)

#define CLK_50MHZ_IN_HZ (50000000)

/*******************************/
/********  Register Map ********/

/* Core register mapping */
#define HARD_FAULT_STATUS_0_REG (0)
#define HARD_FAULT_STATUS_1_REG (4)

#define IRQ_STATUS_REG 		(8)
#define IRQ_EN_REG 			(12)
#define IRQ_ACK_REG 		(16)

#define PWR_EN_AGGR_STATUS 	(20)

#define PWR_2_PWR_ADDR_OFFSET (16)

#define PWR_EN_0_CFG_0_REG (32)
#define PWR_EN_0_CFG_1_REG (36)
#define PWR_EN_0_INDIV_STATUS_REG (40)

#define PWR_EN_OVRD_REG (512)
#define PWR_EN_OVRD_DRIVE_REG (516)
#define PWR_EN_OVRD_LVL_REG (520)
#define PWR_EN_OVRD_READ_REG (524)

#define PWR_EN_TMR_MAX_REG (528)


/* Individual MZ registers*/
#define MZ_0_ADDR_OFFSET    (1024)

#define MZ_0_PWR_STATUS_REG     		(MZ_0_ADDR_OFFSET + 0)
#define MZ_0_HARD_FAULT_MASK_0_REG     	(MZ_0_ADDR_OFFSET + 4)
#define MZ_0_HARD_FAULT_MASK_1_REG      (MZ_0_ADDR_OFFSET + 8)
#define MZ_0_HARD_FAULT_HOLDOFF_REG     (MZ_0_ADDR_OFFSET + 12)
#define MZ_0_SOFT_FAULT_REG      		(MZ_0_ADDR_OFFSET + 16)
#define MZ_0_PWR_ON_INIT_REG     		(MZ_0_ADDR_OFFSET + 20)
#define MZ_0_PWR_OFF_INIT_REG     		(MZ_0_ADDR_OFFSET + 24)

#define MZ_2_MZ_ADDR_OFFSET      (32)


extern Mgmt_Zone_Ctrl_Config Mgmt_Zone_Ctrl_ConfigTable[];

/************************** Function Definitions ***************************/

#define Mgmt_Zone_Ctrl_WriteReg(BaseAddress, RegOffset, Data) \
	Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))

#define Mgmt_Zone_Ctrl_ReadReg(BaseAddress, RegOffset) \
	Xil_In32((BaseAddress) + (RegOffset))

/******************************************************************************/
/**
* Lookup the device configuration based on the unique device ID.  The table
* ConfigTable contains the configuration info for each device in the system.
*
* @param	DeviceId is the device identifier to lookup.
*
* @return
*		 - A pointer of data type Mgmt_Zone_Ctrl_Config which points to the
*		device configuration if DeviceID is found.
* 		- NULL if DeviceID is not found.
*
* @note		None.
*
******************************************************************************/
Mgmt_Zone_Ctrl_Config *Mgmt_Zone_Ctrl_LookupConfig(u16 DeviceId)
{
	Mgmt_Zone_Ctrl_Config *CfgPtr = NULL;

	int Index;

	for (Index = 0; Index < XPAR_MGMT_ZONE_CTRL_NUM_INSTANCES; Index++) {
		if (Mgmt_Zone_Ctrl_ConfigTable[Index].DeviceId == DeviceId) {
			CfgPtr = &Mgmt_Zone_Ctrl_ConfigTable[Index];
			break;
		}
	}
	return CfgPtr;
}

/****************************************************************************/
/**
* Initialize the Mgmt_Zone_Ctrl instance provided by the caller based on the
* given configuration data.
*
* Nothing is done except to initialize the InstancePtr.
*
* @param	InstancePtr is a pointer to an Mgmt_Zone_Ctrl instance. The memory the
*		pointer references must be pre-allocated by the caller. Further
*		calls to manipulate the driver through the Mgmt_Zone_Ctrl API must be
*		made with this pointer.
* @param	Config is a reference to a structure containing information
*		about a specific GPIO device. This function initializes an
*		InstancePtr object for a specific device specified by the
*		contents of Config. This function can initialize multiple
*		instance objects with the use of multiple calls giving different
*		Config information on each call.
* @param 	EffectiveAddr is the device base address in the virtual memory
*		address space. The caller is responsible for keeping the address
*		mapping from EffectiveAddr to the device physical base address
*		unchanged once this function is invoked. Unexpected errors may
*		occur if the address mapping changes after this function is
*		called. If address translation is not used, use
*		Config->BaseAddress for this parameters, passing the physical
*		address instead.
*
* @return
* 		- XST_SUCCESS if the initialization is successfull.
*
* @note		None.
*
*****************************************************************************/
int Mgmt_Zone_Ctrl_CfgInitialize(Mgmt_Zone_Ctrl * InstancePtr, Mgmt_Zone_Ctrl_Config * Config,
			UINTPTR EffectiveAddr)
{
	/* Assert arguments */
	Xil_AssertNonvoid(InstancePtr != NULL);

	/* Set some default values. */
	InstancePtr->BaseAddress = EffectiveAddr;

	InstancePtr->mz_cnt = Config->MZ_CNT;
	InstancePtr->hf_cnt = Config->HF_CNT;
	InstancePtr->pwren_cnt = Config->PWREN_CNT;

	/*
	 * Indicate the instance is now ready to use, initialized without error
	 */
	InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
	return (XST_SUCCESS);
}

/****************************************************************************/
/**
* Initialize the Mgmt_Zone_Ctrl instance provided by the caller based on the
* given DeviceID.
*
* Nothing is done except to initialize the InstancePtr.
*
* @param	InstancePtr is a pointer to an Mgmt_Zone_Ctrl instance. The memory the
*		pointer references must be pre-allocated by the caller. Further
*		calls to manipulate the instance/driver through the Mgmt_Zone_Ctrl API
*		must be made with this pointer.
* @param	DeviceId is the unique id of the device controlled by this Mgmt_Zone_Ctrl
*		instance. Passing in a device id associates the generic Mgmt_Zone_Ctrl
*		instance to a specific device, as chosen by the caller or
*		application developer.
*
* @return
*		- XST_SUCCESS if the initialization was successfull.
* 		- XST_DEVICE_NOT_FOUND  if the device configuration data was not
*		found for a device with the supplied device ID.
*
* @note		None.
*
*****************************************************************************/
int Mgmt_Zone_Ctrl_Initialize(Mgmt_Zone_Ctrl * InstancePtr, u16 DeviceId)
{
	Mgmt_Zone_Ctrl_Config *ConfigPtr;

	/*
	 * Assert arguments
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);

	/*
	 * Lookup configuration data in the device configuration table.
	 * Use this configuration info down below when initializing this
	 * driver.
	 */
	ConfigPtr = Mgmt_Zone_Ctrl_LookupConfig(DeviceId);
	if (ConfigPtr == (Mgmt_Zone_Ctrl_Config *) NULL) {
		InstancePtr->IsReady = 0;
		return (XST_DEVICE_NOT_FOUND);
	}

	return Mgmt_Zone_Ctrl_CfgInitialize(InstancePtr, ConfigPtr, ConfigPtr->BaseAddress);
}


u64 Mgmt_Zone_Ctrl_Get_Hard_Fault_Status(Mgmt_Zone_Ctrl *InstancePtr)
{
 u32 hard_fault_mask_0, hard_fault_mask_1;

 hard_fault_mask_0 = Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, HARD_FAULT_STATUS_0_REG);
 hard_fault_mask_1 = Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, HARD_FAULT_STATUS_1_REG);

 return (u64)((((u64)hard_fault_mask_1) << 32) | hard_fault_mask_0);
}

void Mgmt_Zone_Ctrl_Set_MZ_Cfg(Mgmt_Zone_Ctrl *InstancePtr, u32 MZ, const MZ_config * cfg)
{
	 u32 hw_pwr_en_lvl_and_drive;
	 u32 hw_pwr_en_tmr;
	 u32 hw_pwr_en_cfg1;

	 u32 hard_fault_mask_0 = (u32)(cfg->hardfault_mask & 0xFFFFFFFF); // lower 32-bit word
	 u32 hard_fault_mask_1 = (u32)(cfg->hardfault_mask >> 32); // upper 32-bit word
	 u32 hw_mz_holdoff = cfg->fault_holdoff * (CLK_50MHZ_IN_HZ/1000); // units specified in miliseconds

	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_HARD_FAULT_MASK_0_REG, hard_fault_mask_0);
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_HARD_FAULT_MASK_1_REG, hard_fault_mask_1);
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_HARD_FAULT_HOLDOFF_REG, hw_mz_holdoff);

	 for (int idx = 0; idx < 32; idx++)
	 {
		 if (cfg->pwren_cfg[idx] != 0)
		 {
			 hw_pwr_en_tmr = (u16)(cfg->pwren_cfg[idx] & 0xFFFF) * (CLK_50MHZ_IN_HZ/1000); // units specified in miliseconds
			 hw_pwr_en_lvl_and_drive = (cfg->pwren_cfg[idx] >> 16 ) & 3;

			 hw_pwr_en_cfg1 = (hw_pwr_en_lvl_and_drive << 16 ) | (1 << MZ);

			 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, PWR_EN_0_CFG_0_REG + idx*PWR_2_PWR_ADDR_OFFSET, hw_pwr_en_tmr);
			 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, PWR_EN_0_CFG_1_REG + idx*PWR_2_PWR_ADDR_OFFSET, hw_pwr_en_cfg1);
		 }
	 }
}


void Mgmt_Zone_Ctrl_Get_MZ_Cfg(Mgmt_Zone_Ctrl *InstancePtr, u32 MZ, MZ_config * cfg)
{

	 u32 hard_fault_mask_0_reg = Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_HARD_FAULT_MASK_0_REG);
	 u32 hard_fault_mask_1_reg = Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_HARD_FAULT_MASK_1_REG);
	 u64 hard_fault_mask = ((((u64)hard_fault_mask_1_reg) << 32) | hard_fault_mask_0_reg);

	 cfg->hardfault_mask = hard_fault_mask;

	 u32 hw_mz_holdoff_reg = Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_HARD_FAULT_HOLDOFF_REG);
	 cfg->fault_holdoff = hw_mz_holdoff_reg / (CLK_50MHZ_IN_HZ/1000);


	for (int idx = 0; idx < 32; idx++)
	{
		u32 pwr_en_cfg_0 =  Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_0_CFG_0_REG + idx*PWR_2_PWR_ADDR_OFFSET);
		u32 pwr_en_cfg_1 =  Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_0_CFG_1_REG + idx*PWR_2_PWR_ADDR_OFFSET);

		u32 pwr_en_cfg_mz = pwr_en_cfg_1 & 0xFFFF;

		if ((pwr_en_cfg_mz & (1 << MZ)) == 0)
		{
			cfg->pwren_cfg[idx] = 0;
		}
		else
		{
			u16 hw_pwr_en_tmr = pwr_en_cfg_0 / (CLK_50MHZ_IN_HZ/1000);
			u32 hw_pwr_en_lvl_and_drive = (pwr_en_cfg_1 >> 16 ) & 3;

			cfg->pwren_cfg[idx] = (hw_pwr_en_lvl_and_drive << 16 ) | hw_pwr_en_tmr;
		}
	}

}

 MZ_pwr Mgmt_Zone_Ctrl_Get_MZ_Status(Mgmt_Zone_Ctrl *InstancePtr, u32 MZ)
{

	 MZ_pwr mz_pwr = MZ_PWR_OFF;
	 u32 mz_pwr_on_cnt = 0;
	 u32 mz_pwr_trans_on_cnt = 0;
	 u32 mz_pwr_trans_off_cnt = 0;
	 u32 mz_pwr_off_cnt = 0;

	for (int idx = 0; idx < 32; idx++)
	{
		u32 pwr_en_cfg_1 =  Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_0_CFG_1_REG + idx*PWR_2_PWR_ADDR_OFFSET);

		u32 pwr_en_cfg_mz = pwr_en_cfg_1 & 0xFFFF;

		if ((pwr_en_cfg_mz & (1 << MZ)) != 0)
		{
			u32 pwr_en_indiv_status =  Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_0_INDIV_STATUS_REG + idx*PWR_2_PWR_ADDR_OFFSET);

			if (pwr_en_indiv_status == MZ_PWR_ON)
				mz_pwr_on_cnt++;
			else if (pwr_en_indiv_status == MZ_PWR_TRANS_ON)
				mz_pwr_trans_on_cnt++;
			else if (pwr_en_indiv_status == MZ_PWR_TRANS_OFF)
				mz_pwr_trans_off_cnt++;
			else
				mz_pwr_off_cnt++;
		}
	}

    if (mz_pwr_trans_on_cnt != 0)
        mz_pwr = MZ_PWR_TRANS_ON;
    else if (mz_pwr_trans_off_cnt != 0)
        mz_pwr = MZ_PWR_TRANS_OFF;
    else if (mz_pwr_on_cnt != 0)
        mz_pwr = MZ_PWR_ON;
    else
        mz_pwr = MZ_PWR_OFF;

	return mz_pwr;

}

 u32 Mgmt_Zone_Ctrl_Get_Pwr_En_Status(Mgmt_Zone_Ctrl *InstancePtr)
 {
		return 	 Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_AGGR_STATUS);
 }

void Mgmt_Zone_Ctrl_Pwr_ON_Seq(Mgmt_Zone_Ctrl *InstancePtr, u32 MZ)
{
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_PWR_ON_INIT_REG, 1 << MZ);
}

void Mgmt_Zone_Ctrl_Pwr_OFF_Seq(Mgmt_Zone_Ctrl *InstancePtr, u32 MZ)
{
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_PWR_OFF_INIT_REG, 1 << MZ);
}

void Mgmt_Zone_Ctrl_Dispatch_Soft_Fault(Mgmt_Zone_Ctrl *InstancePtr, u32 MZ)
{
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, MZ * MZ_2_MZ_ADDR_OFFSET + MZ_0_SOFT_FAULT_REG, 1 << MZ);
}

void Mgmt_Zone_Ctrl_Set_IRQ_Enables(Mgmt_Zone_Ctrl *InstancePtr, u32 irq_enables)
{
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, IRQ_EN_REG, irq_enables);
}

u32 Mgmt_Zone_Ctrl_Get_IRQ_Enables(Mgmt_Zone_Ctrl *InstancePtr)
{
	return 	 Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, IRQ_EN_REG);
}

void Mgmt_Zone_Ctrl_Ack_IRQ(Mgmt_Zone_Ctrl *InstancePtr, u32 irq_acks)
{
	 Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, IRQ_ACK_REG, irq_acks);
}

u32 Mgmt_Zone_Ctrl_Get_IRQ_Status(Mgmt_Zone_Ctrl *InstancePtr)
{
	return 	 Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, IRQ_STATUS_REG);
}

void Mgmt_Zone_Ctrl_Set_Enable_Override(Mgmt_Zone_Ctrl *InstancePtr, u32 enables) {
    Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, PWR_EN_OVRD_REG, enables);
}

u32 Mgmt_Zone_Ctrl_Get_Enable_Override(Mgmt_Zone_Ctrl *InstancePtr) {
    return Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_OVRD_REG);
}

void Mgmt_Zone_Ctrl_Set_Override_Drive(Mgmt_Zone_Ctrl *InstancePtr, u32 drive) {
    Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, PWR_EN_OVRD_DRIVE_REG, drive);
}

u32 Mgmt_Zone_Ctrl_Get_Override_Drive(Mgmt_Zone_Ctrl *InstancePtr) {
    return Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_OVRD_DRIVE_REG);
}

void Mgmt_Zone_Ctrl_Set_Override_Level(Mgmt_Zone_Ctrl *InstancePtr, u32 level) {
    Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, PWR_EN_OVRD_LVL_REG, level);
}

u32 Mgmt_Zone_Ctrl_Get_Override_Level(Mgmt_Zone_Ctrl *InstancePtr) {
    return Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_OVRD_LVL_REG);
}

u32 Mgmt_Zone_Ctrl_Get_Override_Input(Mgmt_Zone_Ctrl *InstancePtr) {
    return Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_OVRD_READ_REG);
}

void Mgmt_Zone_Ctrl_Set_Sequence_Timer_Max(Mgmt_Zone_Ctrl *InstancePtr, u32 ms) {
    Mgmt_Zone_Ctrl_WriteReg(InstancePtr->BaseAddress, PWR_EN_TMR_MAX_REG, ms * (CLK_50MHZ_IN_HZ/1000));
}

u32 Mgmt_Zone_Ctrl_Get_Sequence_Timer_Max(Mgmt_Zone_Ctrl *InstancePtr) {
    return Mgmt_Zone_Ctrl_ReadReg(InstancePtr->BaseAddress, PWR_EN_TMR_MAX_REG) / (CLK_50MHZ_IN_HZ/1000);
}
