Analysis & Synthesis report for DE0_NANO
Thu Oct 18 16:55:17 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0|altsyncram_o2h1:auto_generated
 17. Source assignments for processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated
 18. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0
 19. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0
 20. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0
 21. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR
 22. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER
 23. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0
 24. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|mux2:mux2_0
 25. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0
 26. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|adder:dut_ADDER
 27. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|writeback:writeback_0|mux2:mux2_4
 28. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID
 29. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX
 30. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM
 31. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB
 32. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|imem:imem_0
 33. Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|dmem:dmem_0
 34. Parameter Settings for Inferred Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0
 35. Parameter Settings for Inferred Entity Instance: processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER"
 38. Port Connectivity Checks: "processor_arm:arm_proc_0|datapath:datapath_0"
 39. Port Connectivity Checks: "processor_arm:arm_proc_0"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 18 16:55:17 2018      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; DE0_NANO_arm                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 3,062                                      ;
;     Total combinational functions  ; 1,552                                      ;
;     Dedicated logic registers      ; 1,865                                      ;
; Total registers                    ; 1865                                       ;
; Total pins                         ; 11                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 5,120                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO_arm       ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                   ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; components/processor_arm.vhd              ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/processor_arm.vhd              ;         ;
; components/writeback.vhd                  ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/writeback.vhd                  ;         ;
; components/SLL2.vhd                       ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/SLL2.vhd                       ;         ;
; components/SIGNEXT.vhd                    ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/SIGNEXT.vhd                    ;         ;
; components/REGFILE.vhd                    ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/REGFILE.vhd                    ;         ;
; components/MUX64.vhd                      ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/MUX64.vhd                      ;         ;
; components/mux2.vhd                       ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/mux2.vhd                       ;         ;
; components/memory.vhd                     ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/memory.vhd                     ;         ;
; components/MAINDEC.vhd                    ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/MAINDEC.vhd                    ;         ;
; components/IMEM.vhd                       ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/IMEM.vhd                       ;         ;
; components/FLOPR.vhd                      ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/FLOPR.vhd                      ;         ;
; components/FETCH.vhd                      ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/FETCH.vhd                      ;         ;
; components/EXECUTE.vhd                    ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/EXECUTE.vhd                    ;         ;
; components/dmem.vhd                       ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/dmem.vhd                       ;         ;
; components/decode.vhd                     ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/decode.vhd                     ;         ;
; components/datapath.vhd                   ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/datapath.vhd                   ;         ;
; components/controller.vhd                 ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/controller.vhd                 ;         ;
; components/aludec.vhd                     ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/aludec.vhd                     ;         ;
; components/ALU.vhd                        ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/ALU.vhd                        ;         ;
; components/adder.vhd                      ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/adder.vhd                      ;         ;
; DE0_NANO_arm.vhd                          ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/DE0_NANO_arm.vhd                          ;         ;
; components/clkDiv.vhd                     ; yes             ; User VHDL File                                        ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/components/clkDiv.vhd                     ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; aglobal141.inc                            ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                      ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; /home/ariel-nt/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_o2h1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/db/altsyncram_o2h1.tdf                    ;         ;
; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ;         ;
; db/altsyncram_4tg1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/ariel-nt/Desktop/Facultad/Arquitectura del Computador/Laboratorio/DE0_NANO_ARM/db/altsyncram_4tg1.tdf                    ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 3,062                           ;
;                                             ;                                 ;
; Total combinational functions               ; 1552                            ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 950                             ;
;     -- 3 input functions                    ; 471                             ;
;     -- <=2 input functions                  ; 131                             ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 1460                            ;
;     -- arithmetic mode                      ; 92                              ;
;                                             ;                                 ;
; Total registers                             ; 1865                            ;
;     -- Dedicated logic registers            ; 1865                            ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 11                              ;
; Total memory bits                           ; 5120                            ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; clkDiv:clkDiv_0|clk_divider[20] ;
; Maximum fan-out                             ; 1973                            ;
; Total fan-out                               ; 12837                           ;
; Average fan-out                             ; 3.60                            ;
+---------------------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO_arm                                      ; 1552 (23)         ; 1865 (8)     ; 5120        ; 0            ; 0       ; 0         ; 11   ; 0            ; |DE0_NANO_arm                                                                                                                                         ; work         ;
;    |clkDiv:clkDiv_0|                               ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|clkDiv:clkDiv_0                                                                                                                         ; work         ;
;    |processor_arm:arm_proc_0|                      ; 1508 (0)          ; 1836 (7)     ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0                                                                                                                ; work         ;
;       |controller:controller_0|                    ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|controller:controller_0                                                                                        ; work         ;
;          |aludec:aludec_0|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|controller:controller_0|aludec:aludec_0                                                                        ; work         ;
;          |maindec:maindec_0|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|controller:controller_0|maindec:maindec_0                                                                      ; work         ;
;       |datapath:datapath_0|                        ; 1462 (0)          ; 1687 (0)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0                                                                                            ; work         ;
;          |decode:decode_0|                         ; 847 (0)           ; 1225 (0)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0                                                                            ; work         ;
;             |mux2:mux2_0|                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|mux2:mux2_0                                                                ; work         ;
;             |regfile:regfile_0|                    ; 828 (828)         ; 1225 (1225)  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0                                                          ; work         ;
;                |altsyncram:reg_bank_rtl_0|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0                                ; work         ;
;                   |altsyncram_o2h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0|altsyncram_o2h1:auto_generated ; work         ;
;             |signext:signext_0|                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|signext:signext_0                                                          ; work         ;
;          |execute:execute_0|                       ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0                                                                          ; work         ;
;             |MUX64:dut_MUX64|                      ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|MUX64:dut_MUX64                                                          ; work         ;
;             |alu:dut_ALU|                          ; 376 (376)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|alu:dut_ALU                                                              ; work         ;
;          |fetch:fetch_0|                           ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0                                                                              ; work         ;
;             |flopr:dut_FLOPR|                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR                                                              ; work         ;
;          |flopr:EX_MEM|                            ; 5 (5)             ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM                                                                               ; work         ;
;          |flopr:ID_EX|                             ; 128 (128)         ; 157 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX                                                                                ; work         ;
;          |flopr:IF_ID|                             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID                                                                                ; work         ;
;          |flopr:MEM_WB|                            ; 64 (64)           ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB                                                                               ; work         ;
;          |memory:memory_0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|memory:memory_0                                                                            ; work         ;
;       |dmem:dmem_0|                                ; 4 (4)             ; 142 (142)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|dmem:dmem_0                                                                                                    ; work         ;
;          |altsyncram:mem_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0                                                                               ; work         ;
;             |altsyncram_4tg1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated                                                ; work         ;
;       |imem:imem_0|                                ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_arm|processor_arm:arm_proc_0|imem:imem_0                                                                                                    ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0|altsyncram_o2h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ;
; processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal                                                           ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[152..196]                                       ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[151]  ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[201]                                           ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[198] ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[264]                                            ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[261]  ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[4,20]                                           ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|instr[21,23]                                                                      ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[5,9..14,21,23]                                  ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[4]                                              ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[2,10] ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[133,148,149,151]                                ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[4]                                             ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB|q[4]                                             ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[9]    ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[32,33]                                          ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[197,198]                                        ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[134,135]                                       ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[0,1]                          ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[8,18,19]                                        ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[7]    ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[28]                                             ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[29]   ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[24]                                             ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[25]   ;
; processor_arm:arm_proc_0|instr[28]                                                                         ; Merged with processor_arm:arm_proc_0|instr[29]                               ;
; processor_arm:arm_proc_0|instr[24]                                                                         ; Merged with processor_arm:arm_proc_0|instr[25]                               ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[271]                                            ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[203]                                           ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[146,147]                                        ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[135]  ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[142]                                            ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[141]  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1159               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1160               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1161               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1162               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1163               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1164               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1165               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1166               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1167               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1168               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1169               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1170               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1171               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1172               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1173               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1174               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1175               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1176               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1177               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1178               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1179               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1180               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1181               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1182               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1183               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1184               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1185               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1186               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1187               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1188               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1189               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1190               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1191               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1192               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1193               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1194               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1195               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1196               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1197               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1198               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1199               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1200               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1201               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1202               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1203               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1204               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1205               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1206               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1207               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1208               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1209               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1210               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1211               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1212               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1213               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1214               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1215               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1216               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1217               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1218               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1219               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1220               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1221               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1222               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1223               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1224               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1225               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1226               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1227               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1228               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1229               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1230               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1231               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1232               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1233               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1234               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1235               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1236               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1237               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1238               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1239               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1240               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1241               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1242               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1243               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1244               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1245               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1246               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1247               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1248               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1249               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1250               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1251               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1252               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1253               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1254               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1255               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1256               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1257               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1258               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1259               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1260               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1261               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1262               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1263               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1264               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1265               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1266               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1267               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1268               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1269               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1270               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1271               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1272               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1273               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1274               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1275               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1276               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1277               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1278               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1279               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1280               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1281               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1282               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1283               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1284               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1285               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1286               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1287               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1288               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1289               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1290               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1291               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1292               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1293               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1294               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1295               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1296               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1297               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1298               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1299               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1300               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1301               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1302               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1303               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1304               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1305               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1306               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1307               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1308               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1309               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1310               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1311               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1312               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1313               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1314               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1315               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1316               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1317               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1318               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1319               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1320               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1321               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1322               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1323               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1324               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1325               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1326               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1327               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1328               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1329               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1330               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1331               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1332               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1333               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1334               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1335               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1336               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1337               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1338               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1339               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1340               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1341               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1342               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1343               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1344               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1345               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1346               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1347               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1348               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1349               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1350               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1351               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1352               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1353               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1354               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1355               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1356               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1357               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1358               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1359               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1360               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1361               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1362               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1363               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1364               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1365               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1366               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1367               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1368               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1369               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1370               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1371               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1372               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1373               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1374               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1375               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1376               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1377               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1378               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1379               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1380               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1381               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1382               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1383               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1384               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1385               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1386               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1387               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1388               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1389               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1390               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1391               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1392               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1393               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1394               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1395               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1396               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1397               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1398               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1399               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1400               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1401               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1402               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1403               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1404               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1405               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1406               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1407               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1408               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1409               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1410               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1411               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1412               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1413               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1414               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1415               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1416               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1417               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1418               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1419               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1420               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1421               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1422               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1423               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1424               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1425               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1426               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1427               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1428               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1429               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1430               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1431               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1432               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1433               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1434               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1435               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1436               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1437               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1438               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1439               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1440               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1441               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1442               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1443               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1444               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1445               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1446               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1447               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1448               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1449               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1450               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1451               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1452               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1453               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1454               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1455               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1456               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1457               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1458               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1459               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1460               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1461               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1462               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1463               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1464               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1465               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1466               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1467               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1468               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1469               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1470               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1471               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1472               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1473               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1474               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1475               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1476               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1477               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1478               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1479               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1480               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1481               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1482               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1483               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1484               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1485               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1486               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1487               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1488               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1489               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1490               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1491               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1492               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1493               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1494               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1495               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1496               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1497               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1498               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1499               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1500               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1501               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1502               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1503               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1504               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1505               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1506               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1507               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1508               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1509               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1510               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1511               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1512               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1513               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1514               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1515               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1516               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1517               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1518               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1519               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1520               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1521               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1522               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1523               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1524               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1525               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1526               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1527               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1528               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1529               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1530               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1531               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1532               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1533               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1534               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1535               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1536               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1537               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1538               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1539               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1540               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1541               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1542               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1543               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1544               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1545               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1546               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1547               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1548               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1549               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1550               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1551               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1552               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1553               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1554               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1555               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1556               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1557               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1558               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1559               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1560               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1561               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1562               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1563               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1564               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1565               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1566               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1567               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1568               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1569               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1570               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1571               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1572               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1573               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1574               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1575               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1576               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1577               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1578               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1579               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1580               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1581               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1582               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1583               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1584               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1585               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1586               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1587               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1588               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1589               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1590               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1591               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1592               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1593               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1594               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1595               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1596               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1597               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1598               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1599               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1600               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1601               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1602               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1603               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1604               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1605               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1606               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1607               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1608               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1609               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1610               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1611               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1612               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1613               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1614               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1615               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1616               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1617               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1618               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1619               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1620               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1621               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1622               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1623               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1624               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1625               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1626               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1627               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1628               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1629               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1630               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1631               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1632               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1633               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1634               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1635               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1636               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1637               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1638               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1639               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1640               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1641               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1642               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1643               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1644               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1645               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1646               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1647               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1648               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1649               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1650               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1651               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1652               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1653               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1654               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1655               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1656               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1657               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1658               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1659               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1660               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1661               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1662               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1663               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1664               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1665               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1666               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1667               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1668               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1669               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1670               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1671               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1672               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1673               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1674               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1675               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1676               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1677               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1678               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1679               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1680               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1681               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1682               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1683               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1684               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1685               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1686               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1687               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1688               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1689               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1690               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1691               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1692               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1693               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1694               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1695               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1696               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1697               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1698               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1699               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1700               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1701               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1702               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1703               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1704               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1705               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1706               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1707               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1708               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1709               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1710               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1711               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1712               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1713               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1714               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1715               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1716               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1717               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1718               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1719               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1720               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1721               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1722               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1723               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1724               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1725               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1726               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1727               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1728               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1729               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1730               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1731               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1732               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1733               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1734               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1735               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1736               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1737               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1738               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1739               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1740               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1741               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1742               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1743               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1744               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1745               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1746               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1747               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1748               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1749               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1750               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1751               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1752               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1753               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1754               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1755               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1756               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1757               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1758               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1759               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1760               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1761               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1762               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1763               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1764               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1765               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1766               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1767               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1768               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1769               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1770               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1771               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1772               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1773               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1774               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1775               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1776               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1777               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1778               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1779               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1780               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1781               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1782               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1783               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1784               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1785               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1786               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1787               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1788               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1789               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1790               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1791               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1792               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1793               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1794               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1795               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1796               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1797               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1798               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1799               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1800               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1801               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1802               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1803               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1804               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1805               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1806               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1807               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1808               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1809               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1810               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1811               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1812               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1813               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1814               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1815               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1816               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1817               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1818               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1819               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1820               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1821               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1822               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1823               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1824               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1825               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1826               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1827               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1828               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1829               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1830               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1831               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1832               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1833               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1834               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1835               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1836               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1837               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1838               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1839               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1840               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1841               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1842               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1843               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1844               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1845               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1846               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1847               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1848               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1849               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1850               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1851               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1852               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1853               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1854               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1855               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1856               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1857               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1858               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1859               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1860               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1861               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1862               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1863               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1864               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1865               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1866               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1867               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1868               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1869               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1870               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1871               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1872               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1873               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1874               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1875               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1876               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1877               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1878               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1879               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1880               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1881               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1882               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1883               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1884               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1885               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1886               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1887               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1888               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1889               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1890               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1891               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1892               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1893               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1894               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1895               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1896               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1897               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1898               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1899               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1900               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1901               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1902               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1903               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1904               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1905               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1906               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1907               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1908               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1909               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1910               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1911               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1912               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1913               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1914               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1915               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1916               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1917               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1918               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1919               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1920               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1921               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1922               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1923               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1924               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1925               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1926               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1927               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1928               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1929               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1930               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1931               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1932               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1933               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1934               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1935               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1936               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1937               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1938               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1939               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1940               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1941               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1942               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1943               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1944               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1945               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1946               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1947               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1948               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1949               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1950               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1951               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1952               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1953               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1954               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1955               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1956               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1957               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1958               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1959               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1960               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1961               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1962               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1963               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1964               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1965               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1966               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1967               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1968               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1969               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1970               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1971               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1972               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1973               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1974               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1975               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1976               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1977               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1978               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1979               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1980               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1981               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1982               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1983               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1984               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1985               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1986               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1987               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1988               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1989               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1990               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1991               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1992               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1993               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1994               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1995               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1996               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1997               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1998               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~1999               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2000               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2001               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2002               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2003               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2004               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2005               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2006               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2007               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2008               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2009               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2010               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2011               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2012               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2013               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2014               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2015               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2016               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2017               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2018               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2019               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2020               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2021               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2022               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2023               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2024               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2025               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2026               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2027               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2028               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2029               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2030               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2031               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2032               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2033               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2034               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2035               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2036               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2037               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2038               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2039               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2040               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2041               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2042               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2043               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2044               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2045               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2046               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2047               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2048               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2049               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2050               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2051               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2052               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2053               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2054               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2055               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2056               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2057               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2058               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2059               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2060               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2061               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2062               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2063               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2064               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2065               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2066               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2067               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2068               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2069               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2070               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2071               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2072               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2073               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2074               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2075               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2076               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2077               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2078               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2079               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2080               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2081               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2082               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2083               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2084               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2085               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2086               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2087               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2088               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2089               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2090               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2091               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2092               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2093               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2094               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2095               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2096               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2097               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2098               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2099               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2100               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2101               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2102               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2103               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2104               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2105               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2106               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2107               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2108               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2109               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2110               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2111               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2112               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2113               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2114               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2115               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2116               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2117               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2118               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2119               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2120               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2121               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2122               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2123               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2124               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2125               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2126               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2127               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2128               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2129               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2130               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2131               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2132               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2133               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2134               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2135               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2136               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2137               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2138               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2139               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2140               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2141               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2142               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2143               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2144               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2145               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2146               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2147               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2148               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2149               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2150               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2151               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2152               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2153               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2154               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2155               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2156               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2157               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2158               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2159               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2160               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2161               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2162               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2163               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2164               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2165               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2166               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2167               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2168               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2169               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2170               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2171               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2172               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2173               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2174               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2175               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2176               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2177               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2178               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2179               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2180               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2181               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank~2182               ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[205..260]                                       ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[40..95]                                         ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[8..63]                        ; Lost fanout                                                                  ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[269]                                            ; Stuck at GND due to stuck port data_in                                       ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[265]                                            ; Merged with processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[266]  ;
; Total Number of Removed Registers = 1284                                                                   ;                                                                              ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                           ;
+-----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                  ;
+-----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------+
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[33]  ; Stuck at GND              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[198],                                        ;
;                                                                 ; due to stuck port data_in ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[135],                                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[1],                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[253],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[254],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[255],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[256],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[257],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[258],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[259],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[260],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[88],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[89],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[90],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[91],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[92],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[93],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[94],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[95],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[56],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[57],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[58],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[59],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[60],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[61],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[62],                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[63]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[4]   ; Stuck at GND              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[4],                                          ;
;                                                                 ; due to stuck port data_in ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[4],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB|q[4],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[9] ;
; processor_arm:arm_proc_0|instr[23]                              ; Stuck at GND              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[271],                                        ;
;                                                                 ; due to stuck port data_in ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[203],                                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[269]                                         ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[32]  ; Stuck at GND              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[197],                                        ;
;                                                                 ; due to stuck port data_in ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM|q[134],                                       ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[0]                         ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[20]  ; Stuck at GND              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[151],                                        ;
;                                                                 ; due to stuck port data_in ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[148],                                        ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[149]                                         ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[238] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[73],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[41]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[239] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[74],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[42]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[230] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[65],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[33]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[237] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[72],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[40]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[236] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[71],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[39]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[235] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[70],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[38]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[234] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[69],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[37]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[233] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[68],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[36]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[232] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[67],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[35]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[231] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[66],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[34]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[251] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[86],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[54]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[229] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[64],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[32]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[240] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[75],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[43]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[241] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[76],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[44]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[242] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[77],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[45]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[243] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[78],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[46]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[244] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[79],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[47]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[245] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[80],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[48]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[246] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[81],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[49]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[247] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[82],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[50]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[248] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[83],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[51]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[249] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[84],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[52]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[250] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[85],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[53]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[252] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[87],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[55]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[216] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[51],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[19]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[205] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[40],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[8]                         ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[206] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[41],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[9]                         ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[207] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[42],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[10]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[208] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[43],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[11]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[209] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[44],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[12]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[210] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[45],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[13]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[211] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[46],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[14]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[212] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[47],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[15]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[213] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[48],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[16]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[214] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[49],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[17]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[215] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[50],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[18]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[228] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[63],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[31]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[217] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[52],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[20]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[218] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[53],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[21]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[219] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[54],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[22]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[220] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[55],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[23]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[221] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[56],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[24]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[222] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[57],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[25]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[223] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[58],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[26]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[224] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[59],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[27]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[225] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[60],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[28]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[226] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[61],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[29]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[227] ; Lost Fanouts              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[62],                                         ;
;                                                                 ;                           ; processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[30]                        ;
; processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID|q[5]   ; Stuck at GND              ; processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[133]                                         ;
;                                                                 ; due to stuck port data_in ;                                                                                                         ;
+-----------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1865  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 198   ;
; Number of registers using Asynchronous Clear ; 494   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1160  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[14]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[12]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[28]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[26]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[24]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[22]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[20]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[18]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[16]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[138] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[136] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[134] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[132] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[130] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[128] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[126] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[124] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[122] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[120] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[118] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[116] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[114] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[112] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[110] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[108] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[106] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[104] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[102] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[100] ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[98]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[96]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[94]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[92]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[90]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[88]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[86]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[84]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[82]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[80]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[78]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[76]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[74]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[72]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[70]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[68]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[66]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[64]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[62]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[60]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[58]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[56]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[54]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[52]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[50]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[48]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[46]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[44]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[42]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[40]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[38]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[36]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[34]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[32]  ; 1       ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[30]  ; 1       ;
; Total number of inverted registers = 64                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register Name                                                                                             ; RAM Name                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[0]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[1]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[2]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[3]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[4]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[5]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[6]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[7]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[8]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[9]   ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[10]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[11]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[12]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[13]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[14]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[15]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[16]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[17]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[18]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[19]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[20]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[21]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[22]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[23]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[24]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[25]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[26]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[27]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[28]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[29]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[30]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[31]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[32]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[33]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[34]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[35]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[36]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[37]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[38]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[39]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[40]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[41]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[42]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[43]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[44]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[45]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[46]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[47]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[48]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[49]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[50]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[51]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[52]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[53]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[54]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[55]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[56]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[57]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[58]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[59]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[60]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[61]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[62]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[63]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[64]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[65]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[66]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[67]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[68]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[69]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[70]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[71]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[72]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[73]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[74]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[75]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[76]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[77]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[78]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[79]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[80]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[81]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[82]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[83]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[84]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[85]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[86]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[87]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[88]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[89]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[90]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[91]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[92]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[93]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[94]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[95]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[96]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[97]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[98]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[99]  ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[100] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[101] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[102] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[103] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[104] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[105] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[106] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[107] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[108] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[109] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[110] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[111] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[112] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[113] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[114] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[115] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[116] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[117] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[118] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[119] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[120] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[121] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[122] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[123] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[124] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[125] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[126] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[127] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[128] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[129] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[130] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[131] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[132] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[133] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[134] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[135] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[136] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[137] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0_bypass[138] ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0 ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[0]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[1]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[2]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[3]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[4]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[5]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[6]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[7]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[8]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[9]                                                  ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[10]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[11]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[12]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[13]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[14]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[15]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[16]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[17]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[18]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[19]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[20]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[21]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[22]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[23]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[24]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[25]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[26]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[27]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[28]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[29]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[30]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[31]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[32]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[33]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[34]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[35]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[36]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[37]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[38]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[39]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[40]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[41]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[42]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[43]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[44]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[45]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[46]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[47]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[48]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[49]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[50]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[51]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[52]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[53]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[54]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[55]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[56]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[57]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[58]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[59]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[60]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[61]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[62]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[63]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[64]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[65]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[66]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[67]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[68]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[69]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[70]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[71]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[72]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[73]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[74]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[75]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0_bypass[76]                                                 ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0                                                ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                   ;
+--------------------------------------------------------+------------------------------------------------+------+
; Register Name                                          ; Megafunction                                   ; Type ;
+--------------------------------------------------------+------------------------------------------------+------+
; processor_arm:arm_proc_0|dmem:dmem_0|mem[0..63][0..63] ; processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------+------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[262]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[146]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[263]                  ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB|q[23]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[141]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX|q[138]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_arm|processor_arm:arm_proc_0|controller:controller_0|maindec:maindec_0|AluOp[0]      ;
; 12:1               ; 64 bits   ; 512 LEs       ; 256 LEs              ; 256 LEs                ; No         ; |DE0_NANO_arm|processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|alu:dut_ALU|Mux43 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0|altsyncram_o2h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 64    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|mux2:mux2_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|adder:dut_ADDER ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|writeback:writeback_0|mux2:mux2_4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 96    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 272   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 204   ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 135   ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|imem:imem_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor_arm:arm_proc_0|dmem:dmem_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 64    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0 ;
+------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                                     ;
+------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                                                  ;
; WIDTH_A                            ; 64                                        ; Untyped                                                                  ;
; WIDTHAD_A                          ; 5                                         ; Untyped                                                                  ;
; NUMWORDS_A                         ; 32                                        ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                                  ;
; WIDTH_B                            ; 64                                        ; Untyped                                                                  ;
; WIDTHAD_B                          ; 5                                         ; Untyped                                                                  ;
; NUMWORDS_B                         ; 32                                        ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                                  ;
; INIT_FILE                          ; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_o2h1                           ; Untyped                                                                  ;
+------------------------------------+-------------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 64                   ; Untyped                                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 64                   ; Untyped                                        ;
; WIDTHAD_B                          ; 6                    ; Untyped                                        ;
; NUMWORDS_B                         ; 64                   ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                        ;
; Entity Instance                           ; processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 64                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 64                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                ;
; Entity Instance                           ; processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 64                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 64                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER" ;
+----------+-------+----------+--------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                  ;
+----------+-------+----------+--------------------------------------------------------------------------+
; b[63..3] ; Input ; Info     ; Stuck at GND                                                             ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                             ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                             ;
+----------+-------+----------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_arm:arm_proc_0|datapath:datapath_0"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; im_addr[63..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; im_addr[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor_arm:arm_proc_0"                                                                          ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; dm_writedata[63..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dm_readenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 1865                        ;
;     CLR               ; 293                         ;
;     CLR SCLR          ; 3                           ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 134                         ;
;     ENA               ; 1160                        ;
;     plain             ; 211                         ;
; cycloneiii_lcell_comb ; 1552                        ;
;     arith             ; 92                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 68                          ;
;     normal            ; 1460                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 403                         ;
;         4 data inputs ; 950                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 13.90                       ;
; Average LUT depth     ; 4.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Oct 18 16:55:03 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file components/processor_arm.vhd
    Info (12022): Found design unit 1: processor_arm-behav
    Info (12023): Found entity 1: processor_arm
Info (12021): Found 2 design units, including 1 entities, in source file components/writeback.vhd
    Info (12022): Found design unit 1: writeback-behav
    Info (12023): Found entity 1: writeback
Info (12021): Found 2 design units, including 1 entities, in source file components/SLL2.vhd
    Info (12022): Found design unit 1: sll2-behavioral
    Info (12023): Found entity 1: sll2
Info (12021): Found 2 design units, including 1 entities, in source file components/sl2.vhd
    Info (12022): Found design unit 1: sl2-Behavior
    Info (12023): Found entity 1: sl2
Info (12021): Found 2 design units, including 1 entities, in source file components/SIGNEXT.vhd
    Info (12022): Found design unit 1: signext-synth
    Info (12023): Found entity 1: signext
Info (12021): Found 2 design units, including 1 entities, in source file components/REGFILE.vhd
    Info (12022): Found design unit 1: regfile-synth
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file components/MUX64.vhd
    Info (12022): Found design unit 1: MUX64-synth
    Info (12023): Found entity 1: MUX64
Info (12021): Found 2 design units, including 1 entities, in source file components/mux2.vhd
    Info (12022): Found design unit 1: mux2-synth
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file components/memory.vhd
    Info (12022): Found design unit 1: memory-behav
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file components/MAINDEC.vhd
    Info (12022): Found design unit 1: maindec-synth
    Info (12023): Found entity 1: maindec
Info (12021): Found 2 design units, including 1 entities, in source file components/IMEM.vhd
    Info (12022): Found design unit 1: imem-rtl
    Info (12023): Found entity 1: imem
Info (12021): Found 2 design units, including 1 entities, in source file components/FLOPR.vhd
    Info (12022): Found design unit 1: flopr-synth
    Info (12023): Found entity 1: flopr
Info (12021): Found 2 design units, including 1 entities, in source file components/FETCH.vhd
    Info (12022): Found design unit 1: fetch-synth
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file components/EXECUTE.vhd
    Info (12022): Found design unit 1: execute-synth
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file components/dmem.vhd
    Info (12022): Found design unit 1: dmem-behave
    Info (12023): Found entity 1: dmem
Info (12021): Found 2 design units, including 1 entities, in source file components/decode.vhd
    Info (12022): Found design unit 1: decode-behav
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath.vhd
    Info (12022): Found design unit 1: datapath-behav
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file components/controller.vhd
    Info (12022): Found design unit 1: controller-cont
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file components/aludec.vhd
    Info (12022): Found design unit 1: aludec-behavior
    Info (12023): Found entity 1: aludec
Info (12021): Found 2 design units, including 1 entities, in source file components/ALU.vhd
    Info (12022): Found design unit 1: alu-synth
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file components/adder.vhd
    Info (12022): Found design unit 1: adder-Behavior
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file DE0_NANO_arm.vhd
    Info (12022): Found design unit 1: DE0_NANO_arm-arch
    Info (12023): Found entity 1: DE0_NANO_arm
Info (12021): Found 2 design units, including 1 entities, in source file testbenchs/DE0_NANO_arm_tb.vhd
    Info (12022): Found design unit 1: DE0_NANO_arm_tb-Behavior
    Info (12023): Found entity 1: DE0_NANO_arm_tb
Info (12021): Found 2 design units, including 1 entities, in source file components/clkDiv.vhd
    Info (12022): Found design unit 1: clkDiv-rtl
    Info (12023): Found entity 1: clkDiv
Info (12127): Elaborating entity "DE0_NANO_arm" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_arm.vhd(14): used implicit default value for signal "dump" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_arm.vhd(19): object "DM_readEnable_s" assigned a value but never read
Info (12128): Elaborating entity "processor_arm" for hierarchy "processor_arm:arm_proc_0"
Info (12128): Elaborating entity "datapath" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0"
Info (12128): Elaborating entity "fetch" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0"
Info (12128): Elaborating entity "flopr" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR"
Info (12128): Elaborating entity "MUX64" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|MUX64:dut_MUX64"
Info (10041): Inferred latch for "y[0]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[1]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[2]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[3]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[4]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[5]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[6]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[7]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[8]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[9]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[10]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[11]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[12]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[13]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[14]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[15]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[16]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[17]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[18]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[19]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[20]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[21]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[22]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[23]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[24]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[25]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[26]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[27]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[28]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[29]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[30]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[31]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[32]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[33]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[34]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[35]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[36]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[37]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[38]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[39]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[40]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[41]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[42]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[43]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[44]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[45]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[46]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[47]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[48]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[49]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[50]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[51]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[52]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[53]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[54]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[55]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[56]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[57]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[58]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[59]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[60]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[61]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[62]" at MUX64.vhd(13)
Info (10041): Inferred latch for "y[63]" at MUX64.vhd(13)
Info (12128): Elaborating entity "adder" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER"
Info (12128): Elaborating entity "decode" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0"
Info (12128): Elaborating entity "mux2" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|mux2:mux2_0"
Info (12128): Elaborating entity "regfile" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0"
Info (12128): Elaborating entity "signext" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|signext:signext_0"
Info (12128): Elaborating entity "execute" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0"
Info (12128): Elaborating entity "alu" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|alu:dut_ALU"
Info (12128): Elaborating entity "sll2" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|execute:execute_0|sll2:dut_SLL2"
Info (12128): Elaborating entity "memory" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|memory:memory_0"
Info (12128): Elaborating entity "writeback" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|writeback:writeback_0"
Info (12128): Elaborating entity "mux2" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|writeback:writeback_0|mux2:mux2_4"
Info (12128): Elaborating entity "flopr" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|flopr:IF_ID"
Info (12128): Elaborating entity "flopr" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|flopr:ID_EX"
Info (12128): Elaborating entity "flopr" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|flopr:EX_MEM"
Info (12128): Elaborating entity "flopr" for hierarchy "processor_arm:arm_proc_0|datapath:datapath_0|flopr:MEM_WB"
Info (12128): Elaborating entity "controller" for hierarchy "processor_arm:arm_proc_0|controller:controller_0"
Info (12128): Elaborating entity "maindec" for hierarchy "processor_arm:arm_proc_0|controller:controller_0|maindec:maindec_0"
Info (12128): Elaborating entity "aludec" for hierarchy "processor_arm:arm_proc_0|controller:controller_0|aludec:aludec_0"
Info (12128): Elaborating entity "imem" for hierarchy "processor_arm:arm_proc_0|imem:imem_0"
Info (12128): Elaborating entity "dmem" for hierarchy "processor_arm:arm_proc_0|dmem:dmem_0"
Info (12128): Elaborating entity "clkDiv" for hierarchy "clkDiv:clkDiv_0"
Warning (276020): Inferred RAM node "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "processor_arm:arm_proc_0|imem:imem_0|ROM" is uninferred due to asynchronous read logic
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|reg_bank_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "processor_arm:arm_proc_0|dmem:dmem_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0"
Info (12133): Instantiated megafunction "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2h1.tdf
    Info (12023): Found entity 1: altsyncram_o2h1
Info (12130): Elaborated megafunction instantiation "processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "processor_arm:arm_proc_0|dmem:dmem_0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1192 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "processor_arm:arm_proc_0|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:reg_bank_rtl_0|altsyncram_o2h1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 3327 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 3188 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1000 megabytes
    Info: Processing ended: Thu Oct 18 16:55:17 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


