Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Aug 28 17:43:51 2024
| Host              : hakam-MS-7D46 running 64-bit Ubuntu 24.04 LTS
| Command           : report_timing_summary -file timing_synth.rpt
| Design            : SOC
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (39)
6. checking no_output_delay (130)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (39)
-------------------------------
 There are 39 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (130)
---------------------------------
 There are 130 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.779    -2922.748                   5627                58375        0.000        0.000                      0                58375        1.927        0.000                       0                 20362  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              -1.779    -2922.748                   5627                58375        0.000        0.000                      0                58375        1.927        0.000                       0                 20362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :         5627  Failing Endpoints,  Worst Slack       -1.779ns,  Total Violation    -2922.748ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_11_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 1.666ns (24.645%)  route 5.094ns (75.355%))
  Logic Levels:           26  (CARRY8=2 LUT2=1 LUT4=3 LUT5=3 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 5.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=20361, unset)        0.037     0.037    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/clock
                         FDRE                                         r  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 f  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]/Q
                         net (fo=4, unplaced)         0.189     0.319    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg[51][0]_0
                         LUT6 (Prop_LUT6_I0_O)        0.174     0.493 f  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_93/O
                         net (fo=1, unplaced)         0.034     0.527    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_93_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.090     0.617 f  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_60__0/O
                         net (fo=1, unplaced)         0.000     0.617    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_60__0_n_0
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     0.647 f  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_41__0/O
                         net (fo=1, unplaced)         0.215     0.862    ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_41__0_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.116     0.978 f  ChaosCore_tile/ChaosCore/ROB/ROB_WB_banks_3/mem_busy_ext/Memory_reg_0_i_34__0/O
                         net (fo=3, unplaced)         0.220     1.198    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_3/mem_ext/ROB_output_complete_3
                         LUT6 (Prop_LUT6_I0_O)        0.040     1.238 f  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_3/mem_ext/Memory_reg_0_i_28__0/O
                         net (fo=8, unplaced)         0.242     1.480    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/Memory_reg_6
                         LUT5 (Prop_LUT5_I4_O)        0.040     1.520 f  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/Memory_reg_6_i_3/O
                         net (fo=6, unplaced)         0.236     1.756    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/earliest_taken_index[0]
                         LUT4 (Prop_LUT4_I2_O)        0.040     1.796 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_2_i_37__0/O
                         net (fo=32, unplaced)        0.274     2.070    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_2_i_37__0_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.110 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_2/mem_ext/Memory_reg_2_i_26__0/O
                         net (fo=1, unplaced)         0.214     2.324    ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/Memory_reg_2_2
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.364 r  ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_1/mem_ext/Memory_reg_2_i_13__0/O
                         net (fo=2, unplaced)         0.214     2.578    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/_GEN_1[4]
                         LUT6 (Prop_LUT6_I3_O)        0.040     2.618 r  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_i_61/O
                         net (fo=1, unplaced)         0.214     2.832    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_i_61_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.039     2.871 r  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_i_34/O
                         net (fo=1, unplaced)         0.025     2.896    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_i_34_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     3.141 f  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_reg_i_13/CO[7]
                         net (fo=1, unplaced)         0.007     3.148    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_reg_i_13_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.073     3.221 f  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_reg_i_7/CO[2]
                         net (fo=48, unplaced)        0.283     3.504    ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/CO[0]
                         LUT6 (Prop_LUT6_I5_O)        0.040     3.544 f  ChaosCore_tile/ChaosCore/ROB/fetch_prediction_bank_ext/prediction_valid_REG_i_1/O
                         net (fo=214, unplaced)       0.317     3.861    ChaosCore_tile/ChaosCore/backend/MOB/reservation_station_0_decoded_instruction_MOB_index_reg[3]
                         LUT2 (Prop_LUT2_I1_O)        0.040     3.901 r  ChaosCore_tile/ChaosCore/backend/MOB/i__i_3/O
                         net (fo=2, unplaced)         0.214     4.115    ChaosCore_tile/ChaosCore/backend/_MOB_io_reserve_3_ready
                         LUT4 (Prop_LUT4_I2_O)        0.040     4.155 r  ChaosCore_tile/ChaosCore/backend/backend_can_allocate/i_/O
                         net (fo=24, unplaced)        0.267     4.422    ChaosCore_tile/ChaosCore/frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/p_4_in
                         LUT5 (Prop_LUT5_I3_O)        0.040     4.462 r  ChaosCore_tile/ChaosCore/frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/reservation_station_0_decoded_instruction_MOB_index[3]_i_2/O
                         net (fo=28, unplaced)        0.271     4.733    ChaosCore_tile/ChaosCore/backend/MOB/io_backend_packet_0_valid00_out
                         LUT4 (Prop_LUT4_I3_O)        0.040     4.773 r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_5_i_7/O
                         net (fo=6, unplaced)         0.236     5.009    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_5_i_7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.039     5.048 r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_i_11/O
                         net (fo=1, unplaced)         0.025     5.073    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_i_11_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.087     5.160 r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_reg_i_10/O
                         net (fo=1, unplaced)         0.212     5.372    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_reg_i_10_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.412 r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_i_8/O
                         net (fo=1, unplaced)         0.214     5.626    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_i_8_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     5.666 f  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_i_5/O
                         net (fo=13, unplaced)        0.253     5.919    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_1_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.040     5.959 f  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_7_i_7/O
                         net (fo=3, unplaced)         0.220     6.179    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_7_i_7_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.040     6.219 r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_11_i_3/O
                         net (fo=1, unplaced)         0.214     6.433    ChaosCore_tile/ChaosCore/frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/matrix_0_11_reg
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.473 r  ChaosCore_tile/ChaosCore/frontend/rename/renamed_decoded_fetch_packet_Q/ram_ext/matrix_0_11_i_2/O
                         net (fo=4, unplaced)         0.226     6.699    ChaosCore_tile/ChaosCore/backend/AGU/matrix_0_11_reg
                         LUT6 (Prop_LUT6_I4_O)        0.040     6.739 r  ChaosCore_tile/ChaosCore/backend/AGU/matrix_0_11_i_1/O
                         net (fo=1, unplaced)         0.058     6.797    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_11_reg_0
                         FDRE                                         r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clock (IN)
                         net (fo=20361, unset)        0.026     5.026    ChaosCore_tile/ChaosCore/backend/MOB/clock
                         FDRE                                         r  ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_11_reg/C
                         clock pessimism              0.000     5.026    
                         clock uncertainty           -0.035     4.991    
                         FDRE (Setup_FDRE_C_D)        0.027     5.018    ChaosCore_tile/ChaosCore/backend/MOB/matrix_0_11_reg
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 -1.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.038ns (43.182%)  route 0.050ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=20361, unset)        0.013     0.013    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/clock
                         FDRE                                         r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[3]/Q
                         net (fo=3, unplaced)         0.050     0.101    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/A3
                         RAMS64E                                      r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=20361, unset)        0.039     0.039    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/WCLK
                         RAMS64E                                      r  ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.000     0.039    
                         RAMS64E (Hold_RAMS64E_CLK_ADR3)
                                                      0.062     0.101    ChaosCore_tile/instruction_cache/LRU_memory/mem_ext/Memory_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.000    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         5.000       3.261                ChaosCore_tile/ChaosCore/frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.573         2.500       1.927                ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_0/mem_ext/Memory_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.573         2.500       1.927                ChaosCore_tile/ChaosCore/ROB/ROB_entry_banks_0/mem_ext/Memory_reg_0_63_0_6/RAMA/CLK



