read_verilog src/adder.v
synth_xilinx -top adder
write_verilog adder_netlist.v
