<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_3mm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>161312032</Best-caseLatency>
            <Average-caseLatency>161312032</Average-caseLatency>
            <Worst-caseLatency>161312032</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.645 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.645 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.645 sec</Worst-caseRealTimeLatency>
            <Interval-min>161312033</Interval-min>
            <Interval-max>161312033</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL12_merlinL11>
                <Slack>2.92</Slack>
                <TripCount>34200</TripCount>
                <Latency>48290400</Latency>
                <AbsoluteTimeLatency>193161600</AbsoluteTimeLatency>
                <IterationLatency>1412</IterationLatency>
                <InstanceList/>
            </merlinL12_merlinL11>
            <merlinL8_merlinL7>
                <Slack>2.92</Slack>
                <TripCount>39900</TripCount>
                <Latency>62044500</Latency>
                <AbsoluteTimeLatency>248178000</AbsoluteTimeLatency>
                <IterationLatency>1555</IterationLatency>
                <InstanceList/>
            </merlinL8_merlinL7>
            <merlinL4_merlinL3>
                <Slack>2.92</Slack>
                <TripCount>37800</TripCount>
                <Latency>50878800</Latency>
                <AbsoluteTimeLatency>203515200</AbsoluteTimeLatency>
                <IterationLatency>1346</IterationLatency>
                <InstanceList/>
            </merlinL4_merlinL3>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:118</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL12_merlinL11>
                    <Name>merlinL12_merlinL11</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:159</SourceLocation>
                </merlinL12_merlinL11>
                <merlinL8_merlinL7>
                    <Name>merlinL8_merlinL7</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:195</SourceLocation>
                </merlinL8_merlinL7>
                <merlinL4_merlinL3>
                    <Name>merlinL4_merlinL3</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227</SourceLocation>
                </merlinL4_merlinL3>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>798</BRAM_18K>
            <DSP>32</DSP>
            <FF>33337</FF>
            <LUT>44809</LUT>
            <URAM>16</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_E_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L2_fu_1790</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1790</ID>
                    <BindInstances>i_16_fu_405_p2 index2_22_fu_579_p2 index1_20_fu_455_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L22_fu_1813</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1813</ID>
                    <BindInstances>i_14_fu_657_p2 mac_muladd_4ns_7ns_11ns_11_4_1_U19 mac_muladd_4ns_7ns_11ns_11_4_1_U19 index2_20_fu_695_p2 index1_17_fu_701_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_1852</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1852</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_99</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>i_2_fu_580_p2 add_ln55_fu_693_p2 add_ln55_1_fu_709_p2 add_ln46_fu_600_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L23_fu_1884</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1884</ID>
                    <BindInstances>i_13_fu_958_p2 mac_muladd_10s_7ns_10ns_10_4_1_U109 mac_muladd_10s_7ns_10ns_10_4_1_U109 index3_6_fu_1000_p2 index2_17_fu_1006_p2 index1_15_fu_1028_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL10_fu_1941</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1941</ID>
                    <BindInstances>add_ln164_fu_1266_p2 add_ln183_2_fu_1558_p2 add_ln183_fu_1279_p2 add_ln183_1_fu_1339_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L24_fu_2024</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2024</ID>
                    <BindInstances>i_12_fu_504_p2 index3_fu_693_p2 index2_fu_699_p2 index1_13_fu_544_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L25_fu_2053</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2053</ID>
                    <BindInstances>i_11_fu_862_p2 mac_muladd_11s_7ns_11ns_11_4_1_U268 mac_muladd_11s_7ns_11ns_11_4_1_U268 index3_1_fu_904_p2 index2_12_fu_910_p2 index1_10_fu_932_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL6_fu_2104</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2104</ID>
                    <BindInstances>add_ln200_fu_1131_p2 add_ln219_3_fu_1393_p2 add_ln219_1_fu_1144_p2 add_ln219_2_fu_1198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L26_fu_2178</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2178</ID>
                    <BindInstances>i_10_fu_169_p2 mac_muladd_15s_7ns_15ns_15_4_1_U388 mac_muladd_15s_7ns_15ns_15_4_1_U388 index2_9_fu_207_p2 index1_7_fu_213_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL2_fu_2187</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2187</ID>
                    <BindInstances>add_ln232_fu_5527_p2 add_ln251_56_fu_7934_p2 add_ln251_fu_6466_p2 add_ln251_1_fu_6471_p2 add_ln251_2_fu_6200_p2 add_ln251_3_fu_6205_p2 add_ln251_4_fu_5926_p2 add_ln251_5_fu_5931_p2 add_ln251_6_fu_5936_p2 add_ln251_7_fu_5771_p2 add_ln251_8_fu_5776_p2 add_ln251_9_fu_5781_p2 add_ln251_10_fu_5643_p2 add_ln251_11_fu_5648_p2 add_ln251_12_fu_5653_p2 add_ln251_13_fu_5536_p2 add_ln251_14_fu_5542_p2 add_ln251_15_fu_5548_p2 add_ln251_16_fu_5554_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U428 mac_muladd_4ns_7ns_7ns_11_4_1_U428 add_ln251_19_fu_5578_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U429 mac_muladd_4ns_7ns_7ns_11_4_1_U429 add_ln251_21_fu_5664_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U430 mac_muladd_4ns_7ns_7ns_11_4_1_U430 add_ln251_23_fu_5686_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U431 mac_muladd_4ns_7ns_7ns_11_4_1_U431 add_ln251_25_fu_5708_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U432 mac_muladd_4ns_7ns_7ns_11_4_1_U432 add_ln251_27_fu_5730_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U433 mac_muladd_4ns_7ns_7ns_11_4_1_U433 add_ln251_29_fu_5839_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U434 mac_muladd_4ns_7ns_7ns_11_4_1_U434 add_ln251_31_fu_5861_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U435 mac_muladd_4ns_7ns_7ns_11_4_1_U435 add_ln251_33_fu_5883_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U436 mac_muladd_4ns_7ns_7ns_11_4_1_U436 add_ln251_35_fu_6111_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U437 mac_muladd_4ns_7ns_7ns_11_4_1_U437 add_ln251_37_fu_6133_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U438 mac_muladd_4ns_7ns_7ns_11_4_1_U438 add_ln251_39_fu_6155_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U439 mac_muladd_4ns_7ns_7ns_11_4_1_U439 add_ln251_41_fu_6380_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U440 mac_muladd_4ns_7ns_7ns_11_4_1_U440 add_ln251_43_fu_6402_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U441 mac_muladd_4ns_7ns_7ns_11_4_1_U441 add_ln251_45_fu_6424_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U442 mac_muladd_4ns_7ns_7ns_11_4_1_U442 add_ln251_47_fu_6646_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U443 mac_muladd_4ns_7ns_7ns_11_4_1_U443 add_ln251_49_fu_6668_p2 add_ln251_17_fu_6461_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U444 mac_muladd_4ns_7ns_7ns_11_4_1_U444 add_ln251_51_fu_6690_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U445 mac_muladd_4ns_7ns_7ns_11_4_1_U445 add_ln251_53_fu_6897_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U446 mac_muladd_4ns_7ns_7ns_11_4_1_U446 add_ln251_55_fu_6919_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L3_fu_2243</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2243</ID>
                    <BindInstances>i_8_fu_168_p2 mac_muladd_15s_7ns_15ns_15_4_1_U510 mac_muladd_15s_7ns_15ns_15_4_1_U510 index2_7_fu_200_p2 index1_5_fu_206_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L37_fu_2252</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2252</ID>
                    <BindInstances>sub_ln1500_fu_424_p2 i_6_fu_436_p2 add_ln1500_fu_463_p2 index2_4_fu_484_p2 index1_3_fu_490_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L38_fu_2275</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2275</ID>
                    <BindInstances>i_4_fu_647_p2 mac_muladd_4ns_7ns_11ns_11_4_1_U538 mac_muladd_4ns_7ns_11ns_11_4_1_U538 index2_1_fu_697_p2 index1_1_fu_703_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_11_0_buf_U B_11_0_buf_50_U B_11_0_buf_51_U B_11_0_buf_52_U B_11_0_buf_53_U B_11_0_buf_54_U B_11_0_buf_55_U B_11_0_buf_56_U B_11_0_buf_57_U B_11_0_buf_58_U B_11_0_buf_59_U B_11_0_buf_60_U B_11_0_buf_61_U B_11_0_buf_62_U B_11_0_buf_63_U B_11_0_buf_64_U B_11_0_buf_65_U B_11_0_buf_66_U B_11_0_buf_67_U B_11_0_buf_68_U B_11_0_buf_69_U B_11_0_buf_70_U B_11_0_buf_71_U B_11_0_buf_72_U B_11_0_buf_73_U B_11_0_buf_74_U B_11_0_buf_75_U B_11_0_buf_76_U B_11_0_buf_77_U B_11_0_buf_78_U B_11_0_buf_79_U B_11_0_buf_80_U B_11_0_buf_81_U B_11_0_buf_82_U B_11_0_buf_83_U B_11_0_buf_84_U B_11_0_buf_85_U B_11_0_buf_86_U B_11_0_buf_87_U B_11_0_buf_88_U B_11_0_buf_89_U B_11_0_buf_90_U B_11_0_buf_91_U B_11_0_buf_92_U B_11_0_buf_93_U B_11_0_buf_94_U B_11_0_buf_95_U B_11_0_buf_96_U B_11_0_buf_97_U B_11_0_buf_98_U A_11_0_buf_U A_11_0_buf_1_U A_11_0_buf_2_U A_11_0_buf_3_U A_11_0_buf_4_U A_11_0_buf_5_U A_11_0_buf_6_U A_11_0_buf_7_U A_11_0_buf_8_U A_11_0_buf_9_U A_11_0_buf_10_U A_11_0_buf_11_U A_11_0_buf_12_U A_11_0_buf_13_U A_11_0_buf_14_U A_11_0_buf_15_U A_11_0_buf_16_U A_11_0_buf_17_U A_11_0_buf_18_U A_11_0_buf_19_U A_11_0_buf_20_U A_11_0_buf_21_U A_11_0_buf_22_U A_11_0_buf_23_U A_11_0_buf_24_U D_12_0_buf_U D_12_0_buf_44_U D_12_0_buf_45_U D_12_0_buf_46_U D_12_0_buf_47_U D_12_0_buf_48_U D_12_0_buf_49_U D_12_0_buf_50_U D_12_0_buf_51_U D_12_0_buf_52_U D_12_0_buf_53_U D_12_0_buf_54_U D_12_0_buf_55_U D_12_0_buf_56_U D_12_0_buf_57_U D_12_0_buf_58_U D_12_0_buf_59_U D_12_0_buf_60_U D_12_0_buf_61_U D_12_0_buf_62_U D_12_0_buf_63_U D_12_0_buf_64_U D_12_0_buf_65_U D_12_0_buf_66_U D_12_0_buf_67_U D_12_0_buf_68_U D_12_0_buf_69_U D_12_0_buf_70_U D_12_0_buf_71_U D_12_0_buf_72_U D_12_0_buf_73_U D_12_0_buf_74_U D_12_0_buf_75_U D_12_0_buf_76_U D_12_0_buf_77_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 D_12_0_buf_80_U D_12_0_buf_81_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 D_12_0_buf_86_U C_12_0_buf_U C_12_0_buf_22_U C_12_0_buf_23_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 C_12_0_buf_26_U C_12_0_buf_27_U C_12_0_buf_28_U C_12_0_buf_29_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 C_12_0_buf_32_U C_12_0_buf_33_U C_12_0_buf_34_U C_12_0_buf_35_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 C_12_0_buf_38_U C_12_0_buf_39_U C_12_0_buf_40_U C_12_0_buf_41_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 G_buf_2_U F_buf_U F_buf_32_U F_buf_33_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 F_buf_36_U F_buf_37_U F_buf_38_U F_buf_39_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 F_buf_42_U F_buf_43_U F_buf_44_U F_buf_45_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 F_buf_48_U F_buf_49_U F_buf_50_U F_buf_51_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 F_buf_54_U F_buf_55_U F_buf_56_U F_buf_57_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 F_buf_60_U F_buf_61_U F_buf_62_U E_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 E_buf_18_U E_buf_19_U E_buf_20_U E_buf_21_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 E_buf_24_U E_buf_25_U E_buf_26_U E_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U576 E_buf_30_U add_ln159_1_fu_2398_p2 fadd_32ns_32ns_32_7_full_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U577 add_ln161_fu_2579_p2 add_ln195_1_fu_2626_p2 add_ln195_fu_2638_p2 add_ln219_fu_2742_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U574 mac_muladd_4ns_7ns_7ns_11_4_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U577 fmul_32ns_32ns_32_4_max_dsp_1_U577 add_ln197_fu_2818_p2 add_ln227_1_fu_2855_p2 add_ln227_fu_2867_p2 mac_muladd_8ns_7ns_7ns_15_4_1_U575 sub_ln251_fu_2915_p2 mac_muladd_8ns_7ns_7ns_15_4_1_U575 add_ln229_fu_2949_p2 control_s_axi_U merlin_gmem_kernel_3mm_32_0_m_axi_U merlin_gmem_kernel_3mm_64_0_m_axi_U merlin_gmem_kernel_3mm_64_1_m_axi_U merlin_gmem_kernel_3mm_64_2_m_axi_U merlin_gmem_kernel_3mm_64_E_m_axi_U merlin_gmem_kernel_3mm_64_F_m_axi_U merlin_gmem_kernel_3mm_64_G_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_3mm_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17103</Best-caseLatency>
                    <Average-caseLatency>17103</Average-caseLatency>
                    <Worst-caseLatency>17103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.412 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>68.412 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>68.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17103</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>17100</TripCount>
                        <Latency>17101</Latency>
                        <AbsoluteTimeLatency>68.404 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:149</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:149</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>564</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>417</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_405_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_22_fu_579_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_20_fu_455_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L22</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19954</Best-caseLatency>
                    <Average-caseLatency>19954</Average-caseLatency>
                    <Worst-caseLatency>19954</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19954</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>19950</TripCount>
                        <Latency>19952</Latency>
                        <AbsoluteTimeLatency>79.808 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:151</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>563</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>573</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_657_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_11ns_11_4_1_U19" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_11ns_11_4_1_U19" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_20_fu_695_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_17_fu_701_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36003</Best-caseLatency>
                    <Average-caseLatency>36003</Average-caseLatency>
                    <Worst-caseLatency>36003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36000</TripCount>
                        <Latency>36001</Latency>
                        <AbsoluteTimeLatency>0.144 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:46</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:55</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1127</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_580_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:50" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_693_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_709_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_600_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36075</Best-caseLatency>
                    <Average-caseLatency>36075</Average-caseLatency>
                    <Worst-caseLatency>36075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36075</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:50</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1259</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>791</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L23</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19004</Best-caseLatency>
                    <Average-caseLatency>19004</Average-caseLatency>
                    <Worst-caseLatency>19004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.016 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.016 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.016 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>19000</TripCount>
                        <Latency>19002</Latency>
                        <AbsoluteTimeLatency>76.008 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:156</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:156</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1365</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>765</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_958_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_7ns_10ns_10_4_1_U109" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_7ns_10ns_10_4_1_U109" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1720" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_6_fu_1000_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_17_fu_1006_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_15_fu_1028_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL10</Name>
            <Loops>
                <merlinL10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1407</Best-caseLatency>
                    <Average-caseLatency>1407</Average-caseLatency>
                    <Worst-caseLatency>1407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.628 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.628 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.628 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1407</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL10>
                        <Name>merlinL10</Name>
                        <Slack>2.92</Slack>
                        <TripCount>8</TripCount>
                        <Latency>1405</Latency>
                        <AbsoluteTimeLatency>5.620 us</AbsoluteTimeLatency>
                        <PipelineII>175</PipelineII>
                        <PipelineDepth>181</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL10>
                            <Name>merlinL10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:164</SourceLocation>
                        </merlinL10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2571</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2275</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_1266_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_2_fu_1558_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_1279_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_1339_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L24</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20903</Best-caseLatency>
                    <Average-caseLatency>20903</Average-caseLatency>
                    <Worst-caseLatency>20903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20903</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>20900</TripCount>
                        <Latency>20901</Latency>
                        <AbsoluteTimeLatency>83.604 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>564</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>493</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_504_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_fu_693_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_fu_699_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_13_fu_544_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L25</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23104</Best-caseLatency>
                    <Average-caseLatency>23104</Average-caseLatency>
                    <Worst-caseLatency>23104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>23100</TripCount>
                        <Latency>23102</Latency>
                        <AbsoluteTimeLatency>92.408 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1664~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>853</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>767</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_862_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_7ns_11ns_11_4_1_U268" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_7ns_11ns_11_4_1_U268" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1720" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_1_fu_904_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_12_fu_910_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_10_fu_932_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1723" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL6</Name>
            <Loops>
                <merlinL6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1547</Best-caseLatency>
                    <Average-caseLatency>1547</Average-caseLatency>
                    <Worst-caseLatency>1547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.188 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.188 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.188 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1547</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>1545</Latency>
                        <AbsoluteTimeLatency>6.180 us</AbsoluteTimeLatency>
                        <PipelineII>154</PipelineII>
                        <PipelineDepth>160</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:200</SourceLocation>
                        </merlinL6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2264</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2020</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_1131_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_3_fu_1393_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_1_fu_1144_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_2_fu_1198_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L26</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18904</Best-caseLatency>
                    <Average-caseLatency>18904</Average-caseLatency>
                    <Worst-caseLatency>18904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>75.616 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.616 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>75.616 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>18900</TripCount>
                        <Latency>18902</Latency>
                        <AbsoluteTimeLatency>75.608 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:225</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:225</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>710</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>453</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_169_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U388" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U388" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_9_fu_207_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_7_fu_213_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL2</Name>
            <Loops>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1340</Best-caseLatency>
                    <Average-caseLatency>1340</Average-caseLatency>
                    <Worst-caseLatency>1340</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1340</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>1338</Latency>
                        <AbsoluteTimeLatency>5.352 us</AbsoluteTimeLatency>
                        <PipelineII>133</PipelineII>
                        <PipelineDepth>142</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:232</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>19</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2326</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7233</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_5527_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_56_fu_7934_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_6466_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_1_fu_6471_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_2_fu_6200_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_3_fu_6205_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_4_fu_5926_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_5_fu_5931_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_6_fu_5936_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_7_fu_5771_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_8_fu_5776_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_9_fu_5781_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_10_fu_5643_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_11_fu_5648_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_12_fu_5653_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_13_fu_5536_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_14_fu_5542_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_15_fu_5548_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_16_fu_5554_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U428" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U428" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_19_fu_5578_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U429" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U429" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_21_fu_5664_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U430" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U430" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_23_fu_5686_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U431" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U431" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_25_fu_5708_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U432" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U432" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_27_fu_5730_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U433" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U433" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_29_fu_5839_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U434" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U434" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_31_fu_5861_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U435" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U435" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_33_fu_5883_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U436" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U436" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_35_fu_6111_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U437" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U437" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_37_fu_6133_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U438" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U438" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_39_fu_6155_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U439" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U439" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_41_fu_6380_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U440" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U440" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_43_fu_6402_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U441" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U441" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_45_fu_6424_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U442" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U442" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_47_fu_6646_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U443" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U443" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_49_fu_6668_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_17_fu_6461_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U444" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U444" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_51_fu_6690_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U445" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U445" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_53_fu_6897_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U446" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln251_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U446" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_55_fu_6919_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251_55"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18906</Best-caseLatency>
                    <Average-caseLatency>18906</Average-caseLatency>
                    <Worst-caseLatency>18906</Worst-caseLatency>
                    <Best-caseRealTimeLatency>75.624 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.624 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>75.624 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18906</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>18900</TripCount>
                        <Latency>18904</Latency>
                        <AbsoluteTimeLatency>75.616 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:257</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:257</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>506</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>680</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_168_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U510" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_7ns_15ns_15_4_1_U510" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_7_fu_200_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_5_fu_206_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L37</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17104</Best-caseLatency>
                    <Average-caseLatency>17104</Average-caseLatency>
                    <Worst-caseLatency>17104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>68.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>68.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>68.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>17100</TripCount>
                        <Latency>17102</Latency>
                        <AbsoluteTimeLatency>68.408 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:259</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:259</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>490</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>804</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1500_fu_424_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_436_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1500_fu_463_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_4_fu_484_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_3_fu_490_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L38</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19956</Best-caseLatency>
                    <Average-caseLatency>19956</Average-caseLatency>
                    <Worst-caseLatency>19956</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.824 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.824 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.824 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19956</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>19950</TripCount>
                        <Latency>19954</Latency>
                        <AbsoluteTimeLatency>79.816 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:261</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>438</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>718</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_647_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_11ns_11_4_1_U538" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_11ns_11_4_1_U538" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_1_fu_697_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_1_fu_703_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm</Name>
            <Loops>
                <merlinL12_merlinL11/>
                <merlinL8_merlinL7/>
                <merlinL4_merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>161312032</Best-caseLatency>
                    <Average-caseLatency>161312032</Average-caseLatency>
                    <Worst-caseLatency>161312032</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.645 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.645 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.645 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>161312033</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL12_merlinL11>
                        <Name>merlinL12_merlinL11</Name>
                        <Slack>2.92</Slack>
                        <TripCount>34200</TripCount>
                        <Latency>48290400</Latency>
                        <AbsoluteTimeLatency>0.193 sec</AbsoluteTimeLatency>
                        <IterationLatency>1412</IterationLatency>
                        <PipelineDepth>1412</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL10_fu_1941</Instance>
                        </InstanceList>
                    </merlinL12_merlinL11>
                    <merlinL8_merlinL7>
                        <Name>merlinL8_merlinL7</Name>
                        <Slack>2.92</Slack>
                        <TripCount>39900</TripCount>
                        <Latency>62044500</Latency>
                        <AbsoluteTimeLatency>0.248 sec</AbsoluteTimeLatency>
                        <IterationLatency>1555</IterationLatency>
                        <PipelineDepth>1555</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL6_fu_2104</Instance>
                        </InstanceList>
                    </merlinL8_merlinL7>
                    <merlinL4_merlinL3>
                        <Name>merlinL4_merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>37800</TripCount>
                        <Latency>50878800</Latency>
                        <AbsoluteTimeLatency>0.204 sec</AbsoluteTimeLatency>
                        <IterationLatency>1346</IterationLatency>
                        <PipelineDepth>1346</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL2_fu_2187</Instance>
                        </InstanceList>
                    </merlinL4_merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL12_merlinL11>
                            <Name>merlinL12_merlinL11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:159</SourceLocation>
                        </merlinL12_merlinL11>
                        <merlinL8_merlinL7>
                            <Name>merlinL8_merlinL7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:195</SourceLocation>
                        </merlinL8_merlinL7>
                        <merlinL4_merlinL3>
                            <Name>merlinL4_merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227</SourceLocation>
                        </merlinL4_merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>798</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>33337</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>44809</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_50_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_50"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_51_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_51"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_52_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_52"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_53_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_53"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_54_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_54"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_55_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_55"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_56_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_57_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_57"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_58_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_58"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_59_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_59"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_60_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_60"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_61_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_61"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_62_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_62"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_63_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_63"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_64_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_64"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_65_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_65"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_66_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_66"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_67_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_67"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_68_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_68"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_69_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_69"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_70_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_70"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_71_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_71"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_72_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_72"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_73_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_73"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_74_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_74"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_75_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_75"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_76_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_76"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_77_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_77"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_78_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_78"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_79_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_79"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_80_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_80"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_81_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_81"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_82_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_82"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_83_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_83"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_84_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_84"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_85_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_85"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_86_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_86"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_87_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_87"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_88_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_88"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_89_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_89"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_90_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_90"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_91_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_91"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_92_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_92"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_93_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_93"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_94_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_94"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_95_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_95"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_96_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_96"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_97_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_97"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_11_0_buf_98_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:121" STORAGESIZE="32 760 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_11_0_buf_98"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_11_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:126" STORAGESIZE="32 1440 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_11_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_44_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_44"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_45_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_45"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_46_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_46"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_47_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_47"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_48_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_48"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_49_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_49"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_50_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_50"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_51_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_51"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_52_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_52"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_53_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_53"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_54_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_54"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_55_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_55"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_56_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_56"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_57_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_58_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_58"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_59_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_59"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_60_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_60"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_61_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_61"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_62_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_62"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_63_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_63"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_64_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_64"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_65_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_65"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_66_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_66"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_67_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_67"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_68_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_68"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_69_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_69"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_70_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_70"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_71_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_71"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_72_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_72"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_73_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_73"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_74_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_74"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_75_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_75"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_76_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_76"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_77_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_77"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_78"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_79"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_80_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_80"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_81_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_81"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_82"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_83"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_84"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_85"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_0_buf_86_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:129" STORAGESIZE="32 1050 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_12_0_buf_86"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_34_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_35_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_39_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_40_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_12_0_buf_41_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_41"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:134" STORAGESIZE="32 1900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_12_0_buf_42"/>
                <BindNode BINDTYPE="storage" BRAM="37" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:137" STORAGESIZE="32 18900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="G_buf"/>
                <BindNode BINDTYPE="storage" BRAM="37" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="G_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:137" STORAGESIZE="32 18900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="G_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_36_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_37_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_39_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_41"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_42_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_42"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_43_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_43"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_44_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_44"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_45_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_45"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_46"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_47"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_48_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_48"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_49_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_49"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_50_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_50"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_51_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_51"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_52"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_53"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_54_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_54"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_55_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_55"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_56_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_56"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="F_buf_57_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="F_buf_58"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf_59"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_buf_60_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf_60"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_buf_61_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf_61"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_buf_62_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:140" STORAGESIZE="32 1260 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="E_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="1" VARIABLE="E_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:145" STORAGESIZE="32 2160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_buf_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_2398_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="merlinL12_merlinL11" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="a_buf_13_addr_write_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="merlinL12_merlinL11" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="a_buf_11_addr_write_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="merlinL12_merlinL11" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="a_buf_9_addr_write_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="merlinL12_merlinL11" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="a_buf_7_addr_write_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_2579_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_1_fu_2626_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_2638_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_2742_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL8_merlinL7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U574" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:198" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U574" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:198" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="merlinL8_merlinL7" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:198" STORAGESUBTYPE="" URAM="0" VARIABLE="a_buf_19_addr_write_ln198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="merlinL8_merlinL7" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="a_buf_19_addr_write_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_2818_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_1_fu_2855_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_2867_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_7ns_15_4_1_U575" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln251_fu_2915_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:251" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_7ns_15_4_1_U575" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_2949_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_E" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_E_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_F" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_F_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_G" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_G_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_3mm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="E" index="0" direction="inout" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_E" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="E_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="E_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="F" index="3" direction="inout" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_F" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="F_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="F_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="4" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="5" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="G" index="6" direction="inout" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_G" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="G_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="G_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="E_1" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 31 to 0 of E"/>
                    </fields>
                </register>
                <register offset="0x14" name="E_2" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 63 to 32 of E"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x28" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x2c" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x34" name="F_1" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 31 to 0 of F"/>
                    </fields>
                </register>
                <register offset="0x38" name="F_2" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 63 to 32 of F"/>
                    </fields>
                </register>
                <register offset="0x40" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x44" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x4c" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x50" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
                <register offset="0x58" name="G_1" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 31 to 0 of G"/>
                    </fields>
                </register>
                <register offset="0x5c" name="G_2" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 63 to 32 of G"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="E"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="F"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="D"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_3mm_64_E:m_axi_merlin_gmem_kernel_3mm_32_0:m_axi_merlin_gmem_kernel_3mm_64_0:m_axi_merlin_gmem_kernel_3mm_64_F:m_axi_merlin_gmem_kernel_3mm_64_1:m_axi_merlin_gmem_kernel_3mm_64_2:m_axi_merlin_gmem_kernel_3mm_64_G</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_E" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_E_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_E_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_E_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="E"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_F" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_F_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_F_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="F"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="128" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_G" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_G_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_G_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="G"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="G"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">64 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">64 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">E_1, 0x10, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">E_2, 0x14, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">A_1, 0x1c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x28, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x2c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">F_1, 0x34, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">F_2, 0x38, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">C_1, 0x40, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x44, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x4c, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x50, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">G_1, 0x58, 32, W, Data signal of G, </column>
                    <column name="s_axi_control">G_2, 0x5c, 32, W, Data signal of G, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="E">inout, merlin_uint_64*</column>
                    <column name="A">in, float*</column>
                    <column name="B">in, merlin_uint_64*</column>
                    <column name="F">inout, merlin_uint_64*</column>
                    <column name="C">in, merlin_uint_64*</column>
                    <column name="D">in, merlin_uint_64*</column>
                    <column name="G">inout, merlin_uint_64*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="E">m_axi_merlin_gmem_kernel_3mm_64_E, interface, , </column>
                    <column name="E">s_axi_control, register, offset, name=E_1 offset=0x10 range=32</column>
                    <column name="E">s_axi_control, register, offset, name=E_2 offset=0x14 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_3mm_32_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x1c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x20 range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_3mm_64_0, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x28 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x2c range=32</column>
                    <column name="F">m_axi_merlin_gmem_kernel_3mm_64_F, interface, , </column>
                    <column name="F">s_axi_control, register, offset, name=F_1 offset=0x34 range=32</column>
                    <column name="F">s_axi_control, register, offset, name=F_2 offset=0x38 range=32</column>
                    <column name="C">m_axi_merlin_gmem_kernel_3mm_64_1, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x40 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x44 range=32</column>
                    <column name="D">m_axi_merlin_gmem_kernel_3mm_64_2, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x4c range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x50 range=32</column>
                    <column name="G">m_axi_merlin_gmem_kernel_3mm_64_G, interface, , </column>
                    <column name="G">s_axi_control, register, offset, name=G_1 offset=0x58 range=32</column>
                    <column name="G">s_axi_control, register, offset, name=G_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">read, 2250, 512</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">read, 2375, 512</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">read, 5225, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">read, 5775, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">read, 4275, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">write, 4275, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">read, 9975, 128</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">write, 9975, 128</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">read, 4725, 256</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">write, 4725, 256</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="8">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:55:94, read, Widened, 2250, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:50:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:55:94, read, Inferred, 36000, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:50:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">B, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 2375, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">B, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 19000, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 5225, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 20900, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 5775, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 23100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_3d.h:1705:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">E, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 4275, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">E, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 17100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">E, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Widened, 4275, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_E">E, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Inferred, 17100, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 9975, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 19950, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Widened, 9975, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Inferred, 19950, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 4725, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 18900, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Widened, 4725, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Inferred, 18900, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp14/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:43" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:45" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:52" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:54" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=36000"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:62" status="valid" parentFunction="kernel_3mm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=36000 bundle=merlin_gmem_kernel_3mm_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:64" status="valid" parentFunction="kernel_3mm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=19000 bundle=merlin_gmem_kernel_3mm_64_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:66" status="valid" parentFunction="kernel_3mm" variable="C" isDirective="0" options="m_axi port=C offset=slave depth=20900 bundle=merlin_gmem_kernel_3mm_64_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:68" status="valid" parentFunction="kernel_3mm" variable="D" isDirective="0" options="m_axi port=D offset=slave depth=23100 bundle=merlin_gmem_kernel_3mm_64_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:70" status="valid" parentFunction="kernel_3mm" variable="E" isDirective="0" options="m_axi port=E offset=slave depth=17100 bundle=merlin_gmem_kernel_3mm_64_E"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:72" status="valid" parentFunction="kernel_3mm" variable="F" isDirective="0" options="m_axi port=F offset=slave depth=19950 bundle=merlin_gmem_kernel_3mm_64_F"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:74" status="valid" parentFunction="kernel_3mm" variable="G" isDirective="0" options="m_axi port=G offset=slave depth=18900 bundle=merlin_gmem_kernel_3mm_64_G"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:76" status="valid" parentFunction="kernel_3mm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:78" status="valid" parentFunction="kernel_3mm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:80" status="valid" parentFunction="kernel_3mm" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:82" status="valid" parentFunction="kernel_3mm" variable="D" isDirective="0" options="s_axilite port=D bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:84" status="valid" parentFunction="kernel_3mm" variable="E" isDirective="0" options="s_axilite port=E bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:86" status="valid" parentFunction="kernel_3mm" variable="F" isDirective="0" options="s_axilite port=F bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:88" status="valid" parentFunction="kernel_3mm" variable="G" isDirective="0" options="s_axilite port=G bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:90" status="valid" parentFunction="kernel_3mm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:92" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:94" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:96" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:98" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:100" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:102" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:123" status="valid" parentFunction="kernel_3mm" variable="B_11_0_buf" isDirective="0" options="variable=B_11_0_buf cyclic factor=2 dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:125" status="valid" parentFunction="kernel_3mm" variable="B_11_0_buf" isDirective="0" options="variable=B_11_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:128" status="valid" parentFunction="kernel_3mm" variable="A_11_0_buf" isDirective="0" options="variable=A_11_0_buf complete dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:131" status="valid" parentFunction="kernel_3mm" variable="D_12_0_buf" isDirective="0" options="variable=D_12_0_buf cyclic factor=2 dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:133" status="valid" parentFunction="kernel_3mm" variable="D_12_0_buf" isDirective="0" options="variable=D_12_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:136" status="valid" parentFunction="kernel_3mm" variable="C_12_0_buf" isDirective="0" options="variable=C_12_0_buf complete dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:139" status="valid" parentFunction="kernel_3mm" variable="G_buf" isDirective="0" options="variable=G_buf cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:142" status="valid" parentFunction="kernel_3mm" variable="F_buf" isDirective="0" options="variable=F_buf cyclic factor=2 dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:144" status="valid" parentFunction="kernel_3mm" variable="F_buf" isDirective="0" options="variable=F_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:148" status="valid" parentFunction="kernel_3mm" variable="E_buf" isDirective="0" options="variable=E_buf cyclic factor=16 dim=2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:172" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:182" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:208" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:218" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:240" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:250" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:279" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:313" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:325" status="invalid" parentFunction="memcpy_wide_bus_read_char_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:329" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:335" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:357" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:374" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:393" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:406" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:435" status="invalid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:439" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:445" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:463" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:475" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:488" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:522" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:534" status="invalid" parentFunction="memcpy_wide_bus_read_short_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:538" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:544" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:566" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:583" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:602" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:615" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:644" status="invalid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:648" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:654" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:672" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:684" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:698" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:732" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:744" status="invalid" parentFunction="memcpy_wide_bus_read_long_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:748" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:754" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:777" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:794" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:813" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:826" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:855" status="invalid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:859" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:865" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:883" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:895" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:909" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:943" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:955" status="invalid" parentFunction="memcpy_wide_bus_read_int_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:959" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:965" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:988" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1005" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1037" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1066" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1076" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1094" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1106" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1120" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1154" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1166" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1170" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1176" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1199" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1216" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1235" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1248" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1277" status="invalid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1281" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1287" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1305" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1317" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1330" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1365" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1377" status="invalid" parentFunction="memcpy_wide_bus_read_float_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1381" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1387" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1409" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1426" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1444" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1459" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1489" status="invalid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1493" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1499" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1519" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1546" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1581" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1592" status="invalid" parentFunction="memcpy_wide_bus_read_double_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1596" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1602" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1624" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1641" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1659" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1674" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1710" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1716" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1737" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1750" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:346" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:388" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:400" status="invalid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:404" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:410" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:421" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:434" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:449" status="valid" parentFunction="memcpy_wide_bus_read_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:467" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:488" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:502" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:538" status="invalid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:542" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:548" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:556" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:579" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:592" status="valid" parentFunction="memcpy_wide_bus_write_char_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:607" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:649" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:661" status="invalid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:665" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:671" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:682" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:695" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:710" status="valid" parentFunction="memcpy_wide_bus_read_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:728" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:749" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:763" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:799" status="invalid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:803" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:809" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:817" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:840" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:853" status="valid" parentFunction="memcpy_wide_bus_write_short_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:868" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:911" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:923" status="invalid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:927" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:933" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:944" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:971" status="valid" parentFunction="memcpy_wide_bus_read_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:989" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1010" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1060" status="invalid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1064" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1078" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1101" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1114" status="valid" parentFunction="memcpy_wide_bus_write_int_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1129" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1172" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1184" status="invalid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1194" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1205" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1232" status="valid" parentFunction="memcpy_wide_bus_read_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1250" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1271" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1285" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1321" status="invalid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1325" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1362" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1375" status="valid" parentFunction="memcpy_wide_bus_write_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1390" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1433" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1445" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1449" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1455" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1466" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1493" status="valid" parentFunction="memcpy_wide_bus_read_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1511" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1546" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1582" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1586" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1592" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1600" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1624" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1637" status="valid" parentFunction="memcpy_wide_bus_write_long_long_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1652" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1694" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1710" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1716" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1727" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1755" status="valid" parentFunction="memcpy_wide_bus_read_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1773" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1793" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1809" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1846" status="invalid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1850" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1856" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1866" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_float_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:1923" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1965" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:1978" status="invalid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:1982" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1988" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:1999" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2028" status="valid" parentFunction="memcpy_wide_bus_read_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_3d.h:2046" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2084" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2101" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_3d.h:2121" status="invalid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_3d.h:2125" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2131" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2141" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2167" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_3d.h:2182" status="valid" parentFunction="memcpy_wide_bus_write_double_3d_22_210_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:33" status="warning" parentFunction="merlin_get_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:40" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:47" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:54" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:61" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:74" status="warning" parentFunction="merlin_set_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:80" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:87" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:94" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:101" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

