

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Sat Nov  9 22:01:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.65>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 36 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 37 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 38 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%es_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 39 'partselect' 'es_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%es_sig_V = trunc i64 %data_V"   --->   Operation 40 'trunc' 'es_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.81ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp_V, i11 0"   --->   Operation 41 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.81ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %es_exp_V, i11 2047"   --->   Operation 42 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.77ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %es_sig_V, i52 0"   --->   Operation 43 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%y_is_inf = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 44 'and' 'y_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019_1, i1 1"   --->   Operation 45 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1019, i1 %xor_ln1023" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 46 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 47 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i64 %data_V"   --->   Operation 48 'trunc' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_8"   --->   Operation 49 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i53 %p_Result_9"   --->   Operation 50 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (3.27ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %zext_ln294"   --->   Operation 51 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.38ns)   --->   "%e_frac_V_2 = select i1 %p_Result_7, i54 %e_frac_V_1, i54 %zext_ln294" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 52 'select' 'e_frac_V_2' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i54 %e_frac_V_2"   --->   Operation 53 'sext' 'sext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_2 : Operation 54 [5/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 54 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 55 [4/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 55 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 56 [3/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 56 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 57 [2/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 57 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.89>
ST_6 : Operation 58 [1/5] (6.89ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 51145234580810622639"   --->   Operation 58 'mul' 'm_frac_l_V' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.19>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %es_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 59 'zext' 'zext_ln515' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.12ns)   --->   "%m_exp = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 60 'add' 'm_exp' <Predicate = (!or_ln407)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i120 %m_frac_l_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 61 'sext' 'sext_ln568' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 62 'bitselect' 'isNeg' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.12ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %es_exp_V"   --->   Operation 63 'sub' 'sub_ln1512' <Predicate = (!or_ln407)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 64 'sext' 'sext_ln1512' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.68ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %m_exp"   --->   Operation 65 'select' 'ush' <Predicate = (!or_ln407)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 66 'sext' 'sext_ln1488' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 67 'zext' 'zext_ln1488' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1488cast = zext i32 %sext_ln1488"   --->   Operation 68 'zext' 'sext_ln1488cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V = ashr i120 %m_frac_l_V, i120 %sext_ln1488cast"   --->   Operation 69 'ashr' 'r_V' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1487 = sext i120 %r_V"   --->   Operation 70 'sext' 'sext_ln1487' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1488"   --->   Operation 71 'shl' 'r_V_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%trunc_ln1487_1 = trunc i131 %r_V_1"   --->   Operation 72 'trunc' 'trunc_ln1487_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (4.38ns) (out node of the LUT)   --->   "%m_fix_l_V = select i1 %isNeg, i130 %sext_ln1487, i130 %trunc_ln1487_1"   --->   Operation 73 'select' 'm_fix_l_V' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1512, i32 10"   --->   Operation 74 'bitselect' 'isNeg_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.68ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1512"   --->   Operation 75 'select' 'ush_2' <Predicate = (!or_ln407)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1454_1 = sext i12 %ush_2"   --->   Operation 76 'sext' 'sext_ln1454_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1454_2 = zext i32 %sext_ln1454_1"   --->   Operation 77 'zext' 'zext_ln1454_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1454_2"   --->   Operation 78 'shl' 'r_V_6' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1453 = trunc i131 %r_V_6"   --->   Operation 79 'trunc' 'trunc_ln1453' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1454_1cast = zext i32 %sext_ln1454_1"   --->   Operation 80 'zext' 'sext_ln1454_1cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i120 %m_frac_l_V, i120 %sext_ln1454_1cast"   --->   Operation 81 'ashr' 'r_V_7' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1453 = sext i120 %r_V_7"   --->   Operation 82 'sext' 'sext_ln1453' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (4.38ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1453, i130 %sext_ln1453"   --->   Operation 83 'select' 'r_V_8' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.83>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%sext_ln568_1 = sext i120 %m_frac_l_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 84 'sext' 'sext_ln568_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i32 %sext_ln1488"   --->   Operation 85 'zext' 'zext_ln1454' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_2 = shl i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 86 'shl' 'r_V_2' <Predicate = (isNeg & !or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_3 = ashr i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 87 'ashr' 'r_V_3' <Predicate = (!isNeg & !or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 88 'select' 'r_V_17' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1454 = sext i12 %m_exp"   --->   Operation 90 'sext' 'sext_ln1454' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1454_1 = zext i32 %sext_ln1454"   --->   Operation 91 'zext' 'zext_ln1454_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1454_1"   --->   Operation 92 'shl' 'r_V_5' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1487_2 = trunc i131 %r_V_5"   --->   Operation 93 'trunc' 'trunc_ln1487_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (4.38ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_5, i130 %r_V_8, i130 %trunc_ln1487_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:578]   --->   Operation 94 'select' 'select_ln578' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 95 'partselect' 'm_fix_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 96 'bitselect' 'p_Result_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 97 'sext' 'sext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 98 [3/3] (1.45ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 98 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 99 'partselect' 'trunc_ln2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.92ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 100 'icmp' 'icmp_ln657' <Predicate = (!or_ln407)> <Delay = 1.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (4.38ns) (out node of the LUT)   --->   "%icmp_ln1654 = icmp_ne  i130 %sext_ln568_1, i130 %r_V_17"   --->   Operation 101 'icmp' 'icmp_ln1654' <Predicate = (!or_ln407)> <Delay = 4.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 102 [2/3] (1.45ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 102 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 103 'mul' 'r_V_18' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_10, i18 131072"   --->   Operation 104 'bitconcatenate' 'rhs' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %rhs"   --->   Operation 105 'sext' 'sext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 106 'add' 'ret_V_7' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.17>
ST_11 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 107 'add' 'ret_V_7' <Predicate = (!or_ln407)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 108 'partselect' 'ret_V_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 109 'bitselect' 'p_Result_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_7"   --->   Operation 110 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (2.38ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 111 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (2.13ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 112 'add' 'ret_V' <Predicate = (!or_ln407)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 113 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln1002, i13 %ret_V_cast"   --->   Operation 114 'select' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.89>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_8"   --->   Operation 115 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_12 : Operation 116 [5/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 116 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.89>
ST_13 : Operation 117 [4/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 117 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.89>
ST_14 : Operation 118 [3/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 118 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.89>
ST_15 : Operation 119 [2/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 119 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.89>
ST_16 : Operation 120 [1/5] (6.89ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 120 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 6.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 121 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.68>
ST_17 : Operation 122 [1/1] (3.42ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1"   --->   Operation 122 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 3.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 123 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 124 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 125 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 126 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 127 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %Z4_ind"   --->   Operation 128 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_1"   --->   Operation 129 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 130 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 130 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %Z3_V"   --->   Operation 131 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2"   --->   Operation 132 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_17 : Operation 133 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 133 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.02>
ST_18 : Operation 134 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 134 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 135 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i35 %Z4"   --->   Operation 136 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i10 %r"   --->   Operation 137 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (2.76ns)   --->   "%ret_V_9 = add i36 %zext_ln813, i36 %zext_ln813_1"   --->   Operation 138 'add' 'ret_V_9' <Predicate = (!or_ln407)> <Delay = 2.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 139 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 6.83>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 140 'bitconcatenate' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_10"   --->   Operation 141 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i36 %ret_V_9"   --->   Operation 142 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_19 : Operation 143 [3/3] (6.83ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 143 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.83>
ST_20 : Operation 144 [2/3] (6.83ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 144 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.83>
ST_21 : Operation 145 [1/3] (6.83ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 145 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 6.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln813_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 146 'partselect' 'trunc_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z2_V"   --->   Operation 147 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 148 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_21 : Operation 149 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 149 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 5.76>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i43 %ret_V_10"   --->   Operation 150 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i20 %trunc_ln813_4"   --->   Operation 151 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (2.79ns)   --->   "%add_ln813 = add i36 %ret_V_9, i36 %zext_ln813_2"   --->   Operation 152 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i36 %add_ln813"   --->   Operation 153 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (2.97ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_3, i44 %zext_ln1347"   --->   Operation 154 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 2.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 155 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 156 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.60>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_2"   --->   Operation 157 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 158 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 159 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_23 : Operation 160 [5/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 160 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.60>
ST_24 : Operation 161 [4/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 161 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.60>
ST_25 : Operation 162 [3/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 162 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.60>
ST_26 : Operation 163 [2/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 163 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.60>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 164 'zext' 'zext_ln541' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 165 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_27 : Operation 166 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 166 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_27 : Operation 167 [1/5] (5.60ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 167 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln813_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 168 'partselect' 'trunc_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.22>
ST_28 : Operation 169 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 169 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_2, i2 0"   --->   Operation 170 'bitconcatenate' 'lhs_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i51 %lhs_V_1"   --->   Operation 171 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i36 %trunc_ln813_5"   --->   Operation 172 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 173 [1/1] (3.00ns)   --->   "%add_ln813_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_4"   --->   Operation 173 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 3.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i44 %add_ln813_2"   --->   Operation 174 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (3.22ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_5, i52 %zext_ln1347_1"   --->   Operation 175 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 3.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 176 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 177 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.60>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i50 %exp_Z1_hi_V"   --->   Operation 178 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 179 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_29 : Operation 180 [5/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 180 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.60>
ST_30 : Operation 181 [4/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 181 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.60>
ST_31 : Operation 182 [3/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 182 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.60>
ST_32 : Operation 183 [2/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 183 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.60>
ST_33 : Operation 184 [1/1] (3.40ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 184 'add' 'ret_V_11' <Predicate = (!or_ln407)> <Delay = 3.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/5] (5.60ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 185 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_11"   --->   Operation 186 'trunc' 'trunc_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.66>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 187 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i100 %r_V_19"   --->   Operation 188 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (4.78ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1347_2"   --->   Operation 189 'add' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 4.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 190 'bitselect' 'p_Result_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 191 [1/1] (2.13ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:653]   --->   Operation 191 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 192 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %p_Result_3, i13 %ret_V_8, i13 %r_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 192 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 193 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (1.18ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_11, i3 0"   --->   Operation 194 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 195 'trunc' 'trunc_ln186' <Predicate = (!or_ln407)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.96>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 196 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 197 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%xor_ln970 = xor i1 %p_Result_7, i1 1"   --->   Operation 198 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_7" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 199 'and' 'and_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i100 %r_V_19"   --->   Operation 200 'zext' 'zext_ln1347_3' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347, i49 0"   --->   Operation 201 'bitconcatenate' 'trunc_ln3' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (4.73ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln3, i105 %zext_ln1347_3"   --->   Operation 202 'add' 'add_ln1347_1' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 4.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1654" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 203 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 204 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1035" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 204 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l_V, i32 119"   --->   Operation 205 'bitselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_12, i64 0, i64 inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 206 'select' 'select_ln658' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %ret_V_6, i32 54, i32 105"   --->   Operation 207 'partselect' 'tmp' <Predicate = (p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 208 'partselect' 'tmp_1' <Predicate = (!p_Result_3 & !or_ln407)> <Delay = 0.00>
ST_35 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_14 = select i1 %p_Result_3, i52 %tmp, i52 %tmp_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 209 'select' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 210 [1/1] (2.12ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 210 'add' 'out_exp_V' <Predicate = (!or_ln407)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%p_Result_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_14"   --->   Operation 211 'bitconcatenate' 'p_Result_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_11" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 212 'bitcast' 'bitcast_ln526' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_35 : Operation 213 [1/1] (0.97ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 213 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 214 'xor' 'xor_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_7, i1 %xor_ln460" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 215 'or' 'or_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 216 'xor' 'xor_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 217 'and' 'and_ln467_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 218 'and' 'and_ln467_2' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 219 'and' 'and_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 220 'select' 'select_ln657' <Predicate = (!or_ln407)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 221 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 222 [1/1] (2.04ns)   --->   "%icmp_ln1039 = icmp_sgt  i13 %r_exp_V_2, i13 7169"   --->   Operation 222 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 223 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln467_2"   --->   Operation 224 'and' 'and_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln1039 = select i1 %and_ln1039_1, i64 %bitcast_ln526, i64 %select_ln657"   --->   Operation 225 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln1039" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 226 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460 = and i1 %xor_ln970, i1 %xor_ln407" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 227 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 228 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln460 = select i1 %and_ln460_1, i64 inf, i64 %select_ln407_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 229 'select' 'select_ln460' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln460" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 230 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read                                                           (read          ) [ 000000000000000000000000000000000000]
data_V                                                             (bitcast       ) [ 000000000000000000000000000000000000]
p_Result_7                                                         (bitselect     ) [ 011111111111111111111111111111111111]
es_exp_V                                                           (partselect    ) [ 011111110000000000000000000000000000]
es_sig_V                                                           (trunc         ) [ 000000000000000000000000000000000000]
y_is_0                                                             (icmp          ) [ 011111111111111111111111111111111111]
icmp_ln1019                                                        (icmp          ) [ 000000000000000000000000000000000000]
icmp_ln1019_1                                                      (icmp          ) [ 000000000000000000000000000000000000]
y_is_inf                                                           (and           ) [ 011111111111111111111111111111111111]
xor_ln1023                                                         (xor           ) [ 000000000000000000000000000000000000]
y_is_NaN                                                           (and           ) [ 000000000000000000000000000000000000]
or_ln407                                                           (or            ) [ 011111111111111111111111111111111111]
p_Result_8                                                         (trunc         ) [ 000000000000000000000000000000000000]
p_Result_9                                                         (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln294                                                         (zext          ) [ 000000000000000000000000000000000000]
e_frac_V_1                                                         (sub           ) [ 000000000000000000000000000000000000]
e_frac_V_2                                                         (select        ) [ 011000000000000000000000000000000000]
sext_ln813                                                         (sext          ) [ 010111100000000000000000000000000000]
m_frac_l_V                                                         (mul           ) [ 010000011111111111111111111111111111]
zext_ln515                                                         (zext          ) [ 000000000000000000000000000000000000]
m_exp                                                              (add           ) [ 010000001000000000000000000000000000]
sext_ln568                                                         (sext          ) [ 010000001000000000000000000000000000]
isNeg                                                              (bitselect     ) [ 010000001000000000000000000000000000]
sub_ln1512                                                         (sub           ) [ 000000000000000000000000000000000000]
sext_ln1512                                                        (sext          ) [ 000000000000000000000000000000000000]
ush                                                                (select        ) [ 000000000000000000000000000000000000]
sext_ln1488                                                        (sext          ) [ 010000001000000000000000000000000000]
zext_ln1488                                                        (zext          ) [ 000000000000000000000000000000000000]
sext_ln1488cast                                                    (zext          ) [ 000000000000000000000000000000000000]
r_V                                                                (ashr          ) [ 000000000000000000000000000000000000]
sext_ln1487                                                        (sext          ) [ 000000000000000000000000000000000000]
r_V_1                                                              (shl           ) [ 000000000000000000000000000000000000]
trunc_ln1487_1                                                     (trunc         ) [ 000000000000000000000000000000000000]
m_fix_l_V                                                          (select        ) [ 010000001000000000000000000000000000]
isNeg_1                                                            (bitselect     ) [ 000000000000000000000000000000000000]
ush_2                                                              (select        ) [ 000000000000000000000000000000000000]
sext_ln1454_1                                                      (sext          ) [ 000000000000000000000000000000000000]
zext_ln1454_2                                                      (zext          ) [ 000000000000000000000000000000000000]
r_V_6                                                              (shl           ) [ 000000000000000000000000000000000000]
trunc_ln1453                                                       (trunc         ) [ 000000000000000000000000000000000000]
sext_ln1454_1cast                                                  (zext          ) [ 000000000000000000000000000000000000]
r_V_7                                                              (ashr          ) [ 000000000000000000000000000000000000]
sext_ln1453                                                        (sext          ) [ 000000000000000000000000000000000000]
r_V_8                                                              (select        ) [ 010000001000000000000000000000000000]
sext_ln568_1                                                       (sext          ) [ 000000000000000000000000000000000000]
zext_ln1454                                                        (zext          ) [ 000000000000000000000000000000000000]
r_V_2                                                              (shl           ) [ 000000000000000000000000000000000000]
r_V_3                                                              (ashr          ) [ 000000000000000000000000000000000000]
r_V_17                                                             (select        ) [ 000000000000000000000000000000000000]
tmp_5                                                              (bitselect     ) [ 000000000000000000000000000000000000]
sext_ln1454                                                        (sext          ) [ 000000000000000000000000000000000000]
zext_ln1454_1                                                      (zext          ) [ 000000000000000000000000000000000000]
r_V_5                                                              (shl           ) [ 000000000000000000000000000000000000]
trunc_ln1487_2                                                     (trunc         ) [ 000000000000000000000000000000000000]
select_ln578                                                       (select        ) [ 000000000000000000000000000000000000]
m_fix_hi_V                                                         (partselect    ) [ 000000000000000000000000000000000000]
p_Result_10                                                        (bitselect     ) [ 010000000110000000000000000000000000]
sext_ln1271                                                        (sext          ) [ 010000000110000000000000000000000000]
trunc_ln2                                                          (partselect    ) [ 010000000111111111000000000000000000]
icmp_ln657                                                         (icmp          ) [ 010000000111111111111111111111111111]
icmp_ln1654                                                        (icmp          ) [ 010000000111111111111111111111111111]
r_V_18                                                             (mul           ) [ 010000000001000000000000000000000000]
rhs                                                                (bitconcatenate) [ 000000000000000000000000000000000000]
sext_ln1347                                                        (sext          ) [ 010000000001000000000000000000000000]
ret_V_7                                                            (add           ) [ 000000000000000000000000000000000000]
ret_V_cast                                                         (partselect    ) [ 000000000000000000000000000000000000]
p_Result_s                                                         (bitselect     ) [ 000000000000000000000000000000000000]
trunc_ln1003                                                       (trunc         ) [ 000000000000000000000000000000000000]
icmp_ln1003                                                        (icmp          ) [ 000000000000000000000000000000000000]
ret_V                                                              (add           ) [ 000000000000000000000000000000000000]
select_ln1002                                                      (select        ) [ 000000000000000000000000000000000000]
ret_V_8                                                            (select        ) [ 010000000000111111111111111111111110]
sext_ln1270                                                        (sext          ) [ 010000000000011110000000000000000000]
r_V_12                                                             (mul           ) [ 000000000000000000000000000000000000]
trunc_ln813_1                                                      (partselect    ) [ 010000000000000001000000000000000000]
m_diff_V                                                           (sub           ) [ 000000000000000000000000000000000000]
m_diff_hi_V                                                        (partselect    ) [ 010000000000000000111111111100000000]
Z2_V                                                               (partselect    ) [ 010000000000000000111111111110000000]
Z3_V                                                               (partselect    ) [ 010000000000000000110000000000000000]
Z4                                                                 (trunc         ) [ 010000000000000000100000000000000000]
Z4_ind                                                             (partselect    ) [ 000000000000000000000000000000000000]
zext_ln541_1                                                       (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr   (getelementptr ) [ 010000000000000000100000000000000000]
zext_ln541_2                                                       (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 (getelementptr ) [ 010000000000000000100000000000000000]
pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load   (load          ) [ 000000000000000000000000000000000000]
r                                                                  (partselect    ) [ 000000000000000000000000000000000000]
zext_ln813                                                         (zext          ) [ 000000000000000000000000000000000000]
zext_ln813_1                                                       (zext          ) [ 000000000000000000000000000000000000]
ret_V_9                                                            (add           ) [ 010000000000000000011110000000000000]
f_Z3                                                               (load          ) [ 010000000000000000010000000000000000]
ret_V_10                                                           (bitconcatenate) [ 010000000000000000001110000000000000]
zext_ln1270                                                        (zext          ) [ 010000000000000000001100000000000000]
zext_ln1273                                                        (zext          ) [ 010000000000000000001100000000000000]
r_V_14                                                             (mul           ) [ 000000000000000000000000000000000000]
trunc_ln813_4                                                      (partselect    ) [ 010000000000000000000010000000000000]
zext_ln541_3                                                       (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr   (getelementptr ) [ 010000000000000000000010000000000000]
zext_ln1347                                                        (zext          ) [ 000000000000000000000000000000000000]
zext_ln813_2                                                       (zext          ) [ 000000000000000000000000000000000000]
add_ln813                                                          (add           ) [ 000000000000000000000000000000000000]
zext_ln813_3                                                       (zext          ) [ 000000000000000000000000000000000000]
exp_Z2P_m_1_V                                                      (add           ) [ 010000000000000000000001111110000000]
f_Z2_V                                                             (load          ) [ 000000000000000000000000000000000000]
tmp_2                                                              (partselect    ) [ 010000000000000000000001111110000000]
exp_Z2_m_1_V                                                       (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1270_1                                                      (zext          ) [ 010000000000000000000000111100000000]
zext_ln1273_1                                                      (zext          ) [ 010000000000000000000000111100000000]
zext_ln541                                                         (zext          ) [ 000000000000000000000000000000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr (getelementptr ) [ 010000000000000000000000000010000000]
r_V_15                                                             (mul           ) [ 000000000000000000000000000000000000]
trunc_ln813_5                                                      (partselect    ) [ 010000000000000000000000000010000000]
exp_Z1_V                                                           (load          ) [ 010000000000000000000000000001111100]
lhs_V_1                                                            (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1347_1                                                      (zext          ) [ 000000000000000000000000000000000000]
zext_ln813_4                                                       (zext          ) [ 000000000000000000000000000000000000]
add_ln813_2                                                        (add           ) [ 000000000000000000000000000000000000]
zext_ln813_5                                                       (zext          ) [ 000000000000000000000000000000000000]
exp_Z1P_m_1_l_V                                                    (add           ) [ 000000000000000000000000000000000000]
exp_Z1P_m_1_V                                                      (partselect    ) [ 010000000000000000000000000001000000]
exp_Z1_hi_V                                                        (partselect    ) [ 010000000000000000000000000001000000]
zext_ln1271                                                        (zext          ) [ 010000000000000000000000000000111100]
zext_ln1273_2                                                      (zext          ) [ 010000000000000000000000000000111100]
ret_V_11                                                           (add           ) [ 010000000000000000000000000000000010]
r_V_19                                                             (mul           ) [ 010000000000000000000000000000000011]
trunc_ln1347                                                       (trunc         ) [ 010000000000000000000000000000000011]
lhs_V_4                                                            (bitconcatenate) [ 000000000000000000000000000000000000]
zext_ln1347_2                                                      (zext          ) [ 000000000000000000000000000000000000]
ret_V_6                                                            (add           ) [ 010000000000000000000000000000000001]
p_Result_3                                                         (bitselect     ) [ 010000000000000000000000000000000001]
r_exp_V                                                            (add           ) [ 000000000000000000000000000000000000]
r_exp_V_2                                                          (select        ) [ 010000000000000000000000000000000001]
tmp_11                                                             (partselect    ) [ 000000000000000000000000000000000000]
icmp_ln1035                                                        (icmp          ) [ 010000000000000000000000000000000001]
trunc_ln186                                                        (trunc         ) [ 010000000000000000000000000000000001]
specpipeline_ln0                                                   (specpipeline  ) [ 000000000000000000000000000000000000]
select_ln407                                                       (select        ) [ 000000000000000000000000000000000000]
xor_ln970                                                          (xor           ) [ 000000000000000000000000000000000000]
and_ln467                                                          (and           ) [ 000000000000000000000000000000000000]
zext_ln1347_3                                                      (zext          ) [ 000000000000000000000000000000000000]
trunc_ln3                                                          (bitconcatenate) [ 000000000000000000000000000000000000]
add_ln1347_1                                                       (add           ) [ 000000000000000000000000000000000000]
and_ln657                                                          (and           ) [ 000000000000000000000000000000000000]
or_ln657                                                           (or            ) [ 000000000000000000000000000000000000]
tmp_12                                                             (bitselect     ) [ 000000000000000000000000000000000000]
select_ln658                                                       (select        ) [ 000000000000000000000000000000000000]
tmp                                                                (partselect    ) [ 000000000000000000000000000000000000]
tmp_1                                                              (partselect    ) [ 000000000000000000000000000000000000]
tmp_14                                                             (select        ) [ 000000000000000000000000000000000000]
out_exp_V                                                          (add           ) [ 000000000000000000000000000000000000]
p_Result_11                                                        (bitconcatenate) [ 000000000000000000000000000000000000]
bitcast_ln526                                                      (bitcast       ) [ 000000000000000000000000000000000000]
xor_ln407                                                          (xor           ) [ 000000000000000000000000000000000000]
xor_ln460                                                          (xor           ) [ 000000000000000000000000000000000000]
or_ln460                                                           (or            ) [ 000000000000000000000000000000000000]
xor_ln467                                                          (xor           ) [ 000000000000000000000000000000000000]
and_ln467_1                                                        (and           ) [ 000000000000000000000000000000000000]
and_ln467_2                                                        (and           ) [ 000000000000000000000000000000000000]
and_ln657_1                                                        (and           ) [ 000000000000000000000000000000000000]
select_ln657                                                       (select        ) [ 000000000000000000000000000000000000]
xor_ln657                                                          (xor           ) [ 000000000000000000000000000000000000]
icmp_ln1039                                                        (icmp          ) [ 000000000000000000000000000000000000]
and_ln1039                                                         (and           ) [ 000000000000000000000000000000000000]
and_ln1039_1                                                       (and           ) [ 000000000000000000000000000000000000]
select_ln1039                                                      (select        ) [ 000000000000000000000000000000000000]
select_ln407_1                                                     (select        ) [ 000000000000000000000000000000000000]
and_ln460                                                          (and           ) [ 000000000000000000000000000000000000]
and_ln460_1                                                        (and           ) [ 000000000000000000000000000000000000]
select_ln460                                                       (select        ) [ 000000000000000000000000000000000000]
ret_ln690                                                          (ret           ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i59.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i105.i56.i49"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i105.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="exp_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="26" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr/17 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="220" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="26" slack="1"/>
<pin id="223" dir="1" index="7" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load/17 f_Z3/17 "/>
</bind>
</comp>

<comp id="225" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="26" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1/17 "/>
</bind>
</comp>

<comp id="233" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="42" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr/21 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2_V/21 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="58" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr/27 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/27 "/>
</bind>
</comp>

<comp id="259" class="1004" name="data_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="es_exp_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="0" index="3" bw="7" slack="0"/>
<pin id="276" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="es_exp_V/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="es_sig_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="es_sig_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="y_is_0_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="y_is_0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln1019_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln1019_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="52" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="y_is_inf_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="34"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_inf/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln1023_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1023/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="y_is_NaN_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_NaN/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln407_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="53" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="52" slack="0"/>
<pin id="335" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln294_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="53" slack="0"/>
<pin id="341" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="e_frac_V_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="53" slack="0"/>
<pin id="346" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="e_frac_V_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="54" slack="0"/>
<pin id="352" dir="0" index="2" bw="53" slack="0"/>
<pin id="353" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e_frac_V_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln813_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="54" slack="1"/>
<pin id="359" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="54" slack="0"/>
<pin id="362" dir="0" index="1" bw="67" slack="0"/>
<pin id="363" dir="1" index="2" bw="120" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln515_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="6"/>
<pin id="368" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="m_exp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln568_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="120" slack="1"/>
<pin id="377" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="isNeg_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sub_ln1512_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="6"/>
<pin id="389" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln1512_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="0"/>
<pin id="393" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="ush_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="11" slack="0"/>
<pin id="398" dir="0" index="2" bw="12" slack="0"/>
<pin id="399" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1488_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln1488_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln1488cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="0"/>
<pin id="413" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1488cast/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="120" slack="1"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln1487_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="120" slack="0"/>
<pin id="422" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1487/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_V_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="120" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln1487_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="131" slack="0"/>
<pin id="432" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1487_1/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="m_fix_l_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="120" slack="0"/>
<pin id="437" dir="0" index="2" bw="130" slack="0"/>
<pin id="438" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_l_V/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="isNeg_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="0" index="2" bw="5" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="ush_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="12" slack="0"/>
<pin id="453" dir="0" index="2" bw="11" slack="0"/>
<pin id="454" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_2/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln1454_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1454_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln1454_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454_2/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="r_V_6_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="120" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_6/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln1453_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="131" slack="0"/>
<pin id="474" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1453/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln1454_1cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_ln1454_1cast/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="r_V_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="120" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_7/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln1453_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="120" slack="0"/>
<pin id="487" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1453/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="r_V_8_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="130" slack="0"/>
<pin id="492" dir="0" index="2" bw="120" slack="0"/>
<pin id="493" dir="1" index="3" bw="130" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_8/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln568_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="120" slack="2"/>
<pin id="499" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln568_1/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1454_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="1"/>
<pin id="502" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="r_V_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="130" slack="1"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="r_V_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="130" slack="1"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="r_V_17_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="130" slack="0"/>
<pin id="516" dir="0" index="2" bw="130" slack="0"/>
<pin id="517" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_17/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="1"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln1454_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1454/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln1454_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="1" index="1" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454_1/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="r_V_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="120" slack="1"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="131" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_5/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln1487_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="131" slack="0"/>
<pin id="541" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1487_2/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln578_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="130" slack="1"/>
<pin id="546" dir="0" index="2" bw="130" slack="0"/>
<pin id="547" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln578/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="m_fix_hi_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="130" slack="0"/>
<pin id="553" dir="0" index="2" bw="8" slack="0"/>
<pin id="554" dir="0" index="3" bw="9" slack="0"/>
<pin id="555" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_10_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="130" slack="0"/>
<pin id="563" dir="0" index="2" bw="9" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sext_ln1271_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="59" slack="0"/>
<pin id="574" dir="0" index="1" bw="130" slack="0"/>
<pin id="575" dir="0" index="2" bw="7" slack="0"/>
<pin id="576" dir="0" index="3" bw="8" slack="0"/>
<pin id="577" dir="1" index="4" bw="59" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln657_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="1"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln1654_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="120" slack="0"/>
<pin id="589" dir="0" index="1" bw="130" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1654/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="rhs_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="2"/>
<pin id="596" dir="0" index="2" bw="18" slack="0"/>
<pin id="597" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln1347_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="19" slack="0"/>
<pin id="602" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="ret_V_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="0"/>
<pin id="606" dir="0" index="1" bw="31" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_cast/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_Result_s_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="31" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln1003_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="31" slack="0"/>
<pin id="622" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1003/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln1003_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="18" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1003/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="ret_V_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln1002_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="13" slack="0"/>
<pin id="638" dir="0" index="2" bw="13" slack="0"/>
<pin id="639" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1002/11 "/>
</bind>
</comp>

<comp id="643" class="1004" name="ret_V_8_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="13" slack="0"/>
<pin id="646" dir="0" index="2" bw="13" slack="0"/>
<pin id="647" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/11 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln1270_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="13" slack="1"/>
<pin id="653" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="grp_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="13" slack="0"/>
<pin id="656" dir="0" index="1" bw="71" slack="0"/>
<pin id="657" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln813_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="59" slack="0"/>
<pin id="662" dir="0" index="1" bw="71" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="8" slack="0"/>
<pin id="665" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_1/16 "/>
</bind>
</comp>

<comp id="670" class="1004" name="m_diff_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="59" slack="9"/>
<pin id="672" dir="0" index="1" bw="59" slack="1"/>
<pin id="673" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff_V/17 "/>
</bind>
</comp>

<comp id="674" class="1004" name="m_diff_hi_V_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="59" slack="0"/>
<pin id="677" dir="0" index="2" bw="7" slack="0"/>
<pin id="678" dir="0" index="3" bw="7" slack="0"/>
<pin id="679" dir="1" index="4" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/17 "/>
</bind>
</comp>

<comp id="684" class="1004" name="Z2_V_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="59" slack="0"/>
<pin id="687" dir="0" index="2" bw="7" slack="0"/>
<pin id="688" dir="0" index="3" bw="7" slack="0"/>
<pin id="689" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/17 "/>
</bind>
</comp>

<comp id="694" class="1004" name="Z3_V_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="0" index="1" bw="59" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="0" index="3" bw="7" slack="0"/>
<pin id="699" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/17 "/>
</bind>
</comp>

<comp id="704" class="1004" name="Z4_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="59" slack="0"/>
<pin id="706" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4/17 "/>
</bind>
</comp>

<comp id="708" class="1004" name="Z4_ind_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="59" slack="0"/>
<pin id="711" dir="0" index="2" bw="6" slack="0"/>
<pin id="712" dir="0" index="3" bw="7" slack="0"/>
<pin id="713" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln541_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/17 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln541_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/17 "/>
</bind>
</comp>

<comp id="728" class="1004" name="r_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="26" slack="0"/>
<pin id="731" dir="0" index="2" bw="6" slack="0"/>
<pin id="732" dir="0" index="3" bw="6" slack="0"/>
<pin id="733" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/18 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln813_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="35" slack="1"/>
<pin id="740" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/18 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln813_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/18 "/>
</bind>
</comp>

<comp id="745" class="1004" name="ret_V_9_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="35" slack="0"/>
<pin id="747" dir="0" index="1" bw="10" slack="0"/>
<pin id="748" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/18 "/>
</bind>
</comp>

<comp id="751" class="1004" name="ret_V_10_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="43" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="2"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="0" index="3" bw="26" slack="1"/>
<pin id="756" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_10/19 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln1270_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="43" slack="0"/>
<pin id="761" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/19 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln1273_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="36" slack="1"/>
<pin id="765" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/19 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="43" slack="0"/>
<pin id="768" dir="0" index="1" bw="36" slack="0"/>
<pin id="769" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/19 "/>
</bind>
</comp>

<comp id="772" class="1004" name="trunc_ln813_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="20" slack="0"/>
<pin id="774" dir="0" index="1" bw="79" slack="0"/>
<pin id="775" dir="0" index="2" bw="7" slack="0"/>
<pin id="776" dir="0" index="3" bw="8" slack="0"/>
<pin id="777" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_4/21 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln541_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="4"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/21 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln1347_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="43" slack="3"/>
<pin id="788" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/22 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln813_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="20" slack="1"/>
<pin id="791" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/22 "/>
</bind>
</comp>

<comp id="792" class="1004" name="add_ln813_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="36" slack="4"/>
<pin id="794" dir="0" index="1" bw="20" slack="0"/>
<pin id="795" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/22 "/>
</bind>
</comp>

<comp id="797" class="1004" name="zext_ln813_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="36" slack="0"/>
<pin id="799" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/22 "/>
</bind>
</comp>

<comp id="801" class="1004" name="exp_Z2P_m_1_V_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="36" slack="0"/>
<pin id="803" dir="0" index="1" bw="43" slack="0"/>
<pin id="804" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/22 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="40" slack="0"/>
<pin id="809" dir="0" index="1" bw="42" slack="0"/>
<pin id="810" dir="0" index="2" bw="3" slack="0"/>
<pin id="811" dir="0" index="3" bw="7" slack="0"/>
<pin id="812" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="817" class="1004" name="exp_Z2_m_1_V_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="49" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="6"/>
<pin id="820" dir="0" index="2" bw="1" slack="0"/>
<pin id="821" dir="0" index="3" bw="40" slack="1"/>
<pin id="822" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_Z2_m_1_V/23 "/>
</bind>
</comp>

<comp id="825" class="1004" name="zext_ln1270_1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="49" slack="0"/>
<pin id="827" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/23 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln1273_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="44" slack="1"/>
<pin id="831" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/23 "/>
</bind>
</comp>

<comp id="832" class="1004" name="grp_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="49" slack="0"/>
<pin id="834" dir="0" index="1" bw="44" slack="0"/>
<pin id="835" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/23 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln541_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="10"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/27 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln813_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="36" slack="0"/>
<pin id="844" dir="0" index="1" bw="93" slack="0"/>
<pin id="845" dir="0" index="2" bw="7" slack="0"/>
<pin id="846" dir="0" index="3" bw="8" slack="0"/>
<pin id="847" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln813_5/27 "/>
</bind>
</comp>

<comp id="852" class="1004" name="lhs_V_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="51" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="11"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="0" index="3" bw="40" slack="6"/>
<pin id="857" dir="0" index="4" bw="1" slack="0"/>
<pin id="858" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/28 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln1347_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="51" slack="0"/>
<pin id="864" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/28 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln813_4_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="36" slack="1"/>
<pin id="868" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/28 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln813_2_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="44" slack="6"/>
<pin id="871" dir="0" index="1" bw="36" slack="0"/>
<pin id="872" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/28 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln813_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="44" slack="0"/>
<pin id="876" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/28 "/>
</bind>
</comp>

<comp id="878" class="1004" name="exp_Z1P_m_1_l_V_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="44" slack="0"/>
<pin id="880" dir="0" index="1" bw="51" slack="0"/>
<pin id="881" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/28 "/>
</bind>
</comp>

<comp id="884" class="1004" name="exp_Z1P_m_1_V_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="50" slack="0"/>
<pin id="886" dir="0" index="1" bw="52" slack="0"/>
<pin id="887" dir="0" index="2" bw="3" slack="0"/>
<pin id="888" dir="0" index="3" bw="7" slack="0"/>
<pin id="889" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/28 "/>
</bind>
</comp>

<comp id="894" class="1004" name="exp_Z1_hi_V_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="50" slack="0"/>
<pin id="896" dir="0" index="1" bw="58" slack="0"/>
<pin id="897" dir="0" index="2" bw="5" slack="0"/>
<pin id="898" dir="0" index="3" bw="7" slack="0"/>
<pin id="899" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/28 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln1271_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="50" slack="1"/>
<pin id="906" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/29 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln1273_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="50" slack="1"/>
<pin id="909" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/29 "/>
</bind>
</comp>

<comp id="910" class="1004" name="grp_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="50" slack="0"/>
<pin id="912" dir="0" index="1" bw="50" slack="0"/>
<pin id="913" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/29 "/>
</bind>
</comp>

<comp id="916" class="1004" name="ret_V_11_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="58" slack="5"/>
<pin id="918" dir="0" index="1" bw="6" slack="0"/>
<pin id="919" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/33 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln1347_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="58" slack="0"/>
<pin id="923" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1347/33 "/>
</bind>
</comp>

<comp id="925" class="1004" name="lhs_V_4_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="107" slack="0"/>
<pin id="927" dir="0" index="1" bw="58" slack="1"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/34 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln1347_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="100" slack="1"/>
<pin id="934" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/34 "/>
</bind>
</comp>

<comp id="935" class="1004" name="ret_V_6_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="107" slack="0"/>
<pin id="937" dir="0" index="1" bw="100" slack="0"/>
<pin id="938" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/34 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_Result_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="107" slack="0"/>
<pin id="944" dir="0" index="2" bw="8" slack="0"/>
<pin id="945" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/34 "/>
</bind>
</comp>

<comp id="949" class="1004" name="r_exp_V_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="13" slack="23"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/34 "/>
</bind>
</comp>

<comp id="954" class="1004" name="r_exp_V_2_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="13" slack="23"/>
<pin id="957" dir="0" index="2" bw="13" slack="0"/>
<pin id="958" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/34 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_11_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="3" slack="0"/>
<pin id="963" dir="0" index="1" bw="13" slack="0"/>
<pin id="964" dir="0" index="2" bw="5" slack="0"/>
<pin id="965" dir="0" index="3" bw="5" slack="0"/>
<pin id="966" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/34 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln1035_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/34 "/>
</bind>
</comp>

<comp id="977" class="1004" name="trunc_ln186_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="13" slack="0"/>
<pin id="979" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/34 "/>
</bind>
</comp>

<comp id="981" class="1004" name="select_ln407_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="34"/>
<pin id="983" dir="0" index="1" bw="64" slack="0"/>
<pin id="984" dir="0" index="2" bw="64" slack="0"/>
<pin id="985" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/35 "/>
</bind>
</comp>

<comp id="988" class="1004" name="xor_ln970_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="34"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln970/35 "/>
</bind>
</comp>

<comp id="993" class="1004" name="and_ln467_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="34"/>
<pin id="995" dir="0" index="1" bw="1" slack="34"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467/35 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln1347_3_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="100" slack="2"/>
<pin id="999" dir="1" index="1" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/35 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln3_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="105" slack="0"/>
<pin id="1002" dir="0" index="1" bw="56" slack="2"/>
<pin id="1003" dir="0" index="2" bw="1" slack="0"/>
<pin id="1004" dir="1" index="3" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/35 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="add_ln1347_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="105" slack="0"/>
<pin id="1009" dir="0" index="1" bw="100" slack="0"/>
<pin id="1010" dir="1" index="2" bw="105" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1347_1/35 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="and_ln657_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="27"/>
<pin id="1015" dir="0" index="1" bw="1" slack="27"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/35 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="or_ln657_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="1"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln657/35 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_12_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="120" slack="29"/>
<pin id="1025" dir="0" index="2" bw="8" slack="0"/>
<pin id="1026" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/35 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln658_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="64" slack="0"/>
<pin id="1032" dir="0" index="2" bw="64" slack="0"/>
<pin id="1033" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/35 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="52" slack="0"/>
<pin id="1039" dir="0" index="1" bw="107" slack="1"/>
<pin id="1040" dir="0" index="2" bw="7" slack="0"/>
<pin id="1041" dir="0" index="3" bw="8" slack="0"/>
<pin id="1042" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="52" slack="0"/>
<pin id="1048" dir="0" index="1" bw="105" slack="0"/>
<pin id="1049" dir="0" index="2" bw="7" slack="0"/>
<pin id="1050" dir="0" index="3" bw="8" slack="0"/>
<pin id="1051" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/35 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_14_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="0" index="1" bw="52" slack="0"/>
<pin id="1059" dir="0" index="2" bw="52" slack="0"/>
<pin id="1060" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/35 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="out_exp_V_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="1"/>
<pin id="1065" dir="0" index="1" bw="11" slack="0"/>
<pin id="1066" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/35 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_Result_11_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="0" index="2" bw="11" slack="0"/>
<pin id="1072" dir="0" index="3" bw="52" slack="0"/>
<pin id="1073" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/35 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="bitcast_ln526_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="64" slack="0"/>
<pin id="1080" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/35 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="xor_ln407_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="34"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln407/35 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="xor_ln460_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="34"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln460/35 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="or_ln460_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="34"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln460/35 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="xor_ln467_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln467/35 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="and_ln467_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_1/35 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="and_ln467_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln467_2/35 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="and_ln657_1_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657_1/35 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="select_ln657_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="64" slack="0"/>
<pin id="1124" dir="0" index="2" bw="64" slack="0"/>
<pin id="1125" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/35 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="xor_ln657_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/35 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="icmp_ln1039_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="13" slack="1"/>
<pin id="1137" dir="0" index="1" bw="11" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/35 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="and_ln1039_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039/35 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="and_ln1039_1_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1039_1/35 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="select_ln1039_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="64" slack="0"/>
<pin id="1155" dir="0" index="2" bw="64" slack="0"/>
<pin id="1156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1039/35 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="select_ln407_1_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="34"/>
<pin id="1162" dir="0" index="1" bw="64" slack="0"/>
<pin id="1163" dir="0" index="2" bw="64" slack="0"/>
<pin id="1164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/35 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="and_ln460_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460/35 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="and_ln460_1_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="34"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln460_1/35 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="select_ln460_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="64" slack="0"/>
<pin id="1181" dir="0" index="2" bw="64" slack="0"/>
<pin id="1182" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln460/35 "/>
</bind>
</comp>

<comp id="1186" class="1007" name="grp_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="0"/>
<pin id="1188" dir="0" index="1" bw="15" slack="0"/>
<pin id="1189" dir="0" index="2" bw="19" slack="0"/>
<pin id="1190" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/8 ret_V_7/10 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="p_Result_7_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="34"/>
<pin id="1199" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="es_exp_V_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="11" slack="6"/>
<pin id="1206" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="es_exp_V "/>
</bind>
</comp>

<comp id="1210" class="1005" name="y_is_0_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="34"/>
<pin id="1212" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="y_is_0 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="y_is_inf_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="34"/>
<pin id="1217" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="y_is_inf "/>
</bind>
</comp>

<comp id="1222" class="1005" name="or_ln407_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="1"/>
<pin id="1224" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="or_ln407 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="e_frac_V_2_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="54" slack="1"/>
<pin id="1230" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="e_frac_V_2 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="sext_ln813_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="120" slack="1"/>
<pin id="1235" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln813 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="m_frac_l_V_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="120" slack="1"/>
<pin id="1240" dir="1" index="1" bw="120" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V "/>
</bind>
</comp>

<comp id="1247" class="1005" name="m_exp_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="12" slack="1"/>
<pin id="1249" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="1254" class="1005" name="sext_ln568_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="131" slack="1"/>
<pin id="1256" dir="1" index="1" bw="131" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln568 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="isNeg_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1264" class="1005" name="sext_ln1488_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1488 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="m_fix_l_V_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="130" slack="1"/>
<pin id="1271" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="1275" class="1005" name="r_V_8_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="130" slack="1"/>
<pin id="1277" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="p_Result_10_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="2"/>
<pin id="1282" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="sext_ln1271_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="31" slack="1"/>
<pin id="1287" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1271 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="trunc_ln2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="59" slack="9"/>
<pin id="1292" dir="1" index="1" bw="59" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="icmp_ln657_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="27"/>
<pin id="1297" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln657 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="icmp_ln1654_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="27"/>
<pin id="1302" dir="1" index="1" bw="1" slack="27"/>
</pin_list>
<bind>
<opset="icmp_ln1654 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="sext_ln1347_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="31" slack="1"/>
<pin id="1307" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="ret_V_8_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="13" slack="1"/>
<pin id="1312" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="sext_ln1270_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="71" slack="1"/>
<pin id="1319" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="trunc_ln813_1_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="59" slack="1"/>
<pin id="1324" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="m_diff_hi_V_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="10"/>
<pin id="1329" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1332" class="1005" name="Z2_V_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="4"/>
<pin id="1334" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1339" class="1005" name="Z3_V_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="8" slack="2"/>
<pin id="1341" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1344" class="1005" name="Z4_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="35" slack="1"/>
<pin id="1346" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="1"/>
<pin id="1351" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="1354" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="1"/>
<pin id="1356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="ret_V_9_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="36" slack="1"/>
<pin id="1361" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="f_Z3_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="26" slack="1"/>
<pin id="1367" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="f_Z3 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="ret_V_10_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="43" slack="3"/>
<pin id="1372" dir="1" index="1" bw="43" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="zext_ln1270_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="79" slack="1"/>
<pin id="1377" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="zext_ln1273_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="79" slack="1"/>
<pin id="1382" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="trunc_ln813_4_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="20" slack="1"/>
<pin id="1387" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_4 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="8" slack="1"/>
<pin id="1392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="1395" class="1005" name="exp_Z2P_m_1_V_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="44" slack="1"/>
<pin id="1397" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1401" class="1005" name="tmp_2_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="40" slack="1"/>
<pin id="1403" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="zext_ln1270_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="93" slack="1"/>
<pin id="1409" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="zext_ln1273_1_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="93" slack="1"/>
<pin id="1414" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="8" slack="1"/>
<pin id="1419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr "/>
</bind>
</comp>

<comp id="1422" class="1005" name="trunc_ln813_5_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="36" slack="1"/>
<pin id="1424" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_5 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="exp_Z1_V_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="58" slack="5"/>
<pin id="1429" dir="1" index="1" bw="58" slack="5"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1432" class="1005" name="exp_Z1P_m_1_V_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="50" slack="1"/>
<pin id="1434" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1437" class="1005" name="exp_Z1_hi_V_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="50" slack="1"/>
<pin id="1439" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1442" class="1005" name="zext_ln1271_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="100" slack="1"/>
<pin id="1444" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="zext_ln1273_2_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="100" slack="1"/>
<pin id="1449" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_2 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="ret_V_11_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="58" slack="1"/>
<pin id="1454" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="r_V_19_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="100" slack="1"/>
<pin id="1459" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="trunc_ln1347_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="56" slack="2"/>
<pin id="1465" dir="1" index="1" bw="56" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1347 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="ret_V_6_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="107" slack="1"/>
<pin id="1470" dir="1" index="1" bw="107" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="p_Result_3_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="1" slack="1"/>
<pin id="1475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="r_exp_V_2_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="13" slack="1"/>
<pin id="1480" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_2 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="icmp_ln1035_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="1"/>
<pin id="1485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="trunc_ln186_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="11" slack="1"/>
<pin id="1490" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="206"><net_src comp="8" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="106" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="208" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="106" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="202" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="259" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="271" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="271" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="291" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="291" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="285" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="259" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="30" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="263" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="339" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="34" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="383"><net_src comp="36" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="369" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="378" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="369" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="403" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="375" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="407" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="378" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="420" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="42" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="386" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="369" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="391" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="375" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="458" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="442" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="472" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="485" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="503" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="36" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="520" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="543" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="48" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="50" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="565"><net_src comp="52" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="543" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="50" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="550" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="578"><net_src comp="56" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="543" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="58" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="60" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="62" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="497" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="513" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="64" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="66" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="603"><net_src comp="593" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="68" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="70" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="604" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="623" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="604" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="629" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="613" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="635" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="604" pin="4"/><net_sink comp="643" pin=2"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="80" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="82" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="84" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="90" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="92" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="670" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="96" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="700"><net_src comp="88" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="670" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="98" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="703"><net_src comp="100" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="670" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="88" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="670" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="102" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="104" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="708" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="726"><net_src comp="694" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="734"><net_src comp="108" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="215" pin="7"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="110" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="112" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="744"><net_src comp="728" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="738" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="114" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="116" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="751" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="770"><net_src comp="759" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="778"><net_src comp="118" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="766" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="58" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="120" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="792" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="786" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="122" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="240" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="815"><net_src comp="124" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="823"><net_src comp="128" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="130" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="817" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="836"><net_src comp="825" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="838" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="848"><net_src comp="132" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="832" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="134" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="136" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="859"><net_src comp="138" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="130" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="861"><net_src comp="140" pin="0"/><net_sink comp="852" pin=4"/></net>

<net id="865"><net_src comp="852" pin="5"/><net_sink comp="862" pin=0"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="862" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="890"><net_src comp="142" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="878" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="124" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="90" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="900"><net_src comp="144" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="253" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="902"><net_src comp="146" pin="0"/><net_sink comp="894" pin=2"/></net>

<net id="903"><net_src comp="134" pin="0"/><net_sink comp="894" pin=3"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="904" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="148" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="916" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="150" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="152" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="939"><net_src comp="925" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="154" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="948"><net_src comp="156" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="953"><net_src comp="158" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="941" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="949" pin="2"/><net_sink comp="954" pin=2"/></net>

<net id="967"><net_src comp="160" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="954" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="44" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="84" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="975"><net_src comp="961" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="162" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="954" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="172" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="987"><net_src comp="174" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="26" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="1005"><net_src comp="176" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="152" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1011"><net_src comp="1000" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="997" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1021"><net_src comp="1013" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1027"><net_src comp="178" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1028"><net_src comp="180" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1034"><net_src comp="1022" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="182" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="184" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1043"><net_src comp="186" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="188" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1045"><net_src comp="190" pin="0"/><net_sink comp="1037" pin=3"/></net>

<net id="1052"><net_src comp="192" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1007" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="194" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1055"><net_src comp="196" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1061"><net_src comp="1037" pin="4"/><net_sink comp="1056" pin=1"/></net>

<net id="1062"><net_src comp="1046" pin="4"/><net_sink comp="1056" pin=2"/></net>

<net id="1067"><net_src comp="40" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1074"><net_src comp="198" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="130" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=2"/></net>

<net id="1077"><net_src comp="1056" pin="3"/><net_sink comp="1068" pin=3"/></net>

<net id="1081"><net_src comp="1068" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1086"><net_src comp="26" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="26" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="993" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="26" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1082" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1092" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1017" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1029" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="182" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1133"><net_src comp="1017" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="26" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="200" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1144"><net_src comp="1135" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1129" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1109" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1078" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="1121" pin="3"/><net_sink comp="1152" pin=2"/></net>

<net id="1165"><net_src comp="981" pin="3"/><net_sink comp="1160" pin=1"/></net>

<net id="1166"><net_src comp="1152" pin="3"/><net_sink comp="1160" pin=2"/></net>

<net id="1171"><net_src comp="988" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1082" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="1167" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1183"><net_src comp="1173" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="184" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="1160" pin="3"/><net_sink comp="1178" pin=2"/></net>

<net id="1191"><net_src comp="568" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="54" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="600" pin="1"/><net_sink comp="1186" pin=2"/></net>

<net id="1194"><net_src comp="1186" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="1195"><net_src comp="1186" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="1196"><net_src comp="1186" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="1200"><net_src comp="263" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1203"><net_src comp="1197" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1207"><net_src comp="271" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="1213"><net_src comp="285" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1218"><net_src comp="303" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1221"><net_src comp="1215" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1225"><net_src comp="321" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1231"><net_src comp="349" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1236"><net_src comp="357" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1241"><net_src comp="360" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1244"><net_src comp="1238" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1245"><net_src comp="1238" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1246"><net_src comp="1238" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1250"><net_src comp="369" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1252"><net_src comp="1247" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1253"><net_src comp="1247" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1257"><net_src comp="375" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1262"><net_src comp="378" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1267"><net_src comp="403" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1272"><net_src comp="434" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1278"><net_src comp="489" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1283"><net_src comp="560" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1288"><net_src comp="568" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1293"><net_src comp="572" pin="4"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1298"><net_src comp="582" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1303"><net_src comp="587" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1308"><net_src comp="600" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1313"><net_src comp="643" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1316"><net_src comp="1310" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1320"><net_src comp="651" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1325"><net_src comp="660" pin="4"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1330"><net_src comp="674" pin="4"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1335"><net_src comp="684" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1342"><net_src comp="694" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1347"><net_src comp="704" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1352"><net_src comp="208" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1357"><net_src comp="225" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1362"><net_src comp="745" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1368"><net_src comp="215" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="751" pin=3"/></net>

<net id="1373"><net_src comp="751" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1378"><net_src comp="759" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1383"><net_src comp="763" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1388"><net_src comp="772" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1393"><net_src comp="233" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1398"><net_src comp="801" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1404"><net_src comp="807" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="817" pin=3"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="852" pin=3"/></net>

<net id="1410"><net_src comp="825" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1415"><net_src comp="829" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1420"><net_src comp="246" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1425"><net_src comp="842" pin="4"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1430"><net_src comp="253" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1435"><net_src comp="884" pin="4"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1440"><net_src comp="894" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1445"><net_src comp="904" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1450"><net_src comp="907" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1455"><net_src comp="916" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1460"><net_src comp="910" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1462"><net_src comp="1457" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1466"><net_src comp="921" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1471"><net_src comp="935" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1476"><net_src comp="941" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1481"><net_src comp="954" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1486"><net_src comp="971" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1491"><net_src comp="977" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="1063" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<double> : exp | {1 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {27 28 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {17 18 }
	Port: pow_generic<double> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {21 22 }
  - Chain level:
	State 1
		p_Result_7 : 1
		es_exp_V : 1
		es_sig_V : 1
		y_is_0 : 2
		icmp_ln1019 : 2
		icmp_ln1019_1 : 2
		y_is_inf : 3
		xor_ln1023 : 3
		y_is_NaN : 3
		or_ln407 : 3
		p_Result_8 : 1
		p_Result_9 : 2
		zext_ln294 : 3
		e_frac_V_1 : 4
		e_frac_V_2 : 5
	State 2
		m_frac_l_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		m_exp : 1
		isNeg : 2
		sext_ln1512 : 1
		ush : 3
		sext_ln1488 : 4
		zext_ln1488 : 5
		sext_ln1488cast : 5
		r_V : 6
		sext_ln1487 : 7
		r_V_1 : 6
		trunc_ln1487_1 : 7
		m_fix_l_V : 8
		isNeg_1 : 1
		ush_2 : 2
		sext_ln1454_1 : 3
		zext_ln1454_2 : 4
		r_V_6 : 5
		trunc_ln1453 : 6
		sext_ln1454_1cast : 4
		r_V_7 : 5
		sext_ln1453 : 6
		r_V_8 : 7
	State 8
		r_V_2 : 1
		r_V_3 : 1
		r_V_17 : 2
		zext_ln1454_1 : 1
		r_V_5 : 2
		trunc_ln1487_2 : 3
		select_ln578 : 4
		m_fix_hi_V : 5
		p_Result_10 : 5
		sext_ln1271 : 6
		r_V_18 : 7
		trunc_ln2 : 5
		icmp_ln1654 : 3
	State 9
	State 10
		sext_ln1347 : 1
		ret_V_7 : 2
	State 11
		ret_V_cast : 1
		p_Result_s : 1
		trunc_ln1003 : 1
		icmp_ln1003 : 2
		ret_V : 2
		select_ln1002 : 3
		ret_V_8 : 4
	State 12
		r_V_12 : 1
	State 13
	State 14
	State 15
	State 16
		trunc_ln813_1 : 1
	State 17
		m_diff_hi_V : 1
		Z2_V : 1
		Z3_V : 1
		Z4 : 1
		Z4_ind : 1
		zext_ln541_1 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr : 3
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load : 4
		zext_ln541_2 : 2
		pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 : 3
		f_Z3 : 4
	State 18
		r : 1
		zext_ln813_1 : 2
		ret_V_9 : 3
	State 19
		zext_ln1270 : 1
		r_V_14 : 2
	State 20
	State 21
		trunc_ln813_4 : 1
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr : 1
		f_Z2_V : 2
	State 22
		add_ln813 : 1
		zext_ln813_3 : 2
		exp_Z2P_m_1_V : 3
		tmp_2 : 1
	State 23
		zext_ln1270_1 : 1
		r_V_15 : 2
	State 24
	State 25
	State 26
	State 27
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr : 1
		exp_Z1_V : 2
		trunc_ln813_5 : 1
	State 28
		zext_ln1347_1 : 1
		add_ln813_2 : 1
		zext_ln813_5 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 29
		r_V_19 : 1
	State 30
	State 31
	State 32
	State 33
		trunc_ln1347 : 1
	State 34
		ret_V_6 : 1
		p_Result_3 : 2
		r_exp_V_2 : 3
		tmp_11 : 4
		icmp_ln1035 : 5
		trunc_ln186 : 4
	State 35
		add_ln1347_1 : 1
		select_ln658 : 1
		tmp_1 : 2
		tmp_14 : 3
		p_Result_11 : 4
		bitcast_ln526 : 5
		select_ln1039 : 6
		select_ln407_1 : 7
		select_ln460 : 8
		ret_ln690 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_360        |    9    |   441   |   256   |
|          |        grp_fu_654        |    3    |   441   |   256   |
|    mul   |        grp_fu_766        |    4    |   230   |   147   |
|          |        grp_fu_832        |    4    |   334   |    84   |
|          |        grp_fu_910        |    4    |   340   |    86   |
|----------|--------------------------|---------|---------|---------|
|          |       r_V_1_fu_424       |    0    |    0    |   395   |
|    shl   |       r_V_6_fu_466       |    0    |    0    |   395   |
|          |       r_V_2_fu_503       |    0    |    0    |   431   |
|          |       r_V_5_fu_534       |    0    |    0    |   395   |
|----------|--------------------------|---------|---------|---------|
|          |        r_V_fu_415        |    0    |    0    |   395   |
|   ashr   |       r_V_7_fu_480       |    0    |    0    |   395   |
|          |       r_V_3_fu_508       |    0    |    0    |   431   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_2_fu_349    |    0    |    0    |    54   |
|          |        ush_fu_395        |    0    |    0    |    12   |
|          |     m_fix_l_V_fu_434     |    0    |    0    |   130   |
|          |       ush_2_fu_450       |    0    |    0    |    12   |
|          |       r_V_8_fu_489       |    0    |    0    |   130   |
|          |       r_V_17_fu_513      |    0    |    0    |   130   |
|          |    select_ln578_fu_543   |    0    |    0    |   130   |
|          |   select_ln1002_fu_635   |    0    |    0    |    13   |
|  select  |      ret_V_8_fu_643      |    0    |    0    |    13   |
|          |     r_exp_V_2_fu_954     |    0    |    0    |    13   |
|          |    select_ln407_fu_981   |    0    |    0    |    64   |
|          |   select_ln658_fu_1029   |    0    |    0    |    64   |
|          |      tmp_14_fu_1056      |    0    |    0    |    52   |
|          |   select_ln657_fu_1121   |    0    |    0    |    64   |
|          |   select_ln1039_fu_1152  |    0    |    0    |    64   |
|          |  select_ln407_1_fu_1160  |    0    |    0    |    64   |
|          |   select_ln460_fu_1178   |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |       m_exp_fu_369       |    0    |    0    |    18   |
|          |       ret_V_fu_629       |    0    |    0    |    20   |
|          |      ret_V_9_fu_745      |    0    |    0    |    42   |
|          |     add_ln813_fu_792     |    0    |    0    |    43   |
|          |   exp_Z2P_m_1_V_fu_801   |    0    |    0    |    50   |
|    add   |    add_ln813_2_fu_869    |    0    |    0    |    51   |
|          |  exp_Z1P_m_1_l_V_fu_878  |    0    |    0    |    58   |
|          |      ret_V_11_fu_916     |    0    |    0    |    65   |
|          |      ret_V_6_fu_935      |    0    |    0    |   114   |
|          |      r_exp_V_fu_949      |    0    |    0    |    20   |
|          |   add_ln1347_1_fu_1007   |    0    |    0    |   112   |
|          |     out_exp_V_fu_1063    |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     e_frac_V_1_fu_343    |    0    |    0    |    60   |
|    sub   |     sub_ln1512_fu_386    |    0    |    0    |    18   |
|          |      m_diff_V_fu_670     |    0    |    0    |    66   |
|----------|--------------------------|---------|---------|---------|
|          |       y_is_0_fu_285      |    0    |    0    |    11   |
|          |    icmp_ln1019_fu_291    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_297   |    0    |    0    |    24   |
|   icmp   |     icmp_ln657_fu_582    |    0    |    0    |    12   |
|          |    icmp_ln1654_fu_587    |    0    |    0    |    50   |
|          |    icmp_ln1003_fu_623    |    0    |    0    |    13   |
|          |    icmp_ln1035_fu_971    |    0    |    0    |    8    |
|          |    icmp_ln1039_fu_1135   |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|          |      y_is_inf_fu_303     |    0    |    0    |    2    |
|          |      y_is_NaN_fu_315     |    0    |    0    |    2    |
|          |     and_ln467_fu_993     |    0    |    0    |    2    |
|          |     and_ln657_fu_1013    |    0    |    0    |    2    |
|          |    and_ln467_1_fu_1103   |    0    |    0    |    2    |
|    and   |    and_ln467_2_fu_1109   |    0    |    0    |    2    |
|          |    and_ln657_1_fu_1115   |    0    |    0    |    2    |
|          |    and_ln1039_fu_1140    |    0    |    0    |    2    |
|          |   and_ln1039_1_fu_1146   |    0    |    0    |    2    |
|          |     and_ln460_fu_1167    |    0    |    0    |    2    |
|          |    and_ln460_1_fu_1173   |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln1023_fu_309    |    0    |    0    |    2    |
|          |     xor_ln970_fu_988     |    0    |    0    |    2    |
|    xor   |     xor_ln407_fu_1082    |    0    |    0    |    2    |
|          |     xor_ln460_fu_1087    |    0    |    0    |    2    |
|          |     xor_ln467_fu_1097    |    0    |    0    |    2    |
|          |     xor_ln657_fu_1129    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln407_fu_321     |    0    |    0    |    2    |
|    or    |     or_ln657_fu_1017     |    0    |    0    |    2    |
|          |     or_ln460_fu_1092     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1186       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |   exp_read_read_fu_202   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_7_fu_263    |    0    |    0    |    0    |
|          |       isNeg_fu_378       |    0    |    0    |    0    |
|          |      isNeg_1_fu_442      |    0    |    0    |    0    |
| bitselect|       tmp_5_fu_520       |    0    |    0    |    0    |
|          |    p_Result_10_fu_560    |    0    |    0    |    0    |
|          |     p_Result_s_fu_613    |    0    |    0    |    0    |
|          |     p_Result_3_fu_941    |    0    |    0    |    0    |
|          |      tmp_12_fu_1022      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      es_exp_V_fu_271     |    0    |    0    |    0    |
|          |     m_fix_hi_V_fu_550    |    0    |    0    |    0    |
|          |     trunc_ln2_fu_572     |    0    |    0    |    0    |
|          |     ret_V_cast_fu_604    |    0    |    0    |    0    |
|          |   trunc_ln813_1_fu_660   |    0    |    0    |    0    |
|          |    m_diff_hi_V_fu_674    |    0    |    0    |    0    |
|          |        Z2_V_fu_684       |    0    |    0    |    0    |
|          |        Z3_V_fu_694       |    0    |    0    |    0    |
|partselect|       Z4_ind_fu_708      |    0    |    0    |    0    |
|          |         r_fu_728         |    0    |    0    |    0    |
|          |   trunc_ln813_4_fu_772   |    0    |    0    |    0    |
|          |       tmp_2_fu_807       |    0    |    0    |    0    |
|          |   trunc_ln813_5_fu_842   |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_V_fu_884   |    0    |    0    |    0    |
|          |    exp_Z1_hi_V_fu_894    |    0    |    0    |    0    |
|          |       tmp_11_fu_961      |    0    |    0    |    0    |
|          |        tmp_fu_1037       |    0    |    0    |    0    |
|          |       tmp_1_fu_1046      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      es_sig_V_fu_281     |    0    |    0    |    0    |
|          |     p_Result_8_fu_327    |    0    |    0    |    0    |
|          |   trunc_ln1487_1_fu_430  |    0    |    0    |    0    |
|          |    trunc_ln1453_fu_472   |    0    |    0    |    0    |
|   trunc  |   trunc_ln1487_2_fu_539  |    0    |    0    |    0    |
|          |    trunc_ln1003_fu_620   |    0    |    0    |    0    |
|          |         Z4_fu_704        |    0    |    0    |    0    |
|          |    trunc_ln1347_fu_921   |    0    |    0    |    0    |
|          |    trunc_ln186_fu_977    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_9_fu_331    |    0    |    0    |    0    |
|          |        rhs_fu_593        |    0    |    0    |    0    |
|          |      ret_V_10_fu_751     |    0    |    0    |    0    |
|bitconcatenate|    exp_Z2_m_1_V_fu_817   |    0    |    0    |    0    |
|          |      lhs_V_1_fu_852      |    0    |    0    |    0    |
|          |      lhs_V_4_fu_925      |    0    |    0    |    0    |
|          |     trunc_ln3_fu_1000    |    0    |    0    |    0    |
|          |    p_Result_11_fu_1068   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln294_fu_339    |    0    |    0    |    0    |
|          |     zext_ln515_fu_366    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_407    |    0    |    0    |    0    |
|          |  sext_ln1488cast_fu_411  |    0    |    0    |    0    |
|          |   zext_ln1454_2_fu_462   |    0    |    0    |    0    |
|          | sext_ln1454_1cast_fu_476 |    0    |    0    |    0    |
|          |    zext_ln1454_fu_500    |    0    |    0    |    0    |
|          |   zext_ln1454_1_fu_530   |    0    |    0    |    0    |
|          |    zext_ln541_1_fu_718   |    0    |    0    |    0    |
|          |    zext_ln541_2_fu_723   |    0    |    0    |    0    |
|          |     zext_ln813_fu_738    |    0    |    0    |    0    |
|          |    zext_ln813_1_fu_741   |    0    |    0    |    0    |
|          |    zext_ln1270_fu_759    |    0    |    0    |    0    |
|   zext   |    zext_ln1273_fu_763    |    0    |    0    |    0    |
|          |    zext_ln541_3_fu_782   |    0    |    0    |    0    |
|          |    zext_ln1347_fu_786    |    0    |    0    |    0    |
|          |    zext_ln813_2_fu_789   |    0    |    0    |    0    |
|          |    zext_ln813_3_fu_797   |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_825   |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_829   |    0    |    0    |    0    |
|          |     zext_ln541_fu_838    |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_862   |    0    |    0    |    0    |
|          |    zext_ln813_4_fu_866   |    0    |    0    |    0    |
|          |    zext_ln813_5_fu_874   |    0    |    0    |    0    |
|          |    zext_ln1271_fu_904    |    0    |    0    |    0    |
|          |   zext_ln1273_2_fu_907   |    0    |    0    |    0    |
|          |   zext_ln1347_2_fu_932   |    0    |    0    |    0    |
|          |   zext_ln1347_3_fu_997   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln813_fu_357    |    0    |    0    |    0    |
|          |     sext_ln568_fu_375    |    0    |    0    |    0    |
|          |    sext_ln1512_fu_391    |    0    |    0    |    0    |
|          |    sext_ln1488_fu_403    |    0    |    0    |    0    |
|          |    sext_ln1487_fu_420    |    0    |    0    |    0    |
|   sext   |   sext_ln1454_1_fu_458   |    0    |    0    |    0    |
|          |    sext_ln1453_fu_485    |    0    |    0    |    0    |
|          |    sext_ln568_1_fu_497   |    0    |    0    |    0    |
|          |    sext_ln1454_fu_527    |    0    |    0    |    0    |
|          |    sext_ln1271_fu_568    |    0    |    0    |    0    |
|          |    sext_ln1347_fu_600    |    0    |    0    |    0    |
|          |    sext_ln1270_fu_651    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    25   |   1786  |   5675  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                               Z2_V_reg_1332                               |    8   |
|                               Z3_V_reg_1339                               |    8   |
|                                Z4_reg_1344                                |   35   |
|                            e_frac_V_2_reg_1228                            |   54   |
|                             es_exp_V_reg_1204                             |   11   |
|                           exp_Z1P_m_1_V_reg_1432                          |   50   |
|                             exp_Z1_V_reg_1427                             |   58   |
|                            exp_Z1_hi_V_reg_1437                           |   50   |
|                           exp_Z2P_m_1_V_reg_1395                          |   44   |
|                               f_Z3_reg_1365                               |   26   |
|                            icmp_ln1035_reg_1483                           |    1   |
|                            icmp_ln1654_reg_1300                           |    1   |
|                            icmp_ln657_reg_1295                            |    1   |
|                               isNeg_reg_1259                              |    1   |
|                            m_diff_hi_V_reg_1327                           |    8   |
|                               m_exp_reg_1247                              |   12   |
|                             m_fix_l_V_reg_1269                            |   130  |
|                            m_frac_l_V_reg_1238                            |   120  |
|                             or_ln407_reg_1222                             |    1   |
|                            p_Result_10_reg_1280                           |    1   |
|                            p_Result_3_reg_1473                            |    1   |
|                            p_Result_7_reg_1197                            |    1   |
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr_reg_1417|    8   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr_reg_1390 |    8   |
|pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1_reg_1354|    8   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_reg_1349 |    8   |
|                              r_V_19_reg_1457                              |   100  |
|                               r_V_8_reg_1275                              |   130  |
|                             r_exp_V_2_reg_1478                            |   13   |
|                             ret_V_10_reg_1370                             |   43   |
|                             ret_V_11_reg_1452                             |   58   |
|                              ret_V_6_reg_1468                             |   107  |
|                              ret_V_8_reg_1310                             |   13   |
|                              ret_V_9_reg_1359                             |   36   |
|                            sext_ln1270_reg_1317                           |   71   |
|                            sext_ln1271_reg_1285                           |   31   |
|                            sext_ln1347_reg_1305                           |   31   |
|                            sext_ln1488_reg_1264                           |   32   |
|                            sext_ln568_reg_1254                            |   131  |
|                            sext_ln813_reg_1233                            |   120  |
|                               tmp_2_reg_1401                              |   40   |
|                           trunc_ln1347_reg_1463                           |   56   |
|                            trunc_ln186_reg_1488                           |   11   |
|                             trunc_ln2_reg_1290                            |   59   |
|                           trunc_ln813_1_reg_1322                          |   59   |
|                           trunc_ln813_4_reg_1385                          |   20   |
|                           trunc_ln813_5_reg_1422                          |   36   |
|                              y_is_0_reg_1210                              |    1   |
|                             y_is_inf_reg_1215                             |    1   |
|                           zext_ln1270_1_reg_1407                          |   93   |
|                            zext_ln1270_reg_1375                           |   79   |
|                            zext_ln1271_reg_1442                           |   100  |
|                           zext_ln1273_1_reg_1412                          |   93   |
|                           zext_ln1273_2_reg_1447                          |   100  |
|                            zext_ln1273_reg_1380                           |   79   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |  2397  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_215 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_215 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_360    |  p0  |   2  |  54  |   108  ||    9    |
|     grp_fu_654    |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_766    |  p0  |   2  |  43  |   86   ||    9    |
|     grp_fu_766    |  p1  |   2  |  36  |   72   ||    9    |
|     grp_fu_832    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_832    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_910    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_910    |  p1  |   2  |  50  |   100  ||    9    |
|    grp_fu_1186    |  p0  |   3  |  16  |   48   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   774  || 20.9624 ||   121   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1786  |  5675  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   121  |
|  Register |    -   |    -   |  2397  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   20   |  4183  |  5796  |
+-----------+--------+--------+--------+--------+
