
723_Project.elf:     file format elf32-littlenios2
723_Project.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0001bd98 memsz 0x0001bd98 flags r-x
    LOAD off    0x0001d000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001d000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x000027ec memsz 0x0007fc04 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001bb64  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000938  08000000  08000000  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb4  08000938  08000938  0001d938  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d4bd  080027ec  080027ec  0001f7ec  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  0001bdb8  0001bdb8  0001f7ec  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001f7ec  2**0
                  CONTENTS
  8 .sdram        00000000  0807fc04  0807fc04  0001f7ec  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001f7ec  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001208  00000000  00000000  0001f810  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00032790  00000000  00000000  00020a18  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000c241  00000000  00000000  000531a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ffbf  00000000  00000000  0005f3e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000044ac  00000000  00000000  0006f3a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000644e  00000000  00000000  00073854  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000185c1  00000000  00000000  00079ca2  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00092264  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001990  00000000  00000000  000922b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00099d09  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00099d0c  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00099d11  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00099d12  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00099d13  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00099d17  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00099d1b  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  00099d1f  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00099d28  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00099d31  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  00099d3a  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000015  00000000  00000000  00099d3f  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  00099d54  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
08000938 l    d  .rwdata	00000000 .rwdata
080027ec l    d  .bss	00000000 .bss
0001bdb8 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fc04 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../723_Project_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 specs.cpp
00000000 l    df *ABS*	00000000 croutine.c
080028fc l     O .bss	00000028 pxReadyCoRoutineLists
08002924 l     O .bss	00000014 xDelayedCoRoutineList1
08002938 l     O .bss	00000014 xDelayedCoRoutineList2
080027ec l     O .bss	00000004 pxDelayedCoRoutineList
080027f0 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
0800294c l     O .bss	00000014 xPendingReadyCoRoutineList
080027f8 l     O .bss	00000004 uxTopCoRoutineReadyPriority
080027fc l     O .bss	00000004 xCoRoutineTickCount
08002800 l     O .bss	00000004 xLastTickCount
08002804 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002960 l     O .bss	0007d000 xHeap
08002778 l     O .rwdata	00000002 heapSTRUCT_SIZE
0800277c l     O .rwdata	00000004 xTotalHeapSize
08002808 l     O .bss	00000008 xStart
08002810 l     O .bss	00000004 pxEnd
08002780 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f960 l     O .bss	000000f0 pxReadyTasksLists
0807fa50 l     O .bss	00000014 xDelayedTaskList1
0807fa64 l     O .bss	00000014 xDelayedTaskList2
08002818 l     O .bss	00000004 pxDelayedTaskList
0800281c l     O .bss	00000004 pxOverflowDelayedTaskList
0807fa78 l     O .bss	00000014 xPendingReadyList
0807fa8c l     O .bss	00000014 xTasksWaitingTermination
08002820 l     O .bss	00000004 uxTasksDeleted
08002824 l     O .bss	00000004 uxCurrentNumberOfTasks
08002828 l     O .bss	00000004 xTickCount
0800282c l     O .bss	00000004 uxTopReadyPriority
08002830 l     O .bss	00000004 xSchedulerRunning
08002834 l     O .bss	00000004 uxPendedTicks
08002838 l     O .bss	00000004 xYieldPending
0800283c l     O .bss	00000004 xNumOfOverflows
08002840 l     O .bss	00000004 uxTaskNumber
08002784 l     O .rwdata	00000004 xNextTaskUnblockTime
08002844 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2849
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807faa0 l     O .bss	00000014 xActiveTimerList1
0807fab4 l     O .bss	00000014 xActiveTimerList2
08002848 l     O .bss	00000004 pxCurrentTimerList
0800284c l     O .bss	00000004 pxOverflowTimerList
08002850 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
08002854 l     O .bss	00000004 xLastTime.2768
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 freertos_test.c
0800278c l     O .rwdata	00000008 freqThres
08002794 l     O .rwdata	00000008 rocThres
00000000 l    df *ABS*	00000000 specs.cpp
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
000097e4 l     F .text	00000008 __fp_unlock
000097f8 l     F .text	0000019c __sinit.part.1
00009994 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fopen.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fseek.c
00000000 l    df *ABS*	00000000 fseeko.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
08000938 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 openr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 refill.c
0000b6c8 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800044e l     O .rodata	00000010 zeroes.4404
0000dcf4 l     F .text	000000bc __sbprintf
0800045e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 dtoa.c
0000dfb8 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 flags.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 locale.c
08001184 l     O .rwdata	00000020 lc_ctype_charset
08001164 l     O .rwdata	00000020 lc_message_charset
080011a4 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
0800048c l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
00011888 l     F .text	000000fc __sprint_r.part.0
080005c0 l     O .rodata	00000010 blanks.4348
080005b0 l     O .rodata	00000010 zeroes.4349
00012e14 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
000140bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
000141c8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
000141f4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
000142e0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
000143c0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_open.c
00014594 l     F .text	0000003c alt_get_errno
000145d0 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
000147e8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
080027d0 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00014a34 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00014b68 l     F .text	00000034 alt_dev_reg
08001384 l     O .rwdata	000000dc flash_controller
08001460 l     O .rwdata	00001060 jtag_uart
080024c0 l     O .rwdata	00000120 character_lcd
080025e0 l     O .rwdata	000000c4 uart
080026a4 l     O .rwdata	00000038 ps2
080026dc l     O .rwdata	00000048 video_character_buffer_with_dma
08002724 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00014f28 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00015d78 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00016e20 l     F .text	00000210 altera_avalon_jtag_uart_irq
00017030 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
080027d4 l     O .rwdata	00000004 colstart
00017668 l     F .text	000000b8 lcd_write_command
00017720 l     F .text	000000d8 lcd_write_data
000177f8 l     F .text	000000d0 lcd_clear_screen
000178c8 l     F .text	000001f0 lcd_repaint_screen
00017ab8 l     F .text	000000cc lcd_scroll_up
00017b84 l     F .text	000002ac lcd_handle_escape
00018304 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00018540 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
000187e4 l     F .text	000000a0 altera_avalon_uart_irq
00018884 l     F .text	000000e4 altera_avalon_uart_rxirq
00018968 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00018b04 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00018d1c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_pixel_buffer_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001a8ec l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0001ad84 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0001b450 l     F .text	000000cc alt_write_word_amd
0001b334 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001b728 l     F .text	0000017c alt_unlock_block_intel
0001b8a4 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
080007b7 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00010ffc g     F .text	00000074 _mprec_log10
00005104 g     F .text	0000010c lcd_set_mode
000110e8 g     F .text	0000008c __any_on
0000fda8 g     F .text	00000054 _isatty_r
08000498 g     O .rodata	00000028 __mprec_tinytens
000144d0 g     F .text	0000007c alt_main
0001a168 g     F .text	0000024c alt_up_pixel_buffer_dma_draw_vline
0000b5f4 g     F .text	000000c0 _puts_r
0001583c g     F .text	00000040 alt_read_query_entry_32bit
00019150 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807fb04 g     O .bss	00000100 alt_irq
0000fed8 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
00014fec g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
0000f840 g     F .text	000000ac __sflags
00013f8c g     F .text	00000088 .hidden __eqdf2
08002868 g     O .bss	00000004 Q_resp
0800286c g     O .bss	00000004 xHandle
0807fc04 g       *ABS*	00000000 __alt_heap_start
08002864 g     O .bss	00000004 Timer_500_flag
00004874 g     F .text	000000ac xTimerCreate
08002870 g     O .bss	00000004 Q_add
0000b5b8 g     F .text	0000003c printf
000132f4 g     F .text	0000009c _wcrtomb_r
08002874 g     O .bss	00000004 Q_threshold
0000b9e4 g     F .text	0000005c __sseek
00009b34 g     F .text	00000010 __sinit
0001319c g     F .text	00000140 __swbuf_r
0001973c g     F .text	000000fc alt_up_char_buffer_string
00018f68 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
08002878 g     O .bss	00000004 lcd
0000fdfc g     F .text	0000007c _setlocale_r
0000999c g     F .text	00000068 __sfmoreglue
00014570 g     F .text	00000024 __malloc_unlock
000192f0 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
0800287c g     O .bss	00000004 manager_sem
00019670 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0001001c g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
0800285c g     O .bss	00000004 timer_fin
000040a8 g     F .text	00000054 vTaskEnterCritical
00009b1c g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
00010178 g     F .text	000000a8 _Balloc
000198d0 g     F .text	00000194 alt_up_pixel_buffer_dma_draw
00007ee0 g     F .text	000000dc .hidden __gtdf2
000159d4 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
00019894 g     F .text	0000003c alt_up_pixel_buffer_dma_open_dev
000064b0 g     F .text	000001b0 vShed_Task
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002814 g     O .bss	00000004 pxCurrentTCB
0000a590 g     F .text	0000005c _fstat_r
000154e0 g     F .text	000002e0 alt_flash_program_block
080028c8 g     O .bss	00000004 errno
0000b960 g     F .text	00000008 __seofread
080028ec g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a778 g       *ABS*	00000000 _gp
0001b068 g     F .text	00000030 usleep
00019a64 g     F .text	0000005c alt_up_pixel_buffer_dma_change_back_buffer_address
08002880 g     O .bss	00000004 roc_sem
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08001204 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
0001aa8c g     F .text	00000090 alt_find_dev
0000b2b8 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
000068d4 g     F .text	00000044 vTimer500_Callback
00019838 g     F .text	0000005c alt_up_char_buffer_clear
000097ec g     F .text	0000000c _cleanup_r
00009144 g     F .text	000000dc .hidden __floatsidf
0001ae48 g     F .text	0000007c alt_io_redirect
00007fbc g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
0001bdb8 g       *ABS*	00000000 __DTOR_END__
08002884 g     O .bss	00000004 shed_sem
0000b6b4 g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
00011738 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
00010f58 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
00012df8 g     F .text	0000001c __vfiprintf_internal
00019b20 g     F .text	00000034 alt_up_pixel_buffer_dma_check_swap_buffers_status
00017228 g     F .text	0000021c altera_avalon_jtag_uart_read
0000b588 g     F .text	00000030 _printf_r
0000937c g     F .text	00000064 .hidden __udivsi3
0001431c g     F .text	000000a4 isatty
080004e8 g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00019f58 g     F .text	00000210 alt_up_pixel_buffer_dma_draw_hline
0000fe78 g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
080028d4 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
080027ac g     O .rwdata	00000004 __mb_cur_max
0000fea8 g     F .text	0000000c _localeconv_r
00010584 g     F .text	0000003c __i2b
0000f8ec g     F .text	000004bc __sfvwrite_r
0000b8b8 g     F .text	00000054 _sbrk_r
0001b51c g     F .text	00000080 alt_program_intel
0001a47c g     F .text	00000084 helper_plot_pixel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00011174 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
0001a874 g     F .text	00000078 alt_dcache_flush
080027c4 g     O .rwdata	00000004 alt_max_fd
000157c0 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
00009438 g     F .text	000000f0 _fclose_r
00018f9c g     F .text	00000030 read_num_bytes_available
0001b59c g     F .text	0000018c alt_erase_block_intel
000097b4 g     F .text	00000030 fflush
080028d0 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
08002888 g     O .bss	00000004 switch_sem
00018f04 g     F .text	00000034 read_RI_bit
00006d4c g     F .text	000008ac .hidden __adddf3
00010d00 g     F .text	0000010c __b2d
00019b54 g     F .text	00000128 alt_up_pixel_buffer_dma_clear_screen
00013a54 g     F .text	00000538 .hidden __umoddi3
000143fc g     F .text	000000d4 lseek
0800279c g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
000111d4 g     F .text	00000564 _realloc_r
0807fc04 g       *ABS*	00000000 __bss_end
00019c7c g     F .text	000002dc alt_up_pixel_buffer_dma_draw_box
0001af60 g     F .text	00000108 alt_tick
000134dc g     F .text	00000578 .hidden __udivdi3
00005f50 g     F .text	00000124 vNetworkStatus_Task
000130f8 g     F .text	00000024 _fputwc_r
080004c0 g     O .rodata	00000028 __mprec_bigtens
00010368 g     F .text	00000104 __s2b
00014014 g     F .text	000000a8 .hidden __floatunsidf
00010a40 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00018740 g     F .text	000000a4 altera_avalon_uart_init
00019000 g     F .text	0000002c read_data_byte
00009b54 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
0001aec4 g     F .text	0000009c alt_alarm_stop
00018f38 g     F .text	00000030 read_RE_bit
080028e4 g     O .bss	00000004 alt_irq_active
0000a130 g     F .text	00000444 _fseeko_r
0000017c g     F .exceptions	000000d8 alt_irq_handler
080011dc g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
00015cdc g     F .text	0000009c alt_set_flash_algorithm_func
0800288c g     O .bss	00000004 Q_load_stat
000191b0 g     F .text	00000074 alt_up_ps2_write_data_byte
0001046c g     F .text	00000068 __hi0bits
0001a3b4 g     F .text	000000c8 alt_up_pixel_buffer_dma_draw_rectangle
000090c4 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
0001587c g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
080027bc g     O .rwdata	00000008 alt_dev_list
00014a70 g     F .text	000000f8 write
08002890 g     O .bss	00000004 network_sem
0001a500 g     F .text	00000248 alt_up_pixel_buffer_dma_draw_line
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00014230 g     F .text	000000b0 fstat
00009cb8 g     F .text	00000024 fprintf
00000c50 g     F .text	00000068 xEventGroupClearBits
08002894 g     O .bss	00000004 state_sem
00007fbc g     F .text	000000f4 .hidden __ledf2
00005de0 g     F .text	00000170 vFrequAnalyser_Task
08002898 g     O .bss	00000004 Q_tmp
00016b30 g     F .text	000000d8 alt_check_primary_table
0800289c g     O .bss	00000004 Q_ms_load_stat
000107b8 g     F .text	00000140 __pow5mult
0001199c g     F .text	0000145c ___vfiprintf_internal_r
080028e0 g     O .bss	00000004 __nlocale_changed
000093e0 g     F .text	00000058 .hidden __umodsi3
00015320 g     F .text	00000064 alt_flash_cfi_read
00015a74 g     F .text	00000038 alt_write_native_8bit
0807fc04 g       *ABS*	00000000 end
000194e0 g     F .text	00000098 alt_up_ps2_write_fd
000158c0 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00017e30 g     F .text	000004d4 altera_avalon_lcd_16207_write
080028a0 g     O .bss	00000004 Q_freq_data
00002d3c g     F .text	000000d0 vTaskDelete
0000a574 g     F .text	0000001c fseeko
000195b4 g     F .text	00000080 alt_up_char_buffer_init
00018d58 g     F .text	000001ac altera_avalon_uart_write
0000a114 g     F .text	0000001c fseek
00015df8 g     F .text	000005c8 alt_read_cfi_table
00016d6c g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
0001bdb8 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
000185bc g     F .text	00000074 alt_avalon_timer_sc_init
00018690 g     F .text	00000060 altera_avalon_uart_write_fd
00009220 g     F .text	00000064 .hidden __clzsi2
000186f0 g     F .text	00000050 altera_avalon_uart_close_fd
00017444 g     F .text	00000224 altera_avalon_jtag_uart_write
00014f5c g     F .text	00000090 alt_flash_cfi_init
00009b44 g     F .text	00000004 __sfp_lock_acquire
0000ff38 g     F .text	000000e4 memchr
0000bae0 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
00009e00 g     F .text	00000310 _free_r
0000fe84 g     F .text	00000010 __locale_mb_cur_max
080027f4 g     O .bss	00000004 pxCurrentCoRoutine
0001bc04 g     F .text	00000180 __call_exitprocs
080028dc g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
080027a4 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
080028f4 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
000108f8 g     F .text	00000148 __lshift
080028f8 g     O .bss	00000004 _alt_nticks
00014824 g     F .text	000000fc read
00014bd4 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
0000b528 g     F .text	00000060 _open_r
0001baec g     F .text	00000118 __register_exitproc
00006860 g     F .text	00000074 vTimer500Reset_Task
000193fc g     F .text	00000058 alt_up_ps2_clear_fifo
000157fc g     F .text	00000040 alt_read_query_entry_16bit
000105c0 g     F .text	000001f8 __multiply
000170d0 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807fac8 g     O .bss	00000028 __malloc_current_mallinfo
00015b18 g     F .text	000001c4 alt_set_flash_width_func
00010e0c g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
00016c08 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0001ace0 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001b978 g     F .text	00000128 alt_busy_sleep
0000df64 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
0001b124 g     F .text	00000210 alt_erase_block_amd
0000b23c g     F .text	0000007c memcmp
00016cc8 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fc04 g       *ABS*	00000000 __alt_stack_base
00016d18 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
080028a4 g     O .bss	00000004 PRVGADraw
0000a774 g     F .text	000000cc _fwrite_r
00004920 g     F .text	000000dc xTimerGenericCommand
0000de10 g     F .text	00000154 __swsetup_r
000163c0 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
000075f8 g     F .text	000008e8 .hidden __divdf3
00009a04 g     F .text	00000118 __sfp
00011070 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
00005d44 g     F .text	0000009c vfreq_relay
08000d5c g     O .rwdata	00000408 __malloc_av_
00009b50 g     F .text	00000004 __sinit_lock_release
000080b0 g     F .text	00000718 .hidden __muldf3
0000b90c g     F .text	00000054 __sread
0001ab1c g     F .text	00000108 alt_find_file
0001a928 g     F .text	000000a4 alt_dev_llist_insert
0001454c g     F .text	00000024 __malloc_lock
00009c90 g     F .text	00000028 _fprintf_r
00014984 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
00009758 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
00012ed0 g     F .text	000000c4 _calloc_r
080027d8 g     O .rwdata	00000008 alt_flash_dev_list
00015988 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
00006074 g     F .text	0000007c vSwitchCon_Task
00009c78 g     F .text	00000018 fopen
080027ec g       *ABS*	00000000 __bss_start
0000b400 g     F .text	00000128 memset
00006918 g     F .text	000000fc main
080028f0 g     O .bss	00000004 alt_envp
080028cc g     O .bss	00000004 __malloc_max_total_mem
00019ac0 g     F .text	00000060 alt_up_pixel_buffer_dma_swap_buffers
00019634 g     F .text	0000003c alt_up_char_buffer_open_dev
00016c68 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000132dc g     F .text	00000018 __swbuf
00006ba4 g     F .text	000001a8 initCreateTasks
00001524 g     F .text	000000d8 vListInsert
00006660 g     F .text	00000200 vAdd_Task
000183b0 g     F .text	00000130 altera_avalon_lcd_16207_init
080028a8 g     O .bss	00000004 Q_switch
0000ba40 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
00009528 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
0001938c g     F .text	00000070 alt_up_ps2_read_data_byte
080028ac g     O .bss	00000004 Q_freq_calc
0000e1b8 g     F .text	00001688 _dtoa_r
0000aa30 g     F .text	0000080c _malloc_r
00013450 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
080027c8 g     O .rwdata	00000004 alt_errno
00015a24 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000a5ec g     F .text	000000c4 _fwalk
00005c58 g     F .text	00000098 button_mode_isr
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00015384 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00019578 g     F .text	0000003c alt_up_ps2_open_dev
00015aac g     F .text	00000038 alt_write_native_16bit
00009284 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
00009cdc g     F .text	00000124 _malloc_trim_r
000190f4 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
0001bdb8 g       *ABS*	00000000 __CTOR_END__
000117ac g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
0001bdb8 g       *ABS*	00000000 __DTOR_LIST__
080028b0 g     O .bss	00000004 Q_ma_load_stat
080028b4 g     O .bss	00000004 Q_timer_reset
00013f8c g     F .text	00000088 .hidden __nedf2
0807faf0 g     O .bss	00000014 sem_owner_task_name
00014b9c g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00014920 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
08002858 g     O .bss	00000004 timer_flag
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
00018fcc g     F .text	00000034 read_data_valid
08000301 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
080028d8 g     O .bss	00000004 _PathLocale
0001928c g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
0001baa0 g     F .text	00000014 atexit
0000ddb0 g     F .text	00000060 _write_r
0000feb4 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
08002860 g     O .bss	00000004 iMode
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
080027a0 g     O .rwdata	00000004 _impure_ptr
080028e8 g     O .bss	00000004 alt_argc
0000953c g     F .text	0000021c __sflush_r
0001aa2c g     F .text	00000060 _do_dtors
080028b8 g     O .bss	00000004 timer500
0000fea0 g     F .text	00000008 __locale_cjk_lang
0000a110 g     F .text	00000004 _fseek_r
000060f0 g     F .text	000003c0 vLoadManager_Task
0000b6e4 g     F .text	000001d4 __srefill_r
00010c9c g     F .text	00000064 __ulp
00009b6c g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
000184e0 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
080027b4 g     O .rwdata	00000008 alt_fs_list
00015938 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00005210 g     F .text	00000a48 PRVGADraw_Task
00003150 g     F .text	000001c4 xTaskIncrementTick
08002788 g     O .rwdata	00000004 stable_network
0000fecc g     F .text	0000000c localeconv
080028bc g     O .bss	00000004 Q_a_load_stat
0000a840 g     F .text	00000034 fwrite
00001a90 g     F .text	00000118 xQueueGenericReset
080027ec g       *ABS*	00000000 _edata
00018630 g     F .text	00000060 altera_avalon_uart_read_fd
0807fc04 g       *ABS*	00000000 _end
0001ac24 g     F .text	00000068 alt_flash_open_dev
00012f94 g     F .text	00000164 __fputwc
00017138 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
080028c0 g     O .bss	00000004 add_sem
0000b968 g     F .text	0000007c __swrite
080027a8 g     O .rwdata	00000004 __malloc_trim_threshold
0001b098 g     F .text	00000024 altera_nios2_qsys_irq_init
0000fe94 g     F .text	0000000c __locale_msgcharset
0001bab4 g     F .text	00000038 exit
0000a6b0 g     F .text	000000c4 _fwalk_reent
0001902c g     F .text	000000c8 alt_up_ps2_init
00010aa0 g     F .text	000001fc __mdiff
0001ac8c g     F .text	00000054 alt_flash_close_dev
00009308 g     F .text	00000074 .hidden __modsi3
080027e8 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00009b48 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
080006b6 g     O .rodata	00000101 _ctype_
00018ab0 g     F .text	00000054 altera_avalon_uart_close
080028c4 g     O .bss	00000004 Q_network_stat
00009b84 g     F .text	000000f4 _fopen_r
0001bd84 g     F .text	00000034 _exit
0001a748 g     F .text	0000012c alt_alarm_start
0000a874 g     F .text	000001bc __smakebuf_r
00015ae4 g     F .text	00000034 alt_write_native_32bit
00019224 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
0000ba48 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00014694 g     F .text	00000154 open
00005cf0 g     F .text	00000054 ps2_isr
00007ee0 g     F .text	000000dc .hidden __gedf2
00015294 g     F .text	0000008c alt_flash_cfi_get_info
080027b0 g     O .rwdata	00000004 __wctomb
00011984 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
080027cc g     O .rwdata	00000004 alt_priority_mask
0000dcd8 g     F .text	0000001c __vfprintf_internal
00018b40 g     F .text	000001dc altera_avalon_uart_read
00013480 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00019454 g     F .text	0000008c alt_up_ps2_read_fd
000087c8 g     F .text	000008fc .hidden __subdf3
00006a14 g     F .text	00000190 initOSDataStructs
000104d4 g     F .text	000000b0 __lo0bits
080027e0 g     O .rwdata	00000008 alt_alarm_list
0001a9cc g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
00013390 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
000140f8 g     F .text	000000d0 close
0001b0bc g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
0001311c g     F .text	00000080 fputwc
00009b4c g     F .text	00000004 __sinit_lock_acquire
00010248 g     F .text	00000120 __multadd
00010220 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c60a0504 	addi	et,et,10260
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c60a0504 	addi	et,et,10260
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bec104 	addi	r2,r2,-1276
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bec104 	addi	r2,r2,-1276
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a9de14 	ori	gp,gp,42872
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	1089fb14 	ori	r2,r2,10220

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18ff0114 	ori	r3,r3,64516

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00144d00 	call	144d0 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01f17 	ldw	r2,-32644(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01f15 	stw	r2,-32644(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e02017 	ldw	r3,-32640(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a02015 	stw	r2,-32640(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	108a3f04 	addi	r2,r2,10492
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02117 	ldw	r3,-32636(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01f17 	ldw	r2,-32644(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01f17 	ldw	r2,-32644(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02117 	ldw	r2,-32636(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01e17 	ldw	r3,-32648(gp)
     434:	d0a01f17 	ldw	r2,-32644(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01d17 	ldw	r3,-32652(gp)
     450:	d0a01f17 	ldw	r2,-32644(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01f17 	ldw	r2,-32644(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	108a5304 	addi	r2,r2,10572
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e02017 	ldw	r3,-32640(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a02015 	stw	r2,-32640(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	108a3f04 	addi	r2,r2,10492
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	108a5304 	addi	r2,r2,10572
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02217 	ldw	r2,-32632(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02315 	stw	r2,-32628(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02117 	ldw	r2,-32636(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02115 	stw	r2,-32636(gp)
		xPassedTicks--;
     5ac:	d0a02317 	ldw	r2,-32628(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02315 	stw	r2,-32628(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02117 	ldw	r2,-32636(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01d17 	ldw	r2,-32652(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01e17 	ldw	r2,-32648(gp)
     5cc:	d0a01d15 	stw	r2,-32652(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01e15 	stw	r2,-32648(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01d17 	ldw	r2,-32652(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02117 	ldw	r3,-32636(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e02017 	ldw	r3,-32640(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a02015 	stw	r2,-32640(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	108a3f04 	addi	r2,r2,10492
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01d17 	ldw	r2,-32652(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02317 	ldw	r2,-32628(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02117 	ldw	r2,-32636(gp)
     6b4:	d0a02215 	stw	r2,-32632(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a02017 	ldw	r2,-32640(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a02017 	ldw	r2,-32640(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a02015 	stw	r2,-32640(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e02017 	ldw	r3,-32640(gp)
     704:	00820034 	movhi	r2,2048
     708:	108a3f04 	addi	r2,r2,10492
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a02017 	ldw	r2,-32640(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	108a3f04 	addi	r2,r2,10492
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01f15 	stw	r2,-32644(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01f17 	ldw	r2,-32644(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201f17 	ldw	r4,-32644(gp)
     78c:	d0e01f17 	ldw	r3,-32644(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	108a3f04 	addi	r2,r2,10492
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	210a4904 	addi	r4,r4,10532
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	210a4e04 	addi	r4,r4,10552
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	210a5304 	addi	r4,r4,10572
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	108a4904 	addi	r2,r2,10532
     834:	d0a01d15 	stw	r2,-32652(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	108a4e04 	addi	r2,r2,10552
     840:	d0a01e15 	stw	r2,-32648(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	210a5304 	addi	r4,r4,10572
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01f17 	ldw	r2,-32644(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02617 	ldw	r2,-32616(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02404 	addi	r2,gp,-32624
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02417 	ldw	r2,-32624(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02617 	ldw	r2,-32616(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	108a5804 	addi	r2,r2,10592
    1224:	d0a02415 	stw	r2,-32624(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202515 	stw	zero,-32620(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	108a5804 	addi	r2,r2,10592
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02615 	stw	r2,-32616(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02617 	ldw	r2,-32616(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02617 	ldw	r2,-32616(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	108a5804 	addi	r2,r2,10592
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02617 	ldw	r3,-32616(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02404 	addi	r2,gp,-32624
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02617 	ldw	r2,-32616(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02617 	ldw	r3,-32616(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	000b5b80 	call	b5b8 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bec104 	addi	r2,r2,-1276
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bec104 	addi	r2,r2,-1276
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a05b17 	ldw	r2,-32404(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a05b15 	stw	r2,-32404(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a05b17 	ldw	r2,-32404(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a05b17 	ldw	r2,-32404(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a05b15 	stw	r2,-32404(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a05b17 	ldw	r2,-32404(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	000b2b80 	call	b2b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	000b2b80 	call	b2b8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	000b2b80 	call	b2b8 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02b17 	ldw	r2,-32596(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02b15 	stw	r2,-32596(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02717 	ldw	r2,-32612(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02715 	stw	r2,-32612(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02b17 	ldw	r2,-32596(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02e17 	ldw	r2,-32584(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02717 	ldw	r2,-32612(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02715 	stw	r2,-32612(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03217 	ldw	r2,-32568(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03215 	stw	r2,-32568(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02d17 	ldw	r3,-32588(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02d15 	stw	r2,-32588(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10be5804 	addi	r2,r2,-1696
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02e17 	ldw	r2,-32584(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02717 	ldw	r2,-32612(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02717 	ldw	r2,-32612(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213ea304 	addi	r4,r4,-1396
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02a17 	ldw	r2,-32600(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02a15 	stw	r2,-32600(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03217 	ldw	r2,-32568(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03215 	stw	r2,-32568(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02e17 	ldw	r2,-32584(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02717 	ldw	r2,-32612(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02c17 	ldw	r3,-32592(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02717 	ldw	r2,-32612(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02e15 	stw	r2,-32584(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202c15 	stw	zero,-32592(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202e15 	stw	zero,-32584(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03317 	ldw	r2,-32564(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03315 	stw	r2,-32564(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03317 	ldw	r2,-32564(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03315 	stw	r2,-32564(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03317 	ldw	r2,-32564(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02b17 	ldw	r2,-32596(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be9e04 	addi	r2,r2,-1416
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02d17 	ldw	r3,-32588(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02d15 	stw	r2,-32588(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10be5804 	addi	r2,r2,-1696
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02717 	ldw	r2,-32612(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a03015 	stw	r2,-32576(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be9e04 	addi	r2,r2,-1416
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02f17 	ldw	r2,-32580(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a03015 	stw	r2,-32576(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02f17 	ldw	r2,-32580(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02f15 	stw	r2,-32580(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02f17 	ldw	r2,-32580(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a03017 	ldw	r2,-32576(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02c17 	ldw	r2,-32592(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02c17 	ldw	r2,-32592(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02b17 	ldw	r2,-32596(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03317 	ldw	r2,-32564(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02c17 	ldw	r2,-32592(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02c15 	stw	r2,-32592(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02c17 	ldw	r2,-32592(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02817 	ldw	r2,-32608(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02917 	ldw	r2,-32604(gp)
    3194:	d0a02815 	stw	r2,-32608(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02915 	stw	r2,-32604(gp)
    31a0:	d0a03117 	ldw	r2,-32572(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03115 	stw	r2,-32572(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02817 	ldw	r2,-32608(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02817 	ldw	r2,-32608(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02d17 	ldw	r3,-32588(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02d15 	stw	r2,-32588(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10be5804 	addi	r2,r2,-1696
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02717 	ldw	r2,-32612(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02717 	ldw	r2,-32612(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10be5804 	addi	r2,r2,-1696
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02f17 	ldw	r2,-32580(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02f15 	stw	r2,-32580(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a03017 	ldw	r2,-32576(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03317 	ldw	r2,-32564(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a03015 	stw	r2,-32576(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0203015 	stw	zero,-32576(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02717 	ldw	r2,-32612(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02717 	ldw	r3,-32612(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02717 	ldw	r3,-32612(gp)
    3354:	d0a02717 	ldw	r2,-32612(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02717 	ldw	r2,-32612(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	000b23c0 	call	b23c <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02717 	ldw	r3,-32612(gp)
    338c:	d0a02717 	ldw	r2,-32612(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02d17 	ldw	r2,-32588(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02d15 	stw	r2,-32588(gp)
    33b0:	d0e02d17 	ldw	r3,-32588(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10be5804 	addi	r2,r2,-1696
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02d17 	ldw	r2,-32588(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10be5804 	addi	r2,r2,-1696
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02715 	stw	r2,-32612(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02717 	ldw	r2,-32612(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02717 	ldw	r2,-32612(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02c17 	ldw	r3,-32592(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02717 	ldw	r2,-32612(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02717 	ldw	r2,-32612(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02717 	ldw	r2,-32612(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02c17 	ldw	r3,-32592(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02717 	ldw	r2,-32612(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02717 	ldw	r2,-32612(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02c17 	ldw	r3,-32592(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03317 	ldw	r2,-32564(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02d17 	ldw	r3,-32588(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02d15 	stw	r2,-32588(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10be5804 	addi	r2,r2,-1696
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e9e04 	addi	r4,r4,-1416
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02717 	ldw	r3,-32612(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a03015 	stw	r2,-32576(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02d17 	ldw	r3,-32588(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02d15 	stw	r2,-32588(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10be5804 	addi	r2,r2,-1696
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02717 	ldw	r3,-32612(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a03015 	stw	r2,-32576(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03117 	ldw	r3,-32572(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02c17 	ldw	r3,-32592(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02c17 	ldw	r2,-32592(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03117 	ldw	r2,-32572(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a03015 	stw	r2,-32576(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10be5804 	addi	r2,r2,-1696
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e9404 	addi	r4,r4,-1456
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e9904 	addi	r4,r4,-1436
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e9e04 	addi	r4,r4,-1416
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213ea304 	addi	r4,r4,-1396
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be9404 	addi	r2,r2,-1456
    3a80:	d0a02815 	stw	r2,-32608(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be9904 	addi	r2,r2,-1436
    3a8c:	d0a02915 	stw	r2,-32604(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10bea304 	addi	r2,r2,-1396
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10bea304 	addi	r2,r2,-1396
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02b17 	ldw	r2,-32596(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02b15 	stw	r2,-32596(gp)
					--uxTasksDeleted;
    3b18:	d0a02a17 	ldw	r2,-32600(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02a15 	stw	r2,-32600(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02a17 	ldw	r2,-32600(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02717 	ldw	r2,-32612(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02c17 	ldw	r2,-32592(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02917 	ldw	r3,-32604(gp)
    3b80:	d0a02717 	ldw	r2,-32612(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02817 	ldw	r3,-32608(gp)
    3b9c:	d0a02717 	ldw	r2,-32612(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	000b4000 	call	b400 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02717 	ldw	r2,-32612(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02817 	ldw	r2,-32608(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02817 	ldw	r2,-32608(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02717 	ldw	r2,-32612(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02e17 	ldw	r2,-32584(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03317 	ldw	r2,-32564(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02717 	ldw	r2,-32612(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02717 	ldw	r2,-32612(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10be5804 	addi	r2,r2,-1696
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02717 	ldw	r2,-32612(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02d17 	ldw	r3,-32588(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02d15 	stw	r2,-32588(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10be5804 	addi	r2,r2,-1696
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02717 	ldw	r2,-32612(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02d17 	ldw	r3,-32588(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02d15 	stw	r2,-32588(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10be5804 	addi	r2,r2,-1696
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02e17 	ldw	r2,-32584(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02717 	ldw	r2,-32612(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02717 	ldw	r2,-32612(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02e17 	ldw	r2,-32584(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02717 	ldw	r2,-32612(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02717 	ldw	r2,-32612(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02717 	ldw	r2,-32612(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02717 	ldw	r2,-32612(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02717 	ldw	r2,-32612(gp)
    4178:	d0e02717 	ldw	r3,-32612(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02717 	ldw	r2,-32612(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02717 	ldw	r2,-32612(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02717 	ldw	r2,-32612(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02717 	ldw	r2,-32612(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02717 	ldw	r2,-32612(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02717 	ldw	r2,-32612(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02c17 	ldw	r3,-32592(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02717 	ldw	r2,-32612(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02717 	ldw	r2,-32612(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02717 	ldw	r2,-32612(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02717 	ldw	r2,-32612(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02717 	ldw	r2,-32612(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02717 	ldw	r2,-32612(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02717 	ldw	r2,-32612(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02717 	ldw	r2,-32612(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02c17 	ldw	r3,-32592(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02717 	ldw	r2,-32612(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02717 	ldw	r2,-32612(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02717 	ldw	r2,-32612(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02717 	ldw	r2,-32612(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02d17 	ldw	r3,-32588(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02d15 	stw	r2,-32588(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10be5804 	addi	r2,r2,-1696
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02717 	ldw	r3,-32612(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03317 	ldw	r2,-32564(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02d17 	ldw	r3,-32588(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02d15 	stw	r2,-32588(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10be5804 	addi	r2,r2,-1696
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e9e04 	addi	r4,r4,-1416
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02717 	ldw	r3,-32612(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03317 	ldw	r2,-32564(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02d17 	ldw	r3,-32588(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02d15 	stw	r2,-32588(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10be5804 	addi	r2,r2,-1696
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e9e04 	addi	r4,r4,-1416
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02717 	ldw	r3,-32612(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03617 	ldw	r2,-32552(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03617 	ldw	r2,-32552(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03617 	ldw	r2,-32552(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03617 	ldw	r2,-32552(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03617 	ldw	r2,-32552(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03417 	ldw	r2,-32560(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203617 	ldw	r4,-32552(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03417 	ldw	r2,-32560(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03417 	ldw	r2,-32560(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03717 	ldw	r2,-32548(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03715 	stw	r2,-32548(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03517 	ldw	r3,-32556(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03417 	ldw	r3,-32560(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03617 	ldw	r2,-32552(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03417 	ldw	r2,-32560(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03417 	ldw	r2,-32560(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03417 	ldw	r3,-32560(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03417 	ldw	r2,-32560(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03417 	ldw	r2,-32560(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03517 	ldw	r2,-32556(gp)
    4fe4:	d0a03415 	stw	r2,-32560(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03515 	stw	r2,-32556(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03617 	ldw	r2,-32552(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213ea804 	addi	r4,r4,-1376
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213ead04 	addi	r4,r4,-1356
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10bea804 	addi	r2,r2,-1376
    5044:	d0a03415 	stw	r2,-32560(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10bead04 	addi	r2,r2,-1356
    5050:	d0a03515 	stw	r2,-32556(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03615 	stw	r2,-32552(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <lcd_set_mode>:
#define ESC 27
#define CLEAR_LCD_STRING "[2J"

/* shows what the current mode is through LCD Display on push button press*/
void lcd_set_mode()
{
    5104:	defffc04 	addi	sp,sp,-16
    5108:	dfc00315 	stw	ra,12(sp)
    510c:	df000215 	stw	fp,8(sp)
    5110:	df000204 	addi	fp,sp,8
	unsigned int maintMode = 0;
    5114:	e03ffe15 	stw	zero,-8(fp)
	int tmp;
	while (1)
	{
		if (xQueueReceive(Q_tmp, &tmp, portMAX_DELAY) == pdTRUE)
    5118:	d0a04817 	ldw	r2,-32480(gp)
    511c:	e0ffff04 	addi	r3,fp,-4
    5120:	000f883a 	mov	r7,zero
    5124:	01bfffc4 	movi	r6,-1
    5128:	180b883a 	mov	r5,r3
    512c:	1009883a 	mov	r4,r2
    5130:	000222c0 	call	222c <xQueueGenericReceive>
    5134:	10800058 	cmpnei	r2,r2,1
    5138:	1000321e 	bne	r2,zero,5204 <lcd_set_mode+0x100>
		{
			maintMode = !maintMode;
    513c:	e0bffe17 	ldw	r2,-8(fp)
    5140:	1005003a 	cmpeq	r2,r2,zero
    5144:	10803fcc 	andi	r2,r2,255
    5148:	e0bffe15 	stw	r2,-8(fp)
			printf("maint mode is: %d\n", maintMode);
    514c:	e17ffe17 	ldw	r5,-8(fp)
    5150:	01020034 	movhi	r4,2048
    5154:	21001604 	addi	r4,r4,88
    5158:	000b5b80 	call	b5b8 <printf>
			lcd = fopen(CHARACTER_LCD_NAME, "w");
    515c:	01420034 	movhi	r5,2048
    5160:	29401b04 	addi	r5,r5,108
    5164:	01020034 	movhi	r4,2048
    5168:	21001c04 	addi	r4,r4,112
    516c:	0009c780 	call	9c78 <fopen>
    5170:	d0a04015 	stw	r2,-32512(gp)
			if (lcd != NULL)
    5174:	d0a04017 	ldw	r2,-32512(gp)
    5178:	10001f26 	beq	r2,zero,51f8 <lcd_set_mode+0xf4>
			{
				fprintf(lcd, "%c%s", ESC, CLEAR_LCD_STRING);
    517c:	d0a04017 	ldw	r2,-32512(gp)
    5180:	01c20034 	movhi	r7,2048
    5184:	39c02104 	addi	r7,r7,132
    5188:	018006c4 	movi	r6,27
    518c:	01420034 	movhi	r5,2048
    5190:	29402204 	addi	r5,r5,136
    5194:	1009883a 	mov	r4,r2
    5198:	0009cb80 	call	9cb8 <fprintf>

				if (maintMode) {
    519c:	e0bffe17 	ldw	r2,-8(fp)
    51a0:	10000b26 	beq	r2,zero,51d0 <lcd_set_mode+0xcc>
					printf("maint mode\n");
    51a4:	01020034 	movhi	r4,2048
    51a8:	21002404 	addi	r4,r4,144
    51ac:	000b6b40 	call	b6b4 <puts>
					fprintf (lcd, "MAINTENANCE MODE\n");
    51b0:	d0a04017 	ldw	r2,-32512(gp)
    51b4:	100f883a 	mov	r7,r2
    51b8:	01800444 	movi	r6,17
    51bc:	01400044 	movi	r5,1
    51c0:	01020034 	movhi	r4,2048
    51c4:	21002704 	addi	r4,r4,156
    51c8:	000a8400 	call	a840 <fwrite>
    51cc:	00000a06 	br	51f8 <lcd_set_mode+0xf4>
				} else {
					printf("normal mode\n");
    51d0:	01020034 	movhi	r4,2048
    51d4:	21002c04 	addi	r4,r4,176
    51d8:	000b6b40 	call	b6b4 <puts>
					fprintf(lcd, "NORMAL MODE\n");
    51dc:	d0a04017 	ldw	r2,-32512(gp)
    51e0:	100f883a 	mov	r7,r2
    51e4:	01800304 	movi	r6,12
    51e8:	01400044 	movi	r5,1
    51ec:	01020034 	movhi	r4,2048
    51f0:	21002f04 	addi	r4,r4,188
    51f4:	000a8400 	call	a840 <fwrite>
				}
			}
			fclose(lcd);
    51f8:	d0a04017 	ldw	r2,-32512(gp)
    51fc:	1009883a 	mov	r4,r2
    5200:	00095280 	call	9528 <fclose>
		}
		vTaskDelay(10);
    5204:	01000284 	movi	r4,10
    5208:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    520c:	003fc206 	br	5118 <__alt_data_end+0xf0005118>

00005210 <PRVGADraw_Task>:
}

/* VGA Display */
void PRVGADraw_Task(void *pvParameters ){
    5210:	defe5c04 	addi	sp,sp,-1680
    5214:	dfc1a315 	stw	ra,1676(sp)
    5218:	df01a215 	stw	fp,1672(sp)
    521c:	dc41a115 	stw	r17,1668(sp)
    5220:	dc01a015 	stw	r16,1664(sp)
    5224:	df01a204 	addi	fp,sp,1672
    5228:	e13ffd15 	stw	r4,-12(fp)
	//initialize VGA controllers
	alt_up_pixel_buffer_dma_dev *pixel_buf;
	pixel_buf = alt_up_pixel_buffer_dma_open_dev(VIDEO_PIXEL_BUFFER_DMA_NAME);
    522c:	01020034 	movhi	r4,2048
    5230:	21003304 	addi	r4,r4,204
    5234:	00198940 	call	19894 <alt_up_pixel_buffer_dma_open_dev>
    5238:	e0be6315 	stw	r2,-1652(fp)
	if(pixel_buf == NULL){
    523c:	e0be6317 	ldw	r2,-1652(fp)
    5240:	1000031e 	bne	r2,zero,5250 <PRVGADraw_Task+0x40>
		printf("can't find pixel buffer device\n");
    5244:	01020034 	movhi	r4,2048
    5248:	21003a04 	addi	r4,r4,232
    524c:	000b6b40 	call	b6b4 <puts>
	}
	alt_up_pixel_buffer_dma_clear_screen(pixel_buf, 0);
    5250:	000b883a 	mov	r5,zero
    5254:	e13e6317 	ldw	r4,-1652(fp)
    5258:	0019b540 	call	19b54 <alt_up_pixel_buffer_dma_clear_screen>

	alt_up_char_buffer_dev *char_buf;
	char_buf = alt_up_char_buffer_open_dev("/dev/video_character_buffer_with_dma");
    525c:	01020034 	movhi	r4,2048
    5260:	21004204 	addi	r4,r4,264
    5264:	00196340 	call	19634 <alt_up_char_buffer_open_dev>
    5268:	e0be6415 	stw	r2,-1648(fp)
	if(char_buf == NULL){
    526c:	e0be6417 	ldw	r2,-1648(fp)
    5270:	1000031e 	bne	r2,zero,5280 <PRVGADraw_Task+0x70>
		printf("can't find char buffer device\n");
    5274:	01020034 	movhi	r4,2048
    5278:	21004c04 	addi	r4,r4,304
    527c:	000b6b40 	call	b6b4 <puts>
	}
	alt_up_char_buffer_clear(char_buf);
    5280:	e13e6417 	ldw	r4,-1648(fp)
    5284:	00198380 	call	19838 <alt_up_char_buffer_clear>

	//Set up plot axes
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    5288:	d8000115 	stw	zero,4(sp)
    528c:	00900034 	movhi	r2,16384
    5290:	10bfffc4 	addi	r2,r2,-1
    5294:	d8800015 	stw	r2,0(sp)
    5298:	01c03204 	movi	r7,200
    529c:	01809384 	movi	r6,590
    52a0:	01401904 	movi	r5,100
    52a4:	e13e6317 	ldw	r4,-1652(fp)
    52a8:	0019f580 	call	19f58 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buf, 100, 590, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    52ac:	d8000115 	stw	zero,4(sp)
    52b0:	00900034 	movhi	r2,16384
    52b4:	10bfffc4 	addi	r2,r2,-1
    52b8:	d8800015 	stw	r2,0(sp)
    52bc:	01c04b04 	movi	r7,300
    52c0:	01809384 	movi	r6,590
    52c4:	01401904 	movi	r5,100
    52c8:	e13e6317 	ldw	r4,-1652(fp)
    52cc:	0019f580 	call	19f58 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 50, 200, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    52d0:	d8000115 	stw	zero,4(sp)
    52d4:	00900034 	movhi	r2,16384
    52d8:	10bfffc4 	addi	r2,r2,-1
    52dc:	d8800015 	stw	r2,0(sp)
    52e0:	01c03204 	movi	r7,200
    52e4:	01800c84 	movi	r6,50
    52e8:	01401904 	movi	r5,100
    52ec:	e13e6317 	ldw	r4,-1652(fp)
    52f0:	001a1680 	call	1a168 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buf, 100, 220, 300, ((0x3ff << 20) + (0x3ff << 10) + (0x3ff)), 0);
    52f4:	d8000115 	stw	zero,4(sp)
    52f8:	00900034 	movhi	r2,16384
    52fc:	10bfffc4 	addi	r2,r2,-1
    5300:	d8800015 	stw	r2,0(sp)
    5304:	01c04b04 	movi	r7,300
    5308:	01803704 	movi	r6,220
    530c:	01401904 	movi	r5,100
    5310:	e13e6317 	ldw	r4,-1652(fp)
    5314:	001a1680 	call	1a168 <alt_up_pixel_buffer_dma_draw_vline>

	alt_up_char_buffer_string(char_buf, "Frequency(Hz)", 4, 4);
    5318:	01c00104 	movi	r7,4
    531c:	01800104 	movi	r6,4
    5320:	01420034 	movhi	r5,2048
    5324:	29405404 	addi	r5,r5,336
    5328:	e13e6417 	ldw	r4,-1648(fp)
    532c:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "52", 10, 7);
    5330:	01c001c4 	movi	r7,7
    5334:	01800284 	movi	r6,10
    5338:	01420034 	movhi	r5,2048
    533c:	29405804 	addi	r5,r5,352
    5340:	e13e6417 	ldw	r4,-1648(fp)
    5344:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "50", 10, 12);
    5348:	01c00304 	movi	r7,12
    534c:	01800284 	movi	r6,10
    5350:	01420034 	movhi	r5,2048
    5354:	29405904 	addi	r5,r5,356
    5358:	e13e6417 	ldw	r4,-1648(fp)
    535c:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "48", 10, 17);
    5360:	01c00444 	movi	r7,17
    5364:	01800284 	movi	r6,10
    5368:	01420034 	movhi	r5,2048
    536c:	29405a04 	addi	r5,r5,360
    5370:	e13e6417 	ldw	r4,-1648(fp)
    5374:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "46", 10, 22);
    5378:	01c00584 	movi	r7,22
    537c:	01800284 	movi	r6,10
    5380:	01420034 	movhi	r5,2048
    5384:	29405b04 	addi	r5,r5,364
    5388:	e13e6417 	ldw	r4,-1648(fp)
    538c:	001973c0 	call	1973c <alt_up_char_buffer_string>

	alt_up_char_buffer_string(char_buf, "df/dt(Hz/s)", 4, 26);
    5390:	01c00684 	movi	r7,26
    5394:	01800104 	movi	r6,4
    5398:	01420034 	movhi	r5,2048
    539c:	29405c04 	addi	r5,r5,368
    53a0:	e13e6417 	ldw	r4,-1648(fp)
    53a4:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "60", 10, 28);
    53a8:	01c00704 	movi	r7,28
    53ac:	01800284 	movi	r6,10
    53b0:	01420034 	movhi	r5,2048
    53b4:	29405f04 	addi	r5,r5,380
    53b8:	e13e6417 	ldw	r4,-1648(fp)
    53bc:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "30", 10, 30);
    53c0:	01c00784 	movi	r7,30
    53c4:	01800284 	movi	r6,10
    53c8:	01420034 	movhi	r5,2048
    53cc:	29406004 	addi	r5,r5,384
    53d0:	e13e6417 	ldw	r4,-1648(fp)
    53d4:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "0", 10, 32);
    53d8:	01c00804 	movi	r7,32
    53dc:	01800284 	movi	r6,10
    53e0:	01420034 	movhi	r5,2048
    53e4:	29406104 	addi	r5,r5,388
    53e8:	e13e6417 	ldw	r4,-1648(fp)
    53ec:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-30", 9, 34);
    53f0:	01c00884 	movi	r7,34
    53f4:	01800244 	movi	r6,9
    53f8:	01420034 	movhi	r5,2048
    53fc:	29406204 	addi	r5,r5,392
    5400:	e13e6417 	ldw	r4,-1648(fp)
    5404:	001973c0 	call	1973c <alt_up_char_buffer_string>
	alt_up_char_buffer_string(char_buf, "-60", 9, 36);
    5408:	01c00904 	movi	r7,36
    540c:	01800244 	movi	r6,9
    5410:	01420034 	movhi	r5,2048
    5414:	29406304 	addi	r5,r5,396
    5418:	e13e6417 	ldw	r4,-1648(fp)
    541c:	001973c0 	call	1973c <alt_up_char_buffer_string>

	double freq[100], dfreq[100];
	int i = 99, j = 0;
    5420:	008018c4 	movi	r2,99
    5424:	e0be6115 	stw	r2,-1660(fp)
    5428:	e03e6215 	stw	zero,-1656(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    542c:	0000d806 	br	5790 <PRVGADraw_Task+0x580>
			xQueueReceive( Q_freq_data, freq+i, 0 );
    5430:	d1204a17 	ldw	r4,-32472(gp)
    5434:	e0be6117 	ldw	r2,-1660(fp)
    5438:	100490fa 	slli	r2,r2,3
    543c:	e0fe6504 	addi	r3,fp,-1644
    5440:	1885883a 	add	r2,r3,r2
    5444:	000f883a 	mov	r7,zero
    5448:	000d883a 	mov	r6,zero
    544c:	100b883a 	mov	r5,r2
    5450:	000222c0 	call	222c <xQueueGenericReceive>

			//calculate frequency RoC

			if(i==0){
    5454:	e0be6117 	ldw	r2,-1660(fp)
    5458:	1000451e 	bne	r2,zero,5570 <PRVGADraw_Task+0x360>
				dfreq[0] = (freq[0]-freq[99]) * 2.0 * freq[0] * freq[99] / (freq[0]+freq[99]);
    545c:	e0be6517 	ldw	r2,-1644(fp)
    5460:	e0fe6617 	ldw	r3,-1640(fp)
    5464:	e13f2b17 	ldw	r4,-852(fp)
    5468:	e17f2c17 	ldw	r5,-848(fp)
    546c:	200d883a 	mov	r6,r4
    5470:	280f883a 	mov	r7,r5
    5474:	1009883a 	mov	r4,r2
    5478:	180b883a 	mov	r5,r3
    547c:	00087c80 	call	87c8 <__subdf3>
    5480:	1009883a 	mov	r4,r2
    5484:	180b883a 	mov	r5,r3
    5488:	2005883a 	mov	r2,r4
    548c:	2807883a 	mov	r3,r5
    5490:	100d883a 	mov	r6,r2
    5494:	180f883a 	mov	r7,r3
    5498:	1009883a 	mov	r4,r2
    549c:	180b883a 	mov	r5,r3
    54a0:	0006d4c0 	call	6d4c <__adddf3>
    54a4:	1009883a 	mov	r4,r2
    54a8:	180b883a 	mov	r5,r3
    54ac:	2011883a 	mov	r8,r4
    54b0:	2813883a 	mov	r9,r5
    54b4:	e0be6517 	ldw	r2,-1644(fp)
    54b8:	e0fe6617 	ldw	r3,-1640(fp)
    54bc:	100d883a 	mov	r6,r2
    54c0:	180f883a 	mov	r7,r3
    54c4:	4009883a 	mov	r4,r8
    54c8:	480b883a 	mov	r5,r9
    54cc:	00080b00 	call	80b0 <__muldf3>
    54d0:	1009883a 	mov	r4,r2
    54d4:	180b883a 	mov	r5,r3
    54d8:	2011883a 	mov	r8,r4
    54dc:	2813883a 	mov	r9,r5
    54e0:	e0bf2b17 	ldw	r2,-852(fp)
    54e4:	e0ff2c17 	ldw	r3,-848(fp)
    54e8:	100d883a 	mov	r6,r2
    54ec:	180f883a 	mov	r7,r3
    54f0:	4009883a 	mov	r4,r8
    54f4:	480b883a 	mov	r5,r9
    54f8:	00080b00 	call	80b0 <__muldf3>
    54fc:	1009883a 	mov	r4,r2
    5500:	180b883a 	mov	r5,r3
    5504:	2021883a 	mov	r16,r4
    5508:	2823883a 	mov	r17,r5
    550c:	e0be6517 	ldw	r2,-1644(fp)
    5510:	e0fe6617 	ldw	r3,-1640(fp)
    5514:	e13f2b17 	ldw	r4,-852(fp)
    5518:	e17f2c17 	ldw	r5,-848(fp)
    551c:	200d883a 	mov	r6,r4
    5520:	280f883a 	mov	r7,r5
    5524:	1009883a 	mov	r4,r2
    5528:	180b883a 	mov	r5,r3
    552c:	0006d4c0 	call	6d4c <__adddf3>
    5530:	1009883a 	mov	r4,r2
    5534:	180b883a 	mov	r5,r3
    5538:	2005883a 	mov	r2,r4
    553c:	2807883a 	mov	r3,r5
    5540:	100d883a 	mov	r6,r2
    5544:	180f883a 	mov	r7,r3
    5548:	8009883a 	mov	r4,r16
    554c:	880b883a 	mov	r5,r17
    5550:	00075f80 	call	75f8 <__divdf3>
    5554:	1009883a 	mov	r4,r2
    5558:	180b883a 	mov	r5,r3
    555c:	2005883a 	mov	r2,r4
    5560:	2807883a 	mov	r3,r5
    5564:	e0bf2d15 	stw	r2,-844(fp)
    5568:	e0ff2e15 	stw	r3,-840(fp)
    556c:	00006a06 	br	5718 <PRVGADraw_Task+0x508>
			}
			else{

				dfreq[i] = (freq[i]-freq[i-1]) * 2.0 * freq[i]* freq[i-1] / (freq[i]+freq[i-1]);
    5570:	e0be6117 	ldw	r2,-1660(fp)
    5574:	100490fa 	slli	r2,r2,3
    5578:	e0fe6104 	addi	r3,fp,-1660
    557c:	1885883a 	add	r2,r3,r2
    5580:	11000404 	addi	r4,r2,16
    5584:	20800017 	ldw	r2,0(r4)
    5588:	20c00117 	ldw	r3,4(r4)
    558c:	e13e6117 	ldw	r4,-1660(fp)
    5590:	213fffc4 	addi	r4,r4,-1
    5594:	200890fa 	slli	r4,r4,3
    5598:	e17e6104 	addi	r5,fp,-1660
    559c:	2909883a 	add	r4,r5,r4
    55a0:	21800404 	addi	r6,r4,16
    55a4:	31000017 	ldw	r4,0(r6)
    55a8:	31400117 	ldw	r5,4(r6)
    55ac:	200d883a 	mov	r6,r4
    55b0:	280f883a 	mov	r7,r5
    55b4:	1009883a 	mov	r4,r2
    55b8:	180b883a 	mov	r5,r3
    55bc:	00087c80 	call	87c8 <__subdf3>
    55c0:	1009883a 	mov	r4,r2
    55c4:	180b883a 	mov	r5,r3
    55c8:	2005883a 	mov	r2,r4
    55cc:	2807883a 	mov	r3,r5
    55d0:	100d883a 	mov	r6,r2
    55d4:	180f883a 	mov	r7,r3
    55d8:	1009883a 	mov	r4,r2
    55dc:	180b883a 	mov	r5,r3
    55e0:	0006d4c0 	call	6d4c <__adddf3>
    55e4:	1009883a 	mov	r4,r2
    55e8:	180b883a 	mov	r5,r3
    55ec:	2011883a 	mov	r8,r4
    55f0:	2813883a 	mov	r9,r5
    55f4:	e0be6117 	ldw	r2,-1660(fp)
    55f8:	100490fa 	slli	r2,r2,3
    55fc:	e0fe6104 	addi	r3,fp,-1660
    5600:	1885883a 	add	r2,r3,r2
    5604:	11000404 	addi	r4,r2,16
    5608:	20800017 	ldw	r2,0(r4)
    560c:	20c00117 	ldw	r3,4(r4)
    5610:	100d883a 	mov	r6,r2
    5614:	180f883a 	mov	r7,r3
    5618:	4009883a 	mov	r4,r8
    561c:	480b883a 	mov	r5,r9
    5620:	00080b00 	call	80b0 <__muldf3>
    5624:	1009883a 	mov	r4,r2
    5628:	180b883a 	mov	r5,r3
    562c:	2011883a 	mov	r8,r4
    5630:	2813883a 	mov	r9,r5
    5634:	e0be6117 	ldw	r2,-1660(fp)
    5638:	10bfffc4 	addi	r2,r2,-1
    563c:	100490fa 	slli	r2,r2,3
    5640:	e17e6104 	addi	r5,fp,-1660
    5644:	2885883a 	add	r2,r5,r2
    5648:	11000404 	addi	r4,r2,16
    564c:	20800017 	ldw	r2,0(r4)
    5650:	20c00117 	ldw	r3,4(r4)
    5654:	100d883a 	mov	r6,r2
    5658:	180f883a 	mov	r7,r3
    565c:	4009883a 	mov	r4,r8
    5660:	480b883a 	mov	r5,r9
    5664:	00080b00 	call	80b0 <__muldf3>
    5668:	1009883a 	mov	r4,r2
    566c:	180b883a 	mov	r5,r3
    5670:	2021883a 	mov	r16,r4
    5674:	2823883a 	mov	r17,r5
    5678:	e0be6117 	ldw	r2,-1660(fp)
    567c:	100490fa 	slli	r2,r2,3
    5680:	e0fe6104 	addi	r3,fp,-1660
    5684:	1885883a 	add	r2,r3,r2
    5688:	11000404 	addi	r4,r2,16
    568c:	20800017 	ldw	r2,0(r4)
    5690:	20c00117 	ldw	r3,4(r4)
    5694:	e13e6117 	ldw	r4,-1660(fp)
    5698:	213fffc4 	addi	r4,r4,-1
    569c:	200890fa 	slli	r4,r4,3
    56a0:	e17e6104 	addi	r5,fp,-1660
    56a4:	2909883a 	add	r4,r5,r4
    56a8:	21800404 	addi	r6,r4,16
    56ac:	31000017 	ldw	r4,0(r6)
    56b0:	31400117 	ldw	r5,4(r6)
    56b4:	200d883a 	mov	r6,r4
    56b8:	280f883a 	mov	r7,r5
    56bc:	1009883a 	mov	r4,r2
    56c0:	180b883a 	mov	r5,r3
    56c4:	0006d4c0 	call	6d4c <__adddf3>
    56c8:	1009883a 	mov	r4,r2
    56cc:	180b883a 	mov	r5,r3
    56d0:	2005883a 	mov	r2,r4
    56d4:	2807883a 	mov	r3,r5
    56d8:	100d883a 	mov	r6,r2
    56dc:	180f883a 	mov	r7,r3
    56e0:	8009883a 	mov	r4,r16
    56e4:	880b883a 	mov	r5,r17
    56e8:	00075f80 	call	75f8 <__divdf3>
    56ec:	1009883a 	mov	r4,r2
    56f0:	180b883a 	mov	r5,r3
    56f4:	2005883a 	mov	r2,r4
    56f8:	2807883a 	mov	r3,r5
    56fc:	e13e6117 	ldw	r4,-1660(fp)
    5700:	200890fa 	slli	r4,r4,3
    5704:	e17e6104 	addi	r5,fp,-1660
    5708:	2909883a 	add	r4,r5,r4
    570c:	2100cc04 	addi	r4,r4,816
    5710:	20800015 	stw	r2,0(r4)
    5714:	20c00115 	stw	r3,4(r4)
			}

			if (dfreq[i] > 100.0){
    5718:	e0be6117 	ldw	r2,-1660(fp)
    571c:	100490fa 	slli	r2,r2,3
    5720:	e0fe6104 	addi	r3,fp,-1660
    5724:	1885883a 	add	r2,r3,r2
    5728:	1100cc04 	addi	r4,r2,816
    572c:	20800017 	ldw	r2,0(r4)
    5730:	20c00117 	ldw	r3,4(r4)
    5734:	000d883a 	mov	r6,zero
    5738:	01d01674 	movhi	r7,16473
    573c:	1009883a 	mov	r4,r2
    5740:	180b883a 	mov	r5,r3
    5744:	0007ee00 	call	7ee0 <__gedf2>
    5748:	0080080e 	bge	zero,r2,576c <PRVGADraw_Task+0x55c>
				dfreq[i] = 100.0;
    574c:	e0be6117 	ldw	r2,-1660(fp)
    5750:	100490fa 	slli	r2,r2,3
    5754:	e17e6104 	addi	r5,fp,-1660
    5758:	2885883a 	add	r2,r5,r2
    575c:	1080cc04 	addi	r2,r2,816
    5760:	10000015 	stw	zero,0(r2)
    5764:	00d01674 	movhi	r3,16473
    5768:	10c00115 	stw	r3,4(r2)
			}


			i =	(++i) % 100; //point to the next data (oldest) to be overwritten
    576c:	e0be6117 	ldw	r2,-1660(fp)
    5770:	10800044 	addi	r2,r2,1
    5774:	e0be6115 	stw	r2,-1660(fp)
    5778:	e0be6117 	ldw	r2,-1660(fp)
    577c:	00c01904 	movi	r3,100
    5780:	10c7283a 	div	r3,r2,r3
    5784:	18c01924 	muli	r3,r3,100
    5788:	10c5c83a 	sub	r2,r2,r3
    578c:	e0be6115 	stw	r2,-1660(fp)
	Line line_freq, line_roc;

	while(1){

		//receive frequency data from queue
		while(uxQueueMessagesWaiting( Q_freq_data ) != 0){
    5790:	d0a04a17 	ldw	r2,-32472(gp)
    5794:	1009883a 	mov	r4,r2
    5798:	00025900 	call	2590 <uxQueueMessagesWaiting>
    579c:	103f241e 	bne	r2,zero,5430 <__alt_data_end+0xf0005430>
			i =	(++i) % 100; //point to the next data (oldest) to be overwritten

		}

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
    57a0:	d8000215 	stw	zero,8(sp)
    57a4:	d8000115 	stw	zero,4(sp)
    57a8:	008031c4 	movi	r2,199
    57ac:	d8800015 	stw	r2,0(sp)
    57b0:	01c09fc4 	movi	r7,639
    57b4:	000d883a 	mov	r6,zero
    57b8:	01401944 	movi	r5,101
    57bc:	e13e6317 	ldw	r4,-1652(fp)
    57c0:	0019c7c0 	call	19c7c <alt_up_pixel_buffer_dma_draw_box>
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);
    57c4:	d8000215 	stw	zero,8(sp)
    57c8:	d8000115 	stw	zero,4(sp)
    57cc:	00804ac4 	movi	r2,299
    57d0:	d8800015 	stw	r2,0(sp)
    57d4:	01c09fc4 	movi	r7,639
    57d8:	01803244 	movi	r6,201
    57dc:	01401944 	movi	r5,101
    57e0:	e13e6317 	ldw	r4,-1652(fp)
    57e4:	0019c7c0 	call	19c7c <alt_up_pixel_buffer_dma_draw_box>

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    57e8:	e03e6215 	stw	zero,-1656(fp)
    57ec:	00011406 	br	5c40 <PRVGADraw_Task+0xa30>
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
    57f0:	e0fe6117 	ldw	r3,-1660(fp)
    57f4:	e0be6217 	ldw	r2,-1656(fp)
    57f8:	1885883a 	add	r2,r3,r2
    57fc:	00c01904 	movi	r3,100
    5800:	10c7283a 	div	r3,r2,r3
    5804:	18c01924 	muli	r3,r3,100
    5808:	10c5c83a 	sub	r2,r2,r3
    580c:	100490fa 	slli	r2,r2,3
    5810:	e0fe6104 	addi	r3,fp,-1660
    5814:	1885883a 	add	r2,r3,r2
    5818:	11000404 	addi	r4,r2,16
    581c:	20800017 	ldw	r2,0(r4)
    5820:	20c00117 	ldw	r3,4(r4)
    5824:	1009883a 	mov	r4,r2
    5828:	180b883a 	mov	r5,r3
    582c:	00090c40 	call	90c4 <__fixdfsi>
    5830:	1009883a 	mov	r4,r2
    5834:	00091440 	call	9144 <__floatsidf>
    5838:	1011883a 	mov	r8,r2
    583c:	1813883a 	mov	r9,r3
    5840:	000d883a 	mov	r6,zero
    5844:	01d011f4 	movhi	r7,16455
    5848:	39e00004 	addi	r7,r7,-32768
    584c:	4009883a 	mov	r4,r8
    5850:	480b883a 	mov	r5,r9
    5854:	0007ee00 	call	7ee0 <__gedf2>
    5858:	0080f60e 	bge	zero,r2,5c34 <PRVGADraw_Task+0xa24>
    585c:	e0fe6117 	ldw	r3,-1660(fp)
    5860:	e0be6217 	ldw	r2,-1656(fp)
    5864:	1885883a 	add	r2,r3,r2
    5868:	10800044 	addi	r2,r2,1
    586c:	00c01904 	movi	r3,100
    5870:	10c7283a 	div	r3,r2,r3
    5874:	18c01924 	muli	r3,r3,100
    5878:	10c5c83a 	sub	r2,r2,r3
    587c:	100490fa 	slli	r2,r2,3
    5880:	e17e6104 	addi	r5,fp,-1660
    5884:	2885883a 	add	r2,r5,r2
    5888:	11000404 	addi	r4,r2,16
    588c:	20800017 	ldw	r2,0(r4)
    5890:	20c00117 	ldw	r3,4(r4)
    5894:	1009883a 	mov	r4,r2
    5898:	180b883a 	mov	r5,r3
    589c:	00090c40 	call	90c4 <__fixdfsi>
    58a0:	1009883a 	mov	r4,r2
    58a4:	00091440 	call	9144 <__floatsidf>
    58a8:	1011883a 	mov	r8,r2
    58ac:	1813883a 	mov	r9,r3
    58b0:	000d883a 	mov	r6,zero
    58b4:	01d011f4 	movhi	r7,16455
    58b8:	39e00004 	addi	r7,r7,-32768
    58bc:	4009883a 	mov	r4,r8
    58c0:	480b883a 	mov	r5,r9
    58c4:	0007ee00 	call	7ee0 <__gedf2>
    58c8:	0080da0e 	bge	zero,r2,5c34 <PRVGADraw_Task+0xa24>
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X
						+ FREQPLT_GRID_SIZE_X * j;
    58cc:	e0be6217 	ldw	r2,-1656(fp)
    58d0:	10800164 	muli	r2,r2,5
    58d4:	10801944 	addi	r2,r2,101

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
			if (((int)(freq[(i+j)%100]) > MIN_FREQ) && ((int)(freq[(i+j+1)%100]) > MIN_FREQ)){
				//Calculate coordinates of the two data points to draw a line in between
				//Frequency plot
				line_freq.x1 = FREQPLT_ORI_X
    58d8:	e0bff515 	stw	r2,-44(fp)
						+ FREQPLT_GRID_SIZE_X * j;
				line_freq.y1 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j)%100] - MIN_FREQ));
    58dc:	e0fe6117 	ldw	r3,-1660(fp)
    58e0:	e0be6217 	ldw	r2,-1656(fp)
    58e4:	1885883a 	add	r2,r3,r2
    58e8:	00c01904 	movi	r3,100
    58ec:	10c7283a 	div	r3,r2,r3
    58f0:	18c01924 	muli	r3,r3,100
    58f4:	10c5c83a 	sub	r2,r2,r3
    58f8:	100490fa 	slli	r2,r2,3
    58fc:	e0fe6104 	addi	r3,fp,-1660
    5900:	1885883a 	add	r2,r3,r2
    5904:	11000404 	addi	r4,r2,16
    5908:	20800017 	ldw	r2,0(r4)
    590c:	20c00117 	ldw	r3,4(r4)
    5910:	000d883a 	mov	r6,zero
    5914:	01d011f4 	movhi	r7,16455
    5918:	39e00004 	addi	r7,r7,-32768
    591c:	1009883a 	mov	r4,r2
    5920:	180b883a 	mov	r5,r3
    5924:	00087c80 	call	87c8 <__subdf3>
    5928:	1009883a 	mov	r4,r2
    592c:	180b883a 	mov	r5,r3
    5930:	2005883a 	mov	r2,r4
    5934:	2807883a 	mov	r3,r5
    5938:	000d883a 	mov	r6,zero
    593c:	01d00d34 	movhi	r7,16436
    5940:	1009883a 	mov	r4,r2
    5944:	180b883a 	mov	r5,r3
    5948:	00080b00 	call	80b0 <__muldf3>
    594c:	1009883a 	mov	r4,r2
    5950:	180b883a 	mov	r5,r3
    5954:	2005883a 	mov	r2,r4
    5958:	2807883a 	mov	r3,r5
    595c:	100d883a 	mov	r6,r2
    5960:	180f883a 	mov	r7,r3
    5964:	0009883a 	mov	r4,zero
    5968:	01501a74 	movhi	r5,16489
    596c:	29780004 	addi	r5,r5,-8192
    5970:	00087c80 	call	87c8 <__subdf3>
    5974:	1009883a 	mov	r4,r2
    5978:	180b883a 	mov	r5,r3
    597c:	2005883a 	mov	r2,r4
    5980:	2807883a 	mov	r3,r5
    5984:	1009883a 	mov	r4,r2
    5988:	180b883a 	mov	r5,r3
    598c:	00090c40 	call	90c4 <__fixdfsi>
    5990:	e0bff615 	stw	r2,-40(fp)

				line_freq.x2 = FREQPLT_ORI_X + FREQPLT_GRID_SIZE_X * (j + 1);
    5994:	e0be6217 	ldw	r2,-1656(fp)
    5998:	10800044 	addi	r2,r2,1
    599c:	10800164 	muli	r2,r2,5
    59a0:	10801944 	addi	r2,r2,101
    59a4:	e0bff715 	stw	r2,-36(fp)
				line_freq.y2 = (int)(FREQPLT_ORI_Y - FREQPLT_FREQ_RES * (freq[(i+j+1)%100] - MIN_FREQ));
    59a8:	e0fe6117 	ldw	r3,-1660(fp)
    59ac:	e0be6217 	ldw	r2,-1656(fp)
    59b0:	1885883a 	add	r2,r3,r2
    59b4:	10800044 	addi	r2,r2,1
    59b8:	00c01904 	movi	r3,100
    59bc:	10c7283a 	div	r3,r2,r3
    59c0:	18c01924 	muli	r3,r3,100
    59c4:	10c5c83a 	sub	r2,r2,r3
    59c8:	100490fa 	slli	r2,r2,3
    59cc:	e17e6104 	addi	r5,fp,-1660
    59d0:	2885883a 	add	r2,r5,r2
    59d4:	11000404 	addi	r4,r2,16
    59d8:	20800017 	ldw	r2,0(r4)
    59dc:	20c00117 	ldw	r3,4(r4)
    59e0:	000d883a 	mov	r6,zero
    59e4:	01d011f4 	movhi	r7,16455
    59e8:	39e00004 	addi	r7,r7,-32768
    59ec:	1009883a 	mov	r4,r2
    59f0:	180b883a 	mov	r5,r3
    59f4:	00087c80 	call	87c8 <__subdf3>
    59f8:	1009883a 	mov	r4,r2
    59fc:	180b883a 	mov	r5,r3
    5a00:	2005883a 	mov	r2,r4
    5a04:	2807883a 	mov	r3,r5
    5a08:	000d883a 	mov	r6,zero
    5a0c:	01d00d34 	movhi	r7,16436
    5a10:	1009883a 	mov	r4,r2
    5a14:	180b883a 	mov	r5,r3
    5a18:	00080b00 	call	80b0 <__muldf3>
    5a1c:	1009883a 	mov	r4,r2
    5a20:	180b883a 	mov	r5,r3
    5a24:	2005883a 	mov	r2,r4
    5a28:	2807883a 	mov	r3,r5
    5a2c:	100d883a 	mov	r6,r2
    5a30:	180f883a 	mov	r7,r3
    5a34:	0009883a 	mov	r4,zero
    5a38:	01501a74 	movhi	r5,16489
    5a3c:	29780004 	addi	r5,r5,-8192
    5a40:	00087c80 	call	87c8 <__subdf3>
    5a44:	1009883a 	mov	r4,r2
    5a48:	180b883a 	mov	r5,r3
    5a4c:	2005883a 	mov	r2,r4
    5a50:	2807883a 	mov	r3,r5
    5a54:	1009883a 	mov	r4,r2
    5a58:	180b883a 	mov	r5,r3
    5a5c:	00090c40 	call	90c4 <__fixdfsi>
    5a60:	e0bff815 	stw	r2,-32(fp)

				//Frequency RoC plot
				line_roc.x1 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * j;
    5a64:	e0be6217 	ldw	r2,-1656(fp)
    5a68:	10800164 	muli	r2,r2,5
    5a6c:	10801944 	addi	r2,r2,101
    5a70:	e0bff915 	stw	r2,-28(fp)
				line_roc.y1 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j)%100]);
    5a74:	e0fe6117 	ldw	r3,-1660(fp)
    5a78:	e0be6217 	ldw	r2,-1656(fp)
    5a7c:	1885883a 	add	r2,r3,r2
    5a80:	00c01904 	movi	r3,100
    5a84:	10c7283a 	div	r3,r2,r3
    5a88:	18c01924 	muli	r3,r3,100
    5a8c:	10c5c83a 	sub	r2,r2,r3
    5a90:	100490fa 	slli	r2,r2,3
    5a94:	e0fe6104 	addi	r3,fp,-1660
    5a98:	1885883a 	add	r2,r3,r2
    5a9c:	1100cc04 	addi	r4,r2,816
    5aa0:	20800017 	ldw	r2,0(r4)
    5aa4:	20c00117 	ldw	r3,4(r4)
    5aa8:	000d883a 	mov	r6,zero
    5aac:	01cff834 	movhi	r7,16352
    5ab0:	1009883a 	mov	r4,r2
    5ab4:	180b883a 	mov	r5,r3
    5ab8:	00080b00 	call	80b0 <__muldf3>
    5abc:	1009883a 	mov	r4,r2
    5ac0:	180b883a 	mov	r5,r3
    5ac4:	2005883a 	mov	r2,r4
    5ac8:	2807883a 	mov	r3,r5
    5acc:	100d883a 	mov	r6,r2
    5ad0:	180f883a 	mov	r7,r3
    5ad4:	0009883a 	mov	r4,zero
    5ad8:	01501c34 	movhi	r5,16496
    5adc:	294c0004 	addi	r5,r5,12288
    5ae0:	00087c80 	call	87c8 <__subdf3>
    5ae4:	1009883a 	mov	r4,r2
    5ae8:	180b883a 	mov	r5,r3
    5aec:	2005883a 	mov	r2,r4
    5af0:	2807883a 	mov	r3,r5
    5af4:	1009883a 	mov	r4,r2
    5af8:	180b883a 	mov	r5,r3
    5afc:	00090c40 	call	90c4 <__fixdfsi>
    5b00:	e0bffa15 	stw	r2,-24(fp)

				line_roc.x2 = ROCPLT_ORI_X + ROCPLT_GRID_SIZE_X * (j + 1);
    5b04:	e0be6217 	ldw	r2,-1656(fp)
    5b08:	10800044 	addi	r2,r2,1
    5b0c:	10800164 	muli	r2,r2,5
    5b10:	10801944 	addi	r2,r2,101
    5b14:	e0bffb15 	stw	r2,-20(fp)
				line_roc.y2 = (int)(ROCPLT_ORI_Y - ROCPLT_ROC_RES * dfreq[(i+j+1)%100]);
    5b18:	e0fe6117 	ldw	r3,-1660(fp)
    5b1c:	e0be6217 	ldw	r2,-1656(fp)
    5b20:	1885883a 	add	r2,r3,r2
    5b24:	10800044 	addi	r2,r2,1
    5b28:	00c01904 	movi	r3,100
    5b2c:	10c7283a 	div	r3,r2,r3
    5b30:	18c01924 	muli	r3,r3,100
    5b34:	10c5c83a 	sub	r2,r2,r3
    5b38:	100490fa 	slli	r2,r2,3
    5b3c:	e17e6104 	addi	r5,fp,-1660
    5b40:	2885883a 	add	r2,r5,r2
    5b44:	1100cc04 	addi	r4,r2,816
    5b48:	20800017 	ldw	r2,0(r4)
    5b4c:	20c00117 	ldw	r3,4(r4)
    5b50:	000d883a 	mov	r6,zero
    5b54:	01cff834 	movhi	r7,16352
    5b58:	1009883a 	mov	r4,r2
    5b5c:	180b883a 	mov	r5,r3
    5b60:	00080b00 	call	80b0 <__muldf3>
    5b64:	1009883a 	mov	r4,r2
    5b68:	180b883a 	mov	r5,r3
    5b6c:	2005883a 	mov	r2,r4
    5b70:	2807883a 	mov	r3,r5
    5b74:	100d883a 	mov	r6,r2
    5b78:	180f883a 	mov	r7,r3
    5b7c:	0009883a 	mov	r4,zero
    5b80:	01501c34 	movhi	r5,16496
    5b84:	294c0004 	addi	r5,r5,12288
    5b88:	00087c80 	call	87c8 <__subdf3>
    5b8c:	1009883a 	mov	r4,r2
    5b90:	180b883a 	mov	r5,r3
    5b94:	2005883a 	mov	r2,r4
    5b98:	2807883a 	mov	r3,r5
    5b9c:	1009883a 	mov	r4,r2
    5ba0:	180b883a 	mov	r5,r3
    5ba4:	00090c40 	call	90c4 <__fixdfsi>
    5ba8:	e0bffc15 	stw	r2,-16(fp)

				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
    5bac:	e0bff517 	ldw	r2,-44(fp)
    5bb0:	1009883a 	mov	r4,r2
    5bb4:	e0bff617 	ldw	r2,-40(fp)
    5bb8:	100b883a 	mov	r5,r2
    5bbc:	e0bff717 	ldw	r2,-36(fp)
    5bc0:	100d883a 	mov	r6,r2
    5bc4:	e0bff817 	ldw	r2,-32(fp)
    5bc8:	1007883a 	mov	r3,r2
    5bcc:	d8000215 	stw	zero,8(sp)
    5bd0:	0080ffc4 	movi	r2,1023
    5bd4:	d8800115 	stw	r2,4(sp)
    5bd8:	d8c00015 	stw	r3,0(sp)
    5bdc:	300f883a 	mov	r7,r6
    5be0:	280d883a 	mov	r6,r5
    5be4:	200b883a 	mov	r5,r4
    5be8:	e13e6317 	ldw	r4,-1652(fp)
    5bec:	001a5000 	call	1a500 <alt_up_pixel_buffer_dma_draw_line>
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
    5bf0:	e0bff917 	ldw	r2,-28(fp)
    5bf4:	1009883a 	mov	r4,r2
    5bf8:	e0bffa17 	ldw	r2,-24(fp)
    5bfc:	100b883a 	mov	r5,r2
    5c00:	e0bffb17 	ldw	r2,-20(fp)
    5c04:	100d883a 	mov	r6,r2
    5c08:	e0bffc17 	ldw	r2,-16(fp)
    5c0c:	1007883a 	mov	r3,r2
    5c10:	d8000215 	stw	zero,8(sp)
    5c14:	0080ffc4 	movi	r2,1023
    5c18:	d8800115 	stw	r2,4(sp)
    5c1c:	d8c00015 	stw	r3,0(sp)
    5c20:	300f883a 	mov	r7,r6
    5c24:	280d883a 	mov	r6,r5
    5c28:	200b883a 	mov	r5,r4
    5c2c:	e13e6317 	ldw	r4,-1652(fp)
    5c30:	001a5000 	call	1a500 <alt_up_pixel_buffer_dma_draw_line>

		//clear old graph to draw new graph
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 0, 639, 199, 0, 0);
		alt_up_pixel_buffer_dma_draw_box(pixel_buf, 101, 201, 639, 299, 0, 0);

		for(j=0;j<99;++j){ //i here points to the oldest data, j loops through all the data to be drawn on VGA
    5c34:	e0be6217 	ldw	r2,-1656(fp)
    5c38:	10800044 	addi	r2,r2,1
    5c3c:	e0be6215 	stw	r2,-1656(fp)
    5c40:	e0be6217 	ldw	r2,-1656(fp)
    5c44:	108018d0 	cmplti	r2,r2,99
    5c48:	103ee91e 	bne	r2,zero,57f0 <__alt_data_end+0xf00057f0>
				//Draw
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_freq.x1, line_freq.y1, line_freq.x2, line_freq.y2, 0x3ff << 0, 0);
				alt_up_pixel_buffer_dma_draw_line(pixel_buf, line_roc.x1, line_roc.y1, line_roc.x2, line_roc.y2, 0x3ff << 0, 0);
			}
		}
		vTaskDelay(10);
    5c4c:	01000284 	movi	r4,10
    5c50:	0002e0c0 	call	2e0c <vTaskDelay>

	}
    5c54:	003df506 	br	542c <__alt_data_end+0xf000542c>

00005c58 <button_mode_isr>:
}

/* push button mode */
void button_mode_isr(void* context, alt_u32 id)
{
    5c58:	defffa04 	addi	sp,sp,-24
    5c5c:	dfc00515 	stw	ra,20(sp)
    5c60:	df000415 	stw	fp,16(sp)
    5c64:	df000404 	addi	fp,sp,16
    5c68:	e13ffe15 	stw	r4,-8(fp)
    5c6c:	e17fff15 	stw	r5,-4(fp)
	volatile int* button = (volatile int*) context;
    5c70:	e0bffe17 	ldw	r2,-8(fp)
    5c74:	e0bffc15 	stw	r2,-16(fp)
	//cast the context
	(*button) = IORD_ALTERA_AVALON_PIO_DATA(PUSH_BUTTON_BASE);
    5c78:	00800134 	movhi	r2,4
    5c7c:	108c3004 	addi	r2,r2,12480
    5c80:	10c00037 	ldwio	r3,0(r2)
    5c84:	e0bffc17 	ldw	r2,-16(fp)
    5c88:	10c00015 	stw	r3,0(r2)

	int btn = (int) *button;
    5c8c:	e0bffc17 	ldw	r2,-16(fp)
    5c90:	10800017 	ldw	r2,0(r2)
    5c94:	e0bffd15 	stw	r2,-12(fp)
	printf("button number is %d\n", btn);
    5c98:	e0bffd17 	ldw	r2,-12(fp)
    5c9c:	100b883a 	mov	r5,r2
    5ca0:	01020034 	movhi	r4,2048
    5ca4:	21006404 	addi	r4,r4,400
    5ca8:	000b5b80 	call	b5b8 <printf>

	xQueueSendToBackFromISR(Q_tmp, &btn, pdFALSE);
    5cac:	d0a04817 	ldw	r2,-32480(gp)
    5cb0:	e0fffd04 	addi	r3,fp,-12
    5cb4:	000f883a 	mov	r7,zero
    5cb8:	000d883a 	mov	r6,zero
    5cbc:	180b883a 	mov	r5,r3
    5cc0:	1009883a 	mov	r4,r2
    5cc4:	000207c0 	call	207c <xQueueGenericSendFromISR>

	// clears the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x7);
    5cc8:	00c001c4 	movi	r3,7
    5ccc:	00800134 	movhi	r2,4
    5cd0:	108c3304 	addi	r2,r2,12492
    5cd4:	10c00035 	stwio	r3,0(r2)
}
    5cd8:	0001883a 	nop
    5cdc:	e037883a 	mov	sp,fp
    5ce0:	dfc00117 	ldw	ra,4(sp)
    5ce4:	df000017 	ldw	fp,0(sp)
    5ce8:	dec00204 	addi	sp,sp,8
    5cec:	f800283a 	ret

00005cf0 <ps2_isr>:

/* Keyboard ISR */
void ps2_isr(void* ps2_device, alt_u32 id){
    5cf0:	defffb04 	addi	sp,sp,-20
    5cf4:	dfc00415 	stw	ra,16(sp)
    5cf8:	df000315 	stw	fp,12(sp)
    5cfc:	df000304 	addi	fp,sp,12
    5d00:	e13ffe15 	stw	r4,-8(fp)
    5d04:	e17fff15 	stw	r5,-4(fp)
	unsigned char byte;
	alt_up_ps2_read_data_byte_timeout(ps2_device, &byte);
    5d08:	e17ffd04 	addi	r5,fp,-12
    5d0c:	e13ffe17 	ldw	r4,-8(fp)
    5d10:	00192f00 	call	192f0 <alt_up_ps2_read_data_byte_timeout>
	xQueueSendToBackFromISR( Q_threshold, &byte, pdFALSE );
    5d14:	d0a03f17 	ldw	r2,-32516(gp)
    5d18:	000f883a 	mov	r7,zero
    5d1c:	000d883a 	mov	r6,zero
    5d20:	e17ffd04 	addi	r5,fp,-12
    5d24:	1009883a 	mov	r4,r2
    5d28:	000207c0 	call	207c <xQueueGenericSendFromISR>
	return;
    5d2c:	0001883a 	nop
}
    5d30:	e037883a 	mov	sp,fp
    5d34:	dfc00117 	ldw	ra,4(sp)
    5d38:	df000017 	ldw	fp,0(sp)
    5d3c:	dec00204 	addi	sp,sp,8
    5d40:	f800283a 	ret

00005d44 <vfreq_relay>:

/* Read incoming frequency from ISR*/
void vfreq_relay()
{
    5d44:	defffc04 	addi	sp,sp,-16
    5d48:	dfc00315 	stw	ra,12(sp)
    5d4c:	df000215 	stw	fp,8(sp)
    5d50:	df000204 	addi	fp,sp,8
	double new_freq = SAMPLING_FREQ / (double) IORD(FREQUENCY_ANALYSER_BASE, 0);
    5d54:	00800134 	movhi	r2,4
    5d58:	108c4004 	addi	r2,r2,12544
    5d5c:	10800037 	ldwio	r2,0(r2)
    5d60:	1009883a 	mov	r4,r2
    5d64:	00091440 	call	9144 <__floatsidf>
    5d68:	1009883a 	mov	r4,r2
    5d6c:	180b883a 	mov	r5,r3
    5d70:	200d883a 	mov	r6,r4
    5d74:	280f883a 	mov	r7,r5
    5d78:	0009883a 	mov	r4,zero
    5d7c:	015033f4 	movhi	r5,16591
    5d80:	29500004 	addi	r5,r5,16384
    5d84:	00075f80 	call	75f8 <__divdf3>
    5d88:	1009883a 	mov	r4,r2
    5d8c:	180b883a 	mov	r5,r3
    5d90:	2005883a 	mov	r2,r4
    5d94:	2807883a 	mov	r3,r5
    5d98:	e0bffe15 	stw	r2,-8(fp)
    5d9c:	e0ffff15 	stw	r3,-4(fp)

	// Send calculation tasks
	xQueueSendToBackFromISR(Q_freq_data, &new_freq, pdFALSE);
    5da0:	d0a04a17 	ldw	r2,-32472(gp)
    5da4:	000f883a 	mov	r7,zero
    5da8:	000d883a 	mov	r6,zero
    5dac:	e17ffe04 	addi	r5,fp,-8
    5db0:	1009883a 	mov	r4,r2
    5db4:	000207c0 	call	207c <xQueueGenericSendFromISR>
	xSemaphoreGiveFromISR(network_sem, pdFALSE);
    5db8:	d0a04617 	ldw	r2,-32488(gp)
    5dbc:	000b883a 	mov	r5,zero
    5dc0:	1009883a 	mov	r4,r2
    5dc4:	000215c0 	call	215c <xQueueGiveFromISR>
	return;
    5dc8:	0001883a 	nop
}
    5dcc:	e037883a 	mov	sp,fp
    5dd0:	dfc00117 	ldw	ra,4(sp)
    5dd4:	df000017 	ldw	fp,0(sp)
    5dd8:	dec00204 	addi	sp,sp,8
    5ddc:	f800283a 	ret

00005de0 <vFrequAnalyser_Task>:

/* Read the frequency from the frequency relay */
void vFrequAnalyser_Task()
{
    5de0:	defff404 	addi	sp,sp,-48
    5de4:	dfc00b15 	stw	ra,44(sp)
    5de8:	df000a15 	stw	fp,40(sp)
    5dec:	dc400915 	stw	r17,36(sp)
    5df0:	dc000815 	stw	r16,32(sp)
    5df4:	df000a04 	addi	fp,sp,40
	double new_freq;
	double freqPrev = 50.0;
    5df8:	e03ff615 	stw	zero,-40(fp)
    5dfc:	00901274 	movhi	r2,16457
    5e00:	e0bff715 	stw	r2,-36(fp)
	freqValues freqValues;

	while(1)
	{
		if(xSemaphoreTake(network_sem, portMAX_DELAY) == pdTRUE)
    5e04:	d0a04617 	ldw	r2,-32488(gp)
    5e08:	000f883a 	mov	r7,zero
    5e0c:	01bfffc4 	movi	r6,-1
    5e10:	000b883a 	mov	r5,zero
    5e14:	1009883a 	mov	r4,r2
    5e18:	000222c0 	call	222c <xQueueGenericReceive>
    5e1c:	10800058 	cmpnei	r2,r2,1
    5e20:	1000481e 	bne	r2,zero,5f44 <vFrequAnalyser_Task+0x164>
		{
			xQueueReceive(Q_freq_data, &new_freq, 0);
    5e24:	d0a04a17 	ldw	r2,-32472(gp)
    5e28:	e0fff804 	addi	r3,fp,-32
    5e2c:	000f883a 	mov	r7,zero
    5e30:	000d883a 	mov	r6,zero
    5e34:	180b883a 	mov	r5,r3
    5e38:	1009883a 	mov	r4,r2
    5e3c:	000222c0 	call	222c <xQueueGenericReceive>
			// Do calculations
			freqValues.newFreq = new_freq;
    5e40:	e0bff817 	ldw	r2,-32(fp)
    5e44:	e0fff917 	ldw	r3,-28(fp)
    5e48:	e0bffc15 	stw	r2,-16(fp)
    5e4c:	e0fffd15 	stw	r3,-12(fp)
			freqValues.rocValue = ((new_freq-freqPrev)*SAMPLING_FREQ) / IORD(FREQUENCY_ANALYSER_BASE, 0);
    5e50:	e0bff817 	ldw	r2,-32(fp)
    5e54:	e0fff917 	ldw	r3,-28(fp)
    5e58:	e1bff617 	ldw	r6,-40(fp)
    5e5c:	e1fff717 	ldw	r7,-36(fp)
    5e60:	1009883a 	mov	r4,r2
    5e64:	180b883a 	mov	r5,r3
    5e68:	00087c80 	call	87c8 <__subdf3>
    5e6c:	1009883a 	mov	r4,r2
    5e70:	180b883a 	mov	r5,r3
    5e74:	2005883a 	mov	r2,r4
    5e78:	2807883a 	mov	r3,r5
    5e7c:	000d883a 	mov	r6,zero
    5e80:	01d033f4 	movhi	r7,16591
    5e84:	39d00004 	addi	r7,r7,16384
    5e88:	1009883a 	mov	r4,r2
    5e8c:	180b883a 	mov	r5,r3
    5e90:	00080b00 	call	80b0 <__muldf3>
    5e94:	1009883a 	mov	r4,r2
    5e98:	180b883a 	mov	r5,r3
    5e9c:	2021883a 	mov	r16,r4
    5ea0:	2823883a 	mov	r17,r5
    5ea4:	00800134 	movhi	r2,4
    5ea8:	108c4004 	addi	r2,r2,12544
    5eac:	10800037 	ldwio	r2,0(r2)
    5eb0:	1009883a 	mov	r4,r2
    5eb4:	00091440 	call	9144 <__floatsidf>
    5eb8:	1009883a 	mov	r4,r2
    5ebc:	180b883a 	mov	r5,r3
    5ec0:	200d883a 	mov	r6,r4
    5ec4:	280f883a 	mov	r7,r5
    5ec8:	8009883a 	mov	r4,r16
    5ecc:	880b883a 	mov	r5,r17
    5ed0:	00075f80 	call	75f8 <__divdf3>
    5ed4:	1009883a 	mov	r4,r2
    5ed8:	180b883a 	mov	r5,r3
    5edc:	2005883a 	mov	r2,r4
    5ee0:	2807883a 	mov	r3,r5
    5ee4:	e0bffa15 	stw	r2,-24(fp)
    5ee8:	e0fffb15 	stw	r3,-20(fp)
			freqPrev = new_freq;
    5eec:	e0bff817 	ldw	r2,-32(fp)
    5ef0:	e0bff615 	stw	r2,-40(fp)
    5ef4:	e0bff917 	ldw	r2,-28(fp)
    5ef8:	e0bff715 	stw	r2,-36(fp)

			//Send new Data to the Queue
			if(xQueueSend(Q_freq_calc, &freqValues, 0) == pdFALSE){
    5efc:	d0a04d17 	ldw	r2,-32460(gp)
    5f00:	e0fffa04 	addi	r3,fp,-24
    5f04:	000f883a 	mov	r7,zero
    5f08:	000d883a 	mov	r6,zero
    5f0c:	180b883a 	mov	r5,r3
    5f10:	1009883a 	mov	r4,r2
    5f14:	0001edc0 	call	1edc <xQueueGenericSend>
    5f18:	1000041e 	bne	r2,zero,5f2c <vFrequAnalyser_Task+0x14c>
				xQueueReset( Q_freq_calc );
    5f1c:	d0a04d17 	ldw	r2,-32460(gp)
    5f20:	000b883a 	mov	r5,zero
    5f24:	1009883a 	mov	r4,r2
    5f28:	0001a900 	call	1a90 <xQueueGenericReset>
			}
			xSemaphoreGive(roc_sem);
    5f2c:	d0a04217 	ldw	r2,-32504(gp)
    5f30:	000f883a 	mov	r7,zero
    5f34:	000d883a 	mov	r6,zero
    5f38:	000b883a 	mov	r5,zero
    5f3c:	1009883a 	mov	r4,r2
    5f40:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    5f44:	01000284 	movi	r4,10
    5f48:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    5f4c:	003fad06 	br	5e04 <__alt_data_end+0xf0005e04>

00005f50 <vNetworkStatus_Task>:
}

/* Read the frequency from the*/
void vNetworkStatus_Task(void * pvParameters)
{
    5f50:	defff604 	addi	sp,sp,-40
    5f54:	dfc00915 	stw	ra,36(sp)
    5f58:	df000815 	stw	fp,32(sp)
    5f5c:	dc400715 	stw	r17,28(sp)
    5f60:	dc000615 	stw	r16,24(sp)
    5f64:	df000804 	addi	fp,sp,32
    5f68:	e13ffd15 	stw	r4,-12(fp)
	freqValues freqValues;
	int stable = 1;
    5f6c:	00800044 	movi	r2,1
    5f70:	e0bffc15 	stw	r2,-16(fp)

	while(1)
	{
		if(xSemaphoreTake(roc_sem, portMAX_DELAY))
    5f74:	d0a04217 	ldw	r2,-32504(gp)
    5f78:	000f883a 	mov	r7,zero
    5f7c:	01bfffc4 	movi	r6,-1
    5f80:	000b883a 	mov	r5,zero
    5f84:	1009883a 	mov	r4,r2
    5f88:	000222c0 	call	222c <xQueueGenericReceive>
    5f8c:	10003626 	beq	r2,zero,6068 <vNetworkStatus_Task+0x118>
		{
			xQueueReceive(Q_freq_calc, (void *) &freqValues, 0);
    5f90:	d0a04d17 	ldw	r2,-32460(gp)
    5f94:	000f883a 	mov	r7,zero
    5f98:	000d883a 	mov	r6,zero
    5f9c:	e17ff804 	addi	r5,fp,-32
    5fa0:	1009883a 	mov	r4,r2
    5fa4:	000222c0 	call	222c <xQueueGenericReceive>
			if(freqValues.newFreq < freqThres || fabs(freqValues.rocValue) > rocThres)
    5fa8:	e0bffa17 	ldw	r2,-24(fp)
    5fac:	e0fffb17 	ldw	r3,-20(fp)
    5fb0:	d1200517 	ldw	r4,-32748(gp)
    5fb4:	d1600617 	ldw	r5,-32744(gp)
    5fb8:	200d883a 	mov	r6,r4
    5fbc:	280f883a 	mov	r7,r5
    5fc0:	1009883a 	mov	r4,r2
    5fc4:	180b883a 	mov	r5,r3
    5fc8:	0007fbc0 	call	7fbc <__ledf2>
    5fcc:	10000e16 	blt	r2,zero,6008 <vNetworkStatus_Task+0xb8>
    5fd0:	e0bff817 	ldw	r2,-32(fp)
    5fd4:	e0fff917 	ldw	r3,-28(fp)
    5fd8:	1021883a 	mov	r16,r2
    5fdc:	01200034 	movhi	r4,32768
    5fe0:	213fffc4 	addi	r4,r4,-1
    5fe4:	1922703a 	and	r17,r3,r4
    5fe8:	d0a00717 	ldw	r2,-32740(gp)
    5fec:	d0e00817 	ldw	r3,-32736(gp)
    5ff0:	100d883a 	mov	r6,r2
    5ff4:	180f883a 	mov	r7,r3
    5ff8:	8009883a 	mov	r4,r16
    5ffc:	880b883a 	mov	r5,r17
    6000:	0007ee00 	call	7ee0 <__gedf2>
    6004:	0080090e 	bge	zero,r2,602c <vNetworkStatus_Task+0xdc>
			{
				stable = 0;
    6008:	e03ffc15 	stw	zero,-16(fp)
				xQueueSend(Q_network_stat, &stable, 0);
    600c:	d0a05317 	ldw	r2,-32436(gp)
    6010:	e0fffc04 	addi	r3,fp,-16
    6014:	000f883a 	mov	r7,zero
    6018:	000d883a 	mov	r6,zero
    601c:	180b883a 	mov	r5,r3
    6020:	1009883a 	mov	r4,r2
    6024:	0001edc0 	call	1edc <xQueueGenericSend>
    6028:	00000906 	br	6050 <vNetworkStatus_Task+0x100>
			}
			else{
				stable = 1;
    602c:	00800044 	movi	r2,1
    6030:	e0bffc15 	stw	r2,-16(fp)
				xQueueSend(Q_network_stat, &stable, 0);
    6034:	d0a05317 	ldw	r2,-32436(gp)
    6038:	e0fffc04 	addi	r3,fp,-16
    603c:	000f883a 	mov	r7,zero
    6040:	000d883a 	mov	r6,zero
    6044:	180b883a 	mov	r5,r3
    6048:	1009883a 	mov	r4,r2
    604c:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			xSemaphoreGive(manager_sem);
    6050:	d0a04117 	ldw	r2,-32508(gp)
    6054:	000f883a 	mov	r7,zero
    6058:	000d883a 	mov	r6,zero
    605c:	000b883a 	mov	r5,zero
    6060:	1009883a 	mov	r4,r2
    6064:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    6068:	01000284 	movi	r4,10
    606c:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    6070:	003fc006 	br	5f74 <__alt_data_end+0xf0005f74>

00006074 <vSwitchCon_Task>:
}

/* Switch controller */
void vSwitchCon_Task(void *pvParameters)
{
    6074:	defffc04 	addi	sp,sp,-16
    6078:	dfc00315 	stw	ra,12(sp)
    607c:	df000215 	stw	fp,8(sp)
    6080:	df000204 	addi	fp,sp,8
    6084:	e13fff15 	stw	r4,-4(fp)
	unsigned int iCurrentLoad;
	while(1){
		xSemaphoreTake(switch_sem, pdFALSE);
    6088:	d0a04417 	ldw	r2,-32496(gp)
    608c:	000f883a 	mov	r7,zero
    6090:	000d883a 	mov	r6,zero
    6094:	000b883a 	mov	r5,zero
    6098:	1009883a 	mov	r4,r2
    609c:	000222c0 	call	222c <xQueueGenericReceive>
		iCurrentLoad = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE) & 0x1F; //read slide switches
    60a0:	00800134 	movhi	r2,4
    60a4:	108c2c04 	addi	r2,r2,12464
    60a8:	10800037 	ldwio	r2,0(r2)
    60ac:	108007cc 	andi	r2,r2,31
    60b0:	e0bffe15 	stw	r2,-8(fp)
		xQueueSend(Q_switch, &iCurrentLoad, portMAX_DELAY);
    60b4:	d0a04c17 	ldw	r2,-32464(gp)
    60b8:	000f883a 	mov	r7,zero
    60bc:	01bfffc4 	movi	r6,-1
    60c0:	e17ffe04 	addi	r5,fp,-8
    60c4:	1009883a 	mov	r4,r2
    60c8:	0001edc0 	call	1edc <xQueueGenericSend>
		xSemaphoreGive(manager_sem);
    60cc:	d0a04117 	ldw	r2,-32508(gp)
    60d0:	000f883a 	mov	r7,zero
    60d4:	000d883a 	mov	r6,zero
    60d8:	000b883a 	mov	r5,zero
    60dc:	1009883a 	mov	r4,r2
    60e0:	0001edc0 	call	1edc <xQueueGenericSend>
		vTaskDelay(10);
    60e4:	01000284 	movi	r4,10
    60e8:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    60ec:	003fe606 	br	6088 <__alt_data_end+0xf0006088>

000060f0 <vLoadManager_Task>:
}


/* Load manager */
void vLoadManager_Task(void * pvParameters)
{
    60f0:	defff204 	addi	sp,sp,-56
    60f4:	dfc00d15 	stw	ra,52(sp)
    60f8:	df000c15 	stw	fp,48(sp)
    60fc:	dc000b15 	stw	r16,44(sp)
    6100:	df000c04 	addi	fp,sp,48
    6104:	e13ffe15 	stw	r4,-8(fp)
	unsigned int iCurrentLoad;

	loadStat loadStat;
	handledLoadStat handledLoadStat;

	loadStat.iSheddedLoad = 0x00;
    6108:	e03ffa15 	stw	zero,-24(fp)
	loadStat.iUnSheddedLoad = 0x00;
    610c:	e03ffb15 	stw	zero,-20(fp)

	int shed_flag = 0;
    6110:	e03ff515 	stw	zero,-44(fp)
	int add_flag = 0;
    6114:	e03ff615 	stw	zero,-40(fp)

	while(1)
	{
		if(xSemaphoreTake(manager_sem, portMAX_DELAY))
    6118:	d0a04117 	ldw	r2,-32508(gp)
    611c:	000f883a 	mov	r7,zero
    6120:	01bfffc4 	movi	r6,-1
    6124:	000b883a 	mov	r5,zero
    6128:	1009883a 	mov	r4,r2
    612c:	000222c0 	call	222c <xQueueGenericReceive>
    6130:	1000dc26 	beq	r2,zero,64a4 <vLoadManager_Task+0x3b4>
		{
			xQueueReceive(Q_switch, &iCurrentLoad, 0);
    6134:	d0a04c17 	ldw	r2,-32464(gp)
    6138:	e0fff804 	addi	r3,fp,-32
    613c:	000f883a 	mov	r7,zero
    6140:	000d883a 	mov	r6,zero
    6144:	180b883a 	mov	r5,r3
    6148:	1009883a 	mov	r4,r2
    614c:	000222c0 	call	222c <xQueueGenericReceive>
			loadStat.iCurrentLoad = iCurrentLoad;
    6150:	e0bff817 	ldw	r2,-32(fp)
    6154:	e0bff915 	stw	r2,-28(fp)

			// SHED TASK
			if(xQueueReceive(Q_network_stat, &stability, 0) == pdTRUE){
    6158:	d0a05317 	ldw	r2,-32436(gp)
    615c:	e0fff704 	addi	r3,fp,-36
    6160:	000f883a 	mov	r7,zero
    6164:	000d883a 	mov	r6,zero
    6168:	180b883a 	mov	r5,r3
    616c:	1009883a 	mov	r4,r2
    6170:	000222c0 	call	222c <xQueueGenericReceive>
    6174:	10800058 	cmpnei	r2,r2,1
    6178:	1000991e 	bne	r2,zero,63e0 <vLoadManager_Task+0x2f0>
				// if timer is not active and unstable - start timer - shed load
				if(stability == 0 && !timer_flag && !timer_fin){
    617c:	e0bff717 	ldw	r2,-36(fp)
    6180:	10001f1e 	bne	r2,zero,6200 <vLoadManager_Task+0x110>
    6184:	d0a03817 	ldw	r2,-32544(gp)
    6188:	10001d1e 	bne	r2,zero,6200 <vLoadManager_Task+0x110>
    618c:	d0a03917 	ldw	r2,-32540(gp)
    6190:	10001b1e 	bne	r2,zero,6200 <vLoadManager_Task+0x110>
				// If network is unstable and there hasn't been a shedded load
					if(uxQueueMessagesWaiting(Q_load_stat) == 0){
    6194:	d0a04517 	ldw	r2,-32492(gp)
    6198:	1009883a 	mov	r4,r2
    619c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    61a0:	1000561e 	bne	r2,zero,62fc <vLoadManager_Task+0x20c>
						printf("A\n");
    61a4:	01020034 	movhi	r4,2048
    61a8:	21006a04 	addi	r4,r4,424
    61ac:	000b6b40 	call	b6b4 <puts>
						xTimerStart(timer500,0);
    61b0:	d4205017 	ldw	r16,-32448(gp)
    61b4:	00030dc0 	call	30dc <xTaskGetTickCount>
    61b8:	d8000015 	stw	zero,0(sp)
    61bc:	000f883a 	mov	r7,zero
    61c0:	100d883a 	mov	r6,r2
    61c4:	01400044 	movi	r5,1
    61c8:	8009883a 	mov	r4,r16
    61cc:	00049200 	call	4920 <xTimerGenericCommand>
						timer_flag = 1;
    61d0:	00800044 	movi	r2,1
    61d4:	d0a03815 	stw	r2,-32544(gp)
						shed_flag = 1;
    61d8:	00800044 	movi	r2,1
    61dc:	e0bff515 	stw	r2,-44(fp)
						xQueueSend(Q_load_stat, &loadStat, portMAX_DELAY);
    61e0:	d0a04517 	ldw	r2,-32492(gp)
    61e4:	e0fff904 	addi	r3,fp,-28
    61e8:	000f883a 	mov	r7,zero
    61ec:	01bfffc4 	movi	r6,-1
    61f0:	180b883a 	mov	r5,r3
    61f4:	1009883a 	mov	r4,r2
    61f8:	0001edc0 	call	1edc <xQueueGenericSend>
			// SHED TASK
			if(xQueueReceive(Q_network_stat, &stability, 0) == pdTRUE){
				// if timer is not active and unstable - start timer - shed load
				if(stability == 0 && !timer_flag && !timer_fin){
				// If network is unstable and there hasn't been a shedded load
					if(uxQueueMessagesWaiting(Q_load_stat) == 0){
    61fc:	00003f06 	br	62fc <vLoadManager_Task+0x20c>
						shed_flag = 1;
						xQueueSend(Q_load_stat, &loadStat, portMAX_DELAY);
					}
				}
				// if timer is active (from stable) and has become unstable - reset timer - shed load
				else if(stability == 0 && timer_flag && !timer_fin){
    6200:	e0bff717 	ldw	r2,-36(fp)
    6204:	10001d1e 	bne	r2,zero,627c <vLoadManager_Task+0x18c>
    6208:	d0a03817 	ldw	r2,-32544(gp)
    620c:	10001b26 	beq	r2,zero,627c <vLoadManager_Task+0x18c>
    6210:	d0a03917 	ldw	r2,-32540(gp)
    6214:	1000191e 	bne	r2,zero,627c <vLoadManager_Task+0x18c>
					if(uxQueueMessagesWaiting(Q_load_stat) == 0){
    6218:	d0a04517 	ldw	r2,-32492(gp)
    621c:	1009883a 	mov	r4,r2
    6220:	00025900 	call	2590 <uxQueueMessagesWaiting>
    6224:	1000351e 	bne	r2,zero,62fc <vLoadManager_Task+0x20c>
						printf("B\n");
    6228:	01020034 	movhi	r4,2048
    622c:	21006b04 	addi	r4,r4,428
    6230:	000b6b40 	call	b6b4 <puts>
						xTimerStart(timer500,0);
    6234:	d4205017 	ldw	r16,-32448(gp)
    6238:	00030dc0 	call	30dc <xTaskGetTickCount>
    623c:	d8000015 	stw	zero,0(sp)
    6240:	000f883a 	mov	r7,zero
    6244:	100d883a 	mov	r6,r2
    6248:	01400044 	movi	r5,1
    624c:	8009883a 	mov	r4,r16
    6250:	00049200 	call	4920 <xTimerGenericCommand>
						shed_flag = 1;
    6254:	00800044 	movi	r2,1
    6258:	e0bff515 	stw	r2,-44(fp)
						xQueueSend(Q_load_stat, &loadStat, portMAX_DELAY);
    625c:	d0a04517 	ldw	r2,-32492(gp)
    6260:	e0fff904 	addi	r3,fp,-28
    6264:	000f883a 	mov	r7,zero
    6268:	01bfffc4 	movi	r6,-1
    626c:	180b883a 	mov	r5,r3
    6270:	1009883a 	mov	r4,r2
    6274:	0001edc0 	call	1edc <xQueueGenericSend>
						xQueueSend(Q_load_stat, &loadStat, portMAX_DELAY);
					}
				}
				// if timer is active (from stable) and has become unstable - reset timer - shed load
				else if(stability == 0 && timer_flag && !timer_fin){
					if(uxQueueMessagesWaiting(Q_load_stat) == 0){
    6278:	00002006 	br	62fc <vLoadManager_Task+0x20c>
						shed_flag = 1;
						xQueueSend(Q_load_stat, &loadStat, portMAX_DELAY);
					}
				}
				// if timer has finished and unstable - reset timer - shed load
				else if(stability == 0 && !timer_flag && timer_fin){
    627c:	e0bff717 	ldw	r2,-36(fp)
    6280:	10001e1e 	bne	r2,zero,62fc <vLoadManager_Task+0x20c>
    6284:	d0a03817 	ldw	r2,-32544(gp)
    6288:	10001c1e 	bne	r2,zero,62fc <vLoadManager_Task+0x20c>
    628c:	d0a03917 	ldw	r2,-32540(gp)
    6290:	10001a26 	beq	r2,zero,62fc <vLoadManager_Task+0x20c>
					timer_fin = 0;
    6294:	d0203915 	stw	zero,-32540(gp)
					timer_flag = 0;
    6298:	d0203815 	stw	zero,-32544(gp)
					if(uxQueueMessagesWaiting(Q_load_stat) == 0){
    629c:	d0a04517 	ldw	r2,-32492(gp)
    62a0:	1009883a 	mov	r4,r2
    62a4:	00025900 	call	2590 <uxQueueMessagesWaiting>
    62a8:	1000141e 	bne	r2,zero,62fc <vLoadManager_Task+0x20c>
						printf("C\n");
    62ac:	01020034 	movhi	r4,2048
    62b0:	21006c04 	addi	r4,r4,432
    62b4:	000b6b40 	call	b6b4 <puts>
						xTimerStart(timer500,0);
    62b8:	d4205017 	ldw	r16,-32448(gp)
    62bc:	00030dc0 	call	30dc <xTaskGetTickCount>
    62c0:	d8000015 	stw	zero,0(sp)
    62c4:	000f883a 	mov	r7,zero
    62c8:	100d883a 	mov	r6,r2
    62cc:	01400044 	movi	r5,1
    62d0:	8009883a 	mov	r4,r16
    62d4:	00049200 	call	4920 <xTimerGenericCommand>
						shed_flag = 1;
    62d8:	00800044 	movi	r2,1
    62dc:	e0bff515 	stw	r2,-44(fp)
						xQueueSend(Q_load_stat, &loadStat, portMAX_DELAY);
    62e0:	d0a04517 	ldw	r2,-32492(gp)
    62e4:	e0fff904 	addi	r3,fp,-28
    62e8:	000f883a 	mov	r7,zero
    62ec:	01bfffc4 	movi	r6,-1
    62f0:	180b883a 	mov	r5,r3
    62f4:	1009883a 	mov	r4,r2
    62f8:	0001edc0 	call	1edc <xQueueGenericSend>
					}
				}
				// If timer is not active and stable - do nothing, red led = switches
				if(stability == 1 && !timer_flag && !timer_fin){
    62fc:	e0bff717 	ldw	r2,-36(fp)
    6300:	10800058 	cmpnei	r2,r2,1
    6304:	1000081e 	bne	r2,zero,6328 <vLoadManager_Task+0x238>
    6308:	d0a03817 	ldw	r2,-32544(gp)
    630c:	1000061e 	bne	r2,zero,6328 <vLoadManager_Task+0x238>
    6310:	d0a03917 	ldw	r2,-32540(gp)
    6314:	1000041e 	bne	r2,zero,6328 <vLoadManager_Task+0x238>
					// do nothing
					// red led = switches
					printf("E\n");
    6318:	01020034 	movhi	r4,2048
    631c:	21006d04 	addi	r4,r4,436
    6320:	000b6b40 	call	b6b4 <puts>
    6324:	00005506 	br	647c <vLoadManager_Task+0x38c>
				}
				// If timer has finished (from unstable) and has become stable - reset timer
				else if(stability == 1 && timer_flag && timer_fin){
    6328:	e0bff717 	ldw	r2,-36(fp)
    632c:	10800058 	cmpnei	r2,r2,1
    6330:	1000521e 	bne	r2,zero,647c <vLoadManager_Task+0x38c>
    6334:	d0a03817 	ldw	r2,-32544(gp)
    6338:	10005026 	beq	r2,zero,647c <vLoadManager_Task+0x38c>
    633c:	d0a03917 	ldw	r2,-32540(gp)
    6340:	10004e26 	beq	r2,zero,647c <vLoadManager_Task+0x38c>
					timer_fin = 0;
    6344:	d0203915 	stw	zero,-32540(gp)
					xTimerStart(timer500,0);
    6348:	d4205017 	ldw	r16,-32448(gp)
    634c:	00030dc0 	call	30dc <xTaskGetTickCount>
    6350:	d8000015 	stw	zero,0(sp)
    6354:	000f883a 	mov	r7,zero
    6358:	100d883a 	mov	r6,r2
    635c:	01400044 	movi	r5,1
    6360:	8009883a 	mov	r4,r16
    6364:	00049200 	call	4920 <xTimerGenericCommand>
					printf("add - iSheddedLoad: %d",loadStat.iSheddedLoad);
    6368:	e0bffa17 	ldw	r2,-24(fp)
    636c:	100b883a 	mov	r5,r2
    6370:	01020034 	movhi	r4,2048
    6374:	21006e04 	addi	r4,r4,440
    6378:	000b5b80 	call	b5b8 <printf>
					if(loadStat.iSheddedLoad > 0 && uxQueueMessagesWaiting(Q_a_load_stat) == 0){
    637c:	e0bffa17 	ldw	r2,-24(fp)
    6380:	10001126 	beq	r2,zero,63c8 <vLoadManager_Task+0x2d8>
    6384:	d0a05117 	ldw	r2,-32444(gp)
    6388:	1009883a 	mov	r4,r2
    638c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    6390:	10000d1e 	bne	r2,zero,63c8 <vLoadManager_Task+0x2d8>
						// if a load was shed - add load
						printf("F\n");
    6394:	01020034 	movhi	r4,2048
    6398:	21007404 	addi	r4,r4,464
    639c:	000b6b40 	call	b6b4 <puts>
						add_flag = 1;
    63a0:	00800044 	movi	r2,1
    63a4:	e0bff615 	stw	r2,-40(fp)
						xQueueSend(Q_a_load_stat, &loadStat, portMAX_DELAY);
    63a8:	d0a05117 	ldw	r2,-32444(gp)
    63ac:	e0fff904 	addi	r3,fp,-28
    63b0:	000f883a 	mov	r7,zero
    63b4:	01bfffc4 	movi	r6,-1
    63b8:	180b883a 	mov	r5,r3
    63bc:	1009883a 	mov	r4,r2
    63c0:	0001edc0 	call	1edc <xQueueGenericSend>
    63c4:	00002d06 	br	647c <vLoadManager_Task+0x38c>
					}
					else if(loadStat.iSheddedLoad == 0){
    63c8:	e0bffa17 	ldw	r2,-24(fp)
    63cc:	10002b1e 	bne	r2,zero,647c <vLoadManager_Task+0x38c>
						printf("G\n");
    63d0:	01020034 	movhi	r4,2048
    63d4:	21007504 	addi	r4,r4,468
    63d8:	000b6b40 	call	b6b4 <puts>
    63dc:	00002706 	br	647c <vLoadManager_Task+0x38c>
						// if no loads were shed - do nothing
					}
				}
			}
			else if(xQueueReceive(Q_ms_load_stat, &handledLoadStat, 0) == pdTRUE && shed_flag){
    63e0:	d0a04917 	ldw	r2,-32476(gp)
    63e4:	e0fffc04 	addi	r3,fp,-16
    63e8:	000f883a 	mov	r7,zero
    63ec:	000d883a 	mov	r6,zero
    63f0:	180b883a 	mov	r5,r3
    63f4:	1009883a 	mov	r4,r2
    63f8:	000222c0 	call	222c <xQueueGenericReceive>
    63fc:	10800058 	cmpnei	r2,r2,1
    6400:	10000b1e 	bne	r2,zero,6430 <vLoadManager_Task+0x340>
    6404:	e0bff517 	ldw	r2,-44(fp)
    6408:	10000926 	beq	r2,zero,6430 <vLoadManager_Task+0x340>
				// RECIEVE SHEDDED CONFIG
				printf("D\n");
    640c:	01020034 	movhi	r4,2048
    6410:	21007604 	addi	r4,r4,472
    6414:	000b6b40 	call	b6b4 <puts>
				shed_flag = 0;
    6418:	e03ff515 	stw	zero,-44(fp)
				loadStat.iSheddedLoad = handledLoadStat.iSheddedLoad;
    641c:	e0bffc17 	ldw	r2,-16(fp)
    6420:	e0bffa15 	stw	r2,-24(fp)
				loadStat.iUnSheddedLoad = handledLoadStat.iUnSheddedLoad;
    6424:	e0bffd17 	ldw	r2,-12(fp)
    6428:	e0bffb15 	stw	r2,-20(fp)
    642c:	00001306 	br	647c <vLoadManager_Task+0x38c>
			}
			else if(xQueueReceive(Q_ma_load_stat, &handledLoadStat, 0) == pdTRUE && add_flag){
    6430:	d0a04e17 	ldw	r2,-32456(gp)
    6434:	e0fffc04 	addi	r3,fp,-16
    6438:	000f883a 	mov	r7,zero
    643c:	000d883a 	mov	r6,zero
    6440:	180b883a 	mov	r5,r3
    6444:	1009883a 	mov	r4,r2
    6448:	000222c0 	call	222c <xQueueGenericReceive>
    644c:	10800058 	cmpnei	r2,r2,1
    6450:	10000a1e 	bne	r2,zero,647c <vLoadManager_Task+0x38c>
    6454:	e0bff617 	ldw	r2,-40(fp)
    6458:	10000826 	beq	r2,zero,647c <vLoadManager_Task+0x38c>
				// RECEIVE ADDED CONFIG
				printf("H\n");
    645c:	01020034 	movhi	r4,2048
    6460:	21007704 	addi	r4,r4,476
    6464:	000b6b40 	call	b6b4 <puts>
				add_flag = 0;
    6468:	e03ff615 	stw	zero,-40(fp)
				loadStat.iSheddedLoad = handledLoadStat.iSheddedLoad;
    646c:	e0bffc17 	ldw	r2,-16(fp)
    6470:	e0bffa15 	stw	r2,-24(fp)
				loadStat.iUnSheddedLoad = handledLoadStat.iUnSheddedLoad;
    6474:	e0bffd17 	ldw	r2,-12(fp)
    6478:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iSheddedLoad = handledLoadStat.iSheddedLoad;
				loadStat.iUnSheddedLoad = handledLoadStat.iUnSheddedLoad;
			}*/

//			xSemaphoreGive(switch_sem);
			IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, handledLoadStat.iSheddedLoad & 0x1F);
    647c:	e0bffc17 	ldw	r2,-16(fp)
    6480:	10c007cc 	andi	r3,r2,31
    6484:	00800134 	movhi	r2,4
    6488:	108c2004 	addi	r2,r2,12416
    648c:	10c00035 	stwio	r3,0(r2)
			IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE, handledLoadStat.iUnSheddedLoad & 0x1F);
    6490:	e0bffd17 	ldw	r2,-12(fp)
    6494:	10c007cc 	andi	r3,r2,31
    6498:	00800134 	movhi	r2,4
    649c:	108c1804 	addi	r2,r2,12384
    64a0:	10c00035 	stwio	r3,0(r2)
		}
		vTaskDelay(15);
    64a4:	010003c4 	movi	r4,15
    64a8:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    64ac:	003f1a06 	br	6118 <__alt_data_end+0xf0006118>

000064b0 <vShed_Task>:
// if unstable - shed load - reset timer


/* Shedding load task */
void vShed_Task(void *pvParameters)
{
    64b0:	defff804 	addi	sp,sp,-32
    64b4:	dfc00715 	stw	ra,28(sp)
    64b8:	df000615 	stw	fp,24(sp)
    64bc:	df000604 	addi	fp,sp,24
    64c0:	e13fff15 	stw	r4,-4(fp)
	loadStat loadStat;
	handledLoadStat handledLoadStat;

	while(1)
	{
		if(uxQueueMessagesWaiting(Q_load_stat) != 0 && iMode == normal){
    64c4:	d0a04517 	ldw	r2,-32492(gp)
    64c8:	1009883a 	mov	r4,r2
    64cc:	00025900 	call	2590 <uxQueueMessagesWaiting>
    64d0:	10006026 	beq	r2,zero,6654 <vShed_Task+0x1a4>
    64d4:	d0a03a17 	ldw	r2,-32536(gp)
    64d8:	10005e1e 	bne	r2,zero,6654 <vShed_Task+0x1a4>
			xQueueReceive(Q_load_stat,  (void *) &loadStat, portMAX_DELAY);
    64dc:	d0a04517 	ldw	r2,-32492(gp)
    64e0:	000f883a 	mov	r7,zero
    64e4:	01bfffc4 	movi	r6,-1
    64e8:	e17ffa04 	addi	r5,fp,-24
    64ec:	1009883a 	mov	r4,r2
    64f0:	000222c0 	call	222c <xQueueGenericReceive>

			if((loadStat.iCurrentLoad & 0x01) == 0x01 && (loadStat.iSheddedLoad & 0x01) != 0x01){
    64f4:	e0bffa17 	ldw	r2,-24(fp)
    64f8:	1080004c 	andi	r2,r2,1
    64fc:	10000b26 	beq	r2,zero,652c <vShed_Task+0x7c>
    6500:	e0bffb17 	ldw	r2,-20(fp)
    6504:	1080004c 	andi	r2,r2,1
    6508:	1000081e 	bne	r2,zero,652c <vShed_Task+0x7c>
				loadStat.iSheddedLoad |= 0x01;
    650c:	e0bffb17 	ldw	r2,-20(fp)
    6510:	10800054 	ori	r2,r2,1
    6514:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= ~01;
    6518:	e0fffc17 	ldw	r3,-16(fp)
    651c:	00bfff84 	movi	r2,-2
    6520:	1884703a 	and	r2,r3,r2
    6524:	e0bffc15 	stw	r2,-16(fp)
    6528:	00003906 	br	6610 <vShed_Task+0x160>
			}
			else if((loadStat.iCurrentLoad & 0x02) == 0x02 && (loadStat.iSheddedLoad & 0x02) != 0x02){
    652c:	e0bffa17 	ldw	r2,-24(fp)
    6530:	1080008c 	andi	r2,r2,2
    6534:	10000b26 	beq	r2,zero,6564 <vShed_Task+0xb4>
    6538:	e0bffb17 	ldw	r2,-20(fp)
    653c:	1080008c 	andi	r2,r2,2
    6540:	1000081e 	bne	r2,zero,6564 <vShed_Task+0xb4>
				loadStat.iSheddedLoad |= 0x02;
    6544:	e0bffb17 	ldw	r2,-20(fp)
    6548:	10800094 	ori	r2,r2,2
    654c:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= ~0x02;
    6550:	e0fffc17 	ldw	r3,-16(fp)
    6554:	00bfff44 	movi	r2,-3
    6558:	1884703a 	and	r2,r3,r2
    655c:	e0bffc15 	stw	r2,-16(fp)
    6560:	00002b06 	br	6610 <vShed_Task+0x160>
			}
			else if((loadStat.iCurrentLoad & 0x04) == 0x04 && (loadStat.iSheddedLoad & 0x04) != 0x04){
    6564:	e0bffa17 	ldw	r2,-24(fp)
    6568:	1080010c 	andi	r2,r2,4
    656c:	10000b26 	beq	r2,zero,659c <vShed_Task+0xec>
    6570:	e0bffb17 	ldw	r2,-20(fp)
    6574:	1080010c 	andi	r2,r2,4
    6578:	1000081e 	bne	r2,zero,659c <vShed_Task+0xec>
				loadStat.iSheddedLoad |= 0x04;
    657c:	e0bffb17 	ldw	r2,-20(fp)
    6580:	10800114 	ori	r2,r2,4
    6584:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= ~0x04;
    6588:	e0fffc17 	ldw	r3,-16(fp)
    658c:	00bffec4 	movi	r2,-5
    6590:	1884703a 	and	r2,r3,r2
    6594:	e0bffc15 	stw	r2,-16(fp)
    6598:	00001d06 	br	6610 <vShed_Task+0x160>
			}
			else if((loadStat.iCurrentLoad & 0x08) == 0x08 && (loadStat.iSheddedLoad & 0x08) != 0x08){
    659c:	e0bffa17 	ldw	r2,-24(fp)
    65a0:	1080020c 	andi	r2,r2,8
    65a4:	10000b26 	beq	r2,zero,65d4 <vShed_Task+0x124>
    65a8:	e0bffb17 	ldw	r2,-20(fp)
    65ac:	1080020c 	andi	r2,r2,8
    65b0:	1000081e 	bne	r2,zero,65d4 <vShed_Task+0x124>
				loadStat.iSheddedLoad |= 0x08;
    65b4:	e0bffb17 	ldw	r2,-20(fp)
    65b8:	10800214 	ori	r2,r2,8
    65bc:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= ~0x08;
    65c0:	e0fffc17 	ldw	r3,-16(fp)
    65c4:	00bffdc4 	movi	r2,-9
    65c8:	1884703a 	and	r2,r3,r2
    65cc:	e0bffc15 	stw	r2,-16(fp)
    65d0:	00000f06 	br	6610 <vShed_Task+0x160>
			}
			else if((loadStat.iCurrentLoad & 0x16) == 0x16 && (loadStat.iSheddedLoad & 0x16) != 0x16){
    65d4:	e0bffa17 	ldw	r2,-24(fp)
    65d8:	1080058c 	andi	r2,r2,22
    65dc:	10800598 	cmpnei	r2,r2,22
    65e0:	10000b1e 	bne	r2,zero,6610 <vShed_Task+0x160>
    65e4:	e0bffb17 	ldw	r2,-20(fp)
    65e8:	1080058c 	andi	r2,r2,22
    65ec:	108005a0 	cmpeqi	r2,r2,22
    65f0:	1000071e 	bne	r2,zero,6610 <vShed_Task+0x160>
				loadStat.iSheddedLoad |= 0x16;
    65f4:	e0bffb17 	ldw	r2,-20(fp)
    65f8:	10800594 	ori	r2,r2,22
    65fc:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= ~0x16;
    6600:	e0fffc17 	ldw	r3,-16(fp)
    6604:	00bffa44 	movi	r2,-23
    6608:	1884703a 	and	r2,r3,r2
    660c:	e0bffc15 	stw	r2,-16(fp)
			}

			handledLoadStat.iSheddedLoad = loadStat.iSheddedLoad;
    6610:	e0bffb17 	ldw	r2,-20(fp)
    6614:	e0bffd15 	stw	r2,-12(fp)
			handledLoadStat.iUnSheddedLoad = loadStat.iUnSheddedLoad;
    6618:	e0bffc17 	ldw	r2,-16(fp)
    661c:	e0bffe15 	stw	r2,-8(fp)

			xQueueSend(Q_ms_load_stat, (void*)&handledLoadStat, portMAX_DELAY);
    6620:	d0a04917 	ldw	r2,-32476(gp)
    6624:	e0fffd04 	addi	r3,fp,-12
    6628:	000f883a 	mov	r7,zero
    662c:	01bfffc4 	movi	r6,-1
    6630:	180b883a 	mov	r5,r3
    6634:	1009883a 	mov	r4,r2
    6638:	0001edc0 	call	1edc <xQueueGenericSend>
			xSemaphoreGive(manager_sem);
    663c:	d0a04117 	ldw	r2,-32508(gp)
    6640:	000f883a 	mov	r7,zero
    6644:	000d883a 	mov	r6,zero
    6648:	000b883a 	mov	r5,zero
    664c:	1009883a 	mov	r4,r2
    6650:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    6654:	01000284 	movi	r4,10
    6658:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    665c:	003f9906 	br	64c4 <__alt_data_end+0xf00064c4>

00006660 <vAdd_Task>:
	return;
}

void vAdd_Task(void *pvParameters)
{
    6660:	defff804 	addi	sp,sp,-32
    6664:	dfc00715 	stw	ra,28(sp)
    6668:	df000615 	stw	fp,24(sp)
    666c:	df000604 	addi	fp,sp,24
    6670:	e13fff15 	stw	r4,-4(fp)
	loadStat loadStat;
	handledLoadStat handledLoadStat;

	while(1)
	{
		if(uxQueueMessagesWaiting(Q_a_load_stat) != 0 && iMode == normal){
    6674:	d0a05117 	ldw	r2,-32444(gp)
    6678:	1009883a 	mov	r4,r2
    667c:	00025900 	call	2590 <uxQueueMessagesWaiting>
    6680:	10007426 	beq	r2,zero,6854 <vAdd_Task+0x1f4>
    6684:	d0a03a17 	ldw	r2,-32536(gp)
    6688:	1000721e 	bne	r2,zero,6854 <vAdd_Task+0x1f4>
			xQueueReceive(Q_a_load_stat,  (void *) &loadStat, portMAX_DELAY);
    668c:	d0a05117 	ldw	r2,-32444(gp)
    6690:	000f883a 	mov	r7,zero
    6694:	01bfffc4 	movi	r6,-1
    6698:	e17ffa04 	addi	r5,fp,-24
    669c:	1009883a 	mov	r4,r2
    66a0:	000222c0 	call	222c <xQueueGenericReceive>
			printf("b Add iSheddedLoad: %d\n",handledLoadStat.iSheddedLoad);
    66a4:	e0bffd17 	ldw	r2,-12(fp)
    66a8:	100b883a 	mov	r5,r2
    66ac:	01020034 	movhi	r4,2048
    66b0:	21007804 	addi	r4,r4,480
    66b4:	000b5b80 	call	b5b8 <printf>
			printf("b Add iUnSheddedLoad: %d\n",handledLoadStat.iUnSheddedLoad);
    66b8:	e0bffe17 	ldw	r2,-8(fp)
    66bc:	100b883a 	mov	r5,r2
    66c0:	01020034 	movhi	r4,2048
    66c4:	21007e04 	addi	r4,r4,504
    66c8:	000b5b80 	call	b5b8 <printf>

			if((loadStat.iCurrentLoad & 0x16) == 0x16 && (loadStat.iSheddedLoad & 0x16) == 0x16){
    66cc:	e0bffa17 	ldw	r2,-24(fp)
    66d0:	1080058c 	andi	r2,r2,22
    66d4:	10800598 	cmpnei	r2,r2,22
    66d8:	10000c1e 	bne	r2,zero,670c <vAdd_Task+0xac>
    66dc:	e0bffb17 	ldw	r2,-20(fp)
    66e0:	1080058c 	andi	r2,r2,22
    66e4:	10800598 	cmpnei	r2,r2,22
    66e8:	1000081e 	bne	r2,zero,670c <vAdd_Task+0xac>
				loadStat.iSheddedLoad &= ~0x16;
    66ec:	e0fffb17 	ldw	r3,-20(fp)
    66f0:	00bffa44 	movi	r2,-23
    66f4:	1884703a 	and	r2,r3,r2
    66f8:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= 0x16;
    66fc:	e0bffc17 	ldw	r2,-16(fp)
    6700:	1080058c 	andi	r2,r2,22
    6704:	e0bffc15 	stw	r2,-16(fp)
    6708:	00003706 	br	67e8 <vAdd_Task+0x188>
			}
			else if((loadStat.iCurrentLoad & 0x08) == 0x08 && (loadStat.iSheddedLoad & 0x08) == 0x08){
    670c:	e0bffa17 	ldw	r2,-24(fp)
    6710:	1080020c 	andi	r2,r2,8
    6714:	10000b26 	beq	r2,zero,6744 <vAdd_Task+0xe4>
    6718:	e0bffb17 	ldw	r2,-20(fp)
    671c:	1080020c 	andi	r2,r2,8
    6720:	10000826 	beq	r2,zero,6744 <vAdd_Task+0xe4>
				loadStat.iSheddedLoad &= ~0x08;
    6724:	e0fffb17 	ldw	r3,-20(fp)
    6728:	00bffdc4 	movi	r2,-9
    672c:	1884703a 	and	r2,r3,r2
    6730:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= 0x08;
    6734:	e0bffc17 	ldw	r2,-16(fp)
    6738:	1080020c 	andi	r2,r2,8
    673c:	e0bffc15 	stw	r2,-16(fp)
    6740:	00002906 	br	67e8 <vAdd_Task+0x188>
			}
			else if((loadStat.iCurrentLoad & 0x04) == 0x04 && (loadStat.iSheddedLoad & 0x04) == 0x04){
    6744:	e0bffa17 	ldw	r2,-24(fp)
    6748:	1080010c 	andi	r2,r2,4
    674c:	10000b26 	beq	r2,zero,677c <vAdd_Task+0x11c>
    6750:	e0bffb17 	ldw	r2,-20(fp)
    6754:	1080010c 	andi	r2,r2,4
    6758:	10000826 	beq	r2,zero,677c <vAdd_Task+0x11c>
				loadStat.iSheddedLoad &= ~0x04;
    675c:	e0fffb17 	ldw	r3,-20(fp)
    6760:	00bffec4 	movi	r2,-5
    6764:	1884703a 	and	r2,r3,r2
    6768:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= 0x04;
    676c:	e0bffc17 	ldw	r2,-16(fp)
    6770:	1080010c 	andi	r2,r2,4
    6774:	e0bffc15 	stw	r2,-16(fp)
    6778:	00001b06 	br	67e8 <vAdd_Task+0x188>
			}
			else if((loadStat.iCurrentLoad & 0x02) == 0x02 && (loadStat.iSheddedLoad & 0x02) == 0x02){
    677c:	e0bffa17 	ldw	r2,-24(fp)
    6780:	1080008c 	andi	r2,r2,2
    6784:	10000b26 	beq	r2,zero,67b4 <vAdd_Task+0x154>
    6788:	e0bffb17 	ldw	r2,-20(fp)
    678c:	1080008c 	andi	r2,r2,2
    6790:	10000826 	beq	r2,zero,67b4 <vAdd_Task+0x154>
				loadStat.iSheddedLoad &= ~0x02;
    6794:	e0fffb17 	ldw	r3,-20(fp)
    6798:	00bfff44 	movi	r2,-3
    679c:	1884703a 	and	r2,r3,r2
    67a0:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= 0x02;
    67a4:	e0bffc17 	ldw	r2,-16(fp)
    67a8:	1080008c 	andi	r2,r2,2
    67ac:	e0bffc15 	stw	r2,-16(fp)
    67b0:	00000d06 	br	67e8 <vAdd_Task+0x188>
			}
			else if((loadStat.iCurrentLoad & 0x01) == 0x01 && (loadStat.iSheddedLoad & 0x01) == 0x01){
    67b4:	e0bffa17 	ldw	r2,-24(fp)
    67b8:	1080004c 	andi	r2,r2,1
    67bc:	10000a26 	beq	r2,zero,67e8 <vAdd_Task+0x188>
    67c0:	e0bffb17 	ldw	r2,-20(fp)
    67c4:	1080004c 	andi	r2,r2,1
    67c8:	10000726 	beq	r2,zero,67e8 <vAdd_Task+0x188>
				loadStat.iSheddedLoad &= ~0x01;
    67cc:	e0fffb17 	ldw	r3,-20(fp)
    67d0:	00bfff84 	movi	r2,-2
    67d4:	1884703a 	and	r2,r3,r2
    67d8:	e0bffb15 	stw	r2,-20(fp)
				loadStat.iUnSheddedLoad &= 0x01;
    67dc:	e0bffc17 	ldw	r2,-16(fp)
    67e0:	1080004c 	andi	r2,r2,1
    67e4:	e0bffc15 	stw	r2,-16(fp)
			}

			handledLoadStat.iSheddedLoad = loadStat.iSheddedLoad;
    67e8:	e0bffb17 	ldw	r2,-20(fp)
    67ec:	e0bffd15 	stw	r2,-12(fp)
			handledLoadStat.iUnSheddedLoad = loadStat.iUnSheddedLoad;
    67f0:	e0bffc17 	ldw	r2,-16(fp)
    67f4:	e0bffe15 	stw	r2,-8(fp)

			printf("Add iSheddedLoad: %d\n",handledLoadStat.iSheddedLoad);
    67f8:	e0bffd17 	ldw	r2,-12(fp)
    67fc:	100b883a 	mov	r5,r2
    6800:	01020034 	movhi	r4,2048
    6804:	21008504 	addi	r4,r4,532
    6808:	000b5b80 	call	b5b8 <printf>
			printf("Add iUnSheddedLoad: %d\n",handledLoadStat.iUnSheddedLoad);
    680c:	e0bffe17 	ldw	r2,-8(fp)
    6810:	100b883a 	mov	r5,r2
    6814:	01020034 	movhi	r4,2048
    6818:	21008b04 	addi	r4,r4,556
    681c:	000b5b80 	call	b5b8 <printf>

			xQueueSend(Q_ma_load_stat, (void*)&handledLoadStat, portMAX_DELAY);
    6820:	d0a04e17 	ldw	r2,-32456(gp)
    6824:	e0fffd04 	addi	r3,fp,-12
    6828:	000f883a 	mov	r7,zero
    682c:	01bfffc4 	movi	r6,-1
    6830:	180b883a 	mov	r5,r3
    6834:	1009883a 	mov	r4,r2
    6838:	0001edc0 	call	1edc <xQueueGenericSend>
			xSemaphoreGive(manager_sem);
    683c:	d0a04117 	ldw	r2,-32508(gp)
    6840:	000f883a 	mov	r7,zero
    6844:	000d883a 	mov	r6,zero
    6848:	000b883a 	mov	r5,zero
    684c:	1009883a 	mov	r4,r2
    6850:	0001edc0 	call	1edc <xQueueGenericSend>
		}
		vTaskDelay(10);
    6854:	01000284 	movi	r4,10
    6858:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    685c:	003f8506 	br	6674 <__alt_data_end+0xf0006674>

00006860 <vTimer500Reset_Task>:
	return;
}

void vTimer500Reset_Task(void *pvParameters){
    6860:	defffa04 	addi	sp,sp,-24
    6864:	dfc00515 	stw	ra,20(sp)
    6868:	df000415 	stw	fp,16(sp)
    686c:	dc000315 	stw	r16,12(sp)
    6870:	df000404 	addi	fp,sp,16
    6874:	e13ffe15 	stw	r4,-8(fp)
	int reset;
	while(1){
		if(uxQueueMessagesWaiting(Q_timer_reset)){
    6878:	d0a04f17 	ldw	r2,-32452(gp)
    687c:	1009883a 	mov	r4,r2
    6880:	00025900 	call	2590 <uxQueueMessagesWaiting>
    6884:	10001026 	beq	r2,zero,68c8 <vTimer500Reset_Task+0x68>
			if(xQueueReceive(Q_timer_reset, &reset, 0) == pdTRUE){
    6888:	d0a04f17 	ldw	r2,-32452(gp)
    688c:	000f883a 	mov	r7,zero
    6890:	000d883a 	mov	r6,zero
    6894:	e17ffd04 	addi	r5,fp,-12
    6898:	1009883a 	mov	r4,r2
    689c:	000222c0 	call	222c <xQueueGenericReceive>
    68a0:	10800058 	cmpnei	r2,r2,1
    68a4:	1000081e 	bne	r2,zero,68c8 <vTimer500Reset_Task+0x68>
				xTimerReset(timer500,0);
    68a8:	d4205017 	ldw	r16,-32448(gp)
    68ac:	00030dc0 	call	30dc <xTaskGetTickCount>
    68b0:	d8000015 	stw	zero,0(sp)
    68b4:	000f883a 	mov	r7,zero
    68b8:	100d883a 	mov	r6,r2
    68bc:	01400084 	movi	r5,2
    68c0:	8009883a 	mov	r4,r16
    68c4:	00049200 	call	4920 <xTimerGenericCommand>
			}
		}
		vTaskDelay(10);
    68c8:	01000284 	movi	r4,10
    68cc:	0002e0c0 	call	2e0c <vTaskDelay>
	}
    68d0:	003fe906 	br	6878 <__alt_data_end+0xf0006878>

000068d4 <vTimer500_Callback>:
	return;
}

/* Timer functions*/
void vTimer500_Callback(xTimerHandle t_timer500)
{
    68d4:	defffd04 	addi	sp,sp,-12
    68d8:	dfc00215 	stw	ra,8(sp)
    68dc:	df000115 	stw	fp,4(sp)
    68e0:	df000104 	addi	fp,sp,4
    68e4:	e13fff15 	stw	r4,-4(fp)
	printf("--------------------------\n");
    68e8:	01020034 	movhi	r4,2048
    68ec:	21009104 	addi	r4,r4,580
    68f0:	000b6b40 	call	b6b4 <puts>
	timer_flag = 0;
    68f4:	d0203815 	stw	zero,-32544(gp)
	timer_fin = 1;
    68f8:	00800044 	movi	r2,1
    68fc:	d0a03915 	stw	r2,-32540(gp)

	return;
    6900:	0001883a 	nop
}
    6904:	e037883a 	mov	sp,fp
    6908:	dfc00117 	ldw	ra,4(sp)
    690c:	df000017 	ldw	fp,0(sp)
    6910:	dec00204 	addi	sp,sp,8
    6914:	f800283a 	ret

00006918 <main>:

void main(int argc, char* argv[], char* envp[])
{
    6918:	defff804 	addi	sp,sp,-32
    691c:	dfc00715 	stw	ra,28(sp)
    6920:	df000615 	stw	fp,24(sp)
    6924:	df000604 	addi	fp,sp,24
    6928:	e13ffd15 	stw	r4,-12(fp)
    692c:	e17ffe15 	stw	r5,-8(fp)
    6930:	e1bfff15 	stw	r6,-4(fp)
	/* Start Frequency ISR */
	alt_irq_register(FREQUENCY_ANALYSER_IRQ, 0, vfreq_relay);
    6934:	01800034 	movhi	r6,0
    6938:	31975104 	addi	r6,r6,23876
    693c:	000b883a 	mov	r5,zero
    6940:	010001c4 	movi	r4,7
    6944:	00019200 	call	1920 <alt_irq_register>

	/* Start Keyboard setup and ISR */
	alt_up_ps2_dev * ps2_device = alt_up_ps2_open_dev(PS2_NAME);
    6948:	01020034 	movhi	r4,2048
    694c:	21009804 	addi	r4,r4,608
    6950:	00195780 	call	19578 <alt_up_ps2_open_dev>
    6954:	e0bffb15 	stw	r2,-20(fp)
	if(ps2_device == NULL){
    6958:	e0bffb17 	ldw	r2,-20(fp)
    695c:	1000041e 	bne	r2,zero,6970 <main+0x58>
		printf("can't find PS/2 device\n");
    6960:	01020034 	movhi	r4,2048
    6964:	21009b04 	addi	r4,r4,620
    6968:	000b6b40 	call	b6b4 <puts>
		return;
    696c:	00002406 	br	6a00 <main+0xe8>
	}
	alt_up_ps2_enable_read_interrupt(ps2_device);
    6970:	e13ffb17 	ldw	r4,-20(fp)
    6974:	00190f40 	call	190f4 <alt_up_ps2_enable_read_interrupt>
	alt_irq_register(PS2_IRQ, ps2_device, ps2_isr);
    6978:	01800034 	movhi	r6,0
    697c:	31973c04 	addi	r6,r6,23792
    6980:	e17ffb17 	ldw	r5,-20(fp)
    6984:	01000084 	movi	r4,2
    6988:	00019200 	call	1920 <alt_irq_register>

	/* Push button setup */
	int buttonValue = 0;
    698c:	e03ffc15 	stw	zero,-16(fp)
	/* clears the edge capture register. Writing 1 to bit clears pending interrupt for corresponding button.*/
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSH_BUTTON_BASE, 0x07);
    6990:	00c001c4 	movi	r3,7
    6994:	00800134 	movhi	r2,4
    6998:	108c3304 	addi	r2,r2,12492
    699c:	10c00035 	stwio	r3,0(r2)

	/* Enable interrupts for key1 */
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(PUSH_BUTTON_BASE, 0x01);
    69a0:	00c00044 	movi	r3,1
    69a4:	00800134 	movhi	r2,4
    69a8:	108c3204 	addi	r2,r2,12488
    69ac:	10c00035 	stwio	r3,0(r2)

	/* Register the ISR */
	alt_irq_register(PUSH_BUTTON_IRQ,(void*)&buttonValue, button_mode_isr);
    69b0:	e0bffc04 	addi	r2,fp,-16
    69b4:	01800034 	movhi	r6,0
    69b8:	31971604 	addi	r6,r6,23640
    69bc:	100b883a 	mov	r5,r2
    69c0:	01000044 	movi	r4,1
    69c4:	00019200 	call	1920 <alt_irq_register>

	/* Create Timers */
//	IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0x1F);
	timer500 = xTimerCreate("Timer500", 500, pdTRUE, NULL, vTimer500_Callback);
    69c8:	00800034 	movhi	r2,0
    69cc:	109a3504 	addi	r2,r2,26836
    69d0:	d8800015 	stw	r2,0(sp)
    69d4:	000f883a 	mov	r7,zero
    69d8:	01800044 	movi	r6,1
    69dc:	01407d04 	movi	r5,500
    69e0:	01020034 	movhi	r4,2048
    69e4:	2100a104 	addi	r4,r4,644
    69e8:	00048740 	call	4874 <xTimerCreate>
    69ec:	d0a05015 	stw	r2,-32448(gp)
//
//	if(xTimerStart(timer500,0) != pdPASS){
//		printf("Cannot start timer");
//	}

	initOSDataStructs();
    69f0:	0006a140 	call	6a14 <initOSDataStructs>
	initCreateTasks();
    69f4:	0006ba40 	call	6ba4 <initCreateTasks>
	vTaskStartScheduler();
    69f8:	0002e840 	call	2e84 <vTaskStartScheduler>

	for(;;);
    69fc:	003fff06 	br	69fc <__alt_data_end+0xf00069fc>
	return;
}
    6a00:	e037883a 	mov	sp,fp
    6a04:	dfc00117 	ldw	ra,4(sp)
    6a08:	df000017 	ldw	fp,0(sp)
    6a0c:	dec00204 	addi	sp,sp,8
    6a10:	f800283a 	ret

00006a14 <initOSDataStructs>:

/* This function simply creates a message queue and a semaphore */
void initOSDataStructs(void)
{
    6a14:	defffe04 	addi	sp,sp,-8
    6a18:	dfc00115 	stw	ra,4(sp)
    6a1c:	df000015 	stw	fp,0(sp)
    6a20:	d839883a 	mov	fp,sp
	/* Create Semaphores */
	shed_sem = xSemaphoreCreateBinary();
    6a24:	018000c4 	movi	r6,3
    6a28:	000b883a 	mov	r5,zero
    6a2c:	01000044 	movi	r4,1
    6a30:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6a34:	d0a04315 	stw	r2,-32500(gp)
	manager_sem = xSemaphoreCreateBinary();
    6a38:	018000c4 	movi	r6,3
    6a3c:	000b883a 	mov	r5,zero
    6a40:	01000044 	movi	r4,1
    6a44:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6a48:	d0a04115 	stw	r2,-32508(gp)
	network_sem = xSemaphoreCreateBinary();
    6a4c:	018000c4 	movi	r6,3
    6a50:	000b883a 	mov	r5,zero
    6a54:	01000044 	movi	r4,1
    6a58:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6a5c:	d0a04615 	stw	r2,-32488(gp)
	roc_sem = xSemaphoreCreateBinary();
    6a60:	018000c4 	movi	r6,3
    6a64:	000b883a 	mov	r5,zero
    6a68:	01000044 	movi	r4,1
    6a6c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6a70:	d0a04215 	stw	r2,-32504(gp)
	state_sem = xSemaphoreCreateBinary();
    6a74:	018000c4 	movi	r6,3
    6a78:	000b883a 	mov	r5,zero
    6a7c:	01000044 	movi	r4,1
    6a80:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6a84:	d0a04715 	stw	r2,-32484(gp)
	switch_sem = xSemaphoreCreateBinary();
    6a88:	018000c4 	movi	r6,3
    6a8c:	000b883a 	mov	r5,zero
    6a90:	01000044 	movi	r4,1
    6a94:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6a98:	d0a04415 	stw	r2,-32496(gp)

	//callback_sem = xSemaphoreCreateBinary();
	//reset_sem = xSemaphoreCreateBinary()

	/* Create Queues */
	Q_freq_data = xQueueCreate( 100, sizeof( double ) );
    6a9c:	000d883a 	mov	r6,zero
    6aa0:	01400204 	movi	r5,8
    6aa4:	01001904 	movi	r4,100
    6aa8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6aac:	d0a04a15 	stw	r2,-32472(gp)
	Q_freq_calc = xQueueCreate( 100, sizeof( freqValues ) );
    6ab0:	000d883a 	mov	r6,zero
    6ab4:	01400404 	movi	r5,16
    6ab8:	01001904 	movi	r4,100
    6abc:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6ac0:	d0a04d15 	stw	r2,-32460(gp)
	Q_load_stat = xQueueCreate( 1, sizeof( loadStat ) );
    6ac4:	000d883a 	mov	r6,zero
    6ac8:	01400304 	movi	r5,12
    6acc:	01000044 	movi	r4,1
    6ad0:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6ad4:	d0a04515 	stw	r2,-32492(gp)
	Q_a_load_stat = xQueueCreate( 1, sizeof( loadStat ) );
    6ad8:	000d883a 	mov	r6,zero
    6adc:	01400304 	movi	r5,12
    6ae0:	01000044 	movi	r4,1
    6ae4:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6ae8:	d0a05115 	stw	r2,-32444(gp)
	Q_ma_load_stat = xQueueCreate( 1, sizeof( handledLoadStat ) );
    6aec:	000d883a 	mov	r6,zero
    6af0:	01400204 	movi	r5,8
    6af4:	01000044 	movi	r4,1
    6af8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6afc:	d0a04e15 	stw	r2,-32456(gp)
	Q_ms_load_stat = xQueueCreate( 1, sizeof( handledLoadStat ) );
    6b00:	000d883a 	mov	r6,zero
    6b04:	01400204 	movi	r5,8
    6b08:	01000044 	movi	r4,1
    6b0c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b10:	d0a04915 	stw	r2,-32476(gp)

	Q_threshold = xQueueCreate( 2, sizeof( double ) );
    6b14:	000d883a 	mov	r6,zero
    6b18:	01400204 	movi	r5,8
    6b1c:	01000084 	movi	r4,2
    6b20:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b24:	d0a03f15 	stw	r2,-32516(gp)
	Q_network_stat = xQueueCreate( 10, sizeof( int ) );
    6b28:	000d883a 	mov	r6,zero
    6b2c:	01400104 	movi	r5,4
    6b30:	01000284 	movi	r4,10
    6b34:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b38:	d0a05315 	stw	r2,-32436(gp)
	Q_switch = xQueueCreate( 10, sizeof( unsigned int ) );
    6b3c:	000d883a 	mov	r6,zero
    6b40:	01400104 	movi	r5,4
    6b44:	01000284 	movi	r4,10
    6b48:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b4c:	d0a04c15 	stw	r2,-32464(gp)
	Q_resp = xQueueCreate( 1, sizeof( int ) );
    6b50:	000d883a 	mov	r6,zero
    6b54:	01400104 	movi	r5,4
    6b58:	01000044 	movi	r4,1
    6b5c:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b60:	d0a03c15 	stw	r2,-32528(gp)
	Q_tmp = xQueueCreate(100, sizeof(int));
    6b64:	000d883a 	mov	r6,zero
    6b68:	01400104 	movi	r5,4
    6b6c:	01001904 	movi	r4,100
    6b70:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b74:	d0a04815 	stw	r2,-32480(gp)

	Q_timer_reset = xQueueCreate( 4, sizeof( int ) );
    6b78:	000d883a 	mov	r6,zero
    6b7c:	01400104 	movi	r5,4
    6b80:	01000104 	movi	r4,4
    6b84:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    6b88:	d0a04f15 	stw	r2,-32452(gp)

	return;
    6b8c:	0001883a 	nop
}
    6b90:	e037883a 	mov	sp,fp
    6b94:	dfc00117 	ldw	ra,4(sp)
    6b98:	df000017 	ldw	fp,0(sp)
    6b9c:	dec00204 	addi	sp,sp,8
    6ba0:	f800283a 	ret

00006ba4 <initCreateTasks>:

// This function creates the tasks used in this example
void initCreateTasks(void)
{
    6ba4:	defffa04 	addi	sp,sp,-24
    6ba8:	dfc00515 	stw	ra,20(sp)
    6bac:	df000415 	stw	fp,16(sp)
    6bb0:	df000404 	addi	fp,sp,16
	xTaskCreate( vAdd_Task, "AddTask", configMINIMAL_STACK_SIZE, NULL, add_priority, NULL );
    6bb4:	d8000315 	stw	zero,12(sp)
    6bb8:	d8000215 	stw	zero,8(sp)
    6bbc:	d8000115 	stw	zero,4(sp)
    6bc0:	00800144 	movi	r2,5
    6bc4:	d8800015 	stw	r2,0(sp)
    6bc8:	000f883a 	mov	r7,zero
    6bcc:	01840004 	movi	r6,4096
    6bd0:	01420034 	movhi	r5,2048
    6bd4:	2940a404 	addi	r5,r5,656
    6bd8:	01000034 	movhi	r4,0
    6bdc:	21199804 	addi	r4,r4,26208
    6be0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vFrequAnalyser_Task, "FreqAnalyserTask", configMINIMAL_STACK_SIZE, NULL, freq_analyser_priority, NULL );
    6be4:	d8000315 	stw	zero,12(sp)
    6be8:	d8000215 	stw	zero,8(sp)
    6bec:	d8000115 	stw	zero,4(sp)
    6bf0:	00800144 	movi	r2,5
    6bf4:	d8800015 	stw	r2,0(sp)
    6bf8:	000f883a 	mov	r7,zero
    6bfc:	01840004 	movi	r6,4096
    6c00:	01420034 	movhi	r5,2048
    6c04:	2940a604 	addi	r5,r5,664
    6c08:	01000034 	movhi	r4,0
    6c0c:	21177804 	addi	r4,r4,24032
    6c10:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vNetworkStatus_Task, "NetworkStatusTask", configMINIMAL_STACK_SIZE, NULL, network_status_priority, NULL );
    6c14:	d8000315 	stw	zero,12(sp)
    6c18:	d8000215 	stw	zero,8(sp)
    6c1c:	d8000115 	stw	zero,4(sp)
    6c20:	00800144 	movi	r2,5
    6c24:	d8800015 	stw	r2,0(sp)
    6c28:	000f883a 	mov	r7,zero
    6c2c:	01840004 	movi	r6,4096
    6c30:	01420034 	movhi	r5,2048
    6c34:	2940ab04 	addi	r5,r5,684
    6c38:	01000034 	movhi	r4,0
    6c3c:	2117d404 	addi	r4,r4,24400
    6c40:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vShed_Task, "ShedTask", configMINIMAL_STACK_SIZE, NULL, shed_priority, NULL );
    6c44:	d8000315 	stw	zero,12(sp)
    6c48:	d8000215 	stw	zero,8(sp)
    6c4c:	d8000115 	stw	zero,4(sp)
    6c50:	00800144 	movi	r2,5
    6c54:	d8800015 	stw	r2,0(sp)
    6c58:	000f883a 	mov	r7,zero
    6c5c:	01840004 	movi	r6,4096
    6c60:	01420034 	movhi	r5,2048
    6c64:	2940b004 	addi	r5,r5,704
    6c68:	01000034 	movhi	r4,0
    6c6c:	21192c04 	addi	r4,r4,25776
    6c70:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vLoadManager_Task, "LoadManagerTask", configMINIMAL_STACK_SIZE, NULL, load_manager_priority, NULL );
    6c74:	d8000315 	stw	zero,12(sp)
    6c78:	d8000215 	stw	zero,8(sp)
    6c7c:	d8000115 	stw	zero,4(sp)
    6c80:	00800144 	movi	r2,5
    6c84:	d8800015 	stw	r2,0(sp)
    6c88:	000f883a 	mov	r7,zero
    6c8c:	01840004 	movi	r6,4096
    6c90:	01420034 	movhi	r5,2048
    6c94:	2940b304 	addi	r5,r5,716
    6c98:	01000034 	movhi	r4,0
    6c9c:	21183c04 	addi	r4,r4,24816
    6ca0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vSwitchCon_Task, "SwitchCon", configMINIMAL_STACK_SIZE, NULL, switch_con_priority, NULL );
    6ca4:	d8000315 	stw	zero,12(sp)
    6ca8:	d8000215 	stw	zero,8(sp)
    6cac:	d8000115 	stw	zero,4(sp)
    6cb0:	00800144 	movi	r2,5
    6cb4:	d8800015 	stw	r2,0(sp)
    6cb8:	000f883a 	mov	r7,zero
    6cbc:	01840004 	movi	r6,4096
    6cc0:	01420034 	movhi	r5,2048
    6cc4:	2940b704 	addi	r5,r5,732
    6cc8:	01000034 	movhi	r4,0
    6ccc:	21181d04 	addi	r4,r4,24692
    6cd0:	0002b780 	call	2b78 <xTaskGenericCreate>
	xTaskCreate( vTimer500Reset_Task, "Timer500Reset", configMINIMAL_STACK_SIZE, NULL, Timer500Reset_priority, NULL );
    6cd4:	d8000315 	stw	zero,12(sp)
    6cd8:	d8000215 	stw	zero,8(sp)
    6cdc:	d8000115 	stw	zero,4(sp)
    6ce0:	00800044 	movi	r2,1
    6ce4:	d8800015 	stw	r2,0(sp)
    6ce8:	000f883a 	mov	r7,zero
    6cec:	01840004 	movi	r6,4096
    6cf0:	01420034 	movhi	r5,2048
    6cf4:	2940ba04 	addi	r5,r5,744
    6cf8:	01000034 	movhi	r4,0
    6cfc:	211a1804 	addi	r4,r4,26720
    6d00:	0002b780 	call	2b78 <xTaskGenericCreate>
	// xTaskCreate( PRVGADraw_Task, "PRVGADraw", configMINIMAL_STACK_SIZE, NULL, PRVGA_priority, NULL );
	xTaskCreate (lcd_set_mode, "lcd_mode", configMINIMAL_STACK_SIZE, NULL, lcd_mode_priority, NULL );
    6d04:	d8000315 	stw	zero,12(sp)
    6d08:	d8000215 	stw	zero,8(sp)
    6d0c:	d8000115 	stw	zero,4(sp)
    6d10:	00800144 	movi	r2,5
    6d14:	d8800015 	stw	r2,0(sp)
    6d18:	000f883a 	mov	r7,zero
    6d1c:	01840004 	movi	r6,4096
    6d20:	01420034 	movhi	r5,2048
    6d24:	2940be04 	addi	r5,r5,760
    6d28:	01000034 	movhi	r4,0
    6d2c:	21144104 	addi	r4,r4,20740
    6d30:	0002b780 	call	2b78 <xTaskGenericCreate>

	return;
    6d34:	0001883a 	nop
}
    6d38:	e037883a 	mov	sp,fp
    6d3c:	dfc00117 	ldw	ra,4(sp)
    6d40:	df000017 	ldw	fp,0(sp)
    6d44:	dec00204 	addi	sp,sp,8
    6d48:	f800283a 	ret

00006d4c <__adddf3>:
    6d4c:	02c00434 	movhi	r11,16
    6d50:	5affffc4 	addi	r11,r11,-1
    6d54:	2806d7fa 	srli	r3,r5,31
    6d58:	2ad4703a 	and	r10,r5,r11
    6d5c:	3ad2703a 	and	r9,r7,r11
    6d60:	3804d53a 	srli	r2,r7,20
    6d64:	3018d77a 	srli	r12,r6,29
    6d68:	280ad53a 	srli	r5,r5,20
    6d6c:	501490fa 	slli	r10,r10,3
    6d70:	2010d77a 	srli	r8,r4,29
    6d74:	481290fa 	slli	r9,r9,3
    6d78:	380ed7fa 	srli	r7,r7,31
    6d7c:	defffb04 	addi	sp,sp,-20
    6d80:	dc800215 	stw	r18,8(sp)
    6d84:	dc400115 	stw	r17,4(sp)
    6d88:	dc000015 	stw	r16,0(sp)
    6d8c:	dfc00415 	stw	ra,16(sp)
    6d90:	dcc00315 	stw	r19,12(sp)
    6d94:	1c803fcc 	andi	r18,r3,255
    6d98:	2c01ffcc 	andi	r16,r5,2047
    6d9c:	5210b03a 	or	r8,r10,r8
    6da0:	202290fa 	slli	r17,r4,3
    6da4:	1081ffcc 	andi	r2,r2,2047
    6da8:	4b12b03a 	or	r9,r9,r12
    6dac:	300c90fa 	slli	r6,r6,3
    6db0:	91c07526 	beq	r18,r7,6f88 <__adddf3+0x23c>
    6db4:	8087c83a 	sub	r3,r16,r2
    6db8:	00c0ab0e 	bge	zero,r3,7068 <__adddf3+0x31c>
    6dbc:	10002a1e 	bne	r2,zero,6e68 <__adddf3+0x11c>
    6dc0:	4984b03a 	or	r2,r9,r6
    6dc4:	1000961e 	bne	r2,zero,7020 <__adddf3+0x2d4>
    6dc8:	888001cc 	andi	r2,r17,7
    6dcc:	10000726 	beq	r2,zero,6dec <__adddf3+0xa0>
    6dd0:	888003cc 	andi	r2,r17,15
    6dd4:	00c00104 	movi	r3,4
    6dd8:	10c00426 	beq	r2,r3,6dec <__adddf3+0xa0>
    6ddc:	88c7883a 	add	r3,r17,r3
    6de0:	1c63803a 	cmpltu	r17,r3,r17
    6de4:	4451883a 	add	r8,r8,r17
    6de8:	1823883a 	mov	r17,r3
    6dec:	4080202c 	andhi	r2,r8,128
    6df0:	10005926 	beq	r2,zero,6f58 <__adddf3+0x20c>
    6df4:	84000044 	addi	r16,r16,1
    6df8:	0081ffc4 	movi	r2,2047
    6dfc:	8080ba26 	beq	r16,r2,70e8 <__adddf3+0x39c>
    6e00:	00bfe034 	movhi	r2,65408
    6e04:	10bfffc4 	addi	r2,r2,-1
    6e08:	4090703a 	and	r8,r8,r2
    6e0c:	4004977a 	slli	r2,r8,29
    6e10:	4010927a 	slli	r8,r8,9
    6e14:	8822d0fa 	srli	r17,r17,3
    6e18:	8401ffcc 	andi	r16,r16,2047
    6e1c:	4010d33a 	srli	r8,r8,12
    6e20:	9007883a 	mov	r3,r18
    6e24:	1444b03a 	or	r2,r2,r17
    6e28:	8401ffcc 	andi	r16,r16,2047
    6e2c:	8020953a 	slli	r16,r16,20
    6e30:	18c03fcc 	andi	r3,r3,255
    6e34:	01000434 	movhi	r4,16
    6e38:	213fffc4 	addi	r4,r4,-1
    6e3c:	180697fa 	slli	r3,r3,31
    6e40:	4110703a 	and	r8,r8,r4
    6e44:	4410b03a 	or	r8,r8,r16
    6e48:	40c6b03a 	or	r3,r8,r3
    6e4c:	dfc00417 	ldw	ra,16(sp)
    6e50:	dcc00317 	ldw	r19,12(sp)
    6e54:	dc800217 	ldw	r18,8(sp)
    6e58:	dc400117 	ldw	r17,4(sp)
    6e5c:	dc000017 	ldw	r16,0(sp)
    6e60:	dec00504 	addi	sp,sp,20
    6e64:	f800283a 	ret
    6e68:	0081ffc4 	movi	r2,2047
    6e6c:	80bfd626 	beq	r16,r2,6dc8 <__alt_data_end+0xf0006dc8>
    6e70:	4a402034 	orhi	r9,r9,128
    6e74:	00800e04 	movi	r2,56
    6e78:	10c09f16 	blt	r2,r3,70f8 <__adddf3+0x3ac>
    6e7c:	008007c4 	movi	r2,31
    6e80:	10c0c216 	blt	r2,r3,718c <__adddf3+0x440>
    6e84:	00800804 	movi	r2,32
    6e88:	10c5c83a 	sub	r2,r2,r3
    6e8c:	488a983a 	sll	r5,r9,r2
    6e90:	30c8d83a 	srl	r4,r6,r3
    6e94:	3084983a 	sll	r2,r6,r2
    6e98:	48c6d83a 	srl	r3,r9,r3
    6e9c:	290cb03a 	or	r6,r5,r4
    6ea0:	1004c03a 	cmpne	r2,r2,zero
    6ea4:	308cb03a 	or	r6,r6,r2
    6ea8:	898dc83a 	sub	r6,r17,r6
    6eac:	89a3803a 	cmpltu	r17,r17,r6
    6eb0:	40d1c83a 	sub	r8,r8,r3
    6eb4:	4451c83a 	sub	r8,r8,r17
    6eb8:	3023883a 	mov	r17,r6
    6ebc:	4080202c 	andhi	r2,r8,128
    6ec0:	10002326 	beq	r2,zero,6f50 <__adddf3+0x204>
    6ec4:	04c02034 	movhi	r19,128
    6ec8:	9cffffc4 	addi	r19,r19,-1
    6ecc:	44e6703a 	and	r19,r8,r19
    6ed0:	98007626 	beq	r19,zero,70ac <__adddf3+0x360>
    6ed4:	9809883a 	mov	r4,r19
    6ed8:	00092200 	call	9220 <__clzsi2>
    6edc:	10fffe04 	addi	r3,r2,-8
    6ee0:	010007c4 	movi	r4,31
    6ee4:	20c07716 	blt	r4,r3,70c4 <__adddf3+0x378>
    6ee8:	00800804 	movi	r2,32
    6eec:	10c5c83a 	sub	r2,r2,r3
    6ef0:	8884d83a 	srl	r2,r17,r2
    6ef4:	98d0983a 	sll	r8,r19,r3
    6ef8:	88e2983a 	sll	r17,r17,r3
    6efc:	1204b03a 	or	r2,r2,r8
    6f00:	1c007416 	blt	r3,r16,70d4 <__adddf3+0x388>
    6f04:	1c21c83a 	sub	r16,r3,r16
    6f08:	82000044 	addi	r8,r16,1
    6f0c:	00c007c4 	movi	r3,31
    6f10:	1a009116 	blt	r3,r8,7158 <__adddf3+0x40c>
    6f14:	00c00804 	movi	r3,32
    6f18:	1a07c83a 	sub	r3,r3,r8
    6f1c:	8a08d83a 	srl	r4,r17,r8
    6f20:	88e2983a 	sll	r17,r17,r3
    6f24:	10c6983a 	sll	r3,r2,r3
    6f28:	1210d83a 	srl	r8,r2,r8
    6f2c:	8804c03a 	cmpne	r2,r17,zero
    6f30:	1906b03a 	or	r3,r3,r4
    6f34:	18a2b03a 	or	r17,r3,r2
    6f38:	0021883a 	mov	r16,zero
    6f3c:	003fa206 	br	6dc8 <__alt_data_end+0xf0006dc8>
    6f40:	1890b03a 	or	r8,r3,r2
    6f44:	40017d26 	beq	r8,zero,753c <__adddf3+0x7f0>
    6f48:	1011883a 	mov	r8,r2
    6f4c:	1823883a 	mov	r17,r3
    6f50:	888001cc 	andi	r2,r17,7
    6f54:	103f9e1e 	bne	r2,zero,6dd0 <__alt_data_end+0xf0006dd0>
    6f58:	4004977a 	slli	r2,r8,29
    6f5c:	8822d0fa 	srli	r17,r17,3
    6f60:	4010d0fa 	srli	r8,r8,3
    6f64:	9007883a 	mov	r3,r18
    6f68:	1444b03a 	or	r2,r2,r17
    6f6c:	0101ffc4 	movi	r4,2047
    6f70:	81002426 	beq	r16,r4,7004 <__adddf3+0x2b8>
    6f74:	8120703a 	and	r16,r16,r4
    6f78:	01000434 	movhi	r4,16
    6f7c:	213fffc4 	addi	r4,r4,-1
    6f80:	4110703a 	and	r8,r8,r4
    6f84:	003fa806 	br	6e28 <__alt_data_end+0xf0006e28>
    6f88:	8089c83a 	sub	r4,r16,r2
    6f8c:	01005e0e 	bge	zero,r4,7108 <__adddf3+0x3bc>
    6f90:	10002b26 	beq	r2,zero,7040 <__adddf3+0x2f4>
    6f94:	0081ffc4 	movi	r2,2047
    6f98:	80bf8b26 	beq	r16,r2,6dc8 <__alt_data_end+0xf0006dc8>
    6f9c:	4a402034 	orhi	r9,r9,128
    6fa0:	00800e04 	movi	r2,56
    6fa4:	1100a40e 	bge	r2,r4,7238 <__adddf3+0x4ec>
    6fa8:	498cb03a 	or	r6,r9,r6
    6fac:	300ac03a 	cmpne	r5,r6,zero
    6fb0:	0013883a 	mov	r9,zero
    6fb4:	2c4b883a 	add	r5,r5,r17
    6fb8:	2c63803a 	cmpltu	r17,r5,r17
    6fbc:	4a11883a 	add	r8,r9,r8
    6fc0:	8a11883a 	add	r8,r17,r8
    6fc4:	2823883a 	mov	r17,r5
    6fc8:	4080202c 	andhi	r2,r8,128
    6fcc:	103fe026 	beq	r2,zero,6f50 <__alt_data_end+0xf0006f50>
    6fd0:	84000044 	addi	r16,r16,1
    6fd4:	0081ffc4 	movi	r2,2047
    6fd8:	8080d226 	beq	r16,r2,7324 <__adddf3+0x5d8>
    6fdc:	00bfe034 	movhi	r2,65408
    6fe0:	10bfffc4 	addi	r2,r2,-1
    6fe4:	4090703a 	and	r8,r8,r2
    6fe8:	880ad07a 	srli	r5,r17,1
    6fec:	400897fa 	slli	r4,r8,31
    6ff0:	88c0004c 	andi	r3,r17,1
    6ff4:	28e2b03a 	or	r17,r5,r3
    6ff8:	4010d07a 	srli	r8,r8,1
    6ffc:	2462b03a 	or	r17,r4,r17
    7000:	003f7106 	br	6dc8 <__alt_data_end+0xf0006dc8>
    7004:	4088b03a 	or	r4,r8,r2
    7008:	20014526 	beq	r4,zero,7520 <__adddf3+0x7d4>
    700c:	01000434 	movhi	r4,16
    7010:	42000234 	orhi	r8,r8,8
    7014:	213fffc4 	addi	r4,r4,-1
    7018:	4110703a 	and	r8,r8,r4
    701c:	003f8206 	br	6e28 <__alt_data_end+0xf0006e28>
    7020:	18ffffc4 	addi	r3,r3,-1
    7024:	1800491e 	bne	r3,zero,714c <__adddf3+0x400>
    7028:	898bc83a 	sub	r5,r17,r6
    702c:	8963803a 	cmpltu	r17,r17,r5
    7030:	4251c83a 	sub	r8,r8,r9
    7034:	4451c83a 	sub	r8,r8,r17
    7038:	2823883a 	mov	r17,r5
    703c:	003f9f06 	br	6ebc <__alt_data_end+0xf0006ebc>
    7040:	4984b03a 	or	r2,r9,r6
    7044:	103f6026 	beq	r2,zero,6dc8 <__alt_data_end+0xf0006dc8>
    7048:	213fffc4 	addi	r4,r4,-1
    704c:	2000931e 	bne	r4,zero,729c <__adddf3+0x550>
    7050:	898d883a 	add	r6,r17,r6
    7054:	3463803a 	cmpltu	r17,r6,r17
    7058:	4251883a 	add	r8,r8,r9
    705c:	8a11883a 	add	r8,r17,r8
    7060:	3023883a 	mov	r17,r6
    7064:	003fd806 	br	6fc8 <__alt_data_end+0xf0006fc8>
    7068:	1800541e 	bne	r3,zero,71bc <__adddf3+0x470>
    706c:	80800044 	addi	r2,r16,1
    7070:	1081ffcc 	andi	r2,r2,2047
    7074:	00c00044 	movi	r3,1
    7078:	1880a00e 	bge	r3,r2,72fc <__adddf3+0x5b0>
    707c:	8989c83a 	sub	r4,r17,r6
    7080:	8905803a 	cmpltu	r2,r17,r4
    7084:	4267c83a 	sub	r19,r8,r9
    7088:	98a7c83a 	sub	r19,r19,r2
    708c:	9880202c 	andhi	r2,r19,128
    7090:	10006326 	beq	r2,zero,7220 <__adddf3+0x4d4>
    7094:	3463c83a 	sub	r17,r6,r17
    7098:	4a07c83a 	sub	r3,r9,r8
    709c:	344d803a 	cmpltu	r6,r6,r17
    70a0:	19a7c83a 	sub	r19,r3,r6
    70a4:	3825883a 	mov	r18,r7
    70a8:	983f8a1e 	bne	r19,zero,6ed4 <__alt_data_end+0xf0006ed4>
    70ac:	8809883a 	mov	r4,r17
    70b0:	00092200 	call	9220 <__clzsi2>
    70b4:	10800804 	addi	r2,r2,32
    70b8:	10fffe04 	addi	r3,r2,-8
    70bc:	010007c4 	movi	r4,31
    70c0:	20ff890e 	bge	r4,r3,6ee8 <__alt_data_end+0xf0006ee8>
    70c4:	10bff604 	addi	r2,r2,-40
    70c8:	8884983a 	sll	r2,r17,r2
    70cc:	0023883a 	mov	r17,zero
    70d0:	1c3f8c0e 	bge	r3,r16,6f04 <__alt_data_end+0xf0006f04>
    70d4:	023fe034 	movhi	r8,65408
    70d8:	423fffc4 	addi	r8,r8,-1
    70dc:	80e1c83a 	sub	r16,r16,r3
    70e0:	1210703a 	and	r8,r2,r8
    70e4:	003f3806 	br	6dc8 <__alt_data_end+0xf0006dc8>
    70e8:	9007883a 	mov	r3,r18
    70ec:	0011883a 	mov	r8,zero
    70f0:	0005883a 	mov	r2,zero
    70f4:	003f4c06 	br	6e28 <__alt_data_end+0xf0006e28>
    70f8:	498cb03a 	or	r6,r9,r6
    70fc:	300cc03a 	cmpne	r6,r6,zero
    7100:	0007883a 	mov	r3,zero
    7104:	003f6806 	br	6ea8 <__alt_data_end+0xf0006ea8>
    7108:	20009c1e 	bne	r4,zero,737c <__adddf3+0x630>
    710c:	80800044 	addi	r2,r16,1
    7110:	1141ffcc 	andi	r5,r2,2047
    7114:	01000044 	movi	r4,1
    7118:	2140670e 	bge	r4,r5,72b8 <__adddf3+0x56c>
    711c:	0101ffc4 	movi	r4,2047
    7120:	11007f26 	beq	r2,r4,7320 <__adddf3+0x5d4>
    7124:	898d883a 	add	r6,r17,r6
    7128:	4247883a 	add	r3,r8,r9
    712c:	3451803a 	cmpltu	r8,r6,r17
    7130:	40d1883a 	add	r8,r8,r3
    7134:	402297fa 	slli	r17,r8,31
    7138:	300cd07a 	srli	r6,r6,1
    713c:	4010d07a 	srli	r8,r8,1
    7140:	1021883a 	mov	r16,r2
    7144:	89a2b03a 	or	r17,r17,r6
    7148:	003f1f06 	br	6dc8 <__alt_data_end+0xf0006dc8>
    714c:	0081ffc4 	movi	r2,2047
    7150:	80bf481e 	bne	r16,r2,6e74 <__alt_data_end+0xf0006e74>
    7154:	003f1c06 	br	6dc8 <__alt_data_end+0xf0006dc8>
    7158:	843ff844 	addi	r16,r16,-31
    715c:	01000804 	movi	r4,32
    7160:	1406d83a 	srl	r3,r2,r16
    7164:	41005026 	beq	r8,r4,72a8 <__adddf3+0x55c>
    7168:	01001004 	movi	r4,64
    716c:	2211c83a 	sub	r8,r4,r8
    7170:	1204983a 	sll	r2,r2,r8
    7174:	88a2b03a 	or	r17,r17,r2
    7178:	8822c03a 	cmpne	r17,r17,zero
    717c:	1c62b03a 	or	r17,r3,r17
    7180:	0011883a 	mov	r8,zero
    7184:	0021883a 	mov	r16,zero
    7188:	003f7106 	br	6f50 <__alt_data_end+0xf0006f50>
    718c:	193ff804 	addi	r4,r3,-32
    7190:	00800804 	movi	r2,32
    7194:	4908d83a 	srl	r4,r9,r4
    7198:	18804526 	beq	r3,r2,72b0 <__adddf3+0x564>
    719c:	00801004 	movi	r2,64
    71a0:	10c5c83a 	sub	r2,r2,r3
    71a4:	4886983a 	sll	r3,r9,r2
    71a8:	198cb03a 	or	r6,r3,r6
    71ac:	300cc03a 	cmpne	r6,r6,zero
    71b0:	218cb03a 	or	r6,r4,r6
    71b4:	0007883a 	mov	r3,zero
    71b8:	003f3b06 	br	6ea8 <__alt_data_end+0xf0006ea8>
    71bc:	80002a26 	beq	r16,zero,7268 <__adddf3+0x51c>
    71c0:	0101ffc4 	movi	r4,2047
    71c4:	11006826 	beq	r2,r4,7368 <__adddf3+0x61c>
    71c8:	00c7c83a 	sub	r3,zero,r3
    71cc:	42002034 	orhi	r8,r8,128
    71d0:	01000e04 	movi	r4,56
    71d4:	20c07c16 	blt	r4,r3,73c8 <__adddf3+0x67c>
    71d8:	010007c4 	movi	r4,31
    71dc:	20c0da16 	blt	r4,r3,7548 <__adddf3+0x7fc>
    71e0:	01000804 	movi	r4,32
    71e4:	20c9c83a 	sub	r4,r4,r3
    71e8:	4114983a 	sll	r10,r8,r4
    71ec:	88cad83a 	srl	r5,r17,r3
    71f0:	8908983a 	sll	r4,r17,r4
    71f4:	40c6d83a 	srl	r3,r8,r3
    71f8:	5162b03a 	or	r17,r10,r5
    71fc:	2008c03a 	cmpne	r4,r4,zero
    7200:	8922b03a 	or	r17,r17,r4
    7204:	3463c83a 	sub	r17,r6,r17
    7208:	48c7c83a 	sub	r3,r9,r3
    720c:	344d803a 	cmpltu	r6,r6,r17
    7210:	1991c83a 	sub	r8,r3,r6
    7214:	1021883a 	mov	r16,r2
    7218:	3825883a 	mov	r18,r7
    721c:	003f2706 	br	6ebc <__alt_data_end+0xf0006ebc>
    7220:	24d0b03a 	or	r8,r4,r19
    7224:	40001b1e 	bne	r8,zero,7294 <__adddf3+0x548>
    7228:	0005883a 	mov	r2,zero
    722c:	0007883a 	mov	r3,zero
    7230:	0021883a 	mov	r16,zero
    7234:	003f4d06 	br	6f6c <__alt_data_end+0xf0006f6c>
    7238:	008007c4 	movi	r2,31
    723c:	11003c16 	blt	r2,r4,7330 <__adddf3+0x5e4>
    7240:	00800804 	movi	r2,32
    7244:	1105c83a 	sub	r2,r2,r4
    7248:	488e983a 	sll	r7,r9,r2
    724c:	310ad83a 	srl	r5,r6,r4
    7250:	3084983a 	sll	r2,r6,r2
    7254:	4912d83a 	srl	r9,r9,r4
    7258:	394ab03a 	or	r5,r7,r5
    725c:	1004c03a 	cmpne	r2,r2,zero
    7260:	288ab03a 	or	r5,r5,r2
    7264:	003f5306 	br	6fb4 <__alt_data_end+0xf0006fb4>
    7268:	4448b03a 	or	r4,r8,r17
    726c:	20003e26 	beq	r4,zero,7368 <__adddf3+0x61c>
    7270:	00c6303a 	nor	r3,zero,r3
    7274:	18003a1e 	bne	r3,zero,7360 <__adddf3+0x614>
    7278:	3463c83a 	sub	r17,r6,r17
    727c:	4a07c83a 	sub	r3,r9,r8
    7280:	344d803a 	cmpltu	r6,r6,r17
    7284:	1991c83a 	sub	r8,r3,r6
    7288:	1021883a 	mov	r16,r2
    728c:	3825883a 	mov	r18,r7
    7290:	003f0a06 	br	6ebc <__alt_data_end+0xf0006ebc>
    7294:	2023883a 	mov	r17,r4
    7298:	003f0d06 	br	6ed0 <__alt_data_end+0xf0006ed0>
    729c:	0081ffc4 	movi	r2,2047
    72a0:	80bf3f1e 	bne	r16,r2,6fa0 <__alt_data_end+0xf0006fa0>
    72a4:	003ec806 	br	6dc8 <__alt_data_end+0xf0006dc8>
    72a8:	0005883a 	mov	r2,zero
    72ac:	003fb106 	br	7174 <__alt_data_end+0xf0007174>
    72b0:	0007883a 	mov	r3,zero
    72b4:	003fbc06 	br	71a8 <__alt_data_end+0xf00071a8>
    72b8:	4444b03a 	or	r2,r8,r17
    72bc:	8000871e 	bne	r16,zero,74dc <__adddf3+0x790>
    72c0:	1000ba26 	beq	r2,zero,75ac <__adddf3+0x860>
    72c4:	4984b03a 	or	r2,r9,r6
    72c8:	103ebf26 	beq	r2,zero,6dc8 <__alt_data_end+0xf0006dc8>
    72cc:	8985883a 	add	r2,r17,r6
    72d0:	4247883a 	add	r3,r8,r9
    72d4:	1451803a 	cmpltu	r8,r2,r17
    72d8:	40d1883a 	add	r8,r8,r3
    72dc:	40c0202c 	andhi	r3,r8,128
    72e0:	1023883a 	mov	r17,r2
    72e4:	183f1a26 	beq	r3,zero,6f50 <__alt_data_end+0xf0006f50>
    72e8:	00bfe034 	movhi	r2,65408
    72ec:	10bfffc4 	addi	r2,r2,-1
    72f0:	2021883a 	mov	r16,r4
    72f4:	4090703a 	and	r8,r8,r2
    72f8:	003eb306 	br	6dc8 <__alt_data_end+0xf0006dc8>
    72fc:	4444b03a 	or	r2,r8,r17
    7300:	8000291e 	bne	r16,zero,73a8 <__adddf3+0x65c>
    7304:	10004b1e 	bne	r2,zero,7434 <__adddf3+0x6e8>
    7308:	4990b03a 	or	r8,r9,r6
    730c:	40008b26 	beq	r8,zero,753c <__adddf3+0x7f0>
    7310:	4811883a 	mov	r8,r9
    7314:	3023883a 	mov	r17,r6
    7318:	3825883a 	mov	r18,r7
    731c:	003eaa06 	br	6dc8 <__alt_data_end+0xf0006dc8>
    7320:	1021883a 	mov	r16,r2
    7324:	0011883a 	mov	r8,zero
    7328:	0005883a 	mov	r2,zero
    732c:	003f0f06 	br	6f6c <__alt_data_end+0xf0006f6c>
    7330:	217ff804 	addi	r5,r4,-32
    7334:	00800804 	movi	r2,32
    7338:	494ad83a 	srl	r5,r9,r5
    733c:	20807d26 	beq	r4,r2,7534 <__adddf3+0x7e8>
    7340:	00801004 	movi	r2,64
    7344:	1109c83a 	sub	r4,r2,r4
    7348:	4912983a 	sll	r9,r9,r4
    734c:	498cb03a 	or	r6,r9,r6
    7350:	300cc03a 	cmpne	r6,r6,zero
    7354:	298ab03a 	or	r5,r5,r6
    7358:	0013883a 	mov	r9,zero
    735c:	003f1506 	br	6fb4 <__alt_data_end+0xf0006fb4>
    7360:	0101ffc4 	movi	r4,2047
    7364:	113f9a1e 	bne	r2,r4,71d0 <__alt_data_end+0xf00071d0>
    7368:	4811883a 	mov	r8,r9
    736c:	3023883a 	mov	r17,r6
    7370:	1021883a 	mov	r16,r2
    7374:	3825883a 	mov	r18,r7
    7378:	003e9306 	br	6dc8 <__alt_data_end+0xf0006dc8>
    737c:	8000161e 	bne	r16,zero,73d8 <__adddf3+0x68c>
    7380:	444ab03a 	or	r5,r8,r17
    7384:	28005126 	beq	r5,zero,74cc <__adddf3+0x780>
    7388:	0108303a 	nor	r4,zero,r4
    738c:	20004d1e 	bne	r4,zero,74c4 <__adddf3+0x778>
    7390:	89a3883a 	add	r17,r17,r6
    7394:	4253883a 	add	r9,r8,r9
    7398:	898d803a 	cmpltu	r6,r17,r6
    739c:	3251883a 	add	r8,r6,r9
    73a0:	1021883a 	mov	r16,r2
    73a4:	003f0806 	br	6fc8 <__alt_data_end+0xf0006fc8>
    73a8:	1000301e 	bne	r2,zero,746c <__adddf3+0x720>
    73ac:	4984b03a 	or	r2,r9,r6
    73b0:	10007126 	beq	r2,zero,7578 <__adddf3+0x82c>
    73b4:	4811883a 	mov	r8,r9
    73b8:	3023883a 	mov	r17,r6
    73bc:	3825883a 	mov	r18,r7
    73c0:	0401ffc4 	movi	r16,2047
    73c4:	003e8006 	br	6dc8 <__alt_data_end+0xf0006dc8>
    73c8:	4462b03a 	or	r17,r8,r17
    73cc:	8822c03a 	cmpne	r17,r17,zero
    73d0:	0007883a 	mov	r3,zero
    73d4:	003f8b06 	br	7204 <__alt_data_end+0xf0007204>
    73d8:	0141ffc4 	movi	r5,2047
    73dc:	11403b26 	beq	r2,r5,74cc <__adddf3+0x780>
    73e0:	0109c83a 	sub	r4,zero,r4
    73e4:	42002034 	orhi	r8,r8,128
    73e8:	01400e04 	movi	r5,56
    73ec:	29006716 	blt	r5,r4,758c <__adddf3+0x840>
    73f0:	014007c4 	movi	r5,31
    73f4:	29007016 	blt	r5,r4,75b8 <__adddf3+0x86c>
    73f8:	01400804 	movi	r5,32
    73fc:	290bc83a 	sub	r5,r5,r4
    7400:	4154983a 	sll	r10,r8,r5
    7404:	890ed83a 	srl	r7,r17,r4
    7408:	894a983a 	sll	r5,r17,r5
    740c:	4108d83a 	srl	r4,r8,r4
    7410:	51e2b03a 	or	r17,r10,r7
    7414:	280ac03a 	cmpne	r5,r5,zero
    7418:	8962b03a 	or	r17,r17,r5
    741c:	89a3883a 	add	r17,r17,r6
    7420:	2253883a 	add	r9,r4,r9
    7424:	898d803a 	cmpltu	r6,r17,r6
    7428:	3251883a 	add	r8,r6,r9
    742c:	1021883a 	mov	r16,r2
    7430:	003ee506 	br	6fc8 <__alt_data_end+0xf0006fc8>
    7434:	4984b03a 	or	r2,r9,r6
    7438:	103e6326 	beq	r2,zero,6dc8 <__alt_data_end+0xf0006dc8>
    743c:	8987c83a 	sub	r3,r17,r6
    7440:	88c9803a 	cmpltu	r4,r17,r3
    7444:	4245c83a 	sub	r2,r8,r9
    7448:	1105c83a 	sub	r2,r2,r4
    744c:	1100202c 	andhi	r4,r2,128
    7450:	203ebb26 	beq	r4,zero,6f40 <__alt_data_end+0xf0006f40>
    7454:	3463c83a 	sub	r17,r6,r17
    7458:	4a07c83a 	sub	r3,r9,r8
    745c:	344d803a 	cmpltu	r6,r6,r17
    7460:	1991c83a 	sub	r8,r3,r6
    7464:	3825883a 	mov	r18,r7
    7468:	003e5706 	br	6dc8 <__alt_data_end+0xf0006dc8>
    746c:	4984b03a 	or	r2,r9,r6
    7470:	10002e26 	beq	r2,zero,752c <__adddf3+0x7e0>
    7474:	4004d0fa 	srli	r2,r8,3
    7478:	8822d0fa 	srli	r17,r17,3
    747c:	4010977a 	slli	r8,r8,29
    7480:	10c0022c 	andhi	r3,r2,8
    7484:	4462b03a 	or	r17,r8,r17
    7488:	18000826 	beq	r3,zero,74ac <__adddf3+0x760>
    748c:	4808d0fa 	srli	r4,r9,3
    7490:	20c0022c 	andhi	r3,r4,8
    7494:	1800051e 	bne	r3,zero,74ac <__adddf3+0x760>
    7498:	300cd0fa 	srli	r6,r6,3
    749c:	4806977a 	slli	r3,r9,29
    74a0:	2005883a 	mov	r2,r4
    74a4:	3825883a 	mov	r18,r7
    74a8:	19a2b03a 	or	r17,r3,r6
    74ac:	8810d77a 	srli	r8,r17,29
    74b0:	100490fa 	slli	r2,r2,3
    74b4:	882290fa 	slli	r17,r17,3
    74b8:	0401ffc4 	movi	r16,2047
    74bc:	4090b03a 	or	r8,r8,r2
    74c0:	003e4106 	br	6dc8 <__alt_data_end+0xf0006dc8>
    74c4:	0141ffc4 	movi	r5,2047
    74c8:	117fc71e 	bne	r2,r5,73e8 <__alt_data_end+0xf00073e8>
    74cc:	4811883a 	mov	r8,r9
    74d0:	3023883a 	mov	r17,r6
    74d4:	1021883a 	mov	r16,r2
    74d8:	003e3b06 	br	6dc8 <__alt_data_end+0xf0006dc8>
    74dc:	10002f26 	beq	r2,zero,759c <__adddf3+0x850>
    74e0:	4984b03a 	or	r2,r9,r6
    74e4:	10001126 	beq	r2,zero,752c <__adddf3+0x7e0>
    74e8:	4004d0fa 	srli	r2,r8,3
    74ec:	8822d0fa 	srli	r17,r17,3
    74f0:	4010977a 	slli	r8,r8,29
    74f4:	10c0022c 	andhi	r3,r2,8
    74f8:	4462b03a 	or	r17,r8,r17
    74fc:	183feb26 	beq	r3,zero,74ac <__alt_data_end+0xf00074ac>
    7500:	4808d0fa 	srli	r4,r9,3
    7504:	20c0022c 	andhi	r3,r4,8
    7508:	183fe81e 	bne	r3,zero,74ac <__alt_data_end+0xf00074ac>
    750c:	300cd0fa 	srli	r6,r6,3
    7510:	4806977a 	slli	r3,r9,29
    7514:	2005883a 	mov	r2,r4
    7518:	19a2b03a 	or	r17,r3,r6
    751c:	003fe306 	br	74ac <__alt_data_end+0xf00074ac>
    7520:	0011883a 	mov	r8,zero
    7524:	0005883a 	mov	r2,zero
    7528:	003e3f06 	br	6e28 <__alt_data_end+0xf0006e28>
    752c:	0401ffc4 	movi	r16,2047
    7530:	003e2506 	br	6dc8 <__alt_data_end+0xf0006dc8>
    7534:	0013883a 	mov	r9,zero
    7538:	003f8406 	br	734c <__alt_data_end+0xf000734c>
    753c:	0005883a 	mov	r2,zero
    7540:	0007883a 	mov	r3,zero
    7544:	003e8906 	br	6f6c <__alt_data_end+0xf0006f6c>
    7548:	197ff804 	addi	r5,r3,-32
    754c:	01000804 	movi	r4,32
    7550:	414ad83a 	srl	r5,r8,r5
    7554:	19002426 	beq	r3,r4,75e8 <__adddf3+0x89c>
    7558:	01001004 	movi	r4,64
    755c:	20c7c83a 	sub	r3,r4,r3
    7560:	40c6983a 	sll	r3,r8,r3
    7564:	1c46b03a 	or	r3,r3,r17
    7568:	1806c03a 	cmpne	r3,r3,zero
    756c:	28e2b03a 	or	r17,r5,r3
    7570:	0007883a 	mov	r3,zero
    7574:	003f2306 	br	7204 <__alt_data_end+0xf0007204>
    7578:	0007883a 	mov	r3,zero
    757c:	5811883a 	mov	r8,r11
    7580:	00bfffc4 	movi	r2,-1
    7584:	0401ffc4 	movi	r16,2047
    7588:	003e7806 	br	6f6c <__alt_data_end+0xf0006f6c>
    758c:	4462b03a 	or	r17,r8,r17
    7590:	8822c03a 	cmpne	r17,r17,zero
    7594:	0009883a 	mov	r4,zero
    7598:	003fa006 	br	741c <__alt_data_end+0xf000741c>
    759c:	4811883a 	mov	r8,r9
    75a0:	3023883a 	mov	r17,r6
    75a4:	0401ffc4 	movi	r16,2047
    75a8:	003e0706 	br	6dc8 <__alt_data_end+0xf0006dc8>
    75ac:	4811883a 	mov	r8,r9
    75b0:	3023883a 	mov	r17,r6
    75b4:	003e0406 	br	6dc8 <__alt_data_end+0xf0006dc8>
    75b8:	21fff804 	addi	r7,r4,-32
    75bc:	01400804 	movi	r5,32
    75c0:	41ced83a 	srl	r7,r8,r7
    75c4:	21400a26 	beq	r4,r5,75f0 <__adddf3+0x8a4>
    75c8:	01401004 	movi	r5,64
    75cc:	2909c83a 	sub	r4,r5,r4
    75d0:	4108983a 	sll	r4,r8,r4
    75d4:	2448b03a 	or	r4,r4,r17
    75d8:	2008c03a 	cmpne	r4,r4,zero
    75dc:	3922b03a 	or	r17,r7,r4
    75e0:	0009883a 	mov	r4,zero
    75e4:	003f8d06 	br	741c <__alt_data_end+0xf000741c>
    75e8:	0007883a 	mov	r3,zero
    75ec:	003fdd06 	br	7564 <__alt_data_end+0xf0007564>
    75f0:	0009883a 	mov	r4,zero
    75f4:	003ff706 	br	75d4 <__alt_data_end+0xf00075d4>

000075f8 <__divdf3>:
    75f8:	defff204 	addi	sp,sp,-56
    75fc:	dd400915 	stw	r21,36(sp)
    7600:	282ad53a 	srli	r21,r5,20
    7604:	dd000815 	stw	r20,32(sp)
    7608:	2828d7fa 	srli	r20,r5,31
    760c:	dc000415 	stw	r16,16(sp)
    7610:	04000434 	movhi	r16,16
    7614:	df000c15 	stw	fp,48(sp)
    7618:	843fffc4 	addi	r16,r16,-1
    761c:	dfc00d15 	stw	ra,52(sp)
    7620:	ddc00b15 	stw	r23,44(sp)
    7624:	dd800a15 	stw	r22,40(sp)
    7628:	dcc00715 	stw	r19,28(sp)
    762c:	dc800615 	stw	r18,24(sp)
    7630:	dc400515 	stw	r17,20(sp)
    7634:	ad41ffcc 	andi	r21,r21,2047
    7638:	2c20703a 	and	r16,r5,r16
    763c:	a7003fcc 	andi	fp,r20,255
    7640:	a8006126 	beq	r21,zero,77c8 <__divdf3+0x1d0>
    7644:	0081ffc4 	movi	r2,2047
    7648:	2025883a 	mov	r18,r4
    764c:	a8803726 	beq	r21,r2,772c <__divdf3+0x134>
    7650:	80800434 	orhi	r2,r16,16
    7654:	100490fa 	slli	r2,r2,3
    7658:	2020d77a 	srli	r16,r4,29
    765c:	202490fa 	slli	r18,r4,3
    7660:	ad7f0044 	addi	r21,r21,-1023
    7664:	80a0b03a 	or	r16,r16,r2
    7668:	0027883a 	mov	r19,zero
    766c:	0013883a 	mov	r9,zero
    7670:	3804d53a 	srli	r2,r7,20
    7674:	382cd7fa 	srli	r22,r7,31
    7678:	04400434 	movhi	r17,16
    767c:	8c7fffc4 	addi	r17,r17,-1
    7680:	1081ffcc 	andi	r2,r2,2047
    7684:	3011883a 	mov	r8,r6
    7688:	3c62703a 	and	r17,r7,r17
    768c:	b5c03fcc 	andi	r23,r22,255
    7690:	10006c26 	beq	r2,zero,7844 <__divdf3+0x24c>
    7694:	00c1ffc4 	movi	r3,2047
    7698:	10c06426 	beq	r2,r3,782c <__divdf3+0x234>
    769c:	88c00434 	orhi	r3,r17,16
    76a0:	180690fa 	slli	r3,r3,3
    76a4:	3022d77a 	srli	r17,r6,29
    76a8:	301090fa 	slli	r8,r6,3
    76ac:	10bf0044 	addi	r2,r2,-1023
    76b0:	88e2b03a 	or	r17,r17,r3
    76b4:	000f883a 	mov	r7,zero
    76b8:	a58cf03a 	xor	r6,r20,r22
    76bc:	3cc8b03a 	or	r4,r7,r19
    76c0:	a8abc83a 	sub	r21,r21,r2
    76c4:	008003c4 	movi	r2,15
    76c8:	3007883a 	mov	r3,r6
    76cc:	34c03fcc 	andi	r19,r6,255
    76d0:	11009036 	bltu	r2,r4,7914 <__divdf3+0x31c>
    76d4:	200890ba 	slli	r4,r4,2
    76d8:	00800034 	movhi	r2,0
    76dc:	109dbb04 	addi	r2,r2,30444
    76e0:	2089883a 	add	r4,r4,r2
    76e4:	20800017 	ldw	r2,0(r4)
    76e8:	1000683a 	jmp	r2
    76ec:	00007914 	movui	zero,484
    76f0:	00007764 	muli	zero,zero,477
    76f4:	00007904 	movi	zero,484
    76f8:	00007758 	cmpnei	zero,zero,477
    76fc:	00007904 	movi	zero,484
    7700:	000078d8 	cmpnei	zero,zero,483
    7704:	00007904 	movi	zero,484
    7708:	00007758 	cmpnei	zero,zero,477
    770c:	00007764 	muli	zero,zero,477
    7710:	00007764 	muli	zero,zero,477
    7714:	000078d8 	cmpnei	zero,zero,483
    7718:	00007758 	cmpnei	zero,zero,477
    771c:	00007748 	cmpgei	zero,zero,477
    7720:	00007748 	cmpgei	zero,zero,477
    7724:	00007748 	cmpgei	zero,zero,477
    7728:	00007bf8 	rdprs	zero,zero,495
    772c:	2404b03a 	or	r2,r4,r16
    7730:	1000661e 	bne	r2,zero,78cc <__divdf3+0x2d4>
    7734:	04c00204 	movi	r19,8
    7738:	0021883a 	mov	r16,zero
    773c:	0025883a 	mov	r18,zero
    7740:	02400084 	movi	r9,2
    7744:	003fca06 	br	7670 <__alt_data_end+0xf0007670>
    7748:	8023883a 	mov	r17,r16
    774c:	9011883a 	mov	r8,r18
    7750:	e02f883a 	mov	r23,fp
    7754:	480f883a 	mov	r7,r9
    7758:	00800084 	movi	r2,2
    775c:	3881311e 	bne	r7,r2,7c24 <__divdf3+0x62c>
    7760:	b827883a 	mov	r19,r23
    7764:	98c0004c 	andi	r3,r19,1
    7768:	0081ffc4 	movi	r2,2047
    776c:	000b883a 	mov	r5,zero
    7770:	0025883a 	mov	r18,zero
    7774:	1004953a 	slli	r2,r2,20
    7778:	18c03fcc 	andi	r3,r3,255
    777c:	04400434 	movhi	r17,16
    7780:	8c7fffc4 	addi	r17,r17,-1
    7784:	180697fa 	slli	r3,r3,31
    7788:	2c4a703a 	and	r5,r5,r17
    778c:	288ab03a 	or	r5,r5,r2
    7790:	28c6b03a 	or	r3,r5,r3
    7794:	9005883a 	mov	r2,r18
    7798:	dfc00d17 	ldw	ra,52(sp)
    779c:	df000c17 	ldw	fp,48(sp)
    77a0:	ddc00b17 	ldw	r23,44(sp)
    77a4:	dd800a17 	ldw	r22,40(sp)
    77a8:	dd400917 	ldw	r21,36(sp)
    77ac:	dd000817 	ldw	r20,32(sp)
    77b0:	dcc00717 	ldw	r19,28(sp)
    77b4:	dc800617 	ldw	r18,24(sp)
    77b8:	dc400517 	ldw	r17,20(sp)
    77bc:	dc000417 	ldw	r16,16(sp)
    77c0:	dec00e04 	addi	sp,sp,56
    77c4:	f800283a 	ret
    77c8:	2404b03a 	or	r2,r4,r16
    77cc:	2027883a 	mov	r19,r4
    77d0:	10003926 	beq	r2,zero,78b8 <__divdf3+0x2c0>
    77d4:	80012e26 	beq	r16,zero,7c90 <__divdf3+0x698>
    77d8:	8009883a 	mov	r4,r16
    77dc:	d9800315 	stw	r6,12(sp)
    77e0:	d9c00215 	stw	r7,8(sp)
    77e4:	00092200 	call	9220 <__clzsi2>
    77e8:	d9800317 	ldw	r6,12(sp)
    77ec:	d9c00217 	ldw	r7,8(sp)
    77f0:	113ffd44 	addi	r4,r2,-11
    77f4:	00c00704 	movi	r3,28
    77f8:	19012116 	blt	r3,r4,7c80 <__divdf3+0x688>
    77fc:	00c00744 	movi	r3,29
    7800:	147ffe04 	addi	r17,r2,-8
    7804:	1907c83a 	sub	r3,r3,r4
    7808:	8460983a 	sll	r16,r16,r17
    780c:	98c6d83a 	srl	r3,r19,r3
    7810:	9c64983a 	sll	r18,r19,r17
    7814:	1c20b03a 	or	r16,r3,r16
    7818:	1080fcc4 	addi	r2,r2,1011
    781c:	00abc83a 	sub	r21,zero,r2
    7820:	0027883a 	mov	r19,zero
    7824:	0013883a 	mov	r9,zero
    7828:	003f9106 	br	7670 <__alt_data_end+0xf0007670>
    782c:	3446b03a 	or	r3,r6,r17
    7830:	18001f1e 	bne	r3,zero,78b0 <__divdf3+0x2b8>
    7834:	0023883a 	mov	r17,zero
    7838:	0011883a 	mov	r8,zero
    783c:	01c00084 	movi	r7,2
    7840:	003f9d06 	br	76b8 <__alt_data_end+0xf00076b8>
    7844:	3446b03a 	or	r3,r6,r17
    7848:	18001526 	beq	r3,zero,78a0 <__divdf3+0x2a8>
    784c:	88011b26 	beq	r17,zero,7cbc <__divdf3+0x6c4>
    7850:	8809883a 	mov	r4,r17
    7854:	d9800315 	stw	r6,12(sp)
    7858:	da400115 	stw	r9,4(sp)
    785c:	00092200 	call	9220 <__clzsi2>
    7860:	d9800317 	ldw	r6,12(sp)
    7864:	da400117 	ldw	r9,4(sp)
    7868:	113ffd44 	addi	r4,r2,-11
    786c:	00c00704 	movi	r3,28
    7870:	19010e16 	blt	r3,r4,7cac <__divdf3+0x6b4>
    7874:	00c00744 	movi	r3,29
    7878:	123ffe04 	addi	r8,r2,-8
    787c:	1907c83a 	sub	r3,r3,r4
    7880:	8a22983a 	sll	r17,r17,r8
    7884:	30c6d83a 	srl	r3,r6,r3
    7888:	3210983a 	sll	r8,r6,r8
    788c:	1c62b03a 	or	r17,r3,r17
    7890:	1080fcc4 	addi	r2,r2,1011
    7894:	0085c83a 	sub	r2,zero,r2
    7898:	000f883a 	mov	r7,zero
    789c:	003f8606 	br	76b8 <__alt_data_end+0xf00076b8>
    78a0:	0023883a 	mov	r17,zero
    78a4:	0011883a 	mov	r8,zero
    78a8:	01c00044 	movi	r7,1
    78ac:	003f8206 	br	76b8 <__alt_data_end+0xf00076b8>
    78b0:	01c000c4 	movi	r7,3
    78b4:	003f8006 	br	76b8 <__alt_data_end+0xf00076b8>
    78b8:	04c00104 	movi	r19,4
    78bc:	0021883a 	mov	r16,zero
    78c0:	0025883a 	mov	r18,zero
    78c4:	02400044 	movi	r9,1
    78c8:	003f6906 	br	7670 <__alt_data_end+0xf0007670>
    78cc:	04c00304 	movi	r19,12
    78d0:	024000c4 	movi	r9,3
    78d4:	003f6606 	br	7670 <__alt_data_end+0xf0007670>
    78d8:	01400434 	movhi	r5,16
    78dc:	0007883a 	mov	r3,zero
    78e0:	297fffc4 	addi	r5,r5,-1
    78e4:	04bfffc4 	movi	r18,-1
    78e8:	0081ffc4 	movi	r2,2047
    78ec:	003fa106 	br	7774 <__alt_data_end+0xf0007774>
    78f0:	00c00044 	movi	r3,1
    78f4:	1887c83a 	sub	r3,r3,r2
    78f8:	01000e04 	movi	r4,56
    78fc:	20c1210e 	bge	r4,r3,7d84 <__divdf3+0x78c>
    7900:	98c0004c 	andi	r3,r19,1
    7904:	0005883a 	mov	r2,zero
    7908:	000b883a 	mov	r5,zero
    790c:	0025883a 	mov	r18,zero
    7910:	003f9806 	br	7774 <__alt_data_end+0xf0007774>
    7914:	8c00fd36 	bltu	r17,r16,7d0c <__divdf3+0x714>
    7918:	8440fb26 	beq	r16,r17,7d08 <__divdf3+0x710>
    791c:	8007883a 	mov	r3,r16
    7920:	ad7fffc4 	addi	r21,r21,-1
    7924:	0021883a 	mov	r16,zero
    7928:	4004d63a 	srli	r2,r8,24
    792c:	8822923a 	slli	r17,r17,8
    7930:	1809883a 	mov	r4,r3
    7934:	402c923a 	slli	r22,r8,8
    7938:	88b8b03a 	or	fp,r17,r2
    793c:	e028d43a 	srli	r20,fp,16
    7940:	d8c00015 	stw	r3,0(sp)
    7944:	e5ffffcc 	andi	r23,fp,65535
    7948:	a00b883a 	mov	r5,r20
    794c:	000937c0 	call	937c <__udivsi3>
    7950:	d8c00017 	ldw	r3,0(sp)
    7954:	a00b883a 	mov	r5,r20
    7958:	d8800315 	stw	r2,12(sp)
    795c:	1809883a 	mov	r4,r3
    7960:	00093e00 	call	93e0 <__umodsi3>
    7964:	d9800317 	ldw	r6,12(sp)
    7968:	1006943a 	slli	r3,r2,16
    796c:	9004d43a 	srli	r2,r18,16
    7970:	b9a3383a 	mul	r17,r23,r6
    7974:	10c4b03a 	or	r2,r2,r3
    7978:	1440062e 	bgeu	r2,r17,7994 <__divdf3+0x39c>
    797c:	1705883a 	add	r2,r2,fp
    7980:	30ffffc4 	addi	r3,r6,-1
    7984:	1700ee36 	bltu	r2,fp,7d40 <__divdf3+0x748>
    7988:	1440ed2e 	bgeu	r2,r17,7d40 <__divdf3+0x748>
    798c:	31bfff84 	addi	r6,r6,-2
    7990:	1705883a 	add	r2,r2,fp
    7994:	1463c83a 	sub	r17,r2,r17
    7998:	a00b883a 	mov	r5,r20
    799c:	8809883a 	mov	r4,r17
    79a0:	d9800315 	stw	r6,12(sp)
    79a4:	000937c0 	call	937c <__udivsi3>
    79a8:	a00b883a 	mov	r5,r20
    79ac:	8809883a 	mov	r4,r17
    79b0:	d8800215 	stw	r2,8(sp)
    79b4:	00093e00 	call	93e0 <__umodsi3>
    79b8:	d9c00217 	ldw	r7,8(sp)
    79bc:	1004943a 	slli	r2,r2,16
    79c0:	94bfffcc 	andi	r18,r18,65535
    79c4:	b9d1383a 	mul	r8,r23,r7
    79c8:	90a4b03a 	or	r18,r18,r2
    79cc:	d9800317 	ldw	r6,12(sp)
    79d0:	9200062e 	bgeu	r18,r8,79ec <__divdf3+0x3f4>
    79d4:	9725883a 	add	r18,r18,fp
    79d8:	38bfffc4 	addi	r2,r7,-1
    79dc:	9700d636 	bltu	r18,fp,7d38 <__divdf3+0x740>
    79e0:	9200d52e 	bgeu	r18,r8,7d38 <__divdf3+0x740>
    79e4:	39ffff84 	addi	r7,r7,-2
    79e8:	9725883a 	add	r18,r18,fp
    79ec:	3004943a 	slli	r2,r6,16
    79f0:	b012d43a 	srli	r9,r22,16
    79f4:	b1bfffcc 	andi	r6,r22,65535
    79f8:	11e2b03a 	or	r17,r2,r7
    79fc:	8806d43a 	srli	r3,r17,16
    7a00:	893fffcc 	andi	r4,r17,65535
    7a04:	218b383a 	mul	r5,r4,r6
    7a08:	30c5383a 	mul	r2,r6,r3
    7a0c:	2249383a 	mul	r4,r4,r9
    7a10:	280ed43a 	srli	r7,r5,16
    7a14:	9225c83a 	sub	r18,r18,r8
    7a18:	2089883a 	add	r4,r4,r2
    7a1c:	3909883a 	add	r4,r7,r4
    7a20:	1a47383a 	mul	r3,r3,r9
    7a24:	2080022e 	bgeu	r4,r2,7a30 <__divdf3+0x438>
    7a28:	00800074 	movhi	r2,1
    7a2c:	1887883a 	add	r3,r3,r2
    7a30:	2004d43a 	srli	r2,r4,16
    7a34:	2008943a 	slli	r4,r4,16
    7a38:	297fffcc 	andi	r5,r5,65535
    7a3c:	10c7883a 	add	r3,r2,r3
    7a40:	2149883a 	add	r4,r4,r5
    7a44:	90c0a536 	bltu	r18,r3,7cdc <__divdf3+0x6e4>
    7a48:	90c0bf26 	beq	r18,r3,7d48 <__divdf3+0x750>
    7a4c:	90c7c83a 	sub	r3,r18,r3
    7a50:	810fc83a 	sub	r7,r16,r4
    7a54:	81e5803a 	cmpltu	r18,r16,r7
    7a58:	1ca5c83a 	sub	r18,r3,r18
    7a5c:	e480c126 	beq	fp,r18,7d64 <__divdf3+0x76c>
    7a60:	a00b883a 	mov	r5,r20
    7a64:	9009883a 	mov	r4,r18
    7a68:	d9800315 	stw	r6,12(sp)
    7a6c:	d9c00215 	stw	r7,8(sp)
    7a70:	da400115 	stw	r9,4(sp)
    7a74:	000937c0 	call	937c <__udivsi3>
    7a78:	a00b883a 	mov	r5,r20
    7a7c:	9009883a 	mov	r4,r18
    7a80:	d8800015 	stw	r2,0(sp)
    7a84:	00093e00 	call	93e0 <__umodsi3>
    7a88:	d9c00217 	ldw	r7,8(sp)
    7a8c:	da000017 	ldw	r8,0(sp)
    7a90:	1006943a 	slli	r3,r2,16
    7a94:	3804d43a 	srli	r2,r7,16
    7a98:	ba21383a 	mul	r16,r23,r8
    7a9c:	d9800317 	ldw	r6,12(sp)
    7aa0:	10c4b03a 	or	r2,r2,r3
    7aa4:	da400117 	ldw	r9,4(sp)
    7aa8:	1400062e 	bgeu	r2,r16,7ac4 <__divdf3+0x4cc>
    7aac:	1705883a 	add	r2,r2,fp
    7ab0:	40ffffc4 	addi	r3,r8,-1
    7ab4:	1700ad36 	bltu	r2,fp,7d6c <__divdf3+0x774>
    7ab8:	1400ac2e 	bgeu	r2,r16,7d6c <__divdf3+0x774>
    7abc:	423fff84 	addi	r8,r8,-2
    7ac0:	1705883a 	add	r2,r2,fp
    7ac4:	1421c83a 	sub	r16,r2,r16
    7ac8:	a00b883a 	mov	r5,r20
    7acc:	8009883a 	mov	r4,r16
    7ad0:	d9800315 	stw	r6,12(sp)
    7ad4:	d9c00215 	stw	r7,8(sp)
    7ad8:	da000015 	stw	r8,0(sp)
    7adc:	da400115 	stw	r9,4(sp)
    7ae0:	000937c0 	call	937c <__udivsi3>
    7ae4:	8009883a 	mov	r4,r16
    7ae8:	a00b883a 	mov	r5,r20
    7aec:	1025883a 	mov	r18,r2
    7af0:	00093e00 	call	93e0 <__umodsi3>
    7af4:	d9c00217 	ldw	r7,8(sp)
    7af8:	1004943a 	slli	r2,r2,16
    7afc:	bcaf383a 	mul	r23,r23,r18
    7b00:	393fffcc 	andi	r4,r7,65535
    7b04:	2088b03a 	or	r4,r4,r2
    7b08:	d9800317 	ldw	r6,12(sp)
    7b0c:	da000017 	ldw	r8,0(sp)
    7b10:	da400117 	ldw	r9,4(sp)
    7b14:	25c0062e 	bgeu	r4,r23,7b30 <__divdf3+0x538>
    7b18:	2709883a 	add	r4,r4,fp
    7b1c:	90bfffc4 	addi	r2,r18,-1
    7b20:	27009436 	bltu	r4,fp,7d74 <__divdf3+0x77c>
    7b24:	25c0932e 	bgeu	r4,r23,7d74 <__divdf3+0x77c>
    7b28:	94bfff84 	addi	r18,r18,-2
    7b2c:	2709883a 	add	r4,r4,fp
    7b30:	4004943a 	slli	r2,r8,16
    7b34:	25efc83a 	sub	r23,r4,r23
    7b38:	1490b03a 	or	r8,r2,r18
    7b3c:	4008d43a 	srli	r4,r8,16
    7b40:	40ffffcc 	andi	r3,r8,65535
    7b44:	30c5383a 	mul	r2,r6,r3
    7b48:	1a47383a 	mul	r3,r3,r9
    7b4c:	310d383a 	mul	r6,r6,r4
    7b50:	100ad43a 	srli	r5,r2,16
    7b54:	4913383a 	mul	r9,r9,r4
    7b58:	1987883a 	add	r3,r3,r6
    7b5c:	28c7883a 	add	r3,r5,r3
    7b60:	1980022e 	bgeu	r3,r6,7b6c <__divdf3+0x574>
    7b64:	01000074 	movhi	r4,1
    7b68:	4913883a 	add	r9,r9,r4
    7b6c:	1808d43a 	srli	r4,r3,16
    7b70:	1806943a 	slli	r3,r3,16
    7b74:	10bfffcc 	andi	r2,r2,65535
    7b78:	2253883a 	add	r9,r4,r9
    7b7c:	1887883a 	add	r3,r3,r2
    7b80:	ba403836 	bltu	r23,r9,7c64 <__divdf3+0x66c>
    7b84:	ba403626 	beq	r23,r9,7c60 <__divdf3+0x668>
    7b88:	42000054 	ori	r8,r8,1
    7b8c:	a880ffc4 	addi	r2,r21,1023
    7b90:	00bf570e 	bge	zero,r2,78f0 <__alt_data_end+0xf00078f0>
    7b94:	40c001cc 	andi	r3,r8,7
    7b98:	18000726 	beq	r3,zero,7bb8 <__divdf3+0x5c0>
    7b9c:	40c003cc 	andi	r3,r8,15
    7ba0:	01000104 	movi	r4,4
    7ba4:	19000426 	beq	r3,r4,7bb8 <__divdf3+0x5c0>
    7ba8:	4107883a 	add	r3,r8,r4
    7bac:	1a11803a 	cmpltu	r8,r3,r8
    7bb0:	8a23883a 	add	r17,r17,r8
    7bb4:	1811883a 	mov	r8,r3
    7bb8:	88c0402c 	andhi	r3,r17,256
    7bbc:	18000426 	beq	r3,zero,7bd0 <__divdf3+0x5d8>
    7bc0:	00ffc034 	movhi	r3,65280
    7bc4:	18ffffc4 	addi	r3,r3,-1
    7bc8:	a8810004 	addi	r2,r21,1024
    7bcc:	88e2703a 	and	r17,r17,r3
    7bd0:	00c1ff84 	movi	r3,2046
    7bd4:	18bee316 	blt	r3,r2,7764 <__alt_data_end+0xf0007764>
    7bd8:	8824977a 	slli	r18,r17,29
    7bdc:	4010d0fa 	srli	r8,r8,3
    7be0:	8822927a 	slli	r17,r17,9
    7be4:	1081ffcc 	andi	r2,r2,2047
    7be8:	9224b03a 	or	r18,r18,r8
    7bec:	880ad33a 	srli	r5,r17,12
    7bf0:	98c0004c 	andi	r3,r19,1
    7bf4:	003edf06 	br	7774 <__alt_data_end+0xf0007774>
    7bf8:	8080022c 	andhi	r2,r16,8
    7bfc:	10001226 	beq	r2,zero,7c48 <__divdf3+0x650>
    7c00:	8880022c 	andhi	r2,r17,8
    7c04:	1000101e 	bne	r2,zero,7c48 <__divdf3+0x650>
    7c08:	00800434 	movhi	r2,16
    7c0c:	89400234 	orhi	r5,r17,8
    7c10:	10bfffc4 	addi	r2,r2,-1
    7c14:	b007883a 	mov	r3,r22
    7c18:	288a703a 	and	r5,r5,r2
    7c1c:	4025883a 	mov	r18,r8
    7c20:	003f3106 	br	78e8 <__alt_data_end+0xf00078e8>
    7c24:	008000c4 	movi	r2,3
    7c28:	3880a626 	beq	r7,r2,7ec4 <__divdf3+0x8cc>
    7c2c:	00800044 	movi	r2,1
    7c30:	3880521e 	bne	r7,r2,7d7c <__divdf3+0x784>
    7c34:	b807883a 	mov	r3,r23
    7c38:	0005883a 	mov	r2,zero
    7c3c:	000b883a 	mov	r5,zero
    7c40:	0025883a 	mov	r18,zero
    7c44:	003ecb06 	br	7774 <__alt_data_end+0xf0007774>
    7c48:	00800434 	movhi	r2,16
    7c4c:	81400234 	orhi	r5,r16,8
    7c50:	10bfffc4 	addi	r2,r2,-1
    7c54:	a007883a 	mov	r3,r20
    7c58:	288a703a 	and	r5,r5,r2
    7c5c:	003f2206 	br	78e8 <__alt_data_end+0xf00078e8>
    7c60:	183fca26 	beq	r3,zero,7b8c <__alt_data_end+0xf0007b8c>
    7c64:	e5ef883a 	add	r23,fp,r23
    7c68:	40bfffc4 	addi	r2,r8,-1
    7c6c:	bf00392e 	bgeu	r23,fp,7d54 <__divdf3+0x75c>
    7c70:	1011883a 	mov	r8,r2
    7c74:	ba7fc41e 	bne	r23,r9,7b88 <__alt_data_end+0xf0007b88>
    7c78:	b0ffc31e 	bne	r22,r3,7b88 <__alt_data_end+0xf0007b88>
    7c7c:	003fc306 	br	7b8c <__alt_data_end+0xf0007b8c>
    7c80:	143ff604 	addi	r16,r2,-40
    7c84:	9c20983a 	sll	r16,r19,r16
    7c88:	0025883a 	mov	r18,zero
    7c8c:	003ee206 	br	7818 <__alt_data_end+0xf0007818>
    7c90:	d9800315 	stw	r6,12(sp)
    7c94:	d9c00215 	stw	r7,8(sp)
    7c98:	00092200 	call	9220 <__clzsi2>
    7c9c:	10800804 	addi	r2,r2,32
    7ca0:	d9c00217 	ldw	r7,8(sp)
    7ca4:	d9800317 	ldw	r6,12(sp)
    7ca8:	003ed106 	br	77f0 <__alt_data_end+0xf00077f0>
    7cac:	147ff604 	addi	r17,r2,-40
    7cb0:	3462983a 	sll	r17,r6,r17
    7cb4:	0011883a 	mov	r8,zero
    7cb8:	003ef506 	br	7890 <__alt_data_end+0xf0007890>
    7cbc:	3009883a 	mov	r4,r6
    7cc0:	d9800315 	stw	r6,12(sp)
    7cc4:	da400115 	stw	r9,4(sp)
    7cc8:	00092200 	call	9220 <__clzsi2>
    7ccc:	10800804 	addi	r2,r2,32
    7cd0:	da400117 	ldw	r9,4(sp)
    7cd4:	d9800317 	ldw	r6,12(sp)
    7cd8:	003ee306 	br	7868 <__alt_data_end+0xf0007868>
    7cdc:	85a1883a 	add	r16,r16,r22
    7ce0:	8585803a 	cmpltu	r2,r16,r22
    7ce4:	1705883a 	add	r2,r2,fp
    7ce8:	14a5883a 	add	r18,r2,r18
    7cec:	88bfffc4 	addi	r2,r17,-1
    7cf0:	e4800c2e 	bgeu	fp,r18,7d24 <__divdf3+0x72c>
    7cf4:	90c03e36 	bltu	r18,r3,7df0 <__divdf3+0x7f8>
    7cf8:	1c806926 	beq	r3,r18,7ea0 <__divdf3+0x8a8>
    7cfc:	90c7c83a 	sub	r3,r18,r3
    7d00:	1023883a 	mov	r17,r2
    7d04:	003f5206 	br	7a50 <__alt_data_end+0xf0007a50>
    7d08:	923f0436 	bltu	r18,r8,791c <__alt_data_end+0xf000791c>
    7d0c:	800897fa 	slli	r4,r16,31
    7d10:	9004d07a 	srli	r2,r18,1
    7d14:	8006d07a 	srli	r3,r16,1
    7d18:	902097fa 	slli	r16,r18,31
    7d1c:	20a4b03a 	or	r18,r4,r2
    7d20:	003f0106 	br	7928 <__alt_data_end+0xf0007928>
    7d24:	e4bff51e 	bne	fp,r18,7cfc <__alt_data_end+0xf0007cfc>
    7d28:	85bff22e 	bgeu	r16,r22,7cf4 <__alt_data_end+0xf0007cf4>
    7d2c:	e0c7c83a 	sub	r3,fp,r3
    7d30:	1023883a 	mov	r17,r2
    7d34:	003f4606 	br	7a50 <__alt_data_end+0xf0007a50>
    7d38:	100f883a 	mov	r7,r2
    7d3c:	003f2b06 	br	79ec <__alt_data_end+0xf00079ec>
    7d40:	180d883a 	mov	r6,r3
    7d44:	003f1306 	br	7994 <__alt_data_end+0xf0007994>
    7d48:	813fe436 	bltu	r16,r4,7cdc <__alt_data_end+0xf0007cdc>
    7d4c:	0007883a 	mov	r3,zero
    7d50:	003f3f06 	br	7a50 <__alt_data_end+0xf0007a50>
    7d54:	ba402c36 	bltu	r23,r9,7e08 <__divdf3+0x810>
    7d58:	4dc05426 	beq	r9,r23,7eac <__divdf3+0x8b4>
    7d5c:	1011883a 	mov	r8,r2
    7d60:	003f8906 	br	7b88 <__alt_data_end+0xf0007b88>
    7d64:	023fffc4 	movi	r8,-1
    7d68:	003f8806 	br	7b8c <__alt_data_end+0xf0007b8c>
    7d6c:	1811883a 	mov	r8,r3
    7d70:	003f5406 	br	7ac4 <__alt_data_end+0xf0007ac4>
    7d74:	1025883a 	mov	r18,r2
    7d78:	003f6d06 	br	7b30 <__alt_data_end+0xf0007b30>
    7d7c:	b827883a 	mov	r19,r23
    7d80:	003f8206 	br	7b8c <__alt_data_end+0xf0007b8c>
    7d84:	010007c4 	movi	r4,31
    7d88:	20c02616 	blt	r4,r3,7e24 <__divdf3+0x82c>
    7d8c:	00800804 	movi	r2,32
    7d90:	10c5c83a 	sub	r2,r2,r3
    7d94:	888a983a 	sll	r5,r17,r2
    7d98:	40c8d83a 	srl	r4,r8,r3
    7d9c:	4084983a 	sll	r2,r8,r2
    7da0:	88e2d83a 	srl	r17,r17,r3
    7da4:	2906b03a 	or	r3,r5,r4
    7da8:	1004c03a 	cmpne	r2,r2,zero
    7dac:	1886b03a 	or	r3,r3,r2
    7db0:	188001cc 	andi	r2,r3,7
    7db4:	10000726 	beq	r2,zero,7dd4 <__divdf3+0x7dc>
    7db8:	188003cc 	andi	r2,r3,15
    7dbc:	01000104 	movi	r4,4
    7dc0:	11000426 	beq	r2,r4,7dd4 <__divdf3+0x7dc>
    7dc4:	1805883a 	mov	r2,r3
    7dc8:	10c00104 	addi	r3,r2,4
    7dcc:	1885803a 	cmpltu	r2,r3,r2
    7dd0:	88a3883a 	add	r17,r17,r2
    7dd4:	8880202c 	andhi	r2,r17,128
    7dd8:	10002726 	beq	r2,zero,7e78 <__divdf3+0x880>
    7ddc:	98c0004c 	andi	r3,r19,1
    7de0:	00800044 	movi	r2,1
    7de4:	000b883a 	mov	r5,zero
    7de8:	0025883a 	mov	r18,zero
    7dec:	003e6106 	br	7774 <__alt_data_end+0xf0007774>
    7df0:	85a1883a 	add	r16,r16,r22
    7df4:	8585803a 	cmpltu	r2,r16,r22
    7df8:	1705883a 	add	r2,r2,fp
    7dfc:	14a5883a 	add	r18,r2,r18
    7e00:	8c7fff84 	addi	r17,r17,-2
    7e04:	003f1106 	br	7a4c <__alt_data_end+0xf0007a4c>
    7e08:	b589883a 	add	r4,r22,r22
    7e0c:	25ad803a 	cmpltu	r22,r4,r22
    7e10:	b739883a 	add	fp,r22,fp
    7e14:	40bfff84 	addi	r2,r8,-2
    7e18:	bf2f883a 	add	r23,r23,fp
    7e1c:	202d883a 	mov	r22,r4
    7e20:	003f9306 	br	7c70 <__alt_data_end+0xf0007c70>
    7e24:	013ff844 	movi	r4,-31
    7e28:	2085c83a 	sub	r2,r4,r2
    7e2c:	8888d83a 	srl	r4,r17,r2
    7e30:	00800804 	movi	r2,32
    7e34:	18802126 	beq	r3,r2,7ebc <__divdf3+0x8c4>
    7e38:	00801004 	movi	r2,64
    7e3c:	10c5c83a 	sub	r2,r2,r3
    7e40:	8884983a 	sll	r2,r17,r2
    7e44:	1204b03a 	or	r2,r2,r8
    7e48:	1004c03a 	cmpne	r2,r2,zero
    7e4c:	2084b03a 	or	r2,r4,r2
    7e50:	144001cc 	andi	r17,r2,7
    7e54:	88000d1e 	bne	r17,zero,7e8c <__divdf3+0x894>
    7e58:	000b883a 	mov	r5,zero
    7e5c:	1024d0fa 	srli	r18,r2,3
    7e60:	98c0004c 	andi	r3,r19,1
    7e64:	0005883a 	mov	r2,zero
    7e68:	9464b03a 	or	r18,r18,r17
    7e6c:	003e4106 	br	7774 <__alt_data_end+0xf0007774>
    7e70:	1007883a 	mov	r3,r2
    7e74:	0023883a 	mov	r17,zero
    7e78:	880a927a 	slli	r5,r17,9
    7e7c:	1805883a 	mov	r2,r3
    7e80:	8822977a 	slli	r17,r17,29
    7e84:	280ad33a 	srli	r5,r5,12
    7e88:	003ff406 	br	7e5c <__alt_data_end+0xf0007e5c>
    7e8c:	10c003cc 	andi	r3,r2,15
    7e90:	01000104 	movi	r4,4
    7e94:	193ff626 	beq	r3,r4,7e70 <__alt_data_end+0xf0007e70>
    7e98:	0023883a 	mov	r17,zero
    7e9c:	003fca06 	br	7dc8 <__alt_data_end+0xf0007dc8>
    7ea0:	813fd336 	bltu	r16,r4,7df0 <__alt_data_end+0xf0007df0>
    7ea4:	1023883a 	mov	r17,r2
    7ea8:	003fa806 	br	7d4c <__alt_data_end+0xf0007d4c>
    7eac:	b0ffd636 	bltu	r22,r3,7e08 <__alt_data_end+0xf0007e08>
    7eb0:	1011883a 	mov	r8,r2
    7eb4:	b0ff341e 	bne	r22,r3,7b88 <__alt_data_end+0xf0007b88>
    7eb8:	003f3406 	br	7b8c <__alt_data_end+0xf0007b8c>
    7ebc:	0005883a 	mov	r2,zero
    7ec0:	003fe006 	br	7e44 <__alt_data_end+0xf0007e44>
    7ec4:	00800434 	movhi	r2,16
    7ec8:	89400234 	orhi	r5,r17,8
    7ecc:	10bfffc4 	addi	r2,r2,-1
    7ed0:	b807883a 	mov	r3,r23
    7ed4:	288a703a 	and	r5,r5,r2
    7ed8:	4025883a 	mov	r18,r8
    7edc:	003e8206 	br	78e8 <__alt_data_end+0xf00078e8>

00007ee0 <__gedf2>:
    7ee0:	2804d53a 	srli	r2,r5,20
    7ee4:	3806d53a 	srli	r3,r7,20
    7ee8:	02000434 	movhi	r8,16
    7eec:	423fffc4 	addi	r8,r8,-1
    7ef0:	1081ffcc 	andi	r2,r2,2047
    7ef4:	0241ffc4 	movi	r9,2047
    7ef8:	2a14703a 	and	r10,r5,r8
    7efc:	18c1ffcc 	andi	r3,r3,2047
    7f00:	3a10703a 	and	r8,r7,r8
    7f04:	280ad7fa 	srli	r5,r5,31
    7f08:	380ed7fa 	srli	r7,r7,31
    7f0c:	12401d26 	beq	r2,r9,7f84 <__gedf2+0xa4>
    7f10:	0241ffc4 	movi	r9,2047
    7f14:	1a401226 	beq	r3,r9,7f60 <__gedf2+0x80>
    7f18:	1000081e 	bne	r2,zero,7f3c <__gedf2+0x5c>
    7f1c:	2296b03a 	or	r11,r4,r10
    7f20:	5813003a 	cmpeq	r9,r11,zero
    7f24:	1800091e 	bne	r3,zero,7f4c <__gedf2+0x6c>
    7f28:	3218b03a 	or	r12,r6,r8
    7f2c:	6000071e 	bne	r12,zero,7f4c <__gedf2+0x6c>
    7f30:	0005883a 	mov	r2,zero
    7f34:	5800101e 	bne	r11,zero,7f78 <__gedf2+0x98>
    7f38:	f800283a 	ret
    7f3c:	18000c1e 	bne	r3,zero,7f70 <__gedf2+0x90>
    7f40:	3212b03a 	or	r9,r6,r8
    7f44:	48000c26 	beq	r9,zero,7f78 <__gedf2+0x98>
    7f48:	0013883a 	mov	r9,zero
    7f4c:	39c03fcc 	andi	r7,r7,255
    7f50:	48000826 	beq	r9,zero,7f74 <__gedf2+0x94>
    7f54:	38000926 	beq	r7,zero,7f7c <__gedf2+0x9c>
    7f58:	00800044 	movi	r2,1
    7f5c:	f800283a 	ret
    7f60:	3212b03a 	or	r9,r6,r8
    7f64:	483fec26 	beq	r9,zero,7f18 <__alt_data_end+0xf0007f18>
    7f68:	00bfff84 	movi	r2,-2
    7f6c:	f800283a 	ret
    7f70:	39c03fcc 	andi	r7,r7,255
    7f74:	29c00626 	beq	r5,r7,7f90 <__gedf2+0xb0>
    7f78:	283ff726 	beq	r5,zero,7f58 <__alt_data_end+0xf0007f58>
    7f7c:	00bfffc4 	movi	r2,-1
    7f80:	f800283a 	ret
    7f84:	2292b03a 	or	r9,r4,r10
    7f88:	483fe126 	beq	r9,zero,7f10 <__alt_data_end+0xf0007f10>
    7f8c:	003ff606 	br	7f68 <__alt_data_end+0xf0007f68>
    7f90:	18bff916 	blt	r3,r2,7f78 <__alt_data_end+0xf0007f78>
    7f94:	10c00316 	blt	r2,r3,7fa4 <__gedf2+0xc4>
    7f98:	42bff736 	bltu	r8,r10,7f78 <__alt_data_end+0xf0007f78>
    7f9c:	52000326 	beq	r10,r8,7fac <__gedf2+0xcc>
    7fa0:	5200042e 	bgeu	r10,r8,7fb4 <__gedf2+0xd4>
    7fa4:	283fec1e 	bne	r5,zero,7f58 <__alt_data_end+0xf0007f58>
    7fa8:	003ff406 	br	7f7c <__alt_data_end+0xf0007f7c>
    7fac:	313ff236 	bltu	r6,r4,7f78 <__alt_data_end+0xf0007f78>
    7fb0:	21bffc36 	bltu	r4,r6,7fa4 <__alt_data_end+0xf0007fa4>
    7fb4:	0005883a 	mov	r2,zero
    7fb8:	f800283a 	ret

00007fbc <__ledf2>:
    7fbc:	2804d53a 	srli	r2,r5,20
    7fc0:	3810d53a 	srli	r8,r7,20
    7fc4:	00c00434 	movhi	r3,16
    7fc8:	18ffffc4 	addi	r3,r3,-1
    7fcc:	1081ffcc 	andi	r2,r2,2047
    7fd0:	0241ffc4 	movi	r9,2047
    7fd4:	28d4703a 	and	r10,r5,r3
    7fd8:	4201ffcc 	andi	r8,r8,2047
    7fdc:	38c6703a 	and	r3,r7,r3
    7fe0:	280ad7fa 	srli	r5,r5,31
    7fe4:	380ed7fa 	srli	r7,r7,31
    7fe8:	12401f26 	beq	r2,r9,8068 <__ledf2+0xac>
    7fec:	0241ffc4 	movi	r9,2047
    7ff0:	42401426 	beq	r8,r9,8044 <__ledf2+0x88>
    7ff4:	1000091e 	bne	r2,zero,801c <__ledf2+0x60>
    7ff8:	2296b03a 	or	r11,r4,r10
    7ffc:	5813003a 	cmpeq	r9,r11,zero
    8000:	29403fcc 	andi	r5,r5,255
    8004:	40000a1e 	bne	r8,zero,8030 <__ledf2+0x74>
    8008:	30d8b03a 	or	r12,r6,r3
    800c:	6000081e 	bne	r12,zero,8030 <__ledf2+0x74>
    8010:	0005883a 	mov	r2,zero
    8014:	5800111e 	bne	r11,zero,805c <__ledf2+0xa0>
    8018:	f800283a 	ret
    801c:	29403fcc 	andi	r5,r5,255
    8020:	40000c1e 	bne	r8,zero,8054 <__ledf2+0x98>
    8024:	30d2b03a 	or	r9,r6,r3
    8028:	48000c26 	beq	r9,zero,805c <__ledf2+0xa0>
    802c:	0013883a 	mov	r9,zero
    8030:	39c03fcc 	andi	r7,r7,255
    8034:	48000826 	beq	r9,zero,8058 <__ledf2+0x9c>
    8038:	38001126 	beq	r7,zero,8080 <__ledf2+0xc4>
    803c:	00800044 	movi	r2,1
    8040:	f800283a 	ret
    8044:	30d2b03a 	or	r9,r6,r3
    8048:	483fea26 	beq	r9,zero,7ff4 <__alt_data_end+0xf0007ff4>
    804c:	00800084 	movi	r2,2
    8050:	f800283a 	ret
    8054:	39c03fcc 	andi	r7,r7,255
    8058:	39400726 	beq	r7,r5,8078 <__ledf2+0xbc>
    805c:	2800081e 	bne	r5,zero,8080 <__ledf2+0xc4>
    8060:	00800044 	movi	r2,1
    8064:	f800283a 	ret
    8068:	2292b03a 	or	r9,r4,r10
    806c:	483fdf26 	beq	r9,zero,7fec <__alt_data_end+0xf0007fec>
    8070:	00800084 	movi	r2,2
    8074:	f800283a 	ret
    8078:	4080030e 	bge	r8,r2,8088 <__ledf2+0xcc>
    807c:	383fef26 	beq	r7,zero,803c <__alt_data_end+0xf000803c>
    8080:	00bfffc4 	movi	r2,-1
    8084:	f800283a 	ret
    8088:	123feb16 	blt	r2,r8,8038 <__alt_data_end+0xf0008038>
    808c:	1abff336 	bltu	r3,r10,805c <__alt_data_end+0xf000805c>
    8090:	50c00326 	beq	r10,r3,80a0 <__ledf2+0xe4>
    8094:	50c0042e 	bgeu	r10,r3,80a8 <__ledf2+0xec>
    8098:	283fe81e 	bne	r5,zero,803c <__alt_data_end+0xf000803c>
    809c:	003ff806 	br	8080 <__alt_data_end+0xf0008080>
    80a0:	313fee36 	bltu	r6,r4,805c <__alt_data_end+0xf000805c>
    80a4:	21bffc36 	bltu	r4,r6,8098 <__alt_data_end+0xf0008098>
    80a8:	0005883a 	mov	r2,zero
    80ac:	f800283a 	ret

000080b0 <__muldf3>:
    80b0:	defff304 	addi	sp,sp,-52
    80b4:	2804d53a 	srli	r2,r5,20
    80b8:	dd800915 	stw	r22,36(sp)
    80bc:	282cd7fa 	srli	r22,r5,31
    80c0:	dc000315 	stw	r16,12(sp)
    80c4:	04000434 	movhi	r16,16
    80c8:	dd400815 	stw	r21,32(sp)
    80cc:	dc800515 	stw	r18,20(sp)
    80d0:	843fffc4 	addi	r16,r16,-1
    80d4:	dfc00c15 	stw	ra,48(sp)
    80d8:	df000b15 	stw	fp,44(sp)
    80dc:	ddc00a15 	stw	r23,40(sp)
    80e0:	dd000715 	stw	r20,28(sp)
    80e4:	dcc00615 	stw	r19,24(sp)
    80e8:	dc400415 	stw	r17,16(sp)
    80ec:	1481ffcc 	andi	r18,r2,2047
    80f0:	2c20703a 	and	r16,r5,r16
    80f4:	b02b883a 	mov	r21,r22
    80f8:	b2403fcc 	andi	r9,r22,255
    80fc:	90006026 	beq	r18,zero,8280 <__muldf3+0x1d0>
    8100:	0081ffc4 	movi	r2,2047
    8104:	2029883a 	mov	r20,r4
    8108:	90803626 	beq	r18,r2,81e4 <__muldf3+0x134>
    810c:	80800434 	orhi	r2,r16,16
    8110:	100490fa 	slli	r2,r2,3
    8114:	2020d77a 	srli	r16,r4,29
    8118:	202890fa 	slli	r20,r4,3
    811c:	94bf0044 	addi	r18,r18,-1023
    8120:	80a0b03a 	or	r16,r16,r2
    8124:	0027883a 	mov	r19,zero
    8128:	0039883a 	mov	fp,zero
    812c:	3804d53a 	srli	r2,r7,20
    8130:	382ed7fa 	srli	r23,r7,31
    8134:	04400434 	movhi	r17,16
    8138:	8c7fffc4 	addi	r17,r17,-1
    813c:	1081ffcc 	andi	r2,r2,2047
    8140:	3011883a 	mov	r8,r6
    8144:	3c62703a 	and	r17,r7,r17
    8148:	ba803fcc 	andi	r10,r23,255
    814c:	10006d26 	beq	r2,zero,8304 <__muldf3+0x254>
    8150:	00c1ffc4 	movi	r3,2047
    8154:	10c06526 	beq	r2,r3,82ec <__muldf3+0x23c>
    8158:	88c00434 	orhi	r3,r17,16
    815c:	180690fa 	slli	r3,r3,3
    8160:	3022d77a 	srli	r17,r6,29
    8164:	301090fa 	slli	r8,r6,3
    8168:	10bf0044 	addi	r2,r2,-1023
    816c:	88e2b03a 	or	r17,r17,r3
    8170:	000b883a 	mov	r5,zero
    8174:	9085883a 	add	r2,r18,r2
    8178:	2cc8b03a 	or	r4,r5,r19
    817c:	00c003c4 	movi	r3,15
    8180:	bdacf03a 	xor	r22,r23,r22
    8184:	12c00044 	addi	r11,r2,1
    8188:	19009936 	bltu	r3,r4,83f0 <__muldf3+0x340>
    818c:	200890ba 	slli	r4,r4,2
    8190:	00c00074 	movhi	r3,1
    8194:	18e06904 	addi	r3,r3,-32348
    8198:	20c9883a 	add	r4,r4,r3
    819c:	20c00017 	ldw	r3,0(r4)
    81a0:	1800683a 	jmp	r3
    81a4:	000083f0 	cmpltui	zero,zero,527
    81a8:	00008204 	movi	zero,520
    81ac:	00008204 	movi	zero,520
    81b0:	00008200 	call	820 <prvInitialiseCoRoutineLists+0x64>
    81b4:	000083cc 	andi	zero,zero,527
    81b8:	000083cc 	andi	zero,zero,527
    81bc:	000083b4 	movhi	zero,526
    81c0:	00008200 	call	820 <prvInitialiseCoRoutineLists+0x64>
    81c4:	000083cc 	andi	zero,zero,527
    81c8:	000083b4 	movhi	zero,526
    81cc:	000083cc 	andi	zero,zero,527
    81d0:	00008200 	call	820 <prvInitialiseCoRoutineLists+0x64>
    81d4:	000083dc 	xori	zero,zero,527
    81d8:	000083dc 	xori	zero,zero,527
    81dc:	000083dc 	xori	zero,zero,527
    81e0:	000085f8 	rdprs	zero,zero,535
    81e4:	2404b03a 	or	r2,r4,r16
    81e8:	10006f1e 	bne	r2,zero,83a8 <__muldf3+0x2f8>
    81ec:	04c00204 	movi	r19,8
    81f0:	0021883a 	mov	r16,zero
    81f4:	0029883a 	mov	r20,zero
    81f8:	07000084 	movi	fp,2
    81fc:	003fcb06 	br	812c <__alt_data_end+0xf000812c>
    8200:	502d883a 	mov	r22,r10
    8204:	00800084 	movi	r2,2
    8208:	28805726 	beq	r5,r2,8368 <__muldf3+0x2b8>
    820c:	008000c4 	movi	r2,3
    8210:	28816626 	beq	r5,r2,87ac <__muldf3+0x6fc>
    8214:	00800044 	movi	r2,1
    8218:	2881411e 	bne	r5,r2,8720 <__muldf3+0x670>
    821c:	b02b883a 	mov	r21,r22
    8220:	0005883a 	mov	r2,zero
    8224:	000b883a 	mov	r5,zero
    8228:	0029883a 	mov	r20,zero
    822c:	1004953a 	slli	r2,r2,20
    8230:	a8c03fcc 	andi	r3,r21,255
    8234:	04400434 	movhi	r17,16
    8238:	8c7fffc4 	addi	r17,r17,-1
    823c:	180697fa 	slli	r3,r3,31
    8240:	2c4a703a 	and	r5,r5,r17
    8244:	288ab03a 	or	r5,r5,r2
    8248:	28c6b03a 	or	r3,r5,r3
    824c:	a005883a 	mov	r2,r20
    8250:	dfc00c17 	ldw	ra,48(sp)
    8254:	df000b17 	ldw	fp,44(sp)
    8258:	ddc00a17 	ldw	r23,40(sp)
    825c:	dd800917 	ldw	r22,36(sp)
    8260:	dd400817 	ldw	r21,32(sp)
    8264:	dd000717 	ldw	r20,28(sp)
    8268:	dcc00617 	ldw	r19,24(sp)
    826c:	dc800517 	ldw	r18,20(sp)
    8270:	dc400417 	ldw	r17,16(sp)
    8274:	dc000317 	ldw	r16,12(sp)
    8278:	dec00d04 	addi	sp,sp,52
    827c:	f800283a 	ret
    8280:	2404b03a 	or	r2,r4,r16
    8284:	2027883a 	mov	r19,r4
    8288:	10004226 	beq	r2,zero,8394 <__muldf3+0x2e4>
    828c:	8000fc26 	beq	r16,zero,8680 <__muldf3+0x5d0>
    8290:	8009883a 	mov	r4,r16
    8294:	d9800215 	stw	r6,8(sp)
    8298:	d9c00015 	stw	r7,0(sp)
    829c:	da400115 	stw	r9,4(sp)
    82a0:	00092200 	call	9220 <__clzsi2>
    82a4:	d9800217 	ldw	r6,8(sp)
    82a8:	d9c00017 	ldw	r7,0(sp)
    82ac:	da400117 	ldw	r9,4(sp)
    82b0:	113ffd44 	addi	r4,r2,-11
    82b4:	00c00704 	movi	r3,28
    82b8:	1900ed16 	blt	r3,r4,8670 <__muldf3+0x5c0>
    82bc:	00c00744 	movi	r3,29
    82c0:	147ffe04 	addi	r17,r2,-8
    82c4:	1907c83a 	sub	r3,r3,r4
    82c8:	8460983a 	sll	r16,r16,r17
    82cc:	98c6d83a 	srl	r3,r19,r3
    82d0:	9c68983a 	sll	r20,r19,r17
    82d4:	1c20b03a 	or	r16,r3,r16
    82d8:	1080fcc4 	addi	r2,r2,1011
    82dc:	00a5c83a 	sub	r18,zero,r2
    82e0:	0027883a 	mov	r19,zero
    82e4:	0039883a 	mov	fp,zero
    82e8:	003f9006 	br	812c <__alt_data_end+0xf000812c>
    82ec:	3446b03a 	or	r3,r6,r17
    82f0:	1800261e 	bne	r3,zero,838c <__muldf3+0x2dc>
    82f4:	0023883a 	mov	r17,zero
    82f8:	0011883a 	mov	r8,zero
    82fc:	01400084 	movi	r5,2
    8300:	003f9c06 	br	8174 <__alt_data_end+0xf0008174>
    8304:	3446b03a 	or	r3,r6,r17
    8308:	18001c26 	beq	r3,zero,837c <__muldf3+0x2cc>
    830c:	8800ce26 	beq	r17,zero,8648 <__muldf3+0x598>
    8310:	8809883a 	mov	r4,r17
    8314:	d9800215 	stw	r6,8(sp)
    8318:	da400115 	stw	r9,4(sp)
    831c:	da800015 	stw	r10,0(sp)
    8320:	00092200 	call	9220 <__clzsi2>
    8324:	d9800217 	ldw	r6,8(sp)
    8328:	da400117 	ldw	r9,4(sp)
    832c:	da800017 	ldw	r10,0(sp)
    8330:	113ffd44 	addi	r4,r2,-11
    8334:	00c00704 	movi	r3,28
    8338:	1900bf16 	blt	r3,r4,8638 <__muldf3+0x588>
    833c:	00c00744 	movi	r3,29
    8340:	123ffe04 	addi	r8,r2,-8
    8344:	1907c83a 	sub	r3,r3,r4
    8348:	8a22983a 	sll	r17,r17,r8
    834c:	30c6d83a 	srl	r3,r6,r3
    8350:	3210983a 	sll	r8,r6,r8
    8354:	1c62b03a 	or	r17,r3,r17
    8358:	1080fcc4 	addi	r2,r2,1011
    835c:	0085c83a 	sub	r2,zero,r2
    8360:	000b883a 	mov	r5,zero
    8364:	003f8306 	br	8174 <__alt_data_end+0xf0008174>
    8368:	b02b883a 	mov	r21,r22
    836c:	0081ffc4 	movi	r2,2047
    8370:	000b883a 	mov	r5,zero
    8374:	0029883a 	mov	r20,zero
    8378:	003fac06 	br	822c <__alt_data_end+0xf000822c>
    837c:	0023883a 	mov	r17,zero
    8380:	0011883a 	mov	r8,zero
    8384:	01400044 	movi	r5,1
    8388:	003f7a06 	br	8174 <__alt_data_end+0xf0008174>
    838c:	014000c4 	movi	r5,3
    8390:	003f7806 	br	8174 <__alt_data_end+0xf0008174>
    8394:	04c00104 	movi	r19,4
    8398:	0021883a 	mov	r16,zero
    839c:	0029883a 	mov	r20,zero
    83a0:	07000044 	movi	fp,1
    83a4:	003f6106 	br	812c <__alt_data_end+0xf000812c>
    83a8:	04c00304 	movi	r19,12
    83ac:	070000c4 	movi	fp,3
    83b0:	003f5e06 	br	812c <__alt_data_end+0xf000812c>
    83b4:	01400434 	movhi	r5,16
    83b8:	002b883a 	mov	r21,zero
    83bc:	297fffc4 	addi	r5,r5,-1
    83c0:	053fffc4 	movi	r20,-1
    83c4:	0081ffc4 	movi	r2,2047
    83c8:	003f9806 	br	822c <__alt_data_end+0xf000822c>
    83cc:	8023883a 	mov	r17,r16
    83d0:	a011883a 	mov	r8,r20
    83d4:	e00b883a 	mov	r5,fp
    83d8:	003f8a06 	br	8204 <__alt_data_end+0xf0008204>
    83dc:	8023883a 	mov	r17,r16
    83e0:	a011883a 	mov	r8,r20
    83e4:	482d883a 	mov	r22,r9
    83e8:	e00b883a 	mov	r5,fp
    83ec:	003f8506 	br	8204 <__alt_data_end+0xf0008204>
    83f0:	a00ad43a 	srli	r5,r20,16
    83f4:	401ad43a 	srli	r13,r8,16
    83f8:	a53fffcc 	andi	r20,r20,65535
    83fc:	423fffcc 	andi	r8,r8,65535
    8400:	4519383a 	mul	r12,r8,r20
    8404:	4147383a 	mul	r3,r8,r5
    8408:	6d09383a 	mul	r4,r13,r20
    840c:	600cd43a 	srli	r6,r12,16
    8410:	2b5d383a 	mul	r14,r5,r13
    8414:	20c9883a 	add	r4,r4,r3
    8418:	310d883a 	add	r6,r6,r4
    841c:	30c0022e 	bgeu	r6,r3,8428 <__muldf3+0x378>
    8420:	00c00074 	movhi	r3,1
    8424:	70dd883a 	add	r14,r14,r3
    8428:	8826d43a 	srli	r19,r17,16
    842c:	8bffffcc 	andi	r15,r17,65535
    8430:	7d23383a 	mul	r17,r15,r20
    8434:	7949383a 	mul	r4,r15,r5
    8438:	9d29383a 	mul	r20,r19,r20
    843c:	8814d43a 	srli	r10,r17,16
    8440:	3012943a 	slli	r9,r6,16
    8444:	a129883a 	add	r20,r20,r4
    8448:	633fffcc 	andi	r12,r12,65535
    844c:	5515883a 	add	r10,r10,r20
    8450:	3006d43a 	srli	r3,r6,16
    8454:	4b13883a 	add	r9,r9,r12
    8458:	2ccb383a 	mul	r5,r5,r19
    845c:	5100022e 	bgeu	r10,r4,8468 <__muldf3+0x3b8>
    8460:	01000074 	movhi	r4,1
    8464:	290b883a 	add	r5,r5,r4
    8468:	802ad43a 	srli	r21,r16,16
    846c:	843fffcc 	andi	r16,r16,65535
    8470:	440d383a 	mul	r6,r8,r16
    8474:	4565383a 	mul	r18,r8,r21
    8478:	8349383a 	mul	r4,r16,r13
    847c:	500e943a 	slli	r7,r10,16
    8480:	3010d43a 	srli	r8,r6,16
    8484:	5028d43a 	srli	r20,r10,16
    8488:	2489883a 	add	r4,r4,r18
    848c:	8abfffcc 	andi	r10,r17,65535
    8490:	3a95883a 	add	r10,r7,r10
    8494:	4119883a 	add	r12,r8,r4
    8498:	a169883a 	add	r20,r20,r5
    849c:	1a87883a 	add	r3,r3,r10
    84a0:	6d5b383a 	mul	r13,r13,r21
    84a4:	6480022e 	bgeu	r12,r18,84b0 <__muldf3+0x400>
    84a8:	01000074 	movhi	r4,1
    84ac:	691b883a 	add	r13,r13,r4
    84b0:	7c25383a 	mul	r18,r15,r16
    84b4:	7d4b383a 	mul	r5,r15,r21
    84b8:	84cf383a 	mul	r7,r16,r19
    84bc:	901ed43a 	srli	r15,r18,16
    84c0:	6008d43a 	srli	r4,r12,16
    84c4:	6010943a 	slli	r8,r12,16
    84c8:	394f883a 	add	r7,r7,r5
    84cc:	333fffcc 	andi	r12,r6,65535
    84d0:	79df883a 	add	r15,r15,r7
    84d4:	235b883a 	add	r13,r4,r13
    84d8:	9d63383a 	mul	r17,r19,r21
    84dc:	4309883a 	add	r4,r8,r12
    84e0:	7940022e 	bgeu	r15,r5,84ec <__muldf3+0x43c>
    84e4:	01400074 	movhi	r5,1
    84e8:	8963883a 	add	r17,r17,r5
    84ec:	780a943a 	slli	r5,r15,16
    84f0:	91bfffcc 	andi	r6,r18,65535
    84f4:	70c7883a 	add	r3,r14,r3
    84f8:	298d883a 	add	r6,r5,r6
    84fc:	1a8f803a 	cmpltu	r7,r3,r10
    8500:	350b883a 	add	r5,r6,r20
    8504:	20c7883a 	add	r3,r4,r3
    8508:	3955883a 	add	r10,r7,r5
    850c:	1909803a 	cmpltu	r4,r3,r4
    8510:	6a91883a 	add	r8,r13,r10
    8514:	780cd43a 	srli	r6,r15,16
    8518:	2219883a 	add	r12,r4,r8
    851c:	2d0b803a 	cmpltu	r5,r5,r20
    8520:	51cf803a 	cmpltu	r7,r10,r7
    8524:	29ceb03a 	or	r7,r5,r7
    8528:	4351803a 	cmpltu	r8,r8,r13
    852c:	610b803a 	cmpltu	r5,r12,r4
    8530:	4148b03a 	or	r4,r8,r5
    8534:	398f883a 	add	r7,r7,r6
    8538:	3909883a 	add	r4,r7,r4
    853c:	1810927a 	slli	r8,r3,9
    8540:	2449883a 	add	r4,r4,r17
    8544:	2008927a 	slli	r4,r4,9
    8548:	6022d5fa 	srli	r17,r12,23
    854c:	1806d5fa 	srli	r3,r3,23
    8550:	4252b03a 	or	r9,r8,r9
    8554:	600a927a 	slli	r5,r12,9
    8558:	4810c03a 	cmpne	r8,r9,zero
    855c:	2462b03a 	or	r17,r4,r17
    8560:	40c6b03a 	or	r3,r8,r3
    8564:	8900402c 	andhi	r4,r17,256
    8568:	1950b03a 	or	r8,r3,r5
    856c:	20000726 	beq	r4,zero,858c <__muldf3+0x4dc>
    8570:	4006d07a 	srli	r3,r8,1
    8574:	880497fa 	slli	r2,r17,31
    8578:	4200004c 	andi	r8,r8,1
    857c:	8822d07a 	srli	r17,r17,1
    8580:	1a10b03a 	or	r8,r3,r8
    8584:	1210b03a 	or	r8,r2,r8
    8588:	5805883a 	mov	r2,r11
    858c:	1140ffc4 	addi	r5,r2,1023
    8590:	0140440e 	bge	zero,r5,86a4 <__muldf3+0x5f4>
    8594:	40c001cc 	andi	r3,r8,7
    8598:	18000726 	beq	r3,zero,85b8 <__muldf3+0x508>
    859c:	40c003cc 	andi	r3,r8,15
    85a0:	01000104 	movi	r4,4
    85a4:	19000426 	beq	r3,r4,85b8 <__muldf3+0x508>
    85a8:	4107883a 	add	r3,r8,r4
    85ac:	1a11803a 	cmpltu	r8,r3,r8
    85b0:	8a23883a 	add	r17,r17,r8
    85b4:	1811883a 	mov	r8,r3
    85b8:	88c0402c 	andhi	r3,r17,256
    85bc:	18000426 	beq	r3,zero,85d0 <__muldf3+0x520>
    85c0:	11410004 	addi	r5,r2,1024
    85c4:	00bfc034 	movhi	r2,65280
    85c8:	10bfffc4 	addi	r2,r2,-1
    85cc:	88a2703a 	and	r17,r17,r2
    85d0:	0081ff84 	movi	r2,2046
    85d4:	117f6416 	blt	r2,r5,8368 <__alt_data_end+0xf0008368>
    85d8:	8828977a 	slli	r20,r17,29
    85dc:	4010d0fa 	srli	r8,r8,3
    85e0:	8822927a 	slli	r17,r17,9
    85e4:	2881ffcc 	andi	r2,r5,2047
    85e8:	a228b03a 	or	r20,r20,r8
    85ec:	880ad33a 	srli	r5,r17,12
    85f0:	b02b883a 	mov	r21,r22
    85f4:	003f0d06 	br	822c <__alt_data_end+0xf000822c>
    85f8:	8080022c 	andhi	r2,r16,8
    85fc:	10000926 	beq	r2,zero,8624 <__muldf3+0x574>
    8600:	8880022c 	andhi	r2,r17,8
    8604:	1000071e 	bne	r2,zero,8624 <__muldf3+0x574>
    8608:	00800434 	movhi	r2,16
    860c:	89400234 	orhi	r5,r17,8
    8610:	10bfffc4 	addi	r2,r2,-1
    8614:	b82b883a 	mov	r21,r23
    8618:	288a703a 	and	r5,r5,r2
    861c:	4029883a 	mov	r20,r8
    8620:	003f6806 	br	83c4 <__alt_data_end+0xf00083c4>
    8624:	00800434 	movhi	r2,16
    8628:	81400234 	orhi	r5,r16,8
    862c:	10bfffc4 	addi	r2,r2,-1
    8630:	288a703a 	and	r5,r5,r2
    8634:	003f6306 	br	83c4 <__alt_data_end+0xf00083c4>
    8638:	147ff604 	addi	r17,r2,-40
    863c:	3462983a 	sll	r17,r6,r17
    8640:	0011883a 	mov	r8,zero
    8644:	003f4406 	br	8358 <__alt_data_end+0xf0008358>
    8648:	3009883a 	mov	r4,r6
    864c:	d9800215 	stw	r6,8(sp)
    8650:	da400115 	stw	r9,4(sp)
    8654:	da800015 	stw	r10,0(sp)
    8658:	00092200 	call	9220 <__clzsi2>
    865c:	10800804 	addi	r2,r2,32
    8660:	da800017 	ldw	r10,0(sp)
    8664:	da400117 	ldw	r9,4(sp)
    8668:	d9800217 	ldw	r6,8(sp)
    866c:	003f3006 	br	8330 <__alt_data_end+0xf0008330>
    8670:	143ff604 	addi	r16,r2,-40
    8674:	9c20983a 	sll	r16,r19,r16
    8678:	0029883a 	mov	r20,zero
    867c:	003f1606 	br	82d8 <__alt_data_end+0xf00082d8>
    8680:	d9800215 	stw	r6,8(sp)
    8684:	d9c00015 	stw	r7,0(sp)
    8688:	da400115 	stw	r9,4(sp)
    868c:	00092200 	call	9220 <__clzsi2>
    8690:	10800804 	addi	r2,r2,32
    8694:	da400117 	ldw	r9,4(sp)
    8698:	d9c00017 	ldw	r7,0(sp)
    869c:	d9800217 	ldw	r6,8(sp)
    86a0:	003f0306 	br	82b0 <__alt_data_end+0xf00082b0>
    86a4:	00c00044 	movi	r3,1
    86a8:	1947c83a 	sub	r3,r3,r5
    86ac:	00800e04 	movi	r2,56
    86b0:	10feda16 	blt	r2,r3,821c <__alt_data_end+0xf000821c>
    86b4:	008007c4 	movi	r2,31
    86b8:	10c01b16 	blt	r2,r3,8728 <__muldf3+0x678>
    86bc:	00800804 	movi	r2,32
    86c0:	10c5c83a 	sub	r2,r2,r3
    86c4:	888a983a 	sll	r5,r17,r2
    86c8:	40c8d83a 	srl	r4,r8,r3
    86cc:	4084983a 	sll	r2,r8,r2
    86d0:	88e2d83a 	srl	r17,r17,r3
    86d4:	2906b03a 	or	r3,r5,r4
    86d8:	1004c03a 	cmpne	r2,r2,zero
    86dc:	1886b03a 	or	r3,r3,r2
    86e0:	188001cc 	andi	r2,r3,7
    86e4:	10000726 	beq	r2,zero,8704 <__muldf3+0x654>
    86e8:	188003cc 	andi	r2,r3,15
    86ec:	01000104 	movi	r4,4
    86f0:	11000426 	beq	r2,r4,8704 <__muldf3+0x654>
    86f4:	1805883a 	mov	r2,r3
    86f8:	10c00104 	addi	r3,r2,4
    86fc:	1885803a 	cmpltu	r2,r3,r2
    8700:	88a3883a 	add	r17,r17,r2
    8704:	8880202c 	andhi	r2,r17,128
    8708:	10001c26 	beq	r2,zero,877c <__muldf3+0x6cc>
    870c:	b02b883a 	mov	r21,r22
    8710:	00800044 	movi	r2,1
    8714:	000b883a 	mov	r5,zero
    8718:	0029883a 	mov	r20,zero
    871c:	003ec306 	br	822c <__alt_data_end+0xf000822c>
    8720:	5805883a 	mov	r2,r11
    8724:	003f9906 	br	858c <__alt_data_end+0xf000858c>
    8728:	00bff844 	movi	r2,-31
    872c:	1145c83a 	sub	r2,r2,r5
    8730:	8888d83a 	srl	r4,r17,r2
    8734:	00800804 	movi	r2,32
    8738:	18801a26 	beq	r3,r2,87a4 <__muldf3+0x6f4>
    873c:	00801004 	movi	r2,64
    8740:	10c5c83a 	sub	r2,r2,r3
    8744:	8884983a 	sll	r2,r17,r2
    8748:	1204b03a 	or	r2,r2,r8
    874c:	1004c03a 	cmpne	r2,r2,zero
    8750:	2084b03a 	or	r2,r4,r2
    8754:	144001cc 	andi	r17,r2,7
    8758:	88000d1e 	bne	r17,zero,8790 <__muldf3+0x6e0>
    875c:	000b883a 	mov	r5,zero
    8760:	1028d0fa 	srli	r20,r2,3
    8764:	b02b883a 	mov	r21,r22
    8768:	0005883a 	mov	r2,zero
    876c:	a468b03a 	or	r20,r20,r17
    8770:	003eae06 	br	822c <__alt_data_end+0xf000822c>
    8774:	1007883a 	mov	r3,r2
    8778:	0023883a 	mov	r17,zero
    877c:	880a927a 	slli	r5,r17,9
    8780:	1805883a 	mov	r2,r3
    8784:	8822977a 	slli	r17,r17,29
    8788:	280ad33a 	srli	r5,r5,12
    878c:	003ff406 	br	8760 <__alt_data_end+0xf0008760>
    8790:	10c003cc 	andi	r3,r2,15
    8794:	01000104 	movi	r4,4
    8798:	193ff626 	beq	r3,r4,8774 <__alt_data_end+0xf0008774>
    879c:	0023883a 	mov	r17,zero
    87a0:	003fd506 	br	86f8 <__alt_data_end+0xf00086f8>
    87a4:	0005883a 	mov	r2,zero
    87a8:	003fe706 	br	8748 <__alt_data_end+0xf0008748>
    87ac:	00800434 	movhi	r2,16
    87b0:	89400234 	orhi	r5,r17,8
    87b4:	10bfffc4 	addi	r2,r2,-1
    87b8:	b02b883a 	mov	r21,r22
    87bc:	288a703a 	and	r5,r5,r2
    87c0:	4029883a 	mov	r20,r8
    87c4:	003eff06 	br	83c4 <__alt_data_end+0xf00083c4>

000087c8 <__subdf3>:
    87c8:	02000434 	movhi	r8,16
    87cc:	423fffc4 	addi	r8,r8,-1
    87d0:	defffb04 	addi	sp,sp,-20
    87d4:	2a14703a 	and	r10,r5,r8
    87d8:	3812d53a 	srli	r9,r7,20
    87dc:	3a10703a 	and	r8,r7,r8
    87e0:	2006d77a 	srli	r3,r4,29
    87e4:	3004d77a 	srli	r2,r6,29
    87e8:	dc000015 	stw	r16,0(sp)
    87ec:	501490fa 	slli	r10,r10,3
    87f0:	2820d53a 	srli	r16,r5,20
    87f4:	401090fa 	slli	r8,r8,3
    87f8:	dc800215 	stw	r18,8(sp)
    87fc:	dc400115 	stw	r17,4(sp)
    8800:	dfc00415 	stw	ra,16(sp)
    8804:	202290fa 	slli	r17,r4,3
    8808:	dcc00315 	stw	r19,12(sp)
    880c:	4a41ffcc 	andi	r9,r9,2047
    8810:	0101ffc4 	movi	r4,2047
    8814:	2824d7fa 	srli	r18,r5,31
    8818:	8401ffcc 	andi	r16,r16,2047
    881c:	50c6b03a 	or	r3,r10,r3
    8820:	380ed7fa 	srli	r7,r7,31
    8824:	408ab03a 	or	r5,r8,r2
    8828:	300c90fa 	slli	r6,r6,3
    882c:	49009626 	beq	r9,r4,8a88 <__subdf3+0x2c0>
    8830:	39c0005c 	xori	r7,r7,1
    8834:	8245c83a 	sub	r2,r16,r9
    8838:	3c807426 	beq	r7,r18,8a0c <__subdf3+0x244>
    883c:	0080af0e 	bge	zero,r2,8afc <__subdf3+0x334>
    8840:	48002a1e 	bne	r9,zero,88ec <__subdf3+0x124>
    8844:	2988b03a 	or	r4,r5,r6
    8848:	20009a1e 	bne	r4,zero,8ab4 <__subdf3+0x2ec>
    884c:	888001cc 	andi	r2,r17,7
    8850:	10000726 	beq	r2,zero,8870 <__subdf3+0xa8>
    8854:	888003cc 	andi	r2,r17,15
    8858:	01000104 	movi	r4,4
    885c:	11000426 	beq	r2,r4,8870 <__subdf3+0xa8>
    8860:	890b883a 	add	r5,r17,r4
    8864:	2c63803a 	cmpltu	r17,r5,r17
    8868:	1c47883a 	add	r3,r3,r17
    886c:	2823883a 	mov	r17,r5
    8870:	1880202c 	andhi	r2,r3,128
    8874:	10005926 	beq	r2,zero,89dc <__subdf3+0x214>
    8878:	84000044 	addi	r16,r16,1
    887c:	0081ffc4 	movi	r2,2047
    8880:	8080be26 	beq	r16,r2,8b7c <__subdf3+0x3b4>
    8884:	017fe034 	movhi	r5,65408
    8888:	297fffc4 	addi	r5,r5,-1
    888c:	1946703a 	and	r3,r3,r5
    8890:	1804977a 	slli	r2,r3,29
    8894:	1806927a 	slli	r3,r3,9
    8898:	8822d0fa 	srli	r17,r17,3
    889c:	8401ffcc 	andi	r16,r16,2047
    88a0:	180ad33a 	srli	r5,r3,12
    88a4:	9100004c 	andi	r4,r18,1
    88a8:	1444b03a 	or	r2,r2,r17
    88ac:	80c1ffcc 	andi	r3,r16,2047
    88b0:	1820953a 	slli	r16,r3,20
    88b4:	20c03fcc 	andi	r3,r4,255
    88b8:	180897fa 	slli	r4,r3,31
    88bc:	00c00434 	movhi	r3,16
    88c0:	18ffffc4 	addi	r3,r3,-1
    88c4:	28c6703a 	and	r3,r5,r3
    88c8:	1c06b03a 	or	r3,r3,r16
    88cc:	1906b03a 	or	r3,r3,r4
    88d0:	dfc00417 	ldw	ra,16(sp)
    88d4:	dcc00317 	ldw	r19,12(sp)
    88d8:	dc800217 	ldw	r18,8(sp)
    88dc:	dc400117 	ldw	r17,4(sp)
    88e0:	dc000017 	ldw	r16,0(sp)
    88e4:	dec00504 	addi	sp,sp,20
    88e8:	f800283a 	ret
    88ec:	0101ffc4 	movi	r4,2047
    88f0:	813fd626 	beq	r16,r4,884c <__alt_data_end+0xf000884c>
    88f4:	29402034 	orhi	r5,r5,128
    88f8:	01000e04 	movi	r4,56
    88fc:	2080a316 	blt	r4,r2,8b8c <__subdf3+0x3c4>
    8900:	010007c4 	movi	r4,31
    8904:	2080c616 	blt	r4,r2,8c20 <__subdf3+0x458>
    8908:	01000804 	movi	r4,32
    890c:	2089c83a 	sub	r4,r4,r2
    8910:	2910983a 	sll	r8,r5,r4
    8914:	308ed83a 	srl	r7,r6,r2
    8918:	3108983a 	sll	r4,r6,r4
    891c:	2884d83a 	srl	r2,r5,r2
    8920:	41ccb03a 	or	r6,r8,r7
    8924:	2008c03a 	cmpne	r4,r4,zero
    8928:	310cb03a 	or	r6,r6,r4
    892c:	898dc83a 	sub	r6,r17,r6
    8930:	89a3803a 	cmpltu	r17,r17,r6
    8934:	1887c83a 	sub	r3,r3,r2
    8938:	1c47c83a 	sub	r3,r3,r17
    893c:	3023883a 	mov	r17,r6
    8940:	1880202c 	andhi	r2,r3,128
    8944:	10002326 	beq	r2,zero,89d4 <__subdf3+0x20c>
    8948:	04c02034 	movhi	r19,128
    894c:	9cffffc4 	addi	r19,r19,-1
    8950:	1ce6703a 	and	r19,r3,r19
    8954:	98007a26 	beq	r19,zero,8b40 <__subdf3+0x378>
    8958:	9809883a 	mov	r4,r19
    895c:	00092200 	call	9220 <__clzsi2>
    8960:	113ffe04 	addi	r4,r2,-8
    8964:	00c007c4 	movi	r3,31
    8968:	19007b16 	blt	r3,r4,8b58 <__subdf3+0x390>
    896c:	00800804 	movi	r2,32
    8970:	1105c83a 	sub	r2,r2,r4
    8974:	8884d83a 	srl	r2,r17,r2
    8978:	9906983a 	sll	r3,r19,r4
    897c:	8922983a 	sll	r17,r17,r4
    8980:	10c4b03a 	or	r2,r2,r3
    8984:	24007816 	blt	r4,r16,8b68 <__subdf3+0x3a0>
    8988:	2421c83a 	sub	r16,r4,r16
    898c:	80c00044 	addi	r3,r16,1
    8990:	010007c4 	movi	r4,31
    8994:	20c09516 	blt	r4,r3,8bec <__subdf3+0x424>
    8998:	01400804 	movi	r5,32
    899c:	28cbc83a 	sub	r5,r5,r3
    89a0:	88c8d83a 	srl	r4,r17,r3
    89a4:	8962983a 	sll	r17,r17,r5
    89a8:	114a983a 	sll	r5,r2,r5
    89ac:	10c6d83a 	srl	r3,r2,r3
    89b0:	8804c03a 	cmpne	r2,r17,zero
    89b4:	290ab03a 	or	r5,r5,r4
    89b8:	28a2b03a 	or	r17,r5,r2
    89bc:	0021883a 	mov	r16,zero
    89c0:	003fa206 	br	884c <__alt_data_end+0xf000884c>
    89c4:	2090b03a 	or	r8,r4,r2
    89c8:	40018e26 	beq	r8,zero,9004 <__subdf3+0x83c>
    89cc:	1007883a 	mov	r3,r2
    89d0:	2023883a 	mov	r17,r4
    89d4:	888001cc 	andi	r2,r17,7
    89d8:	103f9e1e 	bne	r2,zero,8854 <__alt_data_end+0xf0008854>
    89dc:	1804977a 	slli	r2,r3,29
    89e0:	8822d0fa 	srli	r17,r17,3
    89e4:	1810d0fa 	srli	r8,r3,3
    89e8:	9100004c 	andi	r4,r18,1
    89ec:	1444b03a 	or	r2,r2,r17
    89f0:	00c1ffc4 	movi	r3,2047
    89f4:	80c02826 	beq	r16,r3,8a98 <__subdf3+0x2d0>
    89f8:	01400434 	movhi	r5,16
    89fc:	297fffc4 	addi	r5,r5,-1
    8a00:	80e0703a 	and	r16,r16,r3
    8a04:	414a703a 	and	r5,r8,r5
    8a08:	003fa806 	br	88ac <__alt_data_end+0xf00088ac>
    8a0c:	0080630e 	bge	zero,r2,8b9c <__subdf3+0x3d4>
    8a10:	48003026 	beq	r9,zero,8ad4 <__subdf3+0x30c>
    8a14:	0101ffc4 	movi	r4,2047
    8a18:	813f8c26 	beq	r16,r4,884c <__alt_data_end+0xf000884c>
    8a1c:	29402034 	orhi	r5,r5,128
    8a20:	01000e04 	movi	r4,56
    8a24:	2080a90e 	bge	r4,r2,8ccc <__subdf3+0x504>
    8a28:	298cb03a 	or	r6,r5,r6
    8a2c:	3012c03a 	cmpne	r9,r6,zero
    8a30:	0005883a 	mov	r2,zero
    8a34:	4c53883a 	add	r9,r9,r17
    8a38:	4c63803a 	cmpltu	r17,r9,r17
    8a3c:	10c7883a 	add	r3,r2,r3
    8a40:	88c7883a 	add	r3,r17,r3
    8a44:	4823883a 	mov	r17,r9
    8a48:	1880202c 	andhi	r2,r3,128
    8a4c:	1000d026 	beq	r2,zero,8d90 <__subdf3+0x5c8>
    8a50:	84000044 	addi	r16,r16,1
    8a54:	0081ffc4 	movi	r2,2047
    8a58:	8080fe26 	beq	r16,r2,8e54 <__subdf3+0x68c>
    8a5c:	00bfe034 	movhi	r2,65408
    8a60:	10bfffc4 	addi	r2,r2,-1
    8a64:	1886703a 	and	r3,r3,r2
    8a68:	880ad07a 	srli	r5,r17,1
    8a6c:	180497fa 	slli	r2,r3,31
    8a70:	8900004c 	andi	r4,r17,1
    8a74:	2922b03a 	or	r17,r5,r4
    8a78:	1806d07a 	srli	r3,r3,1
    8a7c:	1462b03a 	or	r17,r2,r17
    8a80:	3825883a 	mov	r18,r7
    8a84:	003f7106 	br	884c <__alt_data_end+0xf000884c>
    8a88:	2984b03a 	or	r2,r5,r6
    8a8c:	103f6826 	beq	r2,zero,8830 <__alt_data_end+0xf0008830>
    8a90:	39c03fcc 	andi	r7,r7,255
    8a94:	003f6706 	br	8834 <__alt_data_end+0xf0008834>
    8a98:	4086b03a 	or	r3,r8,r2
    8a9c:	18015226 	beq	r3,zero,8fe8 <__subdf3+0x820>
    8aa0:	00c00434 	movhi	r3,16
    8aa4:	41400234 	orhi	r5,r8,8
    8aa8:	18ffffc4 	addi	r3,r3,-1
    8aac:	28ca703a 	and	r5,r5,r3
    8ab0:	003f7e06 	br	88ac <__alt_data_end+0xf00088ac>
    8ab4:	10bfffc4 	addi	r2,r2,-1
    8ab8:	1000491e 	bne	r2,zero,8be0 <__subdf3+0x418>
    8abc:	898fc83a 	sub	r7,r17,r6
    8ac0:	89e3803a 	cmpltu	r17,r17,r7
    8ac4:	1947c83a 	sub	r3,r3,r5
    8ac8:	1c47c83a 	sub	r3,r3,r17
    8acc:	3823883a 	mov	r17,r7
    8ad0:	003f9b06 	br	8940 <__alt_data_end+0xf0008940>
    8ad4:	2988b03a 	or	r4,r5,r6
    8ad8:	203f5c26 	beq	r4,zero,884c <__alt_data_end+0xf000884c>
    8adc:	10bfffc4 	addi	r2,r2,-1
    8ae0:	1000931e 	bne	r2,zero,8d30 <__subdf3+0x568>
    8ae4:	898d883a 	add	r6,r17,r6
    8ae8:	3463803a 	cmpltu	r17,r6,r17
    8aec:	1947883a 	add	r3,r3,r5
    8af0:	88c7883a 	add	r3,r17,r3
    8af4:	3023883a 	mov	r17,r6
    8af8:	003fd306 	br	8a48 <__alt_data_end+0xf0008a48>
    8afc:	1000541e 	bne	r2,zero,8c50 <__subdf3+0x488>
    8b00:	80800044 	addi	r2,r16,1
    8b04:	1081ffcc 	andi	r2,r2,2047
    8b08:	01000044 	movi	r4,1
    8b0c:	2080a20e 	bge	r4,r2,8d98 <__subdf3+0x5d0>
    8b10:	8989c83a 	sub	r4,r17,r6
    8b14:	8905803a 	cmpltu	r2,r17,r4
    8b18:	1967c83a 	sub	r19,r3,r5
    8b1c:	98a7c83a 	sub	r19,r19,r2
    8b20:	9880202c 	andhi	r2,r19,128
    8b24:	10006326 	beq	r2,zero,8cb4 <__subdf3+0x4ec>
    8b28:	3463c83a 	sub	r17,r6,r17
    8b2c:	28c7c83a 	sub	r3,r5,r3
    8b30:	344d803a 	cmpltu	r6,r6,r17
    8b34:	19a7c83a 	sub	r19,r3,r6
    8b38:	3825883a 	mov	r18,r7
    8b3c:	983f861e 	bne	r19,zero,8958 <__alt_data_end+0xf0008958>
    8b40:	8809883a 	mov	r4,r17
    8b44:	00092200 	call	9220 <__clzsi2>
    8b48:	10800804 	addi	r2,r2,32
    8b4c:	113ffe04 	addi	r4,r2,-8
    8b50:	00c007c4 	movi	r3,31
    8b54:	193f850e 	bge	r3,r4,896c <__alt_data_end+0xf000896c>
    8b58:	10bff604 	addi	r2,r2,-40
    8b5c:	8884983a 	sll	r2,r17,r2
    8b60:	0023883a 	mov	r17,zero
    8b64:	243f880e 	bge	r4,r16,8988 <__alt_data_end+0xf0008988>
    8b68:	00ffe034 	movhi	r3,65408
    8b6c:	18ffffc4 	addi	r3,r3,-1
    8b70:	8121c83a 	sub	r16,r16,r4
    8b74:	10c6703a 	and	r3,r2,r3
    8b78:	003f3406 	br	884c <__alt_data_end+0xf000884c>
    8b7c:	9100004c 	andi	r4,r18,1
    8b80:	000b883a 	mov	r5,zero
    8b84:	0005883a 	mov	r2,zero
    8b88:	003f4806 	br	88ac <__alt_data_end+0xf00088ac>
    8b8c:	298cb03a 	or	r6,r5,r6
    8b90:	300cc03a 	cmpne	r6,r6,zero
    8b94:	0005883a 	mov	r2,zero
    8b98:	003f6406 	br	892c <__alt_data_end+0xf000892c>
    8b9c:	10009a1e 	bne	r2,zero,8e08 <__subdf3+0x640>
    8ba0:	82400044 	addi	r9,r16,1
    8ba4:	4881ffcc 	andi	r2,r9,2047
    8ba8:	02800044 	movi	r10,1
    8bac:	5080670e 	bge	r10,r2,8d4c <__subdf3+0x584>
    8bb0:	0081ffc4 	movi	r2,2047
    8bb4:	4880af26 	beq	r9,r2,8e74 <__subdf3+0x6ac>
    8bb8:	898d883a 	add	r6,r17,r6
    8bbc:	1945883a 	add	r2,r3,r5
    8bc0:	3447803a 	cmpltu	r3,r6,r17
    8bc4:	1887883a 	add	r3,r3,r2
    8bc8:	182297fa 	slli	r17,r3,31
    8bcc:	300cd07a 	srli	r6,r6,1
    8bd0:	1806d07a 	srli	r3,r3,1
    8bd4:	4821883a 	mov	r16,r9
    8bd8:	89a2b03a 	or	r17,r17,r6
    8bdc:	003f1b06 	br	884c <__alt_data_end+0xf000884c>
    8be0:	0101ffc4 	movi	r4,2047
    8be4:	813f441e 	bne	r16,r4,88f8 <__alt_data_end+0xf00088f8>
    8be8:	003f1806 	br	884c <__alt_data_end+0xf000884c>
    8bec:	843ff844 	addi	r16,r16,-31
    8bf0:	01400804 	movi	r5,32
    8bf4:	1408d83a 	srl	r4,r2,r16
    8bf8:	19405026 	beq	r3,r5,8d3c <__subdf3+0x574>
    8bfc:	01401004 	movi	r5,64
    8c00:	28c7c83a 	sub	r3,r5,r3
    8c04:	10c4983a 	sll	r2,r2,r3
    8c08:	88a2b03a 	or	r17,r17,r2
    8c0c:	8822c03a 	cmpne	r17,r17,zero
    8c10:	2462b03a 	or	r17,r4,r17
    8c14:	0007883a 	mov	r3,zero
    8c18:	0021883a 	mov	r16,zero
    8c1c:	003f6d06 	br	89d4 <__alt_data_end+0xf00089d4>
    8c20:	11fff804 	addi	r7,r2,-32
    8c24:	01000804 	movi	r4,32
    8c28:	29ced83a 	srl	r7,r5,r7
    8c2c:	11004526 	beq	r2,r4,8d44 <__subdf3+0x57c>
    8c30:	01001004 	movi	r4,64
    8c34:	2089c83a 	sub	r4,r4,r2
    8c38:	2904983a 	sll	r2,r5,r4
    8c3c:	118cb03a 	or	r6,r2,r6
    8c40:	300cc03a 	cmpne	r6,r6,zero
    8c44:	398cb03a 	or	r6,r7,r6
    8c48:	0005883a 	mov	r2,zero
    8c4c:	003f3706 	br	892c <__alt_data_end+0xf000892c>
    8c50:	80002a26 	beq	r16,zero,8cfc <__subdf3+0x534>
    8c54:	0101ffc4 	movi	r4,2047
    8c58:	49006626 	beq	r9,r4,8df4 <__subdf3+0x62c>
    8c5c:	0085c83a 	sub	r2,zero,r2
    8c60:	18c02034 	orhi	r3,r3,128
    8c64:	01000e04 	movi	r4,56
    8c68:	20807e16 	blt	r4,r2,8e64 <__subdf3+0x69c>
    8c6c:	010007c4 	movi	r4,31
    8c70:	2080e716 	blt	r4,r2,9010 <__subdf3+0x848>
    8c74:	01000804 	movi	r4,32
    8c78:	2089c83a 	sub	r4,r4,r2
    8c7c:	1914983a 	sll	r10,r3,r4
    8c80:	8890d83a 	srl	r8,r17,r2
    8c84:	8908983a 	sll	r4,r17,r4
    8c88:	1884d83a 	srl	r2,r3,r2
    8c8c:	5222b03a 	or	r17,r10,r8
    8c90:	2006c03a 	cmpne	r3,r4,zero
    8c94:	88e2b03a 	or	r17,r17,r3
    8c98:	3463c83a 	sub	r17,r6,r17
    8c9c:	2885c83a 	sub	r2,r5,r2
    8ca0:	344d803a 	cmpltu	r6,r6,r17
    8ca4:	1187c83a 	sub	r3,r2,r6
    8ca8:	4821883a 	mov	r16,r9
    8cac:	3825883a 	mov	r18,r7
    8cb0:	003f2306 	br	8940 <__alt_data_end+0xf0008940>
    8cb4:	24d0b03a 	or	r8,r4,r19
    8cb8:	40001b1e 	bne	r8,zero,8d28 <__subdf3+0x560>
    8cbc:	0005883a 	mov	r2,zero
    8cc0:	0009883a 	mov	r4,zero
    8cc4:	0021883a 	mov	r16,zero
    8cc8:	003f4906 	br	89f0 <__alt_data_end+0xf00089f0>
    8ccc:	010007c4 	movi	r4,31
    8cd0:	20803a16 	blt	r4,r2,8dbc <__subdf3+0x5f4>
    8cd4:	01000804 	movi	r4,32
    8cd8:	2089c83a 	sub	r4,r4,r2
    8cdc:	2912983a 	sll	r9,r5,r4
    8ce0:	3090d83a 	srl	r8,r6,r2
    8ce4:	3108983a 	sll	r4,r6,r4
    8ce8:	2884d83a 	srl	r2,r5,r2
    8cec:	4a12b03a 	or	r9,r9,r8
    8cf0:	2008c03a 	cmpne	r4,r4,zero
    8cf4:	4912b03a 	or	r9,r9,r4
    8cf8:	003f4e06 	br	8a34 <__alt_data_end+0xf0008a34>
    8cfc:	1c48b03a 	or	r4,r3,r17
    8d00:	20003c26 	beq	r4,zero,8df4 <__subdf3+0x62c>
    8d04:	0084303a 	nor	r2,zero,r2
    8d08:	1000381e 	bne	r2,zero,8dec <__subdf3+0x624>
    8d0c:	3463c83a 	sub	r17,r6,r17
    8d10:	28c5c83a 	sub	r2,r5,r3
    8d14:	344d803a 	cmpltu	r6,r6,r17
    8d18:	1187c83a 	sub	r3,r2,r6
    8d1c:	4821883a 	mov	r16,r9
    8d20:	3825883a 	mov	r18,r7
    8d24:	003f0606 	br	8940 <__alt_data_end+0xf0008940>
    8d28:	2023883a 	mov	r17,r4
    8d2c:	003f0906 	br	8954 <__alt_data_end+0xf0008954>
    8d30:	0101ffc4 	movi	r4,2047
    8d34:	813f3a1e 	bne	r16,r4,8a20 <__alt_data_end+0xf0008a20>
    8d38:	003ec406 	br	884c <__alt_data_end+0xf000884c>
    8d3c:	0005883a 	mov	r2,zero
    8d40:	003fb106 	br	8c08 <__alt_data_end+0xf0008c08>
    8d44:	0005883a 	mov	r2,zero
    8d48:	003fbc06 	br	8c3c <__alt_data_end+0xf0008c3c>
    8d4c:	1c44b03a 	or	r2,r3,r17
    8d50:	80008e1e 	bne	r16,zero,8f8c <__subdf3+0x7c4>
    8d54:	1000c826 	beq	r2,zero,9078 <__subdf3+0x8b0>
    8d58:	2984b03a 	or	r2,r5,r6
    8d5c:	103ebb26 	beq	r2,zero,884c <__alt_data_end+0xf000884c>
    8d60:	8989883a 	add	r4,r17,r6
    8d64:	1945883a 	add	r2,r3,r5
    8d68:	2447803a 	cmpltu	r3,r4,r17
    8d6c:	1887883a 	add	r3,r3,r2
    8d70:	1880202c 	andhi	r2,r3,128
    8d74:	2023883a 	mov	r17,r4
    8d78:	103f1626 	beq	r2,zero,89d4 <__alt_data_end+0xf00089d4>
    8d7c:	00bfe034 	movhi	r2,65408
    8d80:	10bfffc4 	addi	r2,r2,-1
    8d84:	5021883a 	mov	r16,r10
    8d88:	1886703a 	and	r3,r3,r2
    8d8c:	003eaf06 	br	884c <__alt_data_end+0xf000884c>
    8d90:	3825883a 	mov	r18,r7
    8d94:	003f0f06 	br	89d4 <__alt_data_end+0xf00089d4>
    8d98:	1c44b03a 	or	r2,r3,r17
    8d9c:	8000251e 	bne	r16,zero,8e34 <__subdf3+0x66c>
    8da0:	1000661e 	bne	r2,zero,8f3c <__subdf3+0x774>
    8da4:	2990b03a 	or	r8,r5,r6
    8da8:	40009626 	beq	r8,zero,9004 <__subdf3+0x83c>
    8dac:	2807883a 	mov	r3,r5
    8db0:	3023883a 	mov	r17,r6
    8db4:	3825883a 	mov	r18,r7
    8db8:	003ea406 	br	884c <__alt_data_end+0xf000884c>
    8dbc:	127ff804 	addi	r9,r2,-32
    8dc0:	01000804 	movi	r4,32
    8dc4:	2a52d83a 	srl	r9,r5,r9
    8dc8:	11008c26 	beq	r2,r4,8ffc <__subdf3+0x834>
    8dcc:	01001004 	movi	r4,64
    8dd0:	2085c83a 	sub	r2,r4,r2
    8dd4:	2884983a 	sll	r2,r5,r2
    8dd8:	118cb03a 	or	r6,r2,r6
    8ddc:	300cc03a 	cmpne	r6,r6,zero
    8de0:	4992b03a 	or	r9,r9,r6
    8de4:	0005883a 	mov	r2,zero
    8de8:	003f1206 	br	8a34 <__alt_data_end+0xf0008a34>
    8dec:	0101ffc4 	movi	r4,2047
    8df0:	493f9c1e 	bne	r9,r4,8c64 <__alt_data_end+0xf0008c64>
    8df4:	2807883a 	mov	r3,r5
    8df8:	3023883a 	mov	r17,r6
    8dfc:	4821883a 	mov	r16,r9
    8e00:	3825883a 	mov	r18,r7
    8e04:	003e9106 	br	884c <__alt_data_end+0xf000884c>
    8e08:	80001f1e 	bne	r16,zero,8e88 <__subdf3+0x6c0>
    8e0c:	1c48b03a 	or	r4,r3,r17
    8e10:	20005a26 	beq	r4,zero,8f7c <__subdf3+0x7b4>
    8e14:	0084303a 	nor	r2,zero,r2
    8e18:	1000561e 	bne	r2,zero,8f74 <__subdf3+0x7ac>
    8e1c:	89a3883a 	add	r17,r17,r6
    8e20:	1945883a 	add	r2,r3,r5
    8e24:	898d803a 	cmpltu	r6,r17,r6
    8e28:	3087883a 	add	r3,r6,r2
    8e2c:	4821883a 	mov	r16,r9
    8e30:	003f0506 	br	8a48 <__alt_data_end+0xf0008a48>
    8e34:	10002b1e 	bne	r2,zero,8ee4 <__subdf3+0x71c>
    8e38:	2984b03a 	or	r2,r5,r6
    8e3c:	10008026 	beq	r2,zero,9040 <__subdf3+0x878>
    8e40:	2807883a 	mov	r3,r5
    8e44:	3023883a 	mov	r17,r6
    8e48:	3825883a 	mov	r18,r7
    8e4c:	0401ffc4 	movi	r16,2047
    8e50:	003e7e06 	br	884c <__alt_data_end+0xf000884c>
    8e54:	3809883a 	mov	r4,r7
    8e58:	0011883a 	mov	r8,zero
    8e5c:	0005883a 	mov	r2,zero
    8e60:	003ee306 	br	89f0 <__alt_data_end+0xf00089f0>
    8e64:	1c62b03a 	or	r17,r3,r17
    8e68:	8822c03a 	cmpne	r17,r17,zero
    8e6c:	0005883a 	mov	r2,zero
    8e70:	003f8906 	br	8c98 <__alt_data_end+0xf0008c98>
    8e74:	3809883a 	mov	r4,r7
    8e78:	4821883a 	mov	r16,r9
    8e7c:	0011883a 	mov	r8,zero
    8e80:	0005883a 	mov	r2,zero
    8e84:	003eda06 	br	89f0 <__alt_data_end+0xf00089f0>
    8e88:	0101ffc4 	movi	r4,2047
    8e8c:	49003b26 	beq	r9,r4,8f7c <__subdf3+0x7b4>
    8e90:	0085c83a 	sub	r2,zero,r2
    8e94:	18c02034 	orhi	r3,r3,128
    8e98:	01000e04 	movi	r4,56
    8e9c:	20806e16 	blt	r4,r2,9058 <__subdf3+0x890>
    8ea0:	010007c4 	movi	r4,31
    8ea4:	20807716 	blt	r4,r2,9084 <__subdf3+0x8bc>
    8ea8:	01000804 	movi	r4,32
    8eac:	2089c83a 	sub	r4,r4,r2
    8eb0:	1914983a 	sll	r10,r3,r4
    8eb4:	8890d83a 	srl	r8,r17,r2
    8eb8:	8908983a 	sll	r4,r17,r4
    8ebc:	1884d83a 	srl	r2,r3,r2
    8ec0:	5222b03a 	or	r17,r10,r8
    8ec4:	2006c03a 	cmpne	r3,r4,zero
    8ec8:	88e2b03a 	or	r17,r17,r3
    8ecc:	89a3883a 	add	r17,r17,r6
    8ed0:	1145883a 	add	r2,r2,r5
    8ed4:	898d803a 	cmpltu	r6,r17,r6
    8ed8:	3087883a 	add	r3,r6,r2
    8edc:	4821883a 	mov	r16,r9
    8ee0:	003ed906 	br	8a48 <__alt_data_end+0xf0008a48>
    8ee4:	2984b03a 	or	r2,r5,r6
    8ee8:	10004226 	beq	r2,zero,8ff4 <__subdf3+0x82c>
    8eec:	1808d0fa 	srli	r4,r3,3
    8ef0:	8822d0fa 	srli	r17,r17,3
    8ef4:	1806977a 	slli	r3,r3,29
    8ef8:	2080022c 	andhi	r2,r4,8
    8efc:	1c62b03a 	or	r17,r3,r17
    8f00:	10000826 	beq	r2,zero,8f24 <__subdf3+0x75c>
    8f04:	2812d0fa 	srli	r9,r5,3
    8f08:	4880022c 	andhi	r2,r9,8
    8f0c:	1000051e 	bne	r2,zero,8f24 <__subdf3+0x75c>
    8f10:	300cd0fa 	srli	r6,r6,3
    8f14:	2804977a 	slli	r2,r5,29
    8f18:	4809883a 	mov	r4,r9
    8f1c:	3825883a 	mov	r18,r7
    8f20:	11a2b03a 	or	r17,r2,r6
    8f24:	8806d77a 	srli	r3,r17,29
    8f28:	200890fa 	slli	r4,r4,3
    8f2c:	882290fa 	slli	r17,r17,3
    8f30:	0401ffc4 	movi	r16,2047
    8f34:	1906b03a 	or	r3,r3,r4
    8f38:	003e4406 	br	884c <__alt_data_end+0xf000884c>
    8f3c:	2984b03a 	or	r2,r5,r6
    8f40:	103e4226 	beq	r2,zero,884c <__alt_data_end+0xf000884c>
    8f44:	8989c83a 	sub	r4,r17,r6
    8f48:	8911803a 	cmpltu	r8,r17,r4
    8f4c:	1945c83a 	sub	r2,r3,r5
    8f50:	1205c83a 	sub	r2,r2,r8
    8f54:	1200202c 	andhi	r8,r2,128
    8f58:	403e9a26 	beq	r8,zero,89c4 <__alt_data_end+0xf00089c4>
    8f5c:	3463c83a 	sub	r17,r6,r17
    8f60:	28c5c83a 	sub	r2,r5,r3
    8f64:	344d803a 	cmpltu	r6,r6,r17
    8f68:	1187c83a 	sub	r3,r2,r6
    8f6c:	3825883a 	mov	r18,r7
    8f70:	003e3606 	br	884c <__alt_data_end+0xf000884c>
    8f74:	0101ffc4 	movi	r4,2047
    8f78:	493fc71e 	bne	r9,r4,8e98 <__alt_data_end+0xf0008e98>
    8f7c:	2807883a 	mov	r3,r5
    8f80:	3023883a 	mov	r17,r6
    8f84:	4821883a 	mov	r16,r9
    8f88:	003e3006 	br	884c <__alt_data_end+0xf000884c>
    8f8c:	10003626 	beq	r2,zero,9068 <__subdf3+0x8a0>
    8f90:	2984b03a 	or	r2,r5,r6
    8f94:	10001726 	beq	r2,zero,8ff4 <__subdf3+0x82c>
    8f98:	1808d0fa 	srli	r4,r3,3
    8f9c:	8822d0fa 	srli	r17,r17,3
    8fa0:	1806977a 	slli	r3,r3,29
    8fa4:	2080022c 	andhi	r2,r4,8
    8fa8:	1c62b03a 	or	r17,r3,r17
    8fac:	10000726 	beq	r2,zero,8fcc <__subdf3+0x804>
    8fb0:	2812d0fa 	srli	r9,r5,3
    8fb4:	4880022c 	andhi	r2,r9,8
    8fb8:	1000041e 	bne	r2,zero,8fcc <__subdf3+0x804>
    8fbc:	300cd0fa 	srli	r6,r6,3
    8fc0:	2804977a 	slli	r2,r5,29
    8fc4:	4809883a 	mov	r4,r9
    8fc8:	11a2b03a 	or	r17,r2,r6
    8fcc:	8806d77a 	srli	r3,r17,29
    8fd0:	200890fa 	slli	r4,r4,3
    8fd4:	882290fa 	slli	r17,r17,3
    8fd8:	3825883a 	mov	r18,r7
    8fdc:	1906b03a 	or	r3,r3,r4
    8fe0:	0401ffc4 	movi	r16,2047
    8fe4:	003e1906 	br	884c <__alt_data_end+0xf000884c>
    8fe8:	000b883a 	mov	r5,zero
    8fec:	0005883a 	mov	r2,zero
    8ff0:	003e2e06 	br	88ac <__alt_data_end+0xf00088ac>
    8ff4:	0401ffc4 	movi	r16,2047
    8ff8:	003e1406 	br	884c <__alt_data_end+0xf000884c>
    8ffc:	0005883a 	mov	r2,zero
    9000:	003f7506 	br	8dd8 <__alt_data_end+0xf0008dd8>
    9004:	0005883a 	mov	r2,zero
    9008:	0009883a 	mov	r4,zero
    900c:	003e7806 	br	89f0 <__alt_data_end+0xf00089f0>
    9010:	123ff804 	addi	r8,r2,-32
    9014:	01000804 	movi	r4,32
    9018:	1a10d83a 	srl	r8,r3,r8
    901c:	11002526 	beq	r2,r4,90b4 <__subdf3+0x8ec>
    9020:	01001004 	movi	r4,64
    9024:	2085c83a 	sub	r2,r4,r2
    9028:	1884983a 	sll	r2,r3,r2
    902c:	1444b03a 	or	r2,r2,r17
    9030:	1004c03a 	cmpne	r2,r2,zero
    9034:	40a2b03a 	or	r17,r8,r2
    9038:	0005883a 	mov	r2,zero
    903c:	003f1606 	br	8c98 <__alt_data_end+0xf0008c98>
    9040:	02000434 	movhi	r8,16
    9044:	0009883a 	mov	r4,zero
    9048:	423fffc4 	addi	r8,r8,-1
    904c:	00bfffc4 	movi	r2,-1
    9050:	0401ffc4 	movi	r16,2047
    9054:	003e6606 	br	89f0 <__alt_data_end+0xf00089f0>
    9058:	1c62b03a 	or	r17,r3,r17
    905c:	8822c03a 	cmpne	r17,r17,zero
    9060:	0005883a 	mov	r2,zero
    9064:	003f9906 	br	8ecc <__alt_data_end+0xf0008ecc>
    9068:	2807883a 	mov	r3,r5
    906c:	3023883a 	mov	r17,r6
    9070:	0401ffc4 	movi	r16,2047
    9074:	003df506 	br	884c <__alt_data_end+0xf000884c>
    9078:	2807883a 	mov	r3,r5
    907c:	3023883a 	mov	r17,r6
    9080:	003df206 	br	884c <__alt_data_end+0xf000884c>
    9084:	123ff804 	addi	r8,r2,-32
    9088:	01000804 	movi	r4,32
    908c:	1a10d83a 	srl	r8,r3,r8
    9090:	11000a26 	beq	r2,r4,90bc <__subdf3+0x8f4>
    9094:	01001004 	movi	r4,64
    9098:	2085c83a 	sub	r2,r4,r2
    909c:	1884983a 	sll	r2,r3,r2
    90a0:	1444b03a 	or	r2,r2,r17
    90a4:	1004c03a 	cmpne	r2,r2,zero
    90a8:	40a2b03a 	or	r17,r8,r2
    90ac:	0005883a 	mov	r2,zero
    90b0:	003f8606 	br	8ecc <__alt_data_end+0xf0008ecc>
    90b4:	0005883a 	mov	r2,zero
    90b8:	003fdc06 	br	902c <__alt_data_end+0xf000902c>
    90bc:	0005883a 	mov	r2,zero
    90c0:	003ff706 	br	90a0 <__alt_data_end+0xf00090a0>

000090c4 <__fixdfsi>:
    90c4:	280cd53a 	srli	r6,r5,20
    90c8:	00c00434 	movhi	r3,16
    90cc:	18ffffc4 	addi	r3,r3,-1
    90d0:	3181ffcc 	andi	r6,r6,2047
    90d4:	01c0ff84 	movi	r7,1022
    90d8:	28c6703a 	and	r3,r5,r3
    90dc:	280ad7fa 	srli	r5,r5,31
    90e0:	3980120e 	bge	r7,r6,912c <__fixdfsi+0x68>
    90e4:	00810744 	movi	r2,1053
    90e8:	11800c16 	blt	r2,r6,911c <__fixdfsi+0x58>
    90ec:	00810cc4 	movi	r2,1075
    90f0:	1185c83a 	sub	r2,r2,r6
    90f4:	01c007c4 	movi	r7,31
    90f8:	18c00434 	orhi	r3,r3,16
    90fc:	38800d16 	blt	r7,r2,9134 <__fixdfsi+0x70>
    9100:	31befb44 	addi	r6,r6,-1043
    9104:	2084d83a 	srl	r2,r4,r2
    9108:	1986983a 	sll	r3,r3,r6
    910c:	1884b03a 	or	r2,r3,r2
    9110:	28000726 	beq	r5,zero,9130 <__fixdfsi+0x6c>
    9114:	0085c83a 	sub	r2,zero,r2
    9118:	f800283a 	ret
    911c:	00a00034 	movhi	r2,32768
    9120:	10bfffc4 	addi	r2,r2,-1
    9124:	2885883a 	add	r2,r5,r2
    9128:	f800283a 	ret
    912c:	0005883a 	mov	r2,zero
    9130:	f800283a 	ret
    9134:	008104c4 	movi	r2,1043
    9138:	1185c83a 	sub	r2,r2,r6
    913c:	1884d83a 	srl	r2,r3,r2
    9140:	003ff306 	br	9110 <__alt_data_end+0xf0009110>

00009144 <__floatsidf>:
    9144:	defffd04 	addi	sp,sp,-12
    9148:	dfc00215 	stw	ra,8(sp)
    914c:	dc400115 	stw	r17,4(sp)
    9150:	dc000015 	stw	r16,0(sp)
    9154:	20002b26 	beq	r4,zero,9204 <__floatsidf+0xc0>
    9158:	2023883a 	mov	r17,r4
    915c:	2020d7fa 	srli	r16,r4,31
    9160:	20002d16 	blt	r4,zero,9218 <__floatsidf+0xd4>
    9164:	8809883a 	mov	r4,r17
    9168:	00092200 	call	9220 <__clzsi2>
    916c:	01410784 	movi	r5,1054
    9170:	288bc83a 	sub	r5,r5,r2
    9174:	01010cc4 	movi	r4,1075
    9178:	2149c83a 	sub	r4,r4,r5
    917c:	00c007c4 	movi	r3,31
    9180:	1900160e 	bge	r3,r4,91dc <__floatsidf+0x98>
    9184:	00c104c4 	movi	r3,1043
    9188:	1947c83a 	sub	r3,r3,r5
    918c:	88c6983a 	sll	r3,r17,r3
    9190:	00800434 	movhi	r2,16
    9194:	10bfffc4 	addi	r2,r2,-1
    9198:	1886703a 	and	r3,r3,r2
    919c:	2941ffcc 	andi	r5,r5,2047
    91a0:	800d883a 	mov	r6,r16
    91a4:	0005883a 	mov	r2,zero
    91a8:	280a953a 	slli	r5,r5,20
    91ac:	31803fcc 	andi	r6,r6,255
    91b0:	01000434 	movhi	r4,16
    91b4:	300c97fa 	slli	r6,r6,31
    91b8:	213fffc4 	addi	r4,r4,-1
    91bc:	1906703a 	and	r3,r3,r4
    91c0:	1946b03a 	or	r3,r3,r5
    91c4:	1986b03a 	or	r3,r3,r6
    91c8:	dfc00217 	ldw	ra,8(sp)
    91cc:	dc400117 	ldw	r17,4(sp)
    91d0:	dc000017 	ldw	r16,0(sp)
    91d4:	dec00304 	addi	sp,sp,12
    91d8:	f800283a 	ret
    91dc:	00c002c4 	movi	r3,11
    91e0:	1887c83a 	sub	r3,r3,r2
    91e4:	88c6d83a 	srl	r3,r17,r3
    91e8:	8904983a 	sll	r2,r17,r4
    91ec:	01000434 	movhi	r4,16
    91f0:	213fffc4 	addi	r4,r4,-1
    91f4:	2941ffcc 	andi	r5,r5,2047
    91f8:	1906703a 	and	r3,r3,r4
    91fc:	800d883a 	mov	r6,r16
    9200:	003fe906 	br	91a8 <__alt_data_end+0xf00091a8>
    9204:	000d883a 	mov	r6,zero
    9208:	000b883a 	mov	r5,zero
    920c:	0007883a 	mov	r3,zero
    9210:	0005883a 	mov	r2,zero
    9214:	003fe406 	br	91a8 <__alt_data_end+0xf00091a8>
    9218:	0123c83a 	sub	r17,zero,r4
    921c:	003fd106 	br	9164 <__alt_data_end+0xf0009164>

00009220 <__clzsi2>:
    9220:	00bfffd4 	movui	r2,65535
    9224:	11000536 	bltu	r2,r4,923c <__clzsi2+0x1c>
    9228:	00803fc4 	movi	r2,255
    922c:	11000f36 	bltu	r2,r4,926c <__clzsi2+0x4c>
    9230:	00800804 	movi	r2,32
    9234:	0007883a 	mov	r3,zero
    9238:	00000506 	br	9250 <__clzsi2+0x30>
    923c:	00804034 	movhi	r2,256
    9240:	10bfffc4 	addi	r2,r2,-1
    9244:	11000c2e 	bgeu	r2,r4,9278 <__clzsi2+0x58>
    9248:	00800204 	movi	r2,8
    924c:	00c00604 	movi	r3,24
    9250:	20c8d83a 	srl	r4,r4,r3
    9254:	00c20034 	movhi	r3,2048
    9258:	18c0c044 	addi	r3,r3,769
    925c:	1909883a 	add	r4,r3,r4
    9260:	20c00003 	ldbu	r3,0(r4)
    9264:	10c5c83a 	sub	r2,r2,r3
    9268:	f800283a 	ret
    926c:	00800604 	movi	r2,24
    9270:	00c00204 	movi	r3,8
    9274:	003ff606 	br	9250 <__alt_data_end+0xf0009250>
    9278:	00800404 	movi	r2,16
    927c:	1007883a 	mov	r3,r2
    9280:	003ff306 	br	9250 <__alt_data_end+0xf0009250>

00009284 <__divsi3>:
    9284:	20001b16 	blt	r4,zero,92f4 <__divsi3+0x70>
    9288:	000f883a 	mov	r7,zero
    928c:	28001616 	blt	r5,zero,92e8 <__divsi3+0x64>
    9290:	200d883a 	mov	r6,r4
    9294:	29001a2e 	bgeu	r5,r4,9300 <__divsi3+0x7c>
    9298:	00800804 	movi	r2,32
    929c:	00c00044 	movi	r3,1
    92a0:	00000106 	br	92a8 <__divsi3+0x24>
    92a4:	10000d26 	beq	r2,zero,92dc <__divsi3+0x58>
    92a8:	294b883a 	add	r5,r5,r5
    92ac:	10bfffc4 	addi	r2,r2,-1
    92b0:	18c7883a 	add	r3,r3,r3
    92b4:	293ffb36 	bltu	r5,r4,92a4 <__alt_data_end+0xf00092a4>
    92b8:	0005883a 	mov	r2,zero
    92bc:	18000726 	beq	r3,zero,92dc <__divsi3+0x58>
    92c0:	0005883a 	mov	r2,zero
    92c4:	31400236 	bltu	r6,r5,92d0 <__divsi3+0x4c>
    92c8:	314dc83a 	sub	r6,r6,r5
    92cc:	10c4b03a 	or	r2,r2,r3
    92d0:	1806d07a 	srli	r3,r3,1
    92d4:	280ad07a 	srli	r5,r5,1
    92d8:	183ffa1e 	bne	r3,zero,92c4 <__alt_data_end+0xf00092c4>
    92dc:	38000126 	beq	r7,zero,92e4 <__divsi3+0x60>
    92e0:	0085c83a 	sub	r2,zero,r2
    92e4:	f800283a 	ret
    92e8:	014bc83a 	sub	r5,zero,r5
    92ec:	39c0005c 	xori	r7,r7,1
    92f0:	003fe706 	br	9290 <__alt_data_end+0xf0009290>
    92f4:	0109c83a 	sub	r4,zero,r4
    92f8:	01c00044 	movi	r7,1
    92fc:	003fe306 	br	928c <__alt_data_end+0xf000928c>
    9300:	00c00044 	movi	r3,1
    9304:	003fee06 	br	92c0 <__alt_data_end+0xf00092c0>

00009308 <__modsi3>:
    9308:	20001716 	blt	r4,zero,9368 <__modsi3+0x60>
    930c:	000f883a 	mov	r7,zero
    9310:	2005883a 	mov	r2,r4
    9314:	28001216 	blt	r5,zero,9360 <__modsi3+0x58>
    9318:	2900162e 	bgeu	r5,r4,9374 <__modsi3+0x6c>
    931c:	01800804 	movi	r6,32
    9320:	00c00044 	movi	r3,1
    9324:	00000106 	br	932c <__modsi3+0x24>
    9328:	30000a26 	beq	r6,zero,9354 <__modsi3+0x4c>
    932c:	294b883a 	add	r5,r5,r5
    9330:	31bfffc4 	addi	r6,r6,-1
    9334:	18c7883a 	add	r3,r3,r3
    9338:	293ffb36 	bltu	r5,r4,9328 <__alt_data_end+0xf0009328>
    933c:	18000526 	beq	r3,zero,9354 <__modsi3+0x4c>
    9340:	1806d07a 	srli	r3,r3,1
    9344:	11400136 	bltu	r2,r5,934c <__modsi3+0x44>
    9348:	1145c83a 	sub	r2,r2,r5
    934c:	280ad07a 	srli	r5,r5,1
    9350:	183ffb1e 	bne	r3,zero,9340 <__alt_data_end+0xf0009340>
    9354:	38000126 	beq	r7,zero,935c <__modsi3+0x54>
    9358:	0085c83a 	sub	r2,zero,r2
    935c:	f800283a 	ret
    9360:	014bc83a 	sub	r5,zero,r5
    9364:	003fec06 	br	9318 <__alt_data_end+0xf0009318>
    9368:	0109c83a 	sub	r4,zero,r4
    936c:	01c00044 	movi	r7,1
    9370:	003fe706 	br	9310 <__alt_data_end+0xf0009310>
    9374:	00c00044 	movi	r3,1
    9378:	003ff106 	br	9340 <__alt_data_end+0xf0009340>

0000937c <__udivsi3>:
    937c:	200d883a 	mov	r6,r4
    9380:	2900152e 	bgeu	r5,r4,93d8 <__udivsi3+0x5c>
    9384:	28001416 	blt	r5,zero,93d8 <__udivsi3+0x5c>
    9388:	00800804 	movi	r2,32
    938c:	00c00044 	movi	r3,1
    9390:	00000206 	br	939c <__udivsi3+0x20>
    9394:	10000e26 	beq	r2,zero,93d0 <__udivsi3+0x54>
    9398:	28000516 	blt	r5,zero,93b0 <__udivsi3+0x34>
    939c:	294b883a 	add	r5,r5,r5
    93a0:	10bfffc4 	addi	r2,r2,-1
    93a4:	18c7883a 	add	r3,r3,r3
    93a8:	293ffa36 	bltu	r5,r4,9394 <__alt_data_end+0xf0009394>
    93ac:	18000826 	beq	r3,zero,93d0 <__udivsi3+0x54>
    93b0:	0005883a 	mov	r2,zero
    93b4:	31400236 	bltu	r6,r5,93c0 <__udivsi3+0x44>
    93b8:	314dc83a 	sub	r6,r6,r5
    93bc:	10c4b03a 	or	r2,r2,r3
    93c0:	1806d07a 	srli	r3,r3,1
    93c4:	280ad07a 	srli	r5,r5,1
    93c8:	183ffa1e 	bne	r3,zero,93b4 <__alt_data_end+0xf00093b4>
    93cc:	f800283a 	ret
    93d0:	0005883a 	mov	r2,zero
    93d4:	f800283a 	ret
    93d8:	00c00044 	movi	r3,1
    93dc:	003ff406 	br	93b0 <__alt_data_end+0xf00093b0>

000093e0 <__umodsi3>:
    93e0:	2005883a 	mov	r2,r4
    93e4:	2900122e 	bgeu	r5,r4,9430 <__umodsi3+0x50>
    93e8:	28001116 	blt	r5,zero,9430 <__umodsi3+0x50>
    93ec:	01800804 	movi	r6,32
    93f0:	00c00044 	movi	r3,1
    93f4:	00000206 	br	9400 <__umodsi3+0x20>
    93f8:	30000c26 	beq	r6,zero,942c <__umodsi3+0x4c>
    93fc:	28000516 	blt	r5,zero,9414 <__umodsi3+0x34>
    9400:	294b883a 	add	r5,r5,r5
    9404:	31bfffc4 	addi	r6,r6,-1
    9408:	18c7883a 	add	r3,r3,r3
    940c:	293ffa36 	bltu	r5,r4,93f8 <__alt_data_end+0xf00093f8>
    9410:	18000626 	beq	r3,zero,942c <__umodsi3+0x4c>
    9414:	1806d07a 	srli	r3,r3,1
    9418:	11400136 	bltu	r2,r5,9420 <__umodsi3+0x40>
    941c:	1145c83a 	sub	r2,r2,r5
    9420:	280ad07a 	srli	r5,r5,1
    9424:	183ffb1e 	bne	r3,zero,9414 <__alt_data_end+0xf0009414>
    9428:	f800283a 	ret
    942c:	f800283a 	ret
    9430:	00c00044 	movi	r3,1
    9434:	003ff706 	br	9414 <__alt_data_end+0xf0009414>

00009438 <_fclose_r>:
    9438:	28003926 	beq	r5,zero,9520 <_fclose_r+0xe8>
    943c:	defffc04 	addi	sp,sp,-16
    9440:	dc400115 	stw	r17,4(sp)
    9444:	dc000015 	stw	r16,0(sp)
    9448:	dfc00315 	stw	ra,12(sp)
    944c:	dc800215 	stw	r18,8(sp)
    9450:	2023883a 	mov	r17,r4
    9454:	2821883a 	mov	r16,r5
    9458:	20000226 	beq	r4,zero,9464 <_fclose_r+0x2c>
    945c:	20800e17 	ldw	r2,56(r4)
    9460:	10002726 	beq	r2,zero,9500 <_fclose_r+0xc8>
    9464:	8080030f 	ldh	r2,12(r16)
    9468:	1000071e 	bne	r2,zero,9488 <_fclose_r+0x50>
    946c:	0005883a 	mov	r2,zero
    9470:	dfc00317 	ldw	ra,12(sp)
    9474:	dc800217 	ldw	r18,8(sp)
    9478:	dc400117 	ldw	r17,4(sp)
    947c:	dc000017 	ldw	r16,0(sp)
    9480:	dec00404 	addi	sp,sp,16
    9484:	f800283a 	ret
    9488:	800b883a 	mov	r5,r16
    948c:	8809883a 	mov	r4,r17
    9490:	000953c0 	call	953c <__sflush_r>
    9494:	1025883a 	mov	r18,r2
    9498:	80800b17 	ldw	r2,44(r16)
    949c:	10000426 	beq	r2,zero,94b0 <_fclose_r+0x78>
    94a0:	81400717 	ldw	r5,28(r16)
    94a4:	8809883a 	mov	r4,r17
    94a8:	103ee83a 	callr	r2
    94ac:	10001616 	blt	r2,zero,9508 <_fclose_r+0xd0>
    94b0:	8080030b 	ldhu	r2,12(r16)
    94b4:	1080200c 	andi	r2,r2,128
    94b8:	1000151e 	bne	r2,zero,9510 <_fclose_r+0xd8>
    94bc:	81400c17 	ldw	r5,48(r16)
    94c0:	28000526 	beq	r5,zero,94d8 <_fclose_r+0xa0>
    94c4:	80801004 	addi	r2,r16,64
    94c8:	28800226 	beq	r5,r2,94d4 <_fclose_r+0x9c>
    94cc:	8809883a 	mov	r4,r17
    94d0:	0009e000 	call	9e00 <_free_r>
    94d4:	80000c15 	stw	zero,48(r16)
    94d8:	81401117 	ldw	r5,68(r16)
    94dc:	28000326 	beq	r5,zero,94ec <_fclose_r+0xb4>
    94e0:	8809883a 	mov	r4,r17
    94e4:	0009e000 	call	9e00 <_free_r>
    94e8:	80001115 	stw	zero,68(r16)
    94ec:	0009b440 	call	9b44 <__sfp_lock_acquire>
    94f0:	8000030d 	sth	zero,12(r16)
    94f4:	0009b480 	call	9b48 <__sfp_lock_release>
    94f8:	9005883a 	mov	r2,r18
    94fc:	003fdc06 	br	9470 <__alt_data_end+0xf0009470>
    9500:	0009b340 	call	9b34 <__sinit>
    9504:	003fd706 	br	9464 <__alt_data_end+0xf0009464>
    9508:	04bfffc4 	movi	r18,-1
    950c:	003fe806 	br	94b0 <__alt_data_end+0xf00094b0>
    9510:	81400417 	ldw	r5,16(r16)
    9514:	8809883a 	mov	r4,r17
    9518:	0009e000 	call	9e00 <_free_r>
    951c:	003fe706 	br	94bc <__alt_data_end+0xf00094bc>
    9520:	0005883a 	mov	r2,zero
    9524:	f800283a 	ret

00009528 <fclose>:
    9528:	00820034 	movhi	r2,2048
    952c:	1089e804 	addi	r2,r2,10144
    9530:	200b883a 	mov	r5,r4
    9534:	11000017 	ldw	r4,0(r2)
    9538:	00094381 	jmpi	9438 <_fclose_r>

0000953c <__sflush_r>:
    953c:	2880030b 	ldhu	r2,12(r5)
    9540:	defffb04 	addi	sp,sp,-20
    9544:	dcc00315 	stw	r19,12(sp)
    9548:	dc400115 	stw	r17,4(sp)
    954c:	dfc00415 	stw	ra,16(sp)
    9550:	dc800215 	stw	r18,8(sp)
    9554:	dc000015 	stw	r16,0(sp)
    9558:	10c0020c 	andi	r3,r2,8
    955c:	2823883a 	mov	r17,r5
    9560:	2027883a 	mov	r19,r4
    9564:	1800311e 	bne	r3,zero,962c <__sflush_r+0xf0>
    9568:	28c00117 	ldw	r3,4(r5)
    956c:	10820014 	ori	r2,r2,2048
    9570:	2880030d 	sth	r2,12(r5)
    9574:	00c04b0e 	bge	zero,r3,96a4 <__sflush_r+0x168>
    9578:	8a000a17 	ldw	r8,40(r17)
    957c:	40002326 	beq	r8,zero,960c <__sflush_r+0xd0>
    9580:	9c000017 	ldw	r16,0(r19)
    9584:	10c4000c 	andi	r3,r2,4096
    9588:	98000015 	stw	zero,0(r19)
    958c:	18004826 	beq	r3,zero,96b0 <__sflush_r+0x174>
    9590:	89801417 	ldw	r6,80(r17)
    9594:	10c0010c 	andi	r3,r2,4
    9598:	18000626 	beq	r3,zero,95b4 <__sflush_r+0x78>
    959c:	88c00117 	ldw	r3,4(r17)
    95a0:	88800c17 	ldw	r2,48(r17)
    95a4:	30cdc83a 	sub	r6,r6,r3
    95a8:	10000226 	beq	r2,zero,95b4 <__sflush_r+0x78>
    95ac:	88800f17 	ldw	r2,60(r17)
    95b0:	308dc83a 	sub	r6,r6,r2
    95b4:	89400717 	ldw	r5,28(r17)
    95b8:	000f883a 	mov	r7,zero
    95bc:	9809883a 	mov	r4,r19
    95c0:	403ee83a 	callr	r8
    95c4:	00ffffc4 	movi	r3,-1
    95c8:	10c04426 	beq	r2,r3,96dc <__sflush_r+0x1a0>
    95cc:	88c0030b 	ldhu	r3,12(r17)
    95d0:	89000417 	ldw	r4,16(r17)
    95d4:	88000115 	stw	zero,4(r17)
    95d8:	197dffcc 	andi	r5,r3,63487
    95dc:	8940030d 	sth	r5,12(r17)
    95e0:	89000015 	stw	r4,0(r17)
    95e4:	18c4000c 	andi	r3,r3,4096
    95e8:	18002c1e 	bne	r3,zero,969c <__sflush_r+0x160>
    95ec:	89400c17 	ldw	r5,48(r17)
    95f0:	9c000015 	stw	r16,0(r19)
    95f4:	28000526 	beq	r5,zero,960c <__sflush_r+0xd0>
    95f8:	88801004 	addi	r2,r17,64
    95fc:	28800226 	beq	r5,r2,9608 <__sflush_r+0xcc>
    9600:	9809883a 	mov	r4,r19
    9604:	0009e000 	call	9e00 <_free_r>
    9608:	88000c15 	stw	zero,48(r17)
    960c:	0005883a 	mov	r2,zero
    9610:	dfc00417 	ldw	ra,16(sp)
    9614:	dcc00317 	ldw	r19,12(sp)
    9618:	dc800217 	ldw	r18,8(sp)
    961c:	dc400117 	ldw	r17,4(sp)
    9620:	dc000017 	ldw	r16,0(sp)
    9624:	dec00504 	addi	sp,sp,20
    9628:	f800283a 	ret
    962c:	2c800417 	ldw	r18,16(r5)
    9630:	903ff626 	beq	r18,zero,960c <__alt_data_end+0xf000960c>
    9634:	2c000017 	ldw	r16,0(r5)
    9638:	108000cc 	andi	r2,r2,3
    963c:	2c800015 	stw	r18,0(r5)
    9640:	84a1c83a 	sub	r16,r16,r18
    9644:	1000131e 	bne	r2,zero,9694 <__sflush_r+0x158>
    9648:	28800517 	ldw	r2,20(r5)
    964c:	88800215 	stw	r2,8(r17)
    9650:	04000316 	blt	zero,r16,9660 <__sflush_r+0x124>
    9654:	003fed06 	br	960c <__alt_data_end+0xf000960c>
    9658:	90a5883a 	add	r18,r18,r2
    965c:	043feb0e 	bge	zero,r16,960c <__alt_data_end+0xf000960c>
    9660:	88800917 	ldw	r2,36(r17)
    9664:	89400717 	ldw	r5,28(r17)
    9668:	800f883a 	mov	r7,r16
    966c:	900d883a 	mov	r6,r18
    9670:	9809883a 	mov	r4,r19
    9674:	103ee83a 	callr	r2
    9678:	80a1c83a 	sub	r16,r16,r2
    967c:	00bff616 	blt	zero,r2,9658 <__alt_data_end+0xf0009658>
    9680:	88c0030b 	ldhu	r3,12(r17)
    9684:	00bfffc4 	movi	r2,-1
    9688:	18c01014 	ori	r3,r3,64
    968c:	88c0030d 	sth	r3,12(r17)
    9690:	003fdf06 	br	9610 <__alt_data_end+0xf0009610>
    9694:	0005883a 	mov	r2,zero
    9698:	003fec06 	br	964c <__alt_data_end+0xf000964c>
    969c:	88801415 	stw	r2,80(r17)
    96a0:	003fd206 	br	95ec <__alt_data_end+0xf00095ec>
    96a4:	28c00f17 	ldw	r3,60(r5)
    96a8:	00ffb316 	blt	zero,r3,9578 <__alt_data_end+0xf0009578>
    96ac:	003fd706 	br	960c <__alt_data_end+0xf000960c>
    96b0:	89400717 	ldw	r5,28(r17)
    96b4:	000d883a 	mov	r6,zero
    96b8:	01c00044 	movi	r7,1
    96bc:	9809883a 	mov	r4,r19
    96c0:	403ee83a 	callr	r8
    96c4:	100d883a 	mov	r6,r2
    96c8:	00bfffc4 	movi	r2,-1
    96cc:	30801426 	beq	r6,r2,9720 <__sflush_r+0x1e4>
    96d0:	8880030b 	ldhu	r2,12(r17)
    96d4:	8a000a17 	ldw	r8,40(r17)
    96d8:	003fae06 	br	9594 <__alt_data_end+0xf0009594>
    96dc:	98c00017 	ldw	r3,0(r19)
    96e0:	183fba26 	beq	r3,zero,95cc <__alt_data_end+0xf00095cc>
    96e4:	01000744 	movi	r4,29
    96e8:	19000626 	beq	r3,r4,9704 <__sflush_r+0x1c8>
    96ec:	01000584 	movi	r4,22
    96f0:	19000426 	beq	r3,r4,9704 <__sflush_r+0x1c8>
    96f4:	88c0030b 	ldhu	r3,12(r17)
    96f8:	18c01014 	ori	r3,r3,64
    96fc:	88c0030d 	sth	r3,12(r17)
    9700:	003fc306 	br	9610 <__alt_data_end+0xf0009610>
    9704:	8880030b 	ldhu	r2,12(r17)
    9708:	88c00417 	ldw	r3,16(r17)
    970c:	88000115 	stw	zero,4(r17)
    9710:	10bdffcc 	andi	r2,r2,63487
    9714:	8880030d 	sth	r2,12(r17)
    9718:	88c00015 	stw	r3,0(r17)
    971c:	003fb306 	br	95ec <__alt_data_end+0xf00095ec>
    9720:	98800017 	ldw	r2,0(r19)
    9724:	103fea26 	beq	r2,zero,96d0 <__alt_data_end+0xf00096d0>
    9728:	00c00744 	movi	r3,29
    972c:	10c00226 	beq	r2,r3,9738 <__sflush_r+0x1fc>
    9730:	00c00584 	movi	r3,22
    9734:	10c0031e 	bne	r2,r3,9744 <__sflush_r+0x208>
    9738:	9c000015 	stw	r16,0(r19)
    973c:	0005883a 	mov	r2,zero
    9740:	003fb306 	br	9610 <__alt_data_end+0xf0009610>
    9744:	88c0030b 	ldhu	r3,12(r17)
    9748:	3005883a 	mov	r2,r6
    974c:	18c01014 	ori	r3,r3,64
    9750:	88c0030d 	sth	r3,12(r17)
    9754:	003fae06 	br	9610 <__alt_data_end+0xf0009610>

00009758 <_fflush_r>:
    9758:	defffd04 	addi	sp,sp,-12
    975c:	dc000115 	stw	r16,4(sp)
    9760:	dfc00215 	stw	ra,8(sp)
    9764:	2021883a 	mov	r16,r4
    9768:	20000226 	beq	r4,zero,9774 <_fflush_r+0x1c>
    976c:	20800e17 	ldw	r2,56(r4)
    9770:	10000c26 	beq	r2,zero,97a4 <_fflush_r+0x4c>
    9774:	2880030f 	ldh	r2,12(r5)
    9778:	1000051e 	bne	r2,zero,9790 <_fflush_r+0x38>
    977c:	0005883a 	mov	r2,zero
    9780:	dfc00217 	ldw	ra,8(sp)
    9784:	dc000117 	ldw	r16,4(sp)
    9788:	dec00304 	addi	sp,sp,12
    978c:	f800283a 	ret
    9790:	8009883a 	mov	r4,r16
    9794:	dfc00217 	ldw	ra,8(sp)
    9798:	dc000117 	ldw	r16,4(sp)
    979c:	dec00304 	addi	sp,sp,12
    97a0:	000953c1 	jmpi	953c <__sflush_r>
    97a4:	d9400015 	stw	r5,0(sp)
    97a8:	0009b340 	call	9b34 <__sinit>
    97ac:	d9400017 	ldw	r5,0(sp)
    97b0:	003ff006 	br	9774 <__alt_data_end+0xf0009774>

000097b4 <fflush>:
    97b4:	20000526 	beq	r4,zero,97cc <fflush+0x18>
    97b8:	00820034 	movhi	r2,2048
    97bc:	1089e804 	addi	r2,r2,10144
    97c0:	200b883a 	mov	r5,r4
    97c4:	11000017 	ldw	r4,0(r2)
    97c8:	00097581 	jmpi	9758 <_fflush_r>
    97cc:	00820034 	movhi	r2,2048
    97d0:	1089e704 	addi	r2,r2,10140
    97d4:	11000017 	ldw	r4,0(r2)
    97d8:	01400074 	movhi	r5,1
    97dc:	2965d604 	addi	r5,r5,-26792
    97e0:	000a6b01 	jmpi	a6b0 <_fwalk_reent>

000097e4 <__fp_unlock>:
    97e4:	0005883a 	mov	r2,zero
    97e8:	f800283a 	ret

000097ec <_cleanup_r>:
    97ec:	01400074 	movhi	r5,1
    97f0:	29650e04 	addi	r5,r5,-27592
    97f4:	000a6b01 	jmpi	a6b0 <_fwalk_reent>

000097f8 <__sinit.part.1>:
    97f8:	defff704 	addi	sp,sp,-36
    97fc:	00c00074 	movhi	r3,1
    9800:	dfc00815 	stw	ra,32(sp)
    9804:	ddc00715 	stw	r23,28(sp)
    9808:	dd800615 	stw	r22,24(sp)
    980c:	dd400515 	stw	r21,20(sp)
    9810:	dd000415 	stw	r20,16(sp)
    9814:	dcc00315 	stw	r19,12(sp)
    9818:	dc800215 	stw	r18,8(sp)
    981c:	dc400115 	stw	r17,4(sp)
    9820:	dc000015 	stw	r16,0(sp)
    9824:	18e5fb04 	addi	r3,r3,-26644
    9828:	24000117 	ldw	r16,4(r4)
    982c:	20c00f15 	stw	r3,60(r4)
    9830:	2080bb04 	addi	r2,r4,748
    9834:	00c000c4 	movi	r3,3
    9838:	20c0b915 	stw	r3,740(r4)
    983c:	2080ba15 	stw	r2,744(r4)
    9840:	2000b815 	stw	zero,736(r4)
    9844:	05c00204 	movi	r23,8
    9848:	00800104 	movi	r2,4
    984c:	2025883a 	mov	r18,r4
    9850:	b80d883a 	mov	r6,r23
    9854:	81001704 	addi	r4,r16,92
    9858:	000b883a 	mov	r5,zero
    985c:	80000015 	stw	zero,0(r16)
    9860:	80000115 	stw	zero,4(r16)
    9864:	80000215 	stw	zero,8(r16)
    9868:	8080030d 	sth	r2,12(r16)
    986c:	80001915 	stw	zero,100(r16)
    9870:	8000038d 	sth	zero,14(r16)
    9874:	80000415 	stw	zero,16(r16)
    9878:	80000515 	stw	zero,20(r16)
    987c:	80000615 	stw	zero,24(r16)
    9880:	000b4000 	call	b400 <memset>
    9884:	05800074 	movhi	r22,1
    9888:	94400217 	ldw	r17,8(r18)
    988c:	05400074 	movhi	r21,1
    9890:	05000074 	movhi	r20,1
    9894:	04c00074 	movhi	r19,1
    9898:	b5ae4304 	addi	r22,r22,-18164
    989c:	ad6e5a04 	addi	r21,r21,-18072
    98a0:	a52e7904 	addi	r20,r20,-17948
    98a4:	9cee9004 	addi	r19,r19,-17856
    98a8:	85800815 	stw	r22,32(r16)
    98ac:	85400915 	stw	r21,36(r16)
    98b0:	85000a15 	stw	r20,40(r16)
    98b4:	84c00b15 	stw	r19,44(r16)
    98b8:	84000715 	stw	r16,28(r16)
    98bc:	00800284 	movi	r2,10
    98c0:	8880030d 	sth	r2,12(r17)
    98c4:	00800044 	movi	r2,1
    98c8:	b80d883a 	mov	r6,r23
    98cc:	89001704 	addi	r4,r17,92
    98d0:	000b883a 	mov	r5,zero
    98d4:	88000015 	stw	zero,0(r17)
    98d8:	88000115 	stw	zero,4(r17)
    98dc:	88000215 	stw	zero,8(r17)
    98e0:	88001915 	stw	zero,100(r17)
    98e4:	8880038d 	sth	r2,14(r17)
    98e8:	88000415 	stw	zero,16(r17)
    98ec:	88000515 	stw	zero,20(r17)
    98f0:	88000615 	stw	zero,24(r17)
    98f4:	000b4000 	call	b400 <memset>
    98f8:	94000317 	ldw	r16,12(r18)
    98fc:	00800484 	movi	r2,18
    9900:	8c400715 	stw	r17,28(r17)
    9904:	8d800815 	stw	r22,32(r17)
    9908:	8d400915 	stw	r21,36(r17)
    990c:	8d000a15 	stw	r20,40(r17)
    9910:	8cc00b15 	stw	r19,44(r17)
    9914:	8080030d 	sth	r2,12(r16)
    9918:	00800084 	movi	r2,2
    991c:	80000015 	stw	zero,0(r16)
    9920:	80000115 	stw	zero,4(r16)
    9924:	80000215 	stw	zero,8(r16)
    9928:	80001915 	stw	zero,100(r16)
    992c:	8080038d 	sth	r2,14(r16)
    9930:	80000415 	stw	zero,16(r16)
    9934:	80000515 	stw	zero,20(r16)
    9938:	80000615 	stw	zero,24(r16)
    993c:	b80d883a 	mov	r6,r23
    9940:	000b883a 	mov	r5,zero
    9944:	81001704 	addi	r4,r16,92
    9948:	000b4000 	call	b400 <memset>
    994c:	00800044 	movi	r2,1
    9950:	84000715 	stw	r16,28(r16)
    9954:	85800815 	stw	r22,32(r16)
    9958:	85400915 	stw	r21,36(r16)
    995c:	85000a15 	stw	r20,40(r16)
    9960:	84c00b15 	stw	r19,44(r16)
    9964:	90800e15 	stw	r2,56(r18)
    9968:	dfc00817 	ldw	ra,32(sp)
    996c:	ddc00717 	ldw	r23,28(sp)
    9970:	dd800617 	ldw	r22,24(sp)
    9974:	dd400517 	ldw	r21,20(sp)
    9978:	dd000417 	ldw	r20,16(sp)
    997c:	dcc00317 	ldw	r19,12(sp)
    9980:	dc800217 	ldw	r18,8(sp)
    9984:	dc400117 	ldw	r17,4(sp)
    9988:	dc000017 	ldw	r16,0(sp)
    998c:	dec00904 	addi	sp,sp,36
    9990:	f800283a 	ret

00009994 <__fp_lock>:
    9994:	0005883a 	mov	r2,zero
    9998:	f800283a 	ret

0000999c <__sfmoreglue>:
    999c:	defffc04 	addi	sp,sp,-16
    99a0:	dc400115 	stw	r17,4(sp)
    99a4:	2c7fffc4 	addi	r17,r5,-1
    99a8:	8c401a24 	muli	r17,r17,104
    99ac:	dc800215 	stw	r18,8(sp)
    99b0:	2825883a 	mov	r18,r5
    99b4:	89401d04 	addi	r5,r17,116
    99b8:	dc000015 	stw	r16,0(sp)
    99bc:	dfc00315 	stw	ra,12(sp)
    99c0:	000aa300 	call	aa30 <_malloc_r>
    99c4:	1021883a 	mov	r16,r2
    99c8:	10000726 	beq	r2,zero,99e8 <__sfmoreglue+0x4c>
    99cc:	11000304 	addi	r4,r2,12
    99d0:	10000015 	stw	zero,0(r2)
    99d4:	14800115 	stw	r18,4(r2)
    99d8:	11000215 	stw	r4,8(r2)
    99dc:	89801a04 	addi	r6,r17,104
    99e0:	000b883a 	mov	r5,zero
    99e4:	000b4000 	call	b400 <memset>
    99e8:	8005883a 	mov	r2,r16
    99ec:	dfc00317 	ldw	ra,12(sp)
    99f0:	dc800217 	ldw	r18,8(sp)
    99f4:	dc400117 	ldw	r17,4(sp)
    99f8:	dc000017 	ldw	r16,0(sp)
    99fc:	dec00404 	addi	sp,sp,16
    9a00:	f800283a 	ret

00009a04 <__sfp>:
    9a04:	defffb04 	addi	sp,sp,-20
    9a08:	dc000015 	stw	r16,0(sp)
    9a0c:	04020034 	movhi	r16,2048
    9a10:	8409e704 	addi	r16,r16,10140
    9a14:	dcc00315 	stw	r19,12(sp)
    9a18:	2027883a 	mov	r19,r4
    9a1c:	81000017 	ldw	r4,0(r16)
    9a20:	dfc00415 	stw	ra,16(sp)
    9a24:	dc800215 	stw	r18,8(sp)
    9a28:	20800e17 	ldw	r2,56(r4)
    9a2c:	dc400115 	stw	r17,4(sp)
    9a30:	1000021e 	bne	r2,zero,9a3c <__sfp+0x38>
    9a34:	00097f80 	call	97f8 <__sinit.part.1>
    9a38:	81000017 	ldw	r4,0(r16)
    9a3c:	2480b804 	addi	r18,r4,736
    9a40:	047fffc4 	movi	r17,-1
    9a44:	91000117 	ldw	r4,4(r18)
    9a48:	94000217 	ldw	r16,8(r18)
    9a4c:	213fffc4 	addi	r4,r4,-1
    9a50:	20000a16 	blt	r4,zero,9a7c <__sfp+0x78>
    9a54:	8080030f 	ldh	r2,12(r16)
    9a58:	10000c26 	beq	r2,zero,9a8c <__sfp+0x88>
    9a5c:	80c01d04 	addi	r3,r16,116
    9a60:	00000206 	br	9a6c <__sfp+0x68>
    9a64:	18bfe60f 	ldh	r2,-104(r3)
    9a68:	10000826 	beq	r2,zero,9a8c <__sfp+0x88>
    9a6c:	213fffc4 	addi	r4,r4,-1
    9a70:	1c3ffd04 	addi	r16,r3,-12
    9a74:	18c01a04 	addi	r3,r3,104
    9a78:	247ffa1e 	bne	r4,r17,9a64 <__alt_data_end+0xf0009a64>
    9a7c:	90800017 	ldw	r2,0(r18)
    9a80:	10001d26 	beq	r2,zero,9af8 <__sfp+0xf4>
    9a84:	1025883a 	mov	r18,r2
    9a88:	003fee06 	br	9a44 <__alt_data_end+0xf0009a44>
    9a8c:	00bfffc4 	movi	r2,-1
    9a90:	8080038d 	sth	r2,14(r16)
    9a94:	00800044 	movi	r2,1
    9a98:	8080030d 	sth	r2,12(r16)
    9a9c:	80001915 	stw	zero,100(r16)
    9aa0:	80000015 	stw	zero,0(r16)
    9aa4:	80000215 	stw	zero,8(r16)
    9aa8:	80000115 	stw	zero,4(r16)
    9aac:	80000415 	stw	zero,16(r16)
    9ab0:	80000515 	stw	zero,20(r16)
    9ab4:	80000615 	stw	zero,24(r16)
    9ab8:	01800204 	movi	r6,8
    9abc:	000b883a 	mov	r5,zero
    9ac0:	81001704 	addi	r4,r16,92
    9ac4:	000b4000 	call	b400 <memset>
    9ac8:	8005883a 	mov	r2,r16
    9acc:	80000c15 	stw	zero,48(r16)
    9ad0:	80000d15 	stw	zero,52(r16)
    9ad4:	80001115 	stw	zero,68(r16)
    9ad8:	80001215 	stw	zero,72(r16)
    9adc:	dfc00417 	ldw	ra,16(sp)
    9ae0:	dcc00317 	ldw	r19,12(sp)
    9ae4:	dc800217 	ldw	r18,8(sp)
    9ae8:	dc400117 	ldw	r17,4(sp)
    9aec:	dc000017 	ldw	r16,0(sp)
    9af0:	dec00504 	addi	sp,sp,20
    9af4:	f800283a 	ret
    9af8:	01400104 	movi	r5,4
    9afc:	9809883a 	mov	r4,r19
    9b00:	000999c0 	call	999c <__sfmoreglue>
    9b04:	90800015 	stw	r2,0(r18)
    9b08:	103fde1e 	bne	r2,zero,9a84 <__alt_data_end+0xf0009a84>
    9b0c:	00800304 	movi	r2,12
    9b10:	98800015 	stw	r2,0(r19)
    9b14:	0005883a 	mov	r2,zero
    9b18:	003ff006 	br	9adc <__alt_data_end+0xf0009adc>

00009b1c <_cleanup>:
    9b1c:	00820034 	movhi	r2,2048
    9b20:	1089e704 	addi	r2,r2,10140
    9b24:	11000017 	ldw	r4,0(r2)
    9b28:	01400074 	movhi	r5,1
    9b2c:	29650e04 	addi	r5,r5,-27592
    9b30:	000a6b01 	jmpi	a6b0 <_fwalk_reent>

00009b34 <__sinit>:
    9b34:	20800e17 	ldw	r2,56(r4)
    9b38:	10000126 	beq	r2,zero,9b40 <__sinit+0xc>
    9b3c:	f800283a 	ret
    9b40:	00097f81 	jmpi	97f8 <__sinit.part.1>

00009b44 <__sfp_lock_acquire>:
    9b44:	f800283a 	ret

00009b48 <__sfp_lock_release>:
    9b48:	f800283a 	ret

00009b4c <__sinit_lock_acquire>:
    9b4c:	f800283a 	ret

00009b50 <__sinit_lock_release>:
    9b50:	f800283a 	ret

00009b54 <__fp_lock_all>:
    9b54:	00820034 	movhi	r2,2048
    9b58:	1089e804 	addi	r2,r2,10144
    9b5c:	11000017 	ldw	r4,0(r2)
    9b60:	01400074 	movhi	r5,1
    9b64:	29666504 	addi	r5,r5,-26220
    9b68:	000a5ec1 	jmpi	a5ec <_fwalk>

00009b6c <__fp_unlock_all>:
    9b6c:	00820034 	movhi	r2,2048
    9b70:	1089e804 	addi	r2,r2,10144
    9b74:	11000017 	ldw	r4,0(r2)
    9b78:	01400074 	movhi	r5,1
    9b7c:	2965f904 	addi	r5,r5,-26652
    9b80:	000a5ec1 	jmpi	a5ec <_fwalk>

00009b84 <_fopen_r>:
    9b84:	defffa04 	addi	sp,sp,-24
    9b88:	3005883a 	mov	r2,r6
    9b8c:	dcc00415 	stw	r19,16(sp)
    9b90:	d80d883a 	mov	r6,sp
    9b94:	2827883a 	mov	r19,r5
    9b98:	100b883a 	mov	r5,r2
    9b9c:	dc800315 	stw	r18,12(sp)
    9ba0:	dfc00515 	stw	ra,20(sp)
    9ba4:	dc400215 	stw	r17,8(sp)
    9ba8:	dc000115 	stw	r16,4(sp)
    9bac:	2025883a 	mov	r18,r4
    9bb0:	000f8400 	call	f840 <__sflags>
    9bb4:	10002726 	beq	r2,zero,9c54 <_fopen_r+0xd0>
    9bb8:	9009883a 	mov	r4,r18
    9bbc:	1023883a 	mov	r17,r2
    9bc0:	0009a040 	call	9a04 <__sfp>
    9bc4:	1021883a 	mov	r16,r2
    9bc8:	10002226 	beq	r2,zero,9c54 <_fopen_r+0xd0>
    9bcc:	d9800017 	ldw	r6,0(sp)
    9bd0:	01c06d84 	movi	r7,438
    9bd4:	980b883a 	mov	r5,r19
    9bd8:	9009883a 	mov	r4,r18
    9bdc:	000b5280 	call	b528 <_open_r>
    9be0:	10001916 	blt	r2,zero,9c48 <_fopen_r+0xc4>
    9be4:	8080038d 	sth	r2,14(r16)
    9be8:	00800074 	movhi	r2,1
    9bec:	10ae4304 	addi	r2,r2,-18164
    9bf0:	80800815 	stw	r2,32(r16)
    9bf4:	00800074 	movhi	r2,1
    9bf8:	10ae5a04 	addi	r2,r2,-18072
    9bfc:	80800915 	stw	r2,36(r16)
    9c00:	00800074 	movhi	r2,1
    9c04:	10ae7904 	addi	r2,r2,-17948
    9c08:	80800a15 	stw	r2,40(r16)
    9c0c:	00800074 	movhi	r2,1
    9c10:	10ae9004 	addi	r2,r2,-17856
    9c14:	8440030d 	sth	r17,12(r16)
    9c18:	84000715 	stw	r16,28(r16)
    9c1c:	80800b15 	stw	r2,44(r16)
    9c20:	8c40400c 	andi	r17,r17,256
    9c24:	88000d1e 	bne	r17,zero,9c5c <_fopen_r+0xd8>
    9c28:	8005883a 	mov	r2,r16
    9c2c:	dfc00517 	ldw	ra,20(sp)
    9c30:	dcc00417 	ldw	r19,16(sp)
    9c34:	dc800317 	ldw	r18,12(sp)
    9c38:	dc400217 	ldw	r17,8(sp)
    9c3c:	dc000117 	ldw	r16,4(sp)
    9c40:	dec00604 	addi	sp,sp,24
    9c44:	f800283a 	ret
    9c48:	0009b440 	call	9b44 <__sfp_lock_acquire>
    9c4c:	8000030d 	sth	zero,12(r16)
    9c50:	0009b480 	call	9b48 <__sfp_lock_release>
    9c54:	0005883a 	mov	r2,zero
    9c58:	003ff406 	br	9c2c <__alt_data_end+0xf0009c2c>
    9c5c:	01c00084 	movi	r7,2
    9c60:	000d883a 	mov	r6,zero
    9c64:	800b883a 	mov	r5,r16
    9c68:	9009883a 	mov	r4,r18
    9c6c:	000a1100 	call	a110 <_fseek_r>
    9c70:	8005883a 	mov	r2,r16
    9c74:	003fed06 	br	9c2c <__alt_data_end+0xf0009c2c>

00009c78 <fopen>:
    9c78:	00820034 	movhi	r2,2048
    9c7c:	1089e804 	addi	r2,r2,10144
    9c80:	280d883a 	mov	r6,r5
    9c84:	200b883a 	mov	r5,r4
    9c88:	11000017 	ldw	r4,0(r2)
    9c8c:	0009b841 	jmpi	9b84 <_fopen_r>

00009c90 <_fprintf_r>:
    9c90:	defffe04 	addi	sp,sp,-8
    9c94:	2809883a 	mov	r4,r5
    9c98:	300b883a 	mov	r5,r6
    9c9c:	dfc00015 	stw	ra,0(sp)
    9ca0:	d9c00115 	stw	r7,4(sp)
    9ca4:	d9800104 	addi	r6,sp,4
    9ca8:	000dcd80 	call	dcd8 <__vfprintf_internal>
    9cac:	dfc00017 	ldw	ra,0(sp)
    9cb0:	dec00204 	addi	sp,sp,8
    9cb4:	f800283a 	ret

00009cb8 <fprintf>:
    9cb8:	defffd04 	addi	sp,sp,-12
    9cbc:	dfc00015 	stw	ra,0(sp)
    9cc0:	d9800115 	stw	r6,4(sp)
    9cc4:	d9c00215 	stw	r7,8(sp)
    9cc8:	d9800104 	addi	r6,sp,4
    9ccc:	000dcd80 	call	dcd8 <__vfprintf_internal>
    9cd0:	dfc00017 	ldw	ra,0(sp)
    9cd4:	dec00304 	addi	sp,sp,12
    9cd8:	f800283a 	ret

00009cdc <_malloc_trim_r>:
    9cdc:	defffb04 	addi	sp,sp,-20
    9ce0:	dcc00315 	stw	r19,12(sp)
    9ce4:	04c20034 	movhi	r19,2048
    9ce8:	dc800215 	stw	r18,8(sp)
    9cec:	dc400115 	stw	r17,4(sp)
    9cf0:	dc000015 	stw	r16,0(sp)
    9cf4:	dfc00415 	stw	ra,16(sp)
    9cf8:	2821883a 	mov	r16,r5
    9cfc:	9cc35704 	addi	r19,r19,3420
    9d00:	2025883a 	mov	r18,r4
    9d04:	001454c0 	call	1454c <__malloc_lock>
    9d08:	98800217 	ldw	r2,8(r19)
    9d0c:	14400117 	ldw	r17,4(r2)
    9d10:	00bfff04 	movi	r2,-4
    9d14:	88a2703a 	and	r17,r17,r2
    9d18:	8c21c83a 	sub	r16,r17,r16
    9d1c:	8403fbc4 	addi	r16,r16,4079
    9d20:	8020d33a 	srli	r16,r16,12
    9d24:	0083ffc4 	movi	r2,4095
    9d28:	843fffc4 	addi	r16,r16,-1
    9d2c:	8020933a 	slli	r16,r16,12
    9d30:	1400060e 	bge	r2,r16,9d4c <_malloc_trim_r+0x70>
    9d34:	000b883a 	mov	r5,zero
    9d38:	9009883a 	mov	r4,r18
    9d3c:	000b8b80 	call	b8b8 <_sbrk_r>
    9d40:	98c00217 	ldw	r3,8(r19)
    9d44:	1c47883a 	add	r3,r3,r17
    9d48:	10c00a26 	beq	r2,r3,9d74 <_malloc_trim_r+0x98>
    9d4c:	9009883a 	mov	r4,r18
    9d50:	00145700 	call	14570 <__malloc_unlock>
    9d54:	0005883a 	mov	r2,zero
    9d58:	dfc00417 	ldw	ra,16(sp)
    9d5c:	dcc00317 	ldw	r19,12(sp)
    9d60:	dc800217 	ldw	r18,8(sp)
    9d64:	dc400117 	ldw	r17,4(sp)
    9d68:	dc000017 	ldw	r16,0(sp)
    9d6c:	dec00504 	addi	sp,sp,20
    9d70:	f800283a 	ret
    9d74:	040bc83a 	sub	r5,zero,r16
    9d78:	9009883a 	mov	r4,r18
    9d7c:	000b8b80 	call	b8b8 <_sbrk_r>
    9d80:	00ffffc4 	movi	r3,-1
    9d84:	10c00d26 	beq	r2,r3,9dbc <_malloc_trim_r+0xe0>
    9d88:	00c20234 	movhi	r3,2056
    9d8c:	18feb204 	addi	r3,r3,-1336
    9d90:	18800017 	ldw	r2,0(r3)
    9d94:	99000217 	ldw	r4,8(r19)
    9d98:	8c23c83a 	sub	r17,r17,r16
    9d9c:	8c400054 	ori	r17,r17,1
    9da0:	1421c83a 	sub	r16,r2,r16
    9da4:	24400115 	stw	r17,4(r4)
    9da8:	9009883a 	mov	r4,r18
    9dac:	1c000015 	stw	r16,0(r3)
    9db0:	00145700 	call	14570 <__malloc_unlock>
    9db4:	00800044 	movi	r2,1
    9db8:	003fe706 	br	9d58 <__alt_data_end+0xf0009d58>
    9dbc:	000b883a 	mov	r5,zero
    9dc0:	9009883a 	mov	r4,r18
    9dc4:	000b8b80 	call	b8b8 <_sbrk_r>
    9dc8:	99000217 	ldw	r4,8(r19)
    9dcc:	014003c4 	movi	r5,15
    9dd0:	1107c83a 	sub	r3,r2,r4
    9dd4:	28ffdd0e 	bge	r5,r3,9d4c <__alt_data_end+0xf0009d4c>
    9dd8:	01420034 	movhi	r5,2048
    9ddc:	2949e904 	addi	r5,r5,10148
    9de0:	29400017 	ldw	r5,0(r5)
    9de4:	18c00054 	ori	r3,r3,1
    9de8:	20c00115 	stw	r3,4(r4)
    9dec:	00c20234 	movhi	r3,2056
    9df0:	1145c83a 	sub	r2,r2,r5
    9df4:	18feb204 	addi	r3,r3,-1336
    9df8:	18800015 	stw	r2,0(r3)
    9dfc:	003fd306 	br	9d4c <__alt_data_end+0xf0009d4c>

00009e00 <_free_r>:
    9e00:	28004126 	beq	r5,zero,9f08 <_free_r+0x108>
    9e04:	defffd04 	addi	sp,sp,-12
    9e08:	dc400115 	stw	r17,4(sp)
    9e0c:	dc000015 	stw	r16,0(sp)
    9e10:	2023883a 	mov	r17,r4
    9e14:	2821883a 	mov	r16,r5
    9e18:	dfc00215 	stw	ra,8(sp)
    9e1c:	001454c0 	call	1454c <__malloc_lock>
    9e20:	81ffff17 	ldw	r7,-4(r16)
    9e24:	00bfff84 	movi	r2,-2
    9e28:	01020034 	movhi	r4,2048
    9e2c:	81bffe04 	addi	r6,r16,-8
    9e30:	3884703a 	and	r2,r7,r2
    9e34:	21035704 	addi	r4,r4,3420
    9e38:	308b883a 	add	r5,r6,r2
    9e3c:	2a400117 	ldw	r9,4(r5)
    9e40:	22000217 	ldw	r8,8(r4)
    9e44:	00ffff04 	movi	r3,-4
    9e48:	48c6703a 	and	r3,r9,r3
    9e4c:	2a005726 	beq	r5,r8,9fac <_free_r+0x1ac>
    9e50:	28c00115 	stw	r3,4(r5)
    9e54:	39c0004c 	andi	r7,r7,1
    9e58:	3800091e 	bne	r7,zero,9e80 <_free_r+0x80>
    9e5c:	823ffe17 	ldw	r8,-8(r16)
    9e60:	22400204 	addi	r9,r4,8
    9e64:	320dc83a 	sub	r6,r6,r8
    9e68:	31c00217 	ldw	r7,8(r6)
    9e6c:	1205883a 	add	r2,r2,r8
    9e70:	3a406526 	beq	r7,r9,a008 <_free_r+0x208>
    9e74:	32000317 	ldw	r8,12(r6)
    9e78:	3a000315 	stw	r8,12(r7)
    9e7c:	41c00215 	stw	r7,8(r8)
    9e80:	28cf883a 	add	r7,r5,r3
    9e84:	39c00117 	ldw	r7,4(r7)
    9e88:	39c0004c 	andi	r7,r7,1
    9e8c:	38003a26 	beq	r7,zero,9f78 <_free_r+0x178>
    9e90:	10c00054 	ori	r3,r2,1
    9e94:	30c00115 	stw	r3,4(r6)
    9e98:	3087883a 	add	r3,r6,r2
    9e9c:	18800015 	stw	r2,0(r3)
    9ea0:	00c07fc4 	movi	r3,511
    9ea4:	18801936 	bltu	r3,r2,9f0c <_free_r+0x10c>
    9ea8:	1004d0fa 	srli	r2,r2,3
    9eac:	01c00044 	movi	r7,1
    9eb0:	21400117 	ldw	r5,4(r4)
    9eb4:	10c00044 	addi	r3,r2,1
    9eb8:	18c7883a 	add	r3,r3,r3
    9ebc:	1005d0ba 	srai	r2,r2,2
    9ec0:	18c7883a 	add	r3,r3,r3
    9ec4:	18c7883a 	add	r3,r3,r3
    9ec8:	1907883a 	add	r3,r3,r4
    9ecc:	3884983a 	sll	r2,r7,r2
    9ed0:	19c00017 	ldw	r7,0(r3)
    9ed4:	1a3ffe04 	addi	r8,r3,-8
    9ed8:	1144b03a 	or	r2,r2,r5
    9edc:	32000315 	stw	r8,12(r6)
    9ee0:	31c00215 	stw	r7,8(r6)
    9ee4:	20800115 	stw	r2,4(r4)
    9ee8:	19800015 	stw	r6,0(r3)
    9eec:	39800315 	stw	r6,12(r7)
    9ef0:	8809883a 	mov	r4,r17
    9ef4:	dfc00217 	ldw	ra,8(sp)
    9ef8:	dc400117 	ldw	r17,4(sp)
    9efc:	dc000017 	ldw	r16,0(sp)
    9f00:	dec00304 	addi	sp,sp,12
    9f04:	00145701 	jmpi	14570 <__malloc_unlock>
    9f08:	f800283a 	ret
    9f0c:	100ad27a 	srli	r5,r2,9
    9f10:	00c00104 	movi	r3,4
    9f14:	19404a36 	bltu	r3,r5,a040 <_free_r+0x240>
    9f18:	100ad1ba 	srli	r5,r2,6
    9f1c:	28c00e44 	addi	r3,r5,57
    9f20:	18c7883a 	add	r3,r3,r3
    9f24:	29400e04 	addi	r5,r5,56
    9f28:	18c7883a 	add	r3,r3,r3
    9f2c:	18c7883a 	add	r3,r3,r3
    9f30:	1909883a 	add	r4,r3,r4
    9f34:	20c00017 	ldw	r3,0(r4)
    9f38:	01c20034 	movhi	r7,2048
    9f3c:	213ffe04 	addi	r4,r4,-8
    9f40:	39c35704 	addi	r7,r7,3420
    9f44:	20c04426 	beq	r4,r3,a058 <_free_r+0x258>
    9f48:	01ffff04 	movi	r7,-4
    9f4c:	19400117 	ldw	r5,4(r3)
    9f50:	29ca703a 	and	r5,r5,r7
    9f54:	1140022e 	bgeu	r2,r5,9f60 <_free_r+0x160>
    9f58:	18c00217 	ldw	r3,8(r3)
    9f5c:	20fffb1e 	bne	r4,r3,9f4c <__alt_data_end+0xf0009f4c>
    9f60:	19000317 	ldw	r4,12(r3)
    9f64:	31000315 	stw	r4,12(r6)
    9f68:	30c00215 	stw	r3,8(r6)
    9f6c:	21800215 	stw	r6,8(r4)
    9f70:	19800315 	stw	r6,12(r3)
    9f74:	003fde06 	br	9ef0 <__alt_data_end+0xf0009ef0>
    9f78:	29c00217 	ldw	r7,8(r5)
    9f7c:	10c5883a 	add	r2,r2,r3
    9f80:	00c20034 	movhi	r3,2048
    9f84:	18c35904 	addi	r3,r3,3428
    9f88:	38c03b26 	beq	r7,r3,a078 <_free_r+0x278>
    9f8c:	2a000317 	ldw	r8,12(r5)
    9f90:	11400054 	ori	r5,r2,1
    9f94:	3087883a 	add	r3,r6,r2
    9f98:	3a000315 	stw	r8,12(r7)
    9f9c:	41c00215 	stw	r7,8(r8)
    9fa0:	31400115 	stw	r5,4(r6)
    9fa4:	18800015 	stw	r2,0(r3)
    9fa8:	003fbd06 	br	9ea0 <__alt_data_end+0xf0009ea0>
    9fac:	39c0004c 	andi	r7,r7,1
    9fb0:	10c5883a 	add	r2,r2,r3
    9fb4:	3800071e 	bne	r7,zero,9fd4 <_free_r+0x1d4>
    9fb8:	81fffe17 	ldw	r7,-8(r16)
    9fbc:	31cdc83a 	sub	r6,r6,r7
    9fc0:	30c00317 	ldw	r3,12(r6)
    9fc4:	31400217 	ldw	r5,8(r6)
    9fc8:	11c5883a 	add	r2,r2,r7
    9fcc:	28c00315 	stw	r3,12(r5)
    9fd0:	19400215 	stw	r5,8(r3)
    9fd4:	10c00054 	ori	r3,r2,1
    9fd8:	30c00115 	stw	r3,4(r6)
    9fdc:	00c20034 	movhi	r3,2048
    9fe0:	18c9ea04 	addi	r3,r3,10152
    9fe4:	18c00017 	ldw	r3,0(r3)
    9fe8:	21800215 	stw	r6,8(r4)
    9fec:	10ffc036 	bltu	r2,r3,9ef0 <__alt_data_end+0xf0009ef0>
    9ff0:	00820034 	movhi	r2,2048
    9ff4:	108a3504 	addi	r2,r2,10452
    9ff8:	11400017 	ldw	r5,0(r2)
    9ffc:	8809883a 	mov	r4,r17
    a000:	0009cdc0 	call	9cdc <_malloc_trim_r>
    a004:	003fba06 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a008:	28c9883a 	add	r4,r5,r3
    a00c:	21000117 	ldw	r4,4(r4)
    a010:	2100004c 	andi	r4,r4,1
    a014:	2000391e 	bne	r4,zero,a0fc <_free_r+0x2fc>
    a018:	29c00217 	ldw	r7,8(r5)
    a01c:	29000317 	ldw	r4,12(r5)
    a020:	1885883a 	add	r2,r3,r2
    a024:	10c00054 	ori	r3,r2,1
    a028:	39000315 	stw	r4,12(r7)
    a02c:	21c00215 	stw	r7,8(r4)
    a030:	30c00115 	stw	r3,4(r6)
    a034:	308d883a 	add	r6,r6,r2
    a038:	30800015 	stw	r2,0(r6)
    a03c:	003fac06 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a040:	00c00504 	movi	r3,20
    a044:	19401536 	bltu	r3,r5,a09c <_free_r+0x29c>
    a048:	28c01704 	addi	r3,r5,92
    a04c:	18c7883a 	add	r3,r3,r3
    a050:	294016c4 	addi	r5,r5,91
    a054:	003fb406 	br	9f28 <__alt_data_end+0xf0009f28>
    a058:	280bd0ba 	srai	r5,r5,2
    a05c:	00c00044 	movi	r3,1
    a060:	38800117 	ldw	r2,4(r7)
    a064:	194a983a 	sll	r5,r3,r5
    a068:	2007883a 	mov	r3,r4
    a06c:	2884b03a 	or	r2,r5,r2
    a070:	38800115 	stw	r2,4(r7)
    a074:	003fbb06 	br	9f64 <__alt_data_end+0xf0009f64>
    a078:	21800515 	stw	r6,20(r4)
    a07c:	21800415 	stw	r6,16(r4)
    a080:	10c00054 	ori	r3,r2,1
    a084:	31c00315 	stw	r7,12(r6)
    a088:	31c00215 	stw	r7,8(r6)
    a08c:	30c00115 	stw	r3,4(r6)
    a090:	308d883a 	add	r6,r6,r2
    a094:	30800015 	stw	r2,0(r6)
    a098:	003f9506 	br	9ef0 <__alt_data_end+0xf0009ef0>
    a09c:	00c01504 	movi	r3,84
    a0a0:	19400536 	bltu	r3,r5,a0b8 <_free_r+0x2b8>
    a0a4:	100ad33a 	srli	r5,r2,12
    a0a8:	28c01bc4 	addi	r3,r5,111
    a0ac:	18c7883a 	add	r3,r3,r3
    a0b0:	29401b84 	addi	r5,r5,110
    a0b4:	003f9c06 	br	9f28 <__alt_data_end+0xf0009f28>
    a0b8:	00c05504 	movi	r3,340
    a0bc:	19400536 	bltu	r3,r5,a0d4 <_free_r+0x2d4>
    a0c0:	100ad3fa 	srli	r5,r2,15
    a0c4:	28c01e04 	addi	r3,r5,120
    a0c8:	18c7883a 	add	r3,r3,r3
    a0cc:	29401dc4 	addi	r5,r5,119
    a0d0:	003f9506 	br	9f28 <__alt_data_end+0xf0009f28>
    a0d4:	00c15504 	movi	r3,1364
    a0d8:	19400536 	bltu	r3,r5,a0f0 <_free_r+0x2f0>
    a0dc:	100ad4ba 	srli	r5,r2,18
    a0e0:	28c01f44 	addi	r3,r5,125
    a0e4:	18c7883a 	add	r3,r3,r3
    a0e8:	29401f04 	addi	r5,r5,124
    a0ec:	003f8e06 	br	9f28 <__alt_data_end+0xf0009f28>
    a0f0:	00c03f84 	movi	r3,254
    a0f4:	01401f84 	movi	r5,126
    a0f8:	003f8b06 	br	9f28 <__alt_data_end+0xf0009f28>
    a0fc:	10c00054 	ori	r3,r2,1
    a100:	30c00115 	stw	r3,4(r6)
    a104:	308d883a 	add	r6,r6,r2
    a108:	30800015 	stw	r2,0(r6)
    a10c:	003f7806 	br	9ef0 <__alt_data_end+0xf0009ef0>

0000a110 <_fseek_r>:
    a110:	000a1301 	jmpi	a130 <_fseeko_r>

0000a114 <fseek>:
    a114:	00820034 	movhi	r2,2048
    a118:	1089e804 	addi	r2,r2,10144
    a11c:	300f883a 	mov	r7,r6
    a120:	280d883a 	mov	r6,r5
    a124:	200b883a 	mov	r5,r4
    a128:	11000017 	ldw	r4,0(r2)
    a12c:	000a1301 	jmpi	a130 <_fseeko_r>

0000a130 <_fseeko_r>:
    a130:	deffe804 	addi	sp,sp,-96
    a134:	dd401415 	stw	r21,80(sp)
    a138:	dc801115 	stw	r18,68(sp)
    a13c:	dc401015 	stw	r17,64(sp)
    a140:	dc000f15 	stw	r16,60(sp)
    a144:	dfc01715 	stw	ra,92(sp)
    a148:	ddc01615 	stw	r23,88(sp)
    a14c:	dd801515 	stw	r22,84(sp)
    a150:	dd001315 	stw	r20,76(sp)
    a154:	dcc01215 	stw	r19,72(sp)
    a158:	2023883a 	mov	r17,r4
    a15c:	2821883a 	mov	r16,r5
    a160:	302b883a 	mov	r21,r6
    a164:	3825883a 	mov	r18,r7
    a168:	20000226 	beq	r4,zero,a174 <_fseeko_r+0x44>
    a16c:	20800e17 	ldw	r2,56(r4)
    a170:	10005a26 	beq	r2,zero,a2dc <_fseeko_r+0x1ac>
    a174:	8080030b 	ldhu	r2,12(r16)
    a178:	00c04204 	movi	r3,264
    a17c:	1080420c 	andi	r2,r2,264
    a180:	10c05b26 	beq	r2,r3,a2f0 <_fseeko_r+0x1c0>
    a184:	85000a17 	ldw	r20,40(r16)
    a188:	a000f626 	beq	r20,zero,a564 <_fseeko_r+0x434>
    a18c:	00800044 	movi	r2,1
    a190:	90803e26 	beq	r18,r2,a28c <_fseeko_r+0x15c>
    a194:	00800084 	movi	r2,2
    a198:	90801026 	beq	r18,r2,a1dc <_fseeko_r+0xac>
    a19c:	90000f26 	beq	r18,zero,a1dc <_fseeko_r+0xac>
    a1a0:	00800584 	movi	r2,22
    a1a4:	88800015 	stw	r2,0(r17)
    a1a8:	04ffffc4 	movi	r19,-1
    a1ac:	9805883a 	mov	r2,r19
    a1b0:	dfc01717 	ldw	ra,92(sp)
    a1b4:	ddc01617 	ldw	r23,88(sp)
    a1b8:	dd801517 	ldw	r22,84(sp)
    a1bc:	dd401417 	ldw	r21,80(sp)
    a1c0:	dd001317 	ldw	r20,76(sp)
    a1c4:	dcc01217 	ldw	r19,72(sp)
    a1c8:	dc801117 	ldw	r18,68(sp)
    a1cc:	dc401017 	ldw	r17,64(sp)
    a1d0:	dc000f17 	ldw	r16,60(sp)
    a1d4:	dec01804 	addi	sp,sp,96
    a1d8:	f800283a 	ret
    a1dc:	80800417 	ldw	r2,16(r16)
    a1e0:	002f883a 	mov	r23,zero
    a1e4:	0027883a 	mov	r19,zero
    a1e8:	1000cb26 	beq	r2,zero,a518 <_fseeko_r+0x3e8>
    a1ec:	8080030b 	ldhu	r2,12(r16)
    a1f0:	10c2068c 	andi	r3,r2,2074
    a1f4:	1800071e 	bne	r3,zero,a214 <_fseeko_r+0xe4>
    a1f8:	10c1000c 	andi	r3,r2,1024
    a1fc:	1800451e 	bne	r3,zero,a314 <_fseeko_r+0x1e4>
    a200:	00c00074 	movhi	r3,1
    a204:	18ee7904 	addi	r3,r3,-17948
    a208:	a0c0b726 	beq	r20,r3,a4e8 <_fseeko_r+0x3b8>
    a20c:	10820014 	ori	r2,r2,2048
    a210:	8080030d 	sth	r2,12(r16)
    a214:	800b883a 	mov	r5,r16
    a218:	8809883a 	mov	r4,r17
    a21c:	00097580 	call	9758 <_fflush_r>
    a220:	1027883a 	mov	r19,r2
    a224:	103fe01e 	bne	r2,zero,a1a8 <__alt_data_end+0xf000a1a8>
    a228:	81400717 	ldw	r5,28(r16)
    a22c:	900f883a 	mov	r7,r18
    a230:	a80d883a 	mov	r6,r21
    a234:	8809883a 	mov	r4,r17
    a238:	a03ee83a 	callr	r20
    a23c:	00ffffc4 	movi	r3,-1
    a240:	10ffd926 	beq	r2,r3,a1a8 <__alt_data_end+0xf000a1a8>
    a244:	81400c17 	ldw	r5,48(r16)
    a248:	28000526 	beq	r5,zero,a260 <_fseeko_r+0x130>
    a24c:	80801004 	addi	r2,r16,64
    a250:	28800226 	beq	r5,r2,a25c <_fseeko_r+0x12c>
    a254:	8809883a 	mov	r4,r17
    a258:	0009e000 	call	9e00 <_free_r>
    a25c:	80000c15 	stw	zero,48(r16)
    a260:	8080030b 	ldhu	r2,12(r16)
    a264:	80c00417 	ldw	r3,16(r16)
    a268:	80000115 	stw	zero,4(r16)
    a26c:	10bdf7cc 	andi	r2,r2,63455
    a270:	80c00015 	stw	r3,0(r16)
    a274:	8080030d 	sth	r2,12(r16)
    a278:	01800204 	movi	r6,8
    a27c:	000b883a 	mov	r5,zero
    a280:	81001704 	addi	r4,r16,92
    a284:	000b4000 	call	b400 <memset>
    a288:	003fc806 	br	a1ac <__alt_data_end+0xf000a1ac>
    a28c:	800b883a 	mov	r5,r16
    a290:	8809883a 	mov	r4,r17
    a294:	00097580 	call	9758 <_fflush_r>
    a298:	8080030b 	ldhu	r2,12(r16)
    a29c:	10c4000c 	andi	r3,r2,4096
    a2a0:	18008726 	beq	r3,zero,a4c0 <_fseeko_r+0x390>
    a2a4:	84c01417 	ldw	r19,80(r16)
    a2a8:	10c0010c 	andi	r3,r2,4
    a2ac:	1800431e 	bne	r3,zero,a3bc <_fseeko_r+0x28c>
    a2b0:	1080020c 	andi	r2,r2,8
    a2b4:	10008026 	beq	r2,zero,a4b8 <_fseeko_r+0x388>
    a2b8:	80c00017 	ldw	r3,0(r16)
    a2bc:	80800417 	ldw	r2,16(r16)
    a2c0:	18000226 	beq	r3,zero,a2cc <_fseeko_r+0x19c>
    a2c4:	1887c83a 	sub	r3,r3,r2
    a2c8:	98e7883a 	add	r19,r19,r3
    a2cc:	aceb883a 	add	r21,r21,r19
    a2d0:	05c00044 	movi	r23,1
    a2d4:	0025883a 	mov	r18,zero
    a2d8:	003fc306 	br	a1e8 <__alt_data_end+0xf000a1e8>
    a2dc:	0009b340 	call	9b34 <__sinit>
    a2e0:	8080030b 	ldhu	r2,12(r16)
    a2e4:	00c04204 	movi	r3,264
    a2e8:	1080420c 	andi	r2,r2,264
    a2ec:	10ffa51e 	bne	r2,r3,a184 <__alt_data_end+0xf000a184>
    a2f0:	800b883a 	mov	r5,r16
    a2f4:	8809883a 	mov	r4,r17
    a2f8:	00097580 	call	9758 <_fflush_r>
    a2fc:	003fa106 	br	a184 <__alt_data_end+0xf000a184>
    a300:	8080030b 	ldhu	r2,12(r16)
    a304:	00c10004 	movi	r3,1024
    a308:	80c01315 	stw	r3,76(r16)
    a30c:	10c4b03a 	or	r2,r2,r3
    a310:	8080030d 	sth	r2,12(r16)
    a314:	9000311e 	bne	r18,zero,a3dc <_fseeko_r+0x2ac>
    a318:	a82d883a 	mov	r22,r21
    a31c:	b800371e 	bne	r23,zero,a3fc <_fseeko_r+0x2cc>
    a320:	8080030b 	ldhu	r2,12(r16)
    a324:	1084000c 	andi	r2,r2,4096
    a328:	10007f26 	beq	r2,zero,a528 <_fseeko_r+0x3f8>
    a32c:	80801417 	ldw	r2,80(r16)
    a330:	81800117 	ldw	r6,4(r16)
    a334:	81400c17 	ldw	r5,48(r16)
    a338:	11a7c83a 	sub	r19,r2,r6
    a33c:	28008226 	beq	r5,zero,a548 <_fseeko_r+0x418>
    a340:	81c00f17 	ldw	r7,60(r16)
    a344:	99e7c83a 	sub	r19,r19,r7
    a348:	81000e17 	ldw	r4,56(r16)
    a34c:	80800417 	ldw	r2,16(r16)
    a350:	99a7883a 	add	r19,r19,r6
    a354:	2087c83a 	sub	r3,r4,r2
    a358:	98e7c83a 	sub	r19,r19,r3
    a35c:	38c7883a 	add	r3,r7,r3
    a360:	b4c02b16 	blt	r22,r19,a410 <_fseeko_r+0x2e0>
    a364:	98c9883a 	add	r4,r19,r3
    a368:	b100292e 	bgeu	r22,r4,a410 <_fseeko_r+0x2e0>
    a36c:	b4e7c83a 	sub	r19,r22,r19
    a370:	14c5883a 	add	r2,r2,r19
    a374:	1ce7c83a 	sub	r19,r3,r19
    a378:	80800015 	stw	r2,0(r16)
    a37c:	84c00115 	stw	r19,4(r16)
    a380:	28000526 	beq	r5,zero,a398 <_fseeko_r+0x268>
    a384:	80801004 	addi	r2,r16,64
    a388:	28800226 	beq	r5,r2,a394 <_fseeko_r+0x264>
    a38c:	8809883a 	mov	r4,r17
    a390:	0009e000 	call	9e00 <_free_r>
    a394:	80000c15 	stw	zero,48(r16)
    a398:	8080030b 	ldhu	r2,12(r16)
    a39c:	01800204 	movi	r6,8
    a3a0:	000b883a 	mov	r5,zero
    a3a4:	10bff7cc 	andi	r2,r2,65503
    a3a8:	8080030d 	sth	r2,12(r16)
    a3ac:	81001704 	addi	r4,r16,92
    a3b0:	000b4000 	call	b400 <memset>
    a3b4:	0027883a 	mov	r19,zero
    a3b8:	003f7c06 	br	a1ac <__alt_data_end+0xf000a1ac>
    a3bc:	80c00117 	ldw	r3,4(r16)
    a3c0:	80800c17 	ldw	r2,48(r16)
    a3c4:	98e7c83a 	sub	r19,r19,r3
    a3c8:	10003b26 	beq	r2,zero,a4b8 <_fseeko_r+0x388>
    a3cc:	80c00f17 	ldw	r3,60(r16)
    a3d0:	80800417 	ldw	r2,16(r16)
    a3d4:	98e7c83a 	sub	r19,r19,r3
    a3d8:	003fbc06 	br	a2cc <__alt_data_end+0xf000a2cc>
    a3dc:	8140038f 	ldh	r5,14(r16)
    a3e0:	d80d883a 	mov	r6,sp
    a3e4:	8809883a 	mov	r4,r17
    a3e8:	000a5900 	call	a590 <_fstat_r>
    a3ec:	103f891e 	bne	r2,zero,a214 <__alt_data_end+0xf000a214>
    a3f0:	dd800417 	ldw	r22,16(sp)
    a3f4:	adad883a 	add	r22,r21,r22
    a3f8:	b83fc926 	beq	r23,zero,a320 <__alt_data_end+0xf000a320>
    a3fc:	81400c17 	ldw	r5,48(r16)
    a400:	81800117 	ldw	r6,4(r16)
    a404:	28005026 	beq	r5,zero,a548 <_fseeko_r+0x418>
    a408:	81c00f17 	ldw	r7,60(r16)
    a40c:	003fce06 	br	a348 <__alt_data_end+0xf000a348>
    a410:	84c01317 	ldw	r19,76(r16)
    a414:	81400717 	ldw	r5,28(r16)
    a418:	000f883a 	mov	r7,zero
    a41c:	04e7c83a 	sub	r19,zero,r19
    a420:	9da6703a 	and	r19,r19,r22
    a424:	980d883a 	mov	r6,r19
    a428:	8809883a 	mov	r4,r17
    a42c:	a03ee83a 	callr	r20
    a430:	00ffffc4 	movi	r3,-1
    a434:	10ff7726 	beq	r2,r3,a214 <__alt_data_end+0xf000a214>
    a438:	80800417 	ldw	r2,16(r16)
    a43c:	81400c17 	ldw	r5,48(r16)
    a440:	80000115 	stw	zero,4(r16)
    a444:	80800015 	stw	r2,0(r16)
    a448:	28000526 	beq	r5,zero,a460 <_fseeko_r+0x330>
    a44c:	80801004 	addi	r2,r16,64
    a450:	28800226 	beq	r5,r2,a45c <_fseeko_r+0x32c>
    a454:	8809883a 	mov	r4,r17
    a458:	0009e000 	call	9e00 <_free_r>
    a45c:	80000c15 	stw	zero,48(r16)
    a460:	8080030b 	ldhu	r2,12(r16)
    a464:	b4e7c83a 	sub	r19,r22,r19
    a468:	10bff7cc 	andi	r2,r2,65503
    a46c:	8080030d 	sth	r2,12(r16)
    a470:	98000b26 	beq	r19,zero,a4a0 <_fseeko_r+0x370>
    a474:	800b883a 	mov	r5,r16
    a478:	8809883a 	mov	r4,r17
    a47c:	000b6e40 	call	b6e4 <__srefill_r>
    a480:	103f641e 	bne	r2,zero,a214 <__alt_data_end+0xf000a214>
    a484:	80800117 	ldw	r2,4(r16)
    a488:	14ff6236 	bltu	r2,r19,a214 <__alt_data_end+0xf000a214>
    a48c:	80c00017 	ldw	r3,0(r16)
    a490:	14c5c83a 	sub	r2,r2,r19
    a494:	80800115 	stw	r2,4(r16)
    a498:	1ce7883a 	add	r19,r3,r19
    a49c:	84c00015 	stw	r19,0(r16)
    a4a0:	01800204 	movi	r6,8
    a4a4:	000b883a 	mov	r5,zero
    a4a8:	81001704 	addi	r4,r16,92
    a4ac:	000b4000 	call	b400 <memset>
    a4b0:	0027883a 	mov	r19,zero
    a4b4:	003f3d06 	br	a1ac <__alt_data_end+0xf000a1ac>
    a4b8:	80800417 	ldw	r2,16(r16)
    a4bc:	003f8306 	br	a2cc <__alt_data_end+0xf000a2cc>
    a4c0:	81400717 	ldw	r5,28(r16)
    a4c4:	900f883a 	mov	r7,r18
    a4c8:	000d883a 	mov	r6,zero
    a4cc:	8809883a 	mov	r4,r17
    a4d0:	a03ee83a 	callr	r20
    a4d4:	1027883a 	mov	r19,r2
    a4d8:	00bfffc4 	movi	r2,-1
    a4dc:	98bf3226 	beq	r19,r2,a1a8 <__alt_data_end+0xf000a1a8>
    a4e0:	8080030b 	ldhu	r2,12(r16)
    a4e4:	003f7006 	br	a2a8 <__alt_data_end+0xf000a2a8>
    a4e8:	8140038f 	ldh	r5,14(r16)
    a4ec:	283f4716 	blt	r5,zero,a20c <__alt_data_end+0xf000a20c>
    a4f0:	d80d883a 	mov	r6,sp
    a4f4:	8809883a 	mov	r4,r17
    a4f8:	000a5900 	call	a590 <_fstat_r>
    a4fc:	1000041e 	bne	r2,zero,a510 <_fseeko_r+0x3e0>
    a500:	d8800117 	ldw	r2,4(sp)
    a504:	00e00014 	movui	r3,32768
    a508:	10bc000c 	andi	r2,r2,61440
    a50c:	10ff7c26 	beq	r2,r3,a300 <__alt_data_end+0xf000a300>
    a510:	8080030b 	ldhu	r2,12(r16)
    a514:	003f3d06 	br	a20c <__alt_data_end+0xf000a20c>
    a518:	800b883a 	mov	r5,r16
    a51c:	8809883a 	mov	r4,r17
    a520:	000a8740 	call	a874 <__smakebuf_r>
    a524:	003f3106 	br	a1ec <__alt_data_end+0xf000a1ec>
    a528:	81400717 	ldw	r5,28(r16)
    a52c:	01c00044 	movi	r7,1
    a530:	000d883a 	mov	r6,zero
    a534:	8809883a 	mov	r4,r17
    a538:	a03ee83a 	callr	r20
    a53c:	00ffffc4 	movi	r3,-1
    a540:	10ff7b1e 	bne	r2,r3,a330 <__alt_data_end+0xf000a330>
    a544:	003f3306 	br	a214 <__alt_data_end+0xf000a214>
    a548:	80c00017 	ldw	r3,0(r16)
    a54c:	80800417 	ldw	r2,16(r16)
    a550:	000b883a 	mov	r5,zero
    a554:	1887c83a 	sub	r3,r3,r2
    a558:	98e7c83a 	sub	r19,r19,r3
    a55c:	30c7883a 	add	r3,r6,r3
    a560:	003f7f06 	br	a360 <__alt_data_end+0xf000a360>
    a564:	00800744 	movi	r2,29
    a568:	88800015 	stw	r2,0(r17)
    a56c:	04ffffc4 	movi	r19,-1
    a570:	003f0e06 	br	a1ac <__alt_data_end+0xf000a1ac>

0000a574 <fseeko>:
    a574:	00820034 	movhi	r2,2048
    a578:	1089e804 	addi	r2,r2,10144
    a57c:	300f883a 	mov	r7,r6
    a580:	280d883a 	mov	r6,r5
    a584:	200b883a 	mov	r5,r4
    a588:	11000017 	ldw	r4,0(r2)
    a58c:	000a1301 	jmpi	a130 <_fseeko_r>

0000a590 <_fstat_r>:
    a590:	defffd04 	addi	sp,sp,-12
    a594:	2805883a 	mov	r2,r5
    a598:	dc000015 	stw	r16,0(sp)
    a59c:	04020034 	movhi	r16,2048
    a5a0:	dc400115 	stw	r17,4(sp)
    a5a4:	840a3204 	addi	r16,r16,10440
    a5a8:	2023883a 	mov	r17,r4
    a5ac:	300b883a 	mov	r5,r6
    a5b0:	1009883a 	mov	r4,r2
    a5b4:	dfc00215 	stw	ra,8(sp)
    a5b8:	80000015 	stw	zero,0(r16)
    a5bc:	00142300 	call	14230 <fstat>
    a5c0:	00ffffc4 	movi	r3,-1
    a5c4:	10c00526 	beq	r2,r3,a5dc <_fstat_r+0x4c>
    a5c8:	dfc00217 	ldw	ra,8(sp)
    a5cc:	dc400117 	ldw	r17,4(sp)
    a5d0:	dc000017 	ldw	r16,0(sp)
    a5d4:	dec00304 	addi	sp,sp,12
    a5d8:	f800283a 	ret
    a5dc:	80c00017 	ldw	r3,0(r16)
    a5e0:	183ff926 	beq	r3,zero,a5c8 <__alt_data_end+0xf000a5c8>
    a5e4:	88c00015 	stw	r3,0(r17)
    a5e8:	003ff706 	br	a5c8 <__alt_data_end+0xf000a5c8>

0000a5ec <_fwalk>:
    a5ec:	defff704 	addi	sp,sp,-36
    a5f0:	dd000415 	stw	r20,16(sp)
    a5f4:	dfc00815 	stw	ra,32(sp)
    a5f8:	ddc00715 	stw	r23,28(sp)
    a5fc:	dd800615 	stw	r22,24(sp)
    a600:	dd400515 	stw	r21,20(sp)
    a604:	dcc00315 	stw	r19,12(sp)
    a608:	dc800215 	stw	r18,8(sp)
    a60c:	dc400115 	stw	r17,4(sp)
    a610:	dc000015 	stw	r16,0(sp)
    a614:	2500b804 	addi	r20,r4,736
    a618:	a0002326 	beq	r20,zero,a6a8 <_fwalk+0xbc>
    a61c:	282b883a 	mov	r21,r5
    a620:	002f883a 	mov	r23,zero
    a624:	05800044 	movi	r22,1
    a628:	04ffffc4 	movi	r19,-1
    a62c:	a4400117 	ldw	r17,4(r20)
    a630:	a4800217 	ldw	r18,8(r20)
    a634:	8c7fffc4 	addi	r17,r17,-1
    a638:	88000d16 	blt	r17,zero,a670 <_fwalk+0x84>
    a63c:	94000304 	addi	r16,r18,12
    a640:	94800384 	addi	r18,r18,14
    a644:	8080000b 	ldhu	r2,0(r16)
    a648:	8c7fffc4 	addi	r17,r17,-1
    a64c:	813ffd04 	addi	r4,r16,-12
    a650:	b080042e 	bgeu	r22,r2,a664 <_fwalk+0x78>
    a654:	9080000f 	ldh	r2,0(r18)
    a658:	14c00226 	beq	r2,r19,a664 <_fwalk+0x78>
    a65c:	a83ee83a 	callr	r21
    a660:	b8aeb03a 	or	r23,r23,r2
    a664:	84001a04 	addi	r16,r16,104
    a668:	94801a04 	addi	r18,r18,104
    a66c:	8cfff51e 	bne	r17,r19,a644 <__alt_data_end+0xf000a644>
    a670:	a5000017 	ldw	r20,0(r20)
    a674:	a03fed1e 	bne	r20,zero,a62c <__alt_data_end+0xf000a62c>
    a678:	b805883a 	mov	r2,r23
    a67c:	dfc00817 	ldw	ra,32(sp)
    a680:	ddc00717 	ldw	r23,28(sp)
    a684:	dd800617 	ldw	r22,24(sp)
    a688:	dd400517 	ldw	r21,20(sp)
    a68c:	dd000417 	ldw	r20,16(sp)
    a690:	dcc00317 	ldw	r19,12(sp)
    a694:	dc800217 	ldw	r18,8(sp)
    a698:	dc400117 	ldw	r17,4(sp)
    a69c:	dc000017 	ldw	r16,0(sp)
    a6a0:	dec00904 	addi	sp,sp,36
    a6a4:	f800283a 	ret
    a6a8:	002f883a 	mov	r23,zero
    a6ac:	003ff206 	br	a678 <__alt_data_end+0xf000a678>

0000a6b0 <_fwalk_reent>:
    a6b0:	defff704 	addi	sp,sp,-36
    a6b4:	dd000415 	stw	r20,16(sp)
    a6b8:	dfc00815 	stw	ra,32(sp)
    a6bc:	ddc00715 	stw	r23,28(sp)
    a6c0:	dd800615 	stw	r22,24(sp)
    a6c4:	dd400515 	stw	r21,20(sp)
    a6c8:	dcc00315 	stw	r19,12(sp)
    a6cc:	dc800215 	stw	r18,8(sp)
    a6d0:	dc400115 	stw	r17,4(sp)
    a6d4:	dc000015 	stw	r16,0(sp)
    a6d8:	2500b804 	addi	r20,r4,736
    a6dc:	a0002326 	beq	r20,zero,a76c <_fwalk_reent+0xbc>
    a6e0:	282b883a 	mov	r21,r5
    a6e4:	2027883a 	mov	r19,r4
    a6e8:	002f883a 	mov	r23,zero
    a6ec:	05800044 	movi	r22,1
    a6f0:	04bfffc4 	movi	r18,-1
    a6f4:	a4400117 	ldw	r17,4(r20)
    a6f8:	a4000217 	ldw	r16,8(r20)
    a6fc:	8c7fffc4 	addi	r17,r17,-1
    a700:	88000c16 	blt	r17,zero,a734 <_fwalk_reent+0x84>
    a704:	84000304 	addi	r16,r16,12
    a708:	8080000b 	ldhu	r2,0(r16)
    a70c:	8c7fffc4 	addi	r17,r17,-1
    a710:	817ffd04 	addi	r5,r16,-12
    a714:	b080052e 	bgeu	r22,r2,a72c <_fwalk_reent+0x7c>
    a718:	8080008f 	ldh	r2,2(r16)
    a71c:	9809883a 	mov	r4,r19
    a720:	14800226 	beq	r2,r18,a72c <_fwalk_reent+0x7c>
    a724:	a83ee83a 	callr	r21
    a728:	b8aeb03a 	or	r23,r23,r2
    a72c:	84001a04 	addi	r16,r16,104
    a730:	8cbff51e 	bne	r17,r18,a708 <__alt_data_end+0xf000a708>
    a734:	a5000017 	ldw	r20,0(r20)
    a738:	a03fee1e 	bne	r20,zero,a6f4 <__alt_data_end+0xf000a6f4>
    a73c:	b805883a 	mov	r2,r23
    a740:	dfc00817 	ldw	ra,32(sp)
    a744:	ddc00717 	ldw	r23,28(sp)
    a748:	dd800617 	ldw	r22,24(sp)
    a74c:	dd400517 	ldw	r21,20(sp)
    a750:	dd000417 	ldw	r20,16(sp)
    a754:	dcc00317 	ldw	r19,12(sp)
    a758:	dc800217 	ldw	r18,8(sp)
    a75c:	dc400117 	ldw	r17,4(sp)
    a760:	dc000017 	ldw	r16,0(sp)
    a764:	dec00904 	addi	sp,sp,36
    a768:	f800283a 	ret
    a76c:	002f883a 	mov	r23,zero
    a770:	003ff206 	br	a73c <__alt_data_end+0xf000a73c>

0000a774 <_fwrite_r>:
    a774:	defff504 	addi	sp,sp,-44
    a778:	dc800815 	stw	r18,32(sp)
    a77c:	39a5383a 	mul	r18,r7,r6
    a780:	d8800304 	addi	r2,sp,12
    a784:	d8800015 	stw	r2,0(sp)
    a788:	00800044 	movi	r2,1
    a78c:	dcc00915 	stw	r19,36(sp)
    a790:	dc400715 	stw	r17,28(sp)
    a794:	dc000615 	stw	r16,24(sp)
    a798:	d9400315 	stw	r5,12(sp)
    a79c:	dfc00a15 	stw	ra,40(sp)
    a7a0:	dc800415 	stw	r18,16(sp)
    a7a4:	dc800215 	stw	r18,8(sp)
    a7a8:	d8800115 	stw	r2,4(sp)
    a7ac:	3027883a 	mov	r19,r6
    a7b0:	3821883a 	mov	r16,r7
    a7b4:	2023883a 	mov	r17,r4
    a7b8:	d9400b17 	ldw	r5,44(sp)
    a7bc:	20000226 	beq	r4,zero,a7c8 <_fwrite_r+0x54>
    a7c0:	20800e17 	ldw	r2,56(r4)
    a7c4:	10001a26 	beq	r2,zero,a830 <_fwrite_r+0xbc>
    a7c8:	2880030b 	ldhu	r2,12(r5)
    a7cc:	10c8000c 	andi	r3,r2,8192
    a7d0:	1800061e 	bne	r3,zero,a7ec <_fwrite_r+0x78>
    a7d4:	29001917 	ldw	r4,100(r5)
    a7d8:	00f7ffc4 	movi	r3,-8193
    a7dc:	10880014 	ori	r2,r2,8192
    a7e0:	20c6703a 	and	r3,r4,r3
    a7e4:	2880030d 	sth	r2,12(r5)
    a7e8:	28c01915 	stw	r3,100(r5)
    a7ec:	d80d883a 	mov	r6,sp
    a7f0:	8809883a 	mov	r4,r17
    a7f4:	000f8ec0 	call	f8ec <__sfvwrite_r>
    a7f8:	10000b26 	beq	r2,zero,a828 <_fwrite_r+0xb4>
    a7fc:	d9000217 	ldw	r4,8(sp)
    a800:	980b883a 	mov	r5,r19
    a804:	9109c83a 	sub	r4,r18,r4
    a808:	000937c0 	call	937c <__udivsi3>
    a80c:	dfc00a17 	ldw	ra,40(sp)
    a810:	dcc00917 	ldw	r19,36(sp)
    a814:	dc800817 	ldw	r18,32(sp)
    a818:	dc400717 	ldw	r17,28(sp)
    a81c:	dc000617 	ldw	r16,24(sp)
    a820:	dec00b04 	addi	sp,sp,44
    a824:	f800283a 	ret
    a828:	8005883a 	mov	r2,r16
    a82c:	003ff706 	br	a80c <__alt_data_end+0xf000a80c>
    a830:	d9400515 	stw	r5,20(sp)
    a834:	0009b340 	call	9b34 <__sinit>
    a838:	d9400517 	ldw	r5,20(sp)
    a83c:	003fe206 	br	a7c8 <__alt_data_end+0xf000a7c8>

0000a840 <fwrite>:
    a840:	defffe04 	addi	sp,sp,-8
    a844:	00820034 	movhi	r2,2048
    a848:	d9c00015 	stw	r7,0(sp)
    a84c:	1089e804 	addi	r2,r2,10144
    a850:	300f883a 	mov	r7,r6
    a854:	280d883a 	mov	r6,r5
    a858:	200b883a 	mov	r5,r4
    a85c:	11000017 	ldw	r4,0(r2)
    a860:	dfc00115 	stw	ra,4(sp)
    a864:	000a7740 	call	a774 <_fwrite_r>
    a868:	dfc00117 	ldw	ra,4(sp)
    a86c:	dec00204 	addi	sp,sp,8
    a870:	f800283a 	ret

0000a874 <__smakebuf_r>:
    a874:	2880030b 	ldhu	r2,12(r5)
    a878:	10c0008c 	andi	r3,r2,2
    a87c:	1800411e 	bne	r3,zero,a984 <__smakebuf_r+0x110>
    a880:	deffec04 	addi	sp,sp,-80
    a884:	dc000f15 	stw	r16,60(sp)
    a888:	2821883a 	mov	r16,r5
    a88c:	2940038f 	ldh	r5,14(r5)
    a890:	dc401015 	stw	r17,64(sp)
    a894:	dfc01315 	stw	ra,76(sp)
    a898:	dcc01215 	stw	r19,72(sp)
    a89c:	dc801115 	stw	r18,68(sp)
    a8a0:	2023883a 	mov	r17,r4
    a8a4:	28001c16 	blt	r5,zero,a918 <__smakebuf_r+0xa4>
    a8a8:	d80d883a 	mov	r6,sp
    a8ac:	000a5900 	call	a590 <_fstat_r>
    a8b0:	10001816 	blt	r2,zero,a914 <__smakebuf_r+0xa0>
    a8b4:	d8800117 	ldw	r2,4(sp)
    a8b8:	00e00014 	movui	r3,32768
    a8bc:	10bc000c 	andi	r2,r2,61440
    a8c0:	14c80020 	cmpeqi	r19,r2,8192
    a8c4:	10c03726 	beq	r2,r3,a9a4 <__smakebuf_r+0x130>
    a8c8:	80c0030b 	ldhu	r3,12(r16)
    a8cc:	18c20014 	ori	r3,r3,2048
    a8d0:	80c0030d 	sth	r3,12(r16)
    a8d4:	00c80004 	movi	r3,8192
    a8d8:	10c0521e 	bne	r2,r3,aa24 <__smakebuf_r+0x1b0>
    a8dc:	8140038f 	ldh	r5,14(r16)
    a8e0:	8809883a 	mov	r4,r17
    a8e4:	000fda80 	call	fda8 <_isatty_r>
    a8e8:	10004c26 	beq	r2,zero,aa1c <__smakebuf_r+0x1a8>
    a8ec:	8080030b 	ldhu	r2,12(r16)
    a8f0:	80c010c4 	addi	r3,r16,67
    a8f4:	80c00015 	stw	r3,0(r16)
    a8f8:	10800054 	ori	r2,r2,1
    a8fc:	8080030d 	sth	r2,12(r16)
    a900:	00800044 	movi	r2,1
    a904:	80c00415 	stw	r3,16(r16)
    a908:	80800515 	stw	r2,20(r16)
    a90c:	04810004 	movi	r18,1024
    a910:	00000706 	br	a930 <__smakebuf_r+0xbc>
    a914:	8080030b 	ldhu	r2,12(r16)
    a918:	10c0200c 	andi	r3,r2,128
    a91c:	18001f1e 	bne	r3,zero,a99c <__smakebuf_r+0x128>
    a920:	04810004 	movi	r18,1024
    a924:	10820014 	ori	r2,r2,2048
    a928:	8080030d 	sth	r2,12(r16)
    a92c:	0027883a 	mov	r19,zero
    a930:	900b883a 	mov	r5,r18
    a934:	8809883a 	mov	r4,r17
    a938:	000aa300 	call	aa30 <_malloc_r>
    a93c:	10002c26 	beq	r2,zero,a9f0 <__smakebuf_r+0x17c>
    a940:	80c0030b 	ldhu	r3,12(r16)
    a944:	01000074 	movhi	r4,1
    a948:	2125fb04 	addi	r4,r4,-26644
    a94c:	89000f15 	stw	r4,60(r17)
    a950:	18c02014 	ori	r3,r3,128
    a954:	80c0030d 	sth	r3,12(r16)
    a958:	80800015 	stw	r2,0(r16)
    a95c:	80800415 	stw	r2,16(r16)
    a960:	84800515 	stw	r18,20(r16)
    a964:	98001a1e 	bne	r19,zero,a9d0 <__smakebuf_r+0x15c>
    a968:	dfc01317 	ldw	ra,76(sp)
    a96c:	dcc01217 	ldw	r19,72(sp)
    a970:	dc801117 	ldw	r18,68(sp)
    a974:	dc401017 	ldw	r17,64(sp)
    a978:	dc000f17 	ldw	r16,60(sp)
    a97c:	dec01404 	addi	sp,sp,80
    a980:	f800283a 	ret
    a984:	288010c4 	addi	r2,r5,67
    a988:	28800015 	stw	r2,0(r5)
    a98c:	28800415 	stw	r2,16(r5)
    a990:	00800044 	movi	r2,1
    a994:	28800515 	stw	r2,20(r5)
    a998:	f800283a 	ret
    a99c:	04801004 	movi	r18,64
    a9a0:	003fe006 	br	a924 <__alt_data_end+0xf000a924>
    a9a4:	81000a17 	ldw	r4,40(r16)
    a9a8:	00c00074 	movhi	r3,1
    a9ac:	18ee7904 	addi	r3,r3,-17948
    a9b0:	20ffc51e 	bne	r4,r3,a8c8 <__alt_data_end+0xf000a8c8>
    a9b4:	8080030b 	ldhu	r2,12(r16)
    a9b8:	04810004 	movi	r18,1024
    a9bc:	84801315 	stw	r18,76(r16)
    a9c0:	1484b03a 	or	r2,r2,r18
    a9c4:	8080030d 	sth	r2,12(r16)
    a9c8:	0027883a 	mov	r19,zero
    a9cc:	003fd806 	br	a930 <__alt_data_end+0xf000a930>
    a9d0:	8140038f 	ldh	r5,14(r16)
    a9d4:	8809883a 	mov	r4,r17
    a9d8:	000fda80 	call	fda8 <_isatty_r>
    a9dc:	103fe226 	beq	r2,zero,a968 <__alt_data_end+0xf000a968>
    a9e0:	8080030b 	ldhu	r2,12(r16)
    a9e4:	10800054 	ori	r2,r2,1
    a9e8:	8080030d 	sth	r2,12(r16)
    a9ec:	003fde06 	br	a968 <__alt_data_end+0xf000a968>
    a9f0:	8080030b 	ldhu	r2,12(r16)
    a9f4:	10c0800c 	andi	r3,r2,512
    a9f8:	183fdb1e 	bne	r3,zero,a968 <__alt_data_end+0xf000a968>
    a9fc:	10800094 	ori	r2,r2,2
    aa00:	80c010c4 	addi	r3,r16,67
    aa04:	8080030d 	sth	r2,12(r16)
    aa08:	00800044 	movi	r2,1
    aa0c:	80c00015 	stw	r3,0(r16)
    aa10:	80c00415 	stw	r3,16(r16)
    aa14:	80800515 	stw	r2,20(r16)
    aa18:	003fd306 	br	a968 <__alt_data_end+0xf000a968>
    aa1c:	04810004 	movi	r18,1024
    aa20:	003fc306 	br	a930 <__alt_data_end+0xf000a930>
    aa24:	0027883a 	mov	r19,zero
    aa28:	04810004 	movi	r18,1024
    aa2c:	003fc006 	br	a930 <__alt_data_end+0xf000a930>

0000aa30 <_malloc_r>:
    aa30:	defff504 	addi	sp,sp,-44
    aa34:	dc800315 	stw	r18,12(sp)
    aa38:	dfc00a15 	stw	ra,40(sp)
    aa3c:	df000915 	stw	fp,36(sp)
    aa40:	ddc00815 	stw	r23,32(sp)
    aa44:	dd800715 	stw	r22,28(sp)
    aa48:	dd400615 	stw	r21,24(sp)
    aa4c:	dd000515 	stw	r20,20(sp)
    aa50:	dcc00415 	stw	r19,16(sp)
    aa54:	dc400215 	stw	r17,8(sp)
    aa58:	dc000115 	stw	r16,4(sp)
    aa5c:	288002c4 	addi	r2,r5,11
    aa60:	00c00584 	movi	r3,22
    aa64:	2025883a 	mov	r18,r4
    aa68:	18807f2e 	bgeu	r3,r2,ac68 <_malloc_r+0x238>
    aa6c:	047ffe04 	movi	r17,-8
    aa70:	1462703a 	and	r17,r2,r17
    aa74:	8800a316 	blt	r17,zero,ad04 <_malloc_r+0x2d4>
    aa78:	8940a236 	bltu	r17,r5,ad04 <_malloc_r+0x2d4>
    aa7c:	001454c0 	call	1454c <__malloc_lock>
    aa80:	00807dc4 	movi	r2,503
    aa84:	1441e92e 	bgeu	r2,r17,b22c <_malloc_r+0x7fc>
    aa88:	8804d27a 	srli	r2,r17,9
    aa8c:	1000a126 	beq	r2,zero,ad14 <_malloc_r+0x2e4>
    aa90:	00c00104 	movi	r3,4
    aa94:	18811e36 	bltu	r3,r2,af10 <_malloc_r+0x4e0>
    aa98:	8804d1ba 	srli	r2,r17,6
    aa9c:	12000e44 	addi	r8,r2,57
    aaa0:	11c00e04 	addi	r7,r2,56
    aaa4:	4209883a 	add	r4,r8,r8
    aaa8:	04c20034 	movhi	r19,2048
    aaac:	2109883a 	add	r4,r4,r4
    aab0:	9cc35704 	addi	r19,r19,3420
    aab4:	2109883a 	add	r4,r4,r4
    aab8:	9909883a 	add	r4,r19,r4
    aabc:	24000117 	ldw	r16,4(r4)
    aac0:	213ffe04 	addi	r4,r4,-8
    aac4:	24009726 	beq	r4,r16,ad24 <_malloc_r+0x2f4>
    aac8:	80800117 	ldw	r2,4(r16)
    aacc:	01bfff04 	movi	r6,-4
    aad0:	014003c4 	movi	r5,15
    aad4:	1184703a 	and	r2,r2,r6
    aad8:	1447c83a 	sub	r3,r2,r17
    aadc:	28c00716 	blt	r5,r3,aafc <_malloc_r+0xcc>
    aae0:	1800920e 	bge	r3,zero,ad2c <_malloc_r+0x2fc>
    aae4:	84000317 	ldw	r16,12(r16)
    aae8:	24008e26 	beq	r4,r16,ad24 <_malloc_r+0x2f4>
    aaec:	80800117 	ldw	r2,4(r16)
    aaf0:	1184703a 	and	r2,r2,r6
    aaf4:	1447c83a 	sub	r3,r2,r17
    aaf8:	28fff90e 	bge	r5,r3,aae0 <__alt_data_end+0xf000aae0>
    aafc:	3809883a 	mov	r4,r7
    ab00:	01820034 	movhi	r6,2048
    ab04:	9c000417 	ldw	r16,16(r19)
    ab08:	31835704 	addi	r6,r6,3420
    ab0c:	32000204 	addi	r8,r6,8
    ab10:	82013426 	beq	r16,r8,afe4 <_malloc_r+0x5b4>
    ab14:	80c00117 	ldw	r3,4(r16)
    ab18:	00bfff04 	movi	r2,-4
    ab1c:	188e703a 	and	r7,r3,r2
    ab20:	3c45c83a 	sub	r2,r7,r17
    ab24:	00c003c4 	movi	r3,15
    ab28:	18811f16 	blt	r3,r2,afa8 <_malloc_r+0x578>
    ab2c:	32000515 	stw	r8,20(r6)
    ab30:	32000415 	stw	r8,16(r6)
    ab34:	10007f0e 	bge	r2,zero,ad34 <_malloc_r+0x304>
    ab38:	00807fc4 	movi	r2,511
    ab3c:	11c0fd36 	bltu	r2,r7,af34 <_malloc_r+0x504>
    ab40:	3806d0fa 	srli	r3,r7,3
    ab44:	01c00044 	movi	r7,1
    ab48:	30800117 	ldw	r2,4(r6)
    ab4c:	19400044 	addi	r5,r3,1
    ab50:	294b883a 	add	r5,r5,r5
    ab54:	1807d0ba 	srai	r3,r3,2
    ab58:	294b883a 	add	r5,r5,r5
    ab5c:	294b883a 	add	r5,r5,r5
    ab60:	298b883a 	add	r5,r5,r6
    ab64:	38c6983a 	sll	r3,r7,r3
    ab68:	29c00017 	ldw	r7,0(r5)
    ab6c:	2a7ffe04 	addi	r9,r5,-8
    ab70:	1886b03a 	or	r3,r3,r2
    ab74:	82400315 	stw	r9,12(r16)
    ab78:	81c00215 	stw	r7,8(r16)
    ab7c:	30c00115 	stw	r3,4(r6)
    ab80:	2c000015 	stw	r16,0(r5)
    ab84:	3c000315 	stw	r16,12(r7)
    ab88:	2005d0ba 	srai	r2,r4,2
    ab8c:	01400044 	movi	r5,1
    ab90:	288a983a 	sll	r5,r5,r2
    ab94:	19406f36 	bltu	r3,r5,ad54 <_malloc_r+0x324>
    ab98:	28c4703a 	and	r2,r5,r3
    ab9c:	10000a1e 	bne	r2,zero,abc8 <_malloc_r+0x198>
    aba0:	00bfff04 	movi	r2,-4
    aba4:	294b883a 	add	r5,r5,r5
    aba8:	2088703a 	and	r4,r4,r2
    abac:	28c4703a 	and	r2,r5,r3
    abb0:	21000104 	addi	r4,r4,4
    abb4:	1000041e 	bne	r2,zero,abc8 <_malloc_r+0x198>
    abb8:	294b883a 	add	r5,r5,r5
    abbc:	28c4703a 	and	r2,r5,r3
    abc0:	21000104 	addi	r4,r4,4
    abc4:	103ffc26 	beq	r2,zero,abb8 <__alt_data_end+0xf000abb8>
    abc8:	02bfff04 	movi	r10,-4
    abcc:	024003c4 	movi	r9,15
    abd0:	21800044 	addi	r6,r4,1
    abd4:	318d883a 	add	r6,r6,r6
    abd8:	318d883a 	add	r6,r6,r6
    abdc:	318d883a 	add	r6,r6,r6
    abe0:	998d883a 	add	r6,r19,r6
    abe4:	333ffe04 	addi	r12,r6,-8
    abe8:	2017883a 	mov	r11,r4
    abec:	31800104 	addi	r6,r6,4
    abf0:	34000017 	ldw	r16,0(r6)
    abf4:	31fffd04 	addi	r7,r6,-12
    abf8:	81c0041e 	bne	r16,r7,ac0c <_malloc_r+0x1dc>
    abfc:	0000fb06 	br	afec <_malloc_r+0x5bc>
    ac00:	1801030e 	bge	r3,zero,b010 <_malloc_r+0x5e0>
    ac04:	84000317 	ldw	r16,12(r16)
    ac08:	81c0f826 	beq	r16,r7,afec <_malloc_r+0x5bc>
    ac0c:	80800117 	ldw	r2,4(r16)
    ac10:	1284703a 	and	r2,r2,r10
    ac14:	1447c83a 	sub	r3,r2,r17
    ac18:	48fff90e 	bge	r9,r3,ac00 <__alt_data_end+0xf000ac00>
    ac1c:	80800317 	ldw	r2,12(r16)
    ac20:	81000217 	ldw	r4,8(r16)
    ac24:	89400054 	ori	r5,r17,1
    ac28:	81400115 	stw	r5,4(r16)
    ac2c:	20800315 	stw	r2,12(r4)
    ac30:	11000215 	stw	r4,8(r2)
    ac34:	8463883a 	add	r17,r16,r17
    ac38:	9c400515 	stw	r17,20(r19)
    ac3c:	9c400415 	stw	r17,16(r19)
    ac40:	18800054 	ori	r2,r3,1
    ac44:	88800115 	stw	r2,4(r17)
    ac48:	8a000315 	stw	r8,12(r17)
    ac4c:	8a000215 	stw	r8,8(r17)
    ac50:	88e3883a 	add	r17,r17,r3
    ac54:	88c00015 	stw	r3,0(r17)
    ac58:	9009883a 	mov	r4,r18
    ac5c:	00145700 	call	14570 <__malloc_unlock>
    ac60:	80800204 	addi	r2,r16,8
    ac64:	00001b06 	br	acd4 <_malloc_r+0x2a4>
    ac68:	04400404 	movi	r17,16
    ac6c:	89402536 	bltu	r17,r5,ad04 <_malloc_r+0x2d4>
    ac70:	001454c0 	call	1454c <__malloc_lock>
    ac74:	00800184 	movi	r2,6
    ac78:	01000084 	movi	r4,2
    ac7c:	04c20034 	movhi	r19,2048
    ac80:	1085883a 	add	r2,r2,r2
    ac84:	9cc35704 	addi	r19,r19,3420
    ac88:	1085883a 	add	r2,r2,r2
    ac8c:	9885883a 	add	r2,r19,r2
    ac90:	14000117 	ldw	r16,4(r2)
    ac94:	10fffe04 	addi	r3,r2,-8
    ac98:	80c0d926 	beq	r16,r3,b000 <_malloc_r+0x5d0>
    ac9c:	80c00117 	ldw	r3,4(r16)
    aca0:	81000317 	ldw	r4,12(r16)
    aca4:	00bfff04 	movi	r2,-4
    aca8:	1884703a 	and	r2,r3,r2
    acac:	81400217 	ldw	r5,8(r16)
    acb0:	8085883a 	add	r2,r16,r2
    acb4:	10c00117 	ldw	r3,4(r2)
    acb8:	29000315 	stw	r4,12(r5)
    acbc:	21400215 	stw	r5,8(r4)
    acc0:	18c00054 	ori	r3,r3,1
    acc4:	10c00115 	stw	r3,4(r2)
    acc8:	9009883a 	mov	r4,r18
    accc:	00145700 	call	14570 <__malloc_unlock>
    acd0:	80800204 	addi	r2,r16,8
    acd4:	dfc00a17 	ldw	ra,40(sp)
    acd8:	df000917 	ldw	fp,36(sp)
    acdc:	ddc00817 	ldw	r23,32(sp)
    ace0:	dd800717 	ldw	r22,28(sp)
    ace4:	dd400617 	ldw	r21,24(sp)
    ace8:	dd000517 	ldw	r20,20(sp)
    acec:	dcc00417 	ldw	r19,16(sp)
    acf0:	dc800317 	ldw	r18,12(sp)
    acf4:	dc400217 	ldw	r17,8(sp)
    acf8:	dc000117 	ldw	r16,4(sp)
    acfc:	dec00b04 	addi	sp,sp,44
    ad00:	f800283a 	ret
    ad04:	00800304 	movi	r2,12
    ad08:	90800015 	stw	r2,0(r18)
    ad0c:	0005883a 	mov	r2,zero
    ad10:	003ff006 	br	acd4 <__alt_data_end+0xf000acd4>
    ad14:	01002004 	movi	r4,128
    ad18:	02001004 	movi	r8,64
    ad1c:	01c00fc4 	movi	r7,63
    ad20:	003f6106 	br	aaa8 <__alt_data_end+0xf000aaa8>
    ad24:	4009883a 	mov	r4,r8
    ad28:	003f7506 	br	ab00 <__alt_data_end+0xf000ab00>
    ad2c:	81000317 	ldw	r4,12(r16)
    ad30:	003fde06 	br	acac <__alt_data_end+0xf000acac>
    ad34:	81c5883a 	add	r2,r16,r7
    ad38:	11400117 	ldw	r5,4(r2)
    ad3c:	9009883a 	mov	r4,r18
    ad40:	29400054 	ori	r5,r5,1
    ad44:	11400115 	stw	r5,4(r2)
    ad48:	00145700 	call	14570 <__malloc_unlock>
    ad4c:	80800204 	addi	r2,r16,8
    ad50:	003fe006 	br	acd4 <__alt_data_end+0xf000acd4>
    ad54:	9c000217 	ldw	r16,8(r19)
    ad58:	00bfff04 	movi	r2,-4
    ad5c:	85800117 	ldw	r22,4(r16)
    ad60:	b0ac703a 	and	r22,r22,r2
    ad64:	b4400336 	bltu	r22,r17,ad74 <_malloc_r+0x344>
    ad68:	b445c83a 	sub	r2,r22,r17
    ad6c:	00c003c4 	movi	r3,15
    ad70:	18805d16 	blt	r3,r2,aee8 <_malloc_r+0x4b8>
    ad74:	05c20034 	movhi	r23,2048
    ad78:	00820034 	movhi	r2,2048
    ad7c:	108a3504 	addi	r2,r2,10452
    ad80:	bdc9e904 	addi	r23,r23,10148
    ad84:	15400017 	ldw	r21,0(r2)
    ad88:	b8c00017 	ldw	r3,0(r23)
    ad8c:	00bfffc4 	movi	r2,-1
    ad90:	858d883a 	add	r6,r16,r22
    ad94:	8d6b883a 	add	r21,r17,r21
    ad98:	1880ea26 	beq	r3,r2,b144 <_malloc_r+0x714>
    ad9c:	ad4403c4 	addi	r21,r21,4111
    ada0:	00bc0004 	movi	r2,-4096
    ada4:	a8aa703a 	and	r21,r21,r2
    ada8:	a80b883a 	mov	r5,r21
    adac:	9009883a 	mov	r4,r18
    adb0:	d9800015 	stw	r6,0(sp)
    adb4:	000b8b80 	call	b8b8 <_sbrk_r>
    adb8:	1029883a 	mov	r20,r2
    adbc:	00bfffc4 	movi	r2,-1
    adc0:	d9800017 	ldw	r6,0(sp)
    adc4:	a080e826 	beq	r20,r2,b168 <_malloc_r+0x738>
    adc8:	a180a636 	bltu	r20,r6,b064 <_malloc_r+0x634>
    adcc:	07020234 	movhi	fp,2056
    add0:	e73eb204 	addi	fp,fp,-1336
    add4:	e0800017 	ldw	r2,0(fp)
    add8:	a887883a 	add	r3,r21,r2
    addc:	e0c00015 	stw	r3,0(fp)
    ade0:	3500e626 	beq	r6,r20,b17c <_malloc_r+0x74c>
    ade4:	b9000017 	ldw	r4,0(r23)
    ade8:	00bfffc4 	movi	r2,-1
    adec:	2080ee26 	beq	r4,r2,b1a8 <_malloc_r+0x778>
    adf0:	a185c83a 	sub	r2,r20,r6
    adf4:	10c5883a 	add	r2,r2,r3
    adf8:	e0800015 	stw	r2,0(fp)
    adfc:	a0c001cc 	andi	r3,r20,7
    ae00:	1800bc26 	beq	r3,zero,b0f4 <_malloc_r+0x6c4>
    ae04:	a0e9c83a 	sub	r20,r20,r3
    ae08:	00840204 	movi	r2,4104
    ae0c:	a5000204 	addi	r20,r20,8
    ae10:	10c7c83a 	sub	r3,r2,r3
    ae14:	a545883a 	add	r2,r20,r21
    ae18:	1083ffcc 	andi	r2,r2,4095
    ae1c:	18abc83a 	sub	r21,r3,r2
    ae20:	a80b883a 	mov	r5,r21
    ae24:	9009883a 	mov	r4,r18
    ae28:	000b8b80 	call	b8b8 <_sbrk_r>
    ae2c:	00ffffc4 	movi	r3,-1
    ae30:	10c0e126 	beq	r2,r3,b1b8 <_malloc_r+0x788>
    ae34:	1505c83a 	sub	r2,r2,r20
    ae38:	1545883a 	add	r2,r2,r21
    ae3c:	10800054 	ori	r2,r2,1
    ae40:	e0c00017 	ldw	r3,0(fp)
    ae44:	9d000215 	stw	r20,8(r19)
    ae48:	a0800115 	stw	r2,4(r20)
    ae4c:	a8c7883a 	add	r3,r21,r3
    ae50:	e0c00015 	stw	r3,0(fp)
    ae54:	84c00e26 	beq	r16,r19,ae90 <_malloc_r+0x460>
    ae58:	018003c4 	movi	r6,15
    ae5c:	3580a72e 	bgeu	r6,r22,b0fc <_malloc_r+0x6cc>
    ae60:	81400117 	ldw	r5,4(r16)
    ae64:	013ffe04 	movi	r4,-8
    ae68:	b0bffd04 	addi	r2,r22,-12
    ae6c:	1104703a 	and	r2,r2,r4
    ae70:	2900004c 	andi	r4,r5,1
    ae74:	2088b03a 	or	r4,r4,r2
    ae78:	81000115 	stw	r4,4(r16)
    ae7c:	01400144 	movi	r5,5
    ae80:	8089883a 	add	r4,r16,r2
    ae84:	21400115 	stw	r5,4(r4)
    ae88:	21400215 	stw	r5,8(r4)
    ae8c:	3080cd36 	bltu	r6,r2,b1c4 <_malloc_r+0x794>
    ae90:	00820034 	movhi	r2,2048
    ae94:	108a3404 	addi	r2,r2,10448
    ae98:	11000017 	ldw	r4,0(r2)
    ae9c:	20c0012e 	bgeu	r4,r3,aea4 <_malloc_r+0x474>
    aea0:	10c00015 	stw	r3,0(r2)
    aea4:	00820034 	movhi	r2,2048
    aea8:	108a3304 	addi	r2,r2,10444
    aeac:	11000017 	ldw	r4,0(r2)
    aeb0:	9c000217 	ldw	r16,8(r19)
    aeb4:	20c0012e 	bgeu	r4,r3,aebc <_malloc_r+0x48c>
    aeb8:	10c00015 	stw	r3,0(r2)
    aebc:	80c00117 	ldw	r3,4(r16)
    aec0:	00bfff04 	movi	r2,-4
    aec4:	1886703a 	and	r3,r3,r2
    aec8:	1c45c83a 	sub	r2,r3,r17
    aecc:	1c400236 	bltu	r3,r17,aed8 <_malloc_r+0x4a8>
    aed0:	00c003c4 	movi	r3,15
    aed4:	18800416 	blt	r3,r2,aee8 <_malloc_r+0x4b8>
    aed8:	9009883a 	mov	r4,r18
    aedc:	00145700 	call	14570 <__malloc_unlock>
    aee0:	0005883a 	mov	r2,zero
    aee4:	003f7b06 	br	acd4 <__alt_data_end+0xf000acd4>
    aee8:	88c00054 	ori	r3,r17,1
    aeec:	80c00115 	stw	r3,4(r16)
    aef0:	8463883a 	add	r17,r16,r17
    aef4:	10800054 	ori	r2,r2,1
    aef8:	9c400215 	stw	r17,8(r19)
    aefc:	88800115 	stw	r2,4(r17)
    af00:	9009883a 	mov	r4,r18
    af04:	00145700 	call	14570 <__malloc_unlock>
    af08:	80800204 	addi	r2,r16,8
    af0c:	003f7106 	br	acd4 <__alt_data_end+0xf000acd4>
    af10:	00c00504 	movi	r3,20
    af14:	18804a2e 	bgeu	r3,r2,b040 <_malloc_r+0x610>
    af18:	00c01504 	movi	r3,84
    af1c:	18806e36 	bltu	r3,r2,b0d8 <_malloc_r+0x6a8>
    af20:	8804d33a 	srli	r2,r17,12
    af24:	12001bc4 	addi	r8,r2,111
    af28:	11c01b84 	addi	r7,r2,110
    af2c:	4209883a 	add	r4,r8,r8
    af30:	003edd06 	br	aaa8 <__alt_data_end+0xf000aaa8>
    af34:	3804d27a 	srli	r2,r7,9
    af38:	00c00104 	movi	r3,4
    af3c:	1880442e 	bgeu	r3,r2,b050 <_malloc_r+0x620>
    af40:	00c00504 	movi	r3,20
    af44:	18808136 	bltu	r3,r2,b14c <_malloc_r+0x71c>
    af48:	11401704 	addi	r5,r2,92
    af4c:	10c016c4 	addi	r3,r2,91
    af50:	294b883a 	add	r5,r5,r5
    af54:	294b883a 	add	r5,r5,r5
    af58:	294b883a 	add	r5,r5,r5
    af5c:	994b883a 	add	r5,r19,r5
    af60:	28800017 	ldw	r2,0(r5)
    af64:	01820034 	movhi	r6,2048
    af68:	297ffe04 	addi	r5,r5,-8
    af6c:	31835704 	addi	r6,r6,3420
    af70:	28806526 	beq	r5,r2,b108 <_malloc_r+0x6d8>
    af74:	01bfff04 	movi	r6,-4
    af78:	10c00117 	ldw	r3,4(r2)
    af7c:	1986703a 	and	r3,r3,r6
    af80:	38c0022e 	bgeu	r7,r3,af8c <_malloc_r+0x55c>
    af84:	10800217 	ldw	r2,8(r2)
    af88:	28bffb1e 	bne	r5,r2,af78 <__alt_data_end+0xf000af78>
    af8c:	11400317 	ldw	r5,12(r2)
    af90:	98c00117 	ldw	r3,4(r19)
    af94:	81400315 	stw	r5,12(r16)
    af98:	80800215 	stw	r2,8(r16)
    af9c:	2c000215 	stw	r16,8(r5)
    afa0:	14000315 	stw	r16,12(r2)
    afa4:	003ef806 	br	ab88 <__alt_data_end+0xf000ab88>
    afa8:	88c00054 	ori	r3,r17,1
    afac:	80c00115 	stw	r3,4(r16)
    afb0:	8463883a 	add	r17,r16,r17
    afb4:	34400515 	stw	r17,20(r6)
    afb8:	34400415 	stw	r17,16(r6)
    afbc:	10c00054 	ori	r3,r2,1
    afc0:	8a000315 	stw	r8,12(r17)
    afc4:	8a000215 	stw	r8,8(r17)
    afc8:	88c00115 	stw	r3,4(r17)
    afcc:	88a3883a 	add	r17,r17,r2
    afd0:	88800015 	stw	r2,0(r17)
    afd4:	9009883a 	mov	r4,r18
    afd8:	00145700 	call	14570 <__malloc_unlock>
    afdc:	80800204 	addi	r2,r16,8
    afe0:	003f3c06 	br	acd4 <__alt_data_end+0xf000acd4>
    afe4:	30c00117 	ldw	r3,4(r6)
    afe8:	003ee706 	br	ab88 <__alt_data_end+0xf000ab88>
    afec:	5ac00044 	addi	r11,r11,1
    aff0:	588000cc 	andi	r2,r11,3
    aff4:	31800204 	addi	r6,r6,8
    aff8:	103efd1e 	bne	r2,zero,abf0 <__alt_data_end+0xf000abf0>
    affc:	00002406 	br	b090 <_malloc_r+0x660>
    b000:	14000317 	ldw	r16,12(r2)
    b004:	143f251e 	bne	r2,r16,ac9c <__alt_data_end+0xf000ac9c>
    b008:	21000084 	addi	r4,r4,2
    b00c:	003ebc06 	br	ab00 <__alt_data_end+0xf000ab00>
    b010:	8085883a 	add	r2,r16,r2
    b014:	10c00117 	ldw	r3,4(r2)
    b018:	81000317 	ldw	r4,12(r16)
    b01c:	81400217 	ldw	r5,8(r16)
    b020:	18c00054 	ori	r3,r3,1
    b024:	10c00115 	stw	r3,4(r2)
    b028:	29000315 	stw	r4,12(r5)
    b02c:	21400215 	stw	r5,8(r4)
    b030:	9009883a 	mov	r4,r18
    b034:	00145700 	call	14570 <__malloc_unlock>
    b038:	80800204 	addi	r2,r16,8
    b03c:	003f2506 	br	acd4 <__alt_data_end+0xf000acd4>
    b040:	12001704 	addi	r8,r2,92
    b044:	11c016c4 	addi	r7,r2,91
    b048:	4209883a 	add	r4,r8,r8
    b04c:	003e9606 	br	aaa8 <__alt_data_end+0xf000aaa8>
    b050:	3804d1ba 	srli	r2,r7,6
    b054:	11400e44 	addi	r5,r2,57
    b058:	10c00e04 	addi	r3,r2,56
    b05c:	294b883a 	add	r5,r5,r5
    b060:	003fbc06 	br	af54 <__alt_data_end+0xf000af54>
    b064:	84ff5926 	beq	r16,r19,adcc <__alt_data_end+0xf000adcc>
    b068:	00820034 	movhi	r2,2048
    b06c:	10835704 	addi	r2,r2,3420
    b070:	14000217 	ldw	r16,8(r2)
    b074:	00bfff04 	movi	r2,-4
    b078:	80c00117 	ldw	r3,4(r16)
    b07c:	1886703a 	and	r3,r3,r2
    b080:	003f9106 	br	aec8 <__alt_data_end+0xf000aec8>
    b084:	60800217 	ldw	r2,8(r12)
    b088:	213fffc4 	addi	r4,r4,-1
    b08c:	1300651e 	bne	r2,r12,b224 <_malloc_r+0x7f4>
    b090:	208000cc 	andi	r2,r4,3
    b094:	633ffe04 	addi	r12,r12,-8
    b098:	103ffa1e 	bne	r2,zero,b084 <__alt_data_end+0xf000b084>
    b09c:	98800117 	ldw	r2,4(r19)
    b0a0:	0146303a 	nor	r3,zero,r5
    b0a4:	1884703a 	and	r2,r3,r2
    b0a8:	98800115 	stw	r2,4(r19)
    b0ac:	294b883a 	add	r5,r5,r5
    b0b0:	117f2836 	bltu	r2,r5,ad54 <__alt_data_end+0xf000ad54>
    b0b4:	283f2726 	beq	r5,zero,ad54 <__alt_data_end+0xf000ad54>
    b0b8:	2886703a 	and	r3,r5,r2
    b0bc:	5809883a 	mov	r4,r11
    b0c0:	183ec31e 	bne	r3,zero,abd0 <__alt_data_end+0xf000abd0>
    b0c4:	294b883a 	add	r5,r5,r5
    b0c8:	2886703a 	and	r3,r5,r2
    b0cc:	21000104 	addi	r4,r4,4
    b0d0:	183ffc26 	beq	r3,zero,b0c4 <__alt_data_end+0xf000b0c4>
    b0d4:	003ebe06 	br	abd0 <__alt_data_end+0xf000abd0>
    b0d8:	00c05504 	movi	r3,340
    b0dc:	18801236 	bltu	r3,r2,b128 <_malloc_r+0x6f8>
    b0e0:	8804d3fa 	srli	r2,r17,15
    b0e4:	12001e04 	addi	r8,r2,120
    b0e8:	11c01dc4 	addi	r7,r2,119
    b0ec:	4209883a 	add	r4,r8,r8
    b0f0:	003e6d06 	br	aaa8 <__alt_data_end+0xf000aaa8>
    b0f4:	00c40004 	movi	r3,4096
    b0f8:	003f4606 	br	ae14 <__alt_data_end+0xf000ae14>
    b0fc:	00800044 	movi	r2,1
    b100:	a0800115 	stw	r2,4(r20)
    b104:	003f7406 	br	aed8 <__alt_data_end+0xf000aed8>
    b108:	1805d0ba 	srai	r2,r3,2
    b10c:	01c00044 	movi	r7,1
    b110:	30c00117 	ldw	r3,4(r6)
    b114:	388e983a 	sll	r7,r7,r2
    b118:	2805883a 	mov	r2,r5
    b11c:	38c6b03a 	or	r3,r7,r3
    b120:	30c00115 	stw	r3,4(r6)
    b124:	003f9b06 	br	af94 <__alt_data_end+0xf000af94>
    b128:	00c15504 	movi	r3,1364
    b12c:	18801a36 	bltu	r3,r2,b198 <_malloc_r+0x768>
    b130:	8804d4ba 	srli	r2,r17,18
    b134:	12001f44 	addi	r8,r2,125
    b138:	11c01f04 	addi	r7,r2,124
    b13c:	4209883a 	add	r4,r8,r8
    b140:	003e5906 	br	aaa8 <__alt_data_end+0xf000aaa8>
    b144:	ad400404 	addi	r21,r21,16
    b148:	003f1706 	br	ada8 <__alt_data_end+0xf000ada8>
    b14c:	00c01504 	movi	r3,84
    b150:	18802336 	bltu	r3,r2,b1e0 <_malloc_r+0x7b0>
    b154:	3804d33a 	srli	r2,r7,12
    b158:	11401bc4 	addi	r5,r2,111
    b15c:	10c01b84 	addi	r3,r2,110
    b160:	294b883a 	add	r5,r5,r5
    b164:	003f7b06 	br	af54 <__alt_data_end+0xf000af54>
    b168:	9c000217 	ldw	r16,8(r19)
    b16c:	00bfff04 	movi	r2,-4
    b170:	80c00117 	ldw	r3,4(r16)
    b174:	1886703a 	and	r3,r3,r2
    b178:	003f5306 	br	aec8 <__alt_data_end+0xf000aec8>
    b17c:	3083ffcc 	andi	r2,r6,4095
    b180:	103f181e 	bne	r2,zero,ade4 <__alt_data_end+0xf000ade4>
    b184:	99000217 	ldw	r4,8(r19)
    b188:	b545883a 	add	r2,r22,r21
    b18c:	10800054 	ori	r2,r2,1
    b190:	20800115 	stw	r2,4(r4)
    b194:	003f3e06 	br	ae90 <__alt_data_end+0xf000ae90>
    b198:	01003f84 	movi	r4,254
    b19c:	02001fc4 	movi	r8,127
    b1a0:	01c01f84 	movi	r7,126
    b1a4:	003e4006 	br	aaa8 <__alt_data_end+0xf000aaa8>
    b1a8:	00820034 	movhi	r2,2048
    b1ac:	1089e904 	addi	r2,r2,10148
    b1b0:	15000015 	stw	r20,0(r2)
    b1b4:	003f1106 	br	adfc <__alt_data_end+0xf000adfc>
    b1b8:	00800044 	movi	r2,1
    b1bc:	002b883a 	mov	r21,zero
    b1c0:	003f1f06 	br	ae40 <__alt_data_end+0xf000ae40>
    b1c4:	81400204 	addi	r5,r16,8
    b1c8:	9009883a 	mov	r4,r18
    b1cc:	0009e000 	call	9e00 <_free_r>
    b1d0:	00820234 	movhi	r2,2056
    b1d4:	10beb204 	addi	r2,r2,-1336
    b1d8:	10c00017 	ldw	r3,0(r2)
    b1dc:	003f2c06 	br	ae90 <__alt_data_end+0xf000ae90>
    b1e0:	00c05504 	movi	r3,340
    b1e4:	18800536 	bltu	r3,r2,b1fc <_malloc_r+0x7cc>
    b1e8:	3804d3fa 	srli	r2,r7,15
    b1ec:	11401e04 	addi	r5,r2,120
    b1f0:	10c01dc4 	addi	r3,r2,119
    b1f4:	294b883a 	add	r5,r5,r5
    b1f8:	003f5606 	br	af54 <__alt_data_end+0xf000af54>
    b1fc:	00c15504 	movi	r3,1364
    b200:	18800536 	bltu	r3,r2,b218 <_malloc_r+0x7e8>
    b204:	3804d4ba 	srli	r2,r7,18
    b208:	11401f44 	addi	r5,r2,125
    b20c:	10c01f04 	addi	r3,r2,124
    b210:	294b883a 	add	r5,r5,r5
    b214:	003f4f06 	br	af54 <__alt_data_end+0xf000af54>
    b218:	01403f84 	movi	r5,254
    b21c:	00c01f84 	movi	r3,126
    b220:	003f4c06 	br	af54 <__alt_data_end+0xf000af54>
    b224:	98800117 	ldw	r2,4(r19)
    b228:	003fa006 	br	b0ac <__alt_data_end+0xf000b0ac>
    b22c:	8808d0fa 	srli	r4,r17,3
    b230:	20800044 	addi	r2,r4,1
    b234:	1085883a 	add	r2,r2,r2
    b238:	003e9006 	br	ac7c <__alt_data_end+0xf000ac7c>

0000b23c <memcmp>:
    b23c:	01c000c4 	movi	r7,3
    b240:	3980192e 	bgeu	r7,r6,b2a8 <memcmp+0x6c>
    b244:	2144b03a 	or	r2,r4,r5
    b248:	11c4703a 	and	r2,r2,r7
    b24c:	10000f26 	beq	r2,zero,b28c <memcmp+0x50>
    b250:	20800003 	ldbu	r2,0(r4)
    b254:	28c00003 	ldbu	r3,0(r5)
    b258:	10c0151e 	bne	r2,r3,b2b0 <memcmp+0x74>
    b25c:	31bfff84 	addi	r6,r6,-2
    b260:	01ffffc4 	movi	r7,-1
    b264:	00000406 	br	b278 <memcmp+0x3c>
    b268:	20800003 	ldbu	r2,0(r4)
    b26c:	28c00003 	ldbu	r3,0(r5)
    b270:	31bfffc4 	addi	r6,r6,-1
    b274:	10c00e1e 	bne	r2,r3,b2b0 <memcmp+0x74>
    b278:	21000044 	addi	r4,r4,1
    b27c:	29400044 	addi	r5,r5,1
    b280:	31fff91e 	bne	r6,r7,b268 <__alt_data_end+0xf000b268>
    b284:	0005883a 	mov	r2,zero
    b288:	f800283a 	ret
    b28c:	20c00017 	ldw	r3,0(r4)
    b290:	28800017 	ldw	r2,0(r5)
    b294:	18bfee1e 	bne	r3,r2,b250 <__alt_data_end+0xf000b250>
    b298:	31bfff04 	addi	r6,r6,-4
    b29c:	21000104 	addi	r4,r4,4
    b2a0:	29400104 	addi	r5,r5,4
    b2a4:	39bff936 	bltu	r7,r6,b28c <__alt_data_end+0xf000b28c>
    b2a8:	303fe91e 	bne	r6,zero,b250 <__alt_data_end+0xf000b250>
    b2ac:	003ff506 	br	b284 <__alt_data_end+0xf000b284>
    b2b0:	10c5c83a 	sub	r2,r2,r3
    b2b4:	f800283a 	ret

0000b2b8 <memcpy>:
    b2b8:	defffd04 	addi	sp,sp,-12
    b2bc:	dfc00215 	stw	ra,8(sp)
    b2c0:	dc400115 	stw	r17,4(sp)
    b2c4:	dc000015 	stw	r16,0(sp)
    b2c8:	00c003c4 	movi	r3,15
    b2cc:	2005883a 	mov	r2,r4
    b2d0:	1980452e 	bgeu	r3,r6,b3e8 <memcpy+0x130>
    b2d4:	2906b03a 	or	r3,r5,r4
    b2d8:	18c000cc 	andi	r3,r3,3
    b2dc:	1800441e 	bne	r3,zero,b3f0 <memcpy+0x138>
    b2e0:	347ffc04 	addi	r17,r6,-16
    b2e4:	8822d13a 	srli	r17,r17,4
    b2e8:	28c00104 	addi	r3,r5,4
    b2ec:	23400104 	addi	r13,r4,4
    b2f0:	8820913a 	slli	r16,r17,4
    b2f4:	2b000204 	addi	r12,r5,8
    b2f8:	22c00204 	addi	r11,r4,8
    b2fc:	84000504 	addi	r16,r16,20
    b300:	2a800304 	addi	r10,r5,12
    b304:	22400304 	addi	r9,r4,12
    b308:	2c21883a 	add	r16,r5,r16
    b30c:	2811883a 	mov	r8,r5
    b310:	200f883a 	mov	r7,r4
    b314:	41000017 	ldw	r4,0(r8)
    b318:	1fc00017 	ldw	ra,0(r3)
    b31c:	63c00017 	ldw	r15,0(r12)
    b320:	39000015 	stw	r4,0(r7)
    b324:	53800017 	ldw	r14,0(r10)
    b328:	6fc00015 	stw	ra,0(r13)
    b32c:	5bc00015 	stw	r15,0(r11)
    b330:	4b800015 	stw	r14,0(r9)
    b334:	18c00404 	addi	r3,r3,16
    b338:	39c00404 	addi	r7,r7,16
    b33c:	42000404 	addi	r8,r8,16
    b340:	6b400404 	addi	r13,r13,16
    b344:	63000404 	addi	r12,r12,16
    b348:	5ac00404 	addi	r11,r11,16
    b34c:	52800404 	addi	r10,r10,16
    b350:	4a400404 	addi	r9,r9,16
    b354:	1c3fef1e 	bne	r3,r16,b314 <__alt_data_end+0xf000b314>
    b358:	89c00044 	addi	r7,r17,1
    b35c:	380e913a 	slli	r7,r7,4
    b360:	310003cc 	andi	r4,r6,15
    b364:	02c000c4 	movi	r11,3
    b368:	11c7883a 	add	r3,r2,r7
    b36c:	29cb883a 	add	r5,r5,r7
    b370:	5900212e 	bgeu	r11,r4,b3f8 <memcpy+0x140>
    b374:	1813883a 	mov	r9,r3
    b378:	2811883a 	mov	r8,r5
    b37c:	200f883a 	mov	r7,r4
    b380:	42800017 	ldw	r10,0(r8)
    b384:	4a400104 	addi	r9,r9,4
    b388:	39ffff04 	addi	r7,r7,-4
    b38c:	4abfff15 	stw	r10,-4(r9)
    b390:	42000104 	addi	r8,r8,4
    b394:	59fffa36 	bltu	r11,r7,b380 <__alt_data_end+0xf000b380>
    b398:	213fff04 	addi	r4,r4,-4
    b39c:	2008d0ba 	srli	r4,r4,2
    b3a0:	318000cc 	andi	r6,r6,3
    b3a4:	21000044 	addi	r4,r4,1
    b3a8:	2109883a 	add	r4,r4,r4
    b3ac:	2109883a 	add	r4,r4,r4
    b3b0:	1907883a 	add	r3,r3,r4
    b3b4:	290b883a 	add	r5,r5,r4
    b3b8:	30000626 	beq	r6,zero,b3d4 <memcpy+0x11c>
    b3bc:	198d883a 	add	r6,r3,r6
    b3c0:	29c00003 	ldbu	r7,0(r5)
    b3c4:	18c00044 	addi	r3,r3,1
    b3c8:	29400044 	addi	r5,r5,1
    b3cc:	19ffffc5 	stb	r7,-1(r3)
    b3d0:	19bffb1e 	bne	r3,r6,b3c0 <__alt_data_end+0xf000b3c0>
    b3d4:	dfc00217 	ldw	ra,8(sp)
    b3d8:	dc400117 	ldw	r17,4(sp)
    b3dc:	dc000017 	ldw	r16,0(sp)
    b3e0:	dec00304 	addi	sp,sp,12
    b3e4:	f800283a 	ret
    b3e8:	2007883a 	mov	r3,r4
    b3ec:	003ff206 	br	b3b8 <__alt_data_end+0xf000b3b8>
    b3f0:	2007883a 	mov	r3,r4
    b3f4:	003ff106 	br	b3bc <__alt_data_end+0xf000b3bc>
    b3f8:	200d883a 	mov	r6,r4
    b3fc:	003fee06 	br	b3b8 <__alt_data_end+0xf000b3b8>

0000b400 <memset>:
    b400:	20c000cc 	andi	r3,r4,3
    b404:	2005883a 	mov	r2,r4
    b408:	18004426 	beq	r3,zero,b51c <memset+0x11c>
    b40c:	31ffffc4 	addi	r7,r6,-1
    b410:	30004026 	beq	r6,zero,b514 <memset+0x114>
    b414:	2813883a 	mov	r9,r5
    b418:	200d883a 	mov	r6,r4
    b41c:	2007883a 	mov	r3,r4
    b420:	00000406 	br	b434 <memset+0x34>
    b424:	3a3fffc4 	addi	r8,r7,-1
    b428:	31800044 	addi	r6,r6,1
    b42c:	38003926 	beq	r7,zero,b514 <memset+0x114>
    b430:	400f883a 	mov	r7,r8
    b434:	18c00044 	addi	r3,r3,1
    b438:	32400005 	stb	r9,0(r6)
    b43c:	1a0000cc 	andi	r8,r3,3
    b440:	403ff81e 	bne	r8,zero,b424 <__alt_data_end+0xf000b424>
    b444:	010000c4 	movi	r4,3
    b448:	21c02d2e 	bgeu	r4,r7,b500 <memset+0x100>
    b44c:	29003fcc 	andi	r4,r5,255
    b450:	200c923a 	slli	r6,r4,8
    b454:	3108b03a 	or	r4,r6,r4
    b458:	200c943a 	slli	r6,r4,16
    b45c:	218cb03a 	or	r6,r4,r6
    b460:	010003c4 	movi	r4,15
    b464:	21c0182e 	bgeu	r4,r7,b4c8 <memset+0xc8>
    b468:	3b3ffc04 	addi	r12,r7,-16
    b46c:	6018d13a 	srli	r12,r12,4
    b470:	1a000104 	addi	r8,r3,4
    b474:	1ac00204 	addi	r11,r3,8
    b478:	6008913a 	slli	r4,r12,4
    b47c:	1a800304 	addi	r10,r3,12
    b480:	1813883a 	mov	r9,r3
    b484:	21000504 	addi	r4,r4,20
    b488:	1909883a 	add	r4,r3,r4
    b48c:	49800015 	stw	r6,0(r9)
    b490:	41800015 	stw	r6,0(r8)
    b494:	59800015 	stw	r6,0(r11)
    b498:	51800015 	stw	r6,0(r10)
    b49c:	42000404 	addi	r8,r8,16
    b4a0:	4a400404 	addi	r9,r9,16
    b4a4:	5ac00404 	addi	r11,r11,16
    b4a8:	52800404 	addi	r10,r10,16
    b4ac:	413ff71e 	bne	r8,r4,b48c <__alt_data_end+0xf000b48c>
    b4b0:	63000044 	addi	r12,r12,1
    b4b4:	6018913a 	slli	r12,r12,4
    b4b8:	39c003cc 	andi	r7,r7,15
    b4bc:	010000c4 	movi	r4,3
    b4c0:	1b07883a 	add	r3,r3,r12
    b4c4:	21c00e2e 	bgeu	r4,r7,b500 <memset+0x100>
    b4c8:	1813883a 	mov	r9,r3
    b4cc:	3811883a 	mov	r8,r7
    b4d0:	010000c4 	movi	r4,3
    b4d4:	49800015 	stw	r6,0(r9)
    b4d8:	423fff04 	addi	r8,r8,-4
    b4dc:	4a400104 	addi	r9,r9,4
    b4e0:	223ffc36 	bltu	r4,r8,b4d4 <__alt_data_end+0xf000b4d4>
    b4e4:	393fff04 	addi	r4,r7,-4
    b4e8:	2008d0ba 	srli	r4,r4,2
    b4ec:	39c000cc 	andi	r7,r7,3
    b4f0:	21000044 	addi	r4,r4,1
    b4f4:	2109883a 	add	r4,r4,r4
    b4f8:	2109883a 	add	r4,r4,r4
    b4fc:	1907883a 	add	r3,r3,r4
    b500:	38000526 	beq	r7,zero,b518 <memset+0x118>
    b504:	19cf883a 	add	r7,r3,r7
    b508:	19400005 	stb	r5,0(r3)
    b50c:	18c00044 	addi	r3,r3,1
    b510:	38fffd1e 	bne	r7,r3,b508 <__alt_data_end+0xf000b508>
    b514:	f800283a 	ret
    b518:	f800283a 	ret
    b51c:	2007883a 	mov	r3,r4
    b520:	300f883a 	mov	r7,r6
    b524:	003fc706 	br	b444 <__alt_data_end+0xf000b444>

0000b528 <_open_r>:
    b528:	defffd04 	addi	sp,sp,-12
    b52c:	2805883a 	mov	r2,r5
    b530:	dc000015 	stw	r16,0(sp)
    b534:	04020034 	movhi	r16,2048
    b538:	dc400115 	stw	r17,4(sp)
    b53c:	300b883a 	mov	r5,r6
    b540:	840a3204 	addi	r16,r16,10440
    b544:	2023883a 	mov	r17,r4
    b548:	380d883a 	mov	r6,r7
    b54c:	1009883a 	mov	r4,r2
    b550:	dfc00215 	stw	ra,8(sp)
    b554:	80000015 	stw	zero,0(r16)
    b558:	00146940 	call	14694 <open>
    b55c:	00ffffc4 	movi	r3,-1
    b560:	10c00526 	beq	r2,r3,b578 <_open_r+0x50>
    b564:	dfc00217 	ldw	ra,8(sp)
    b568:	dc400117 	ldw	r17,4(sp)
    b56c:	dc000017 	ldw	r16,0(sp)
    b570:	dec00304 	addi	sp,sp,12
    b574:	f800283a 	ret
    b578:	80c00017 	ldw	r3,0(r16)
    b57c:	183ff926 	beq	r3,zero,b564 <__alt_data_end+0xf000b564>
    b580:	88c00015 	stw	r3,0(r17)
    b584:	003ff706 	br	b564 <__alt_data_end+0xf000b564>

0000b588 <_printf_r>:
    b588:	defffd04 	addi	sp,sp,-12
    b58c:	2805883a 	mov	r2,r5
    b590:	dfc00015 	stw	ra,0(sp)
    b594:	d9800115 	stw	r6,4(sp)
    b598:	d9c00215 	stw	r7,8(sp)
    b59c:	21400217 	ldw	r5,8(r4)
    b5a0:	d9c00104 	addi	r7,sp,4
    b5a4:	100d883a 	mov	r6,r2
    b5a8:	000bae00 	call	bae0 <___vfprintf_internal_r>
    b5ac:	dfc00017 	ldw	ra,0(sp)
    b5b0:	dec00304 	addi	sp,sp,12
    b5b4:	f800283a 	ret

0000b5b8 <printf>:
    b5b8:	defffc04 	addi	sp,sp,-16
    b5bc:	dfc00015 	stw	ra,0(sp)
    b5c0:	d9400115 	stw	r5,4(sp)
    b5c4:	d9800215 	stw	r6,8(sp)
    b5c8:	d9c00315 	stw	r7,12(sp)
    b5cc:	00820034 	movhi	r2,2048
    b5d0:	1089e804 	addi	r2,r2,10144
    b5d4:	10800017 	ldw	r2,0(r2)
    b5d8:	200b883a 	mov	r5,r4
    b5dc:	d9800104 	addi	r6,sp,4
    b5e0:	11000217 	ldw	r4,8(r2)
    b5e4:	000dcd80 	call	dcd8 <__vfprintf_internal>
    b5e8:	dfc00017 	ldw	ra,0(sp)
    b5ec:	dec00404 	addi	sp,sp,16
    b5f0:	f800283a 	ret

0000b5f4 <_puts_r>:
    b5f4:	defff604 	addi	sp,sp,-40
    b5f8:	dc000715 	stw	r16,28(sp)
    b5fc:	2021883a 	mov	r16,r4
    b600:	2809883a 	mov	r4,r5
    b604:	dc400815 	stw	r17,32(sp)
    b608:	dfc00915 	stw	ra,36(sp)
    b60c:	2823883a 	mov	r17,r5
    b610:	000ba480 	call	ba48 <strlen>
    b614:	10c00044 	addi	r3,r2,1
    b618:	d8800115 	stw	r2,4(sp)
    b61c:	00820034 	movhi	r2,2048
    b620:	10810204 	addi	r2,r2,1032
    b624:	d8800215 	stw	r2,8(sp)
    b628:	00800044 	movi	r2,1
    b62c:	d8800315 	stw	r2,12(sp)
    b630:	00800084 	movi	r2,2
    b634:	dc400015 	stw	r17,0(sp)
    b638:	d8c00615 	stw	r3,24(sp)
    b63c:	dec00415 	stw	sp,16(sp)
    b640:	d8800515 	stw	r2,20(sp)
    b644:	80000226 	beq	r16,zero,b650 <_puts_r+0x5c>
    b648:	80800e17 	ldw	r2,56(r16)
    b64c:	10001426 	beq	r2,zero,b6a0 <_puts_r+0xac>
    b650:	81400217 	ldw	r5,8(r16)
    b654:	2880030b 	ldhu	r2,12(r5)
    b658:	10c8000c 	andi	r3,r2,8192
    b65c:	1800061e 	bne	r3,zero,b678 <_puts_r+0x84>
    b660:	29001917 	ldw	r4,100(r5)
    b664:	00f7ffc4 	movi	r3,-8193
    b668:	10880014 	ori	r2,r2,8192
    b66c:	20c6703a 	and	r3,r4,r3
    b670:	2880030d 	sth	r2,12(r5)
    b674:	28c01915 	stw	r3,100(r5)
    b678:	d9800404 	addi	r6,sp,16
    b67c:	8009883a 	mov	r4,r16
    b680:	000f8ec0 	call	f8ec <__sfvwrite_r>
    b684:	1000091e 	bne	r2,zero,b6ac <_puts_r+0xb8>
    b688:	00800284 	movi	r2,10
    b68c:	dfc00917 	ldw	ra,36(sp)
    b690:	dc400817 	ldw	r17,32(sp)
    b694:	dc000717 	ldw	r16,28(sp)
    b698:	dec00a04 	addi	sp,sp,40
    b69c:	f800283a 	ret
    b6a0:	8009883a 	mov	r4,r16
    b6a4:	0009b340 	call	9b34 <__sinit>
    b6a8:	003fe906 	br	b650 <__alt_data_end+0xf000b650>
    b6ac:	00bfffc4 	movi	r2,-1
    b6b0:	003ff606 	br	b68c <__alt_data_end+0xf000b68c>

0000b6b4 <puts>:
    b6b4:	00820034 	movhi	r2,2048
    b6b8:	1089e804 	addi	r2,r2,10144
    b6bc:	200b883a 	mov	r5,r4
    b6c0:	11000017 	ldw	r4,0(r2)
    b6c4:	000b5f41 	jmpi	b5f4 <_puts_r>

0000b6c8 <lflush>:
    b6c8:	2080030b 	ldhu	r2,12(r4)
    b6cc:	00c00244 	movi	r3,9
    b6d0:	1080024c 	andi	r2,r2,9
    b6d4:	10c00226 	beq	r2,r3,b6e0 <lflush+0x18>
    b6d8:	0005883a 	mov	r2,zero
    b6dc:	f800283a 	ret
    b6e0:	00097b41 	jmpi	97b4 <fflush>

0000b6e4 <__srefill_r>:
    b6e4:	defffc04 	addi	sp,sp,-16
    b6e8:	dc400115 	stw	r17,4(sp)
    b6ec:	dc000015 	stw	r16,0(sp)
    b6f0:	dfc00315 	stw	ra,12(sp)
    b6f4:	dc800215 	stw	r18,8(sp)
    b6f8:	2023883a 	mov	r17,r4
    b6fc:	2821883a 	mov	r16,r5
    b700:	20000226 	beq	r4,zero,b70c <__srefill_r+0x28>
    b704:	20800e17 	ldw	r2,56(r4)
    b708:	10003c26 	beq	r2,zero,b7fc <__srefill_r+0x118>
    b70c:	80c0030b 	ldhu	r3,12(r16)
    b710:	1908000c 	andi	r4,r3,8192
    b714:	1805883a 	mov	r2,r3
    b718:	2000071e 	bne	r4,zero,b738 <__srefill_r+0x54>
    b71c:	81001917 	ldw	r4,100(r16)
    b720:	18880014 	ori	r2,r3,8192
    b724:	00f7ffc4 	movi	r3,-8193
    b728:	20c8703a 	and	r4,r4,r3
    b72c:	8080030d 	sth	r2,12(r16)
    b730:	1007883a 	mov	r3,r2
    b734:	81001915 	stw	r4,100(r16)
    b738:	80000115 	stw	zero,4(r16)
    b73c:	1100080c 	andi	r4,r2,32
    b740:	2000571e 	bne	r4,zero,b8a0 <__srefill_r+0x1bc>
    b744:	1100010c 	andi	r4,r2,4
    b748:	20001f26 	beq	r4,zero,b7c8 <__srefill_r+0xe4>
    b74c:	81400c17 	ldw	r5,48(r16)
    b750:	28000826 	beq	r5,zero,b774 <__srefill_r+0x90>
    b754:	80801004 	addi	r2,r16,64
    b758:	28800226 	beq	r5,r2,b764 <__srefill_r+0x80>
    b75c:	8809883a 	mov	r4,r17
    b760:	0009e000 	call	9e00 <_free_r>
    b764:	80800f17 	ldw	r2,60(r16)
    b768:	80000c15 	stw	zero,48(r16)
    b76c:	80800115 	stw	r2,4(r16)
    b770:	1000391e 	bne	r2,zero,b858 <__srefill_r+0x174>
    b774:	80800417 	ldw	r2,16(r16)
    b778:	10004b26 	beq	r2,zero,b8a8 <__srefill_r+0x1c4>
    b77c:	8480030b 	ldhu	r18,12(r16)
    b780:	908000cc 	andi	r2,r18,3
    b784:	10001f1e 	bne	r2,zero,b804 <__srefill_r+0x120>
    b788:	81800417 	ldw	r6,16(r16)
    b78c:	80800817 	ldw	r2,32(r16)
    b790:	81c00517 	ldw	r7,20(r16)
    b794:	81400717 	ldw	r5,28(r16)
    b798:	81800015 	stw	r6,0(r16)
    b79c:	8809883a 	mov	r4,r17
    b7a0:	103ee83a 	callr	r2
    b7a4:	80800115 	stw	r2,4(r16)
    b7a8:	00800e0e 	bge	zero,r2,b7e4 <__srefill_r+0x100>
    b7ac:	0005883a 	mov	r2,zero
    b7b0:	dfc00317 	ldw	ra,12(sp)
    b7b4:	dc800217 	ldw	r18,8(sp)
    b7b8:	dc400117 	ldw	r17,4(sp)
    b7bc:	dc000017 	ldw	r16,0(sp)
    b7c0:	dec00404 	addi	sp,sp,16
    b7c4:	f800283a 	ret
    b7c8:	1100040c 	andi	r4,r2,16
    b7cc:	20003026 	beq	r4,zero,b890 <__srefill_r+0x1ac>
    b7d0:	1080020c 	andi	r2,r2,8
    b7d4:	1000241e 	bne	r2,zero,b868 <__srefill_r+0x184>
    b7d8:	18c00114 	ori	r3,r3,4
    b7dc:	80c0030d 	sth	r3,12(r16)
    b7e0:	003fe406 	br	b774 <__alt_data_end+0xf000b774>
    b7e4:	80c0030b 	ldhu	r3,12(r16)
    b7e8:	1000161e 	bne	r2,zero,b844 <__srefill_r+0x160>
    b7ec:	18c00814 	ori	r3,r3,32
    b7f0:	00bfffc4 	movi	r2,-1
    b7f4:	80c0030d 	sth	r3,12(r16)
    b7f8:	003fed06 	br	b7b0 <__alt_data_end+0xf000b7b0>
    b7fc:	0009b340 	call	9b34 <__sinit>
    b800:	003fc206 	br	b70c <__alt_data_end+0xf000b70c>
    b804:	00820034 	movhi	r2,2048
    b808:	1089e704 	addi	r2,r2,10140
    b80c:	11000017 	ldw	r4,0(r2)
    b810:	01400074 	movhi	r5,1
    b814:	00800044 	movi	r2,1
    b818:	296db204 	addi	r5,r5,-18744
    b81c:	8080030d 	sth	r2,12(r16)
    b820:	000a5ec0 	call	a5ec <_fwalk>
    b824:	00800244 	movi	r2,9
    b828:	8480030d 	sth	r18,12(r16)
    b82c:	9480024c 	andi	r18,r18,9
    b830:	90bfd51e 	bne	r18,r2,b788 <__alt_data_end+0xf000b788>
    b834:	800b883a 	mov	r5,r16
    b838:	8809883a 	mov	r4,r17
    b83c:	000953c0 	call	953c <__sflush_r>
    b840:	003fd106 	br	b788 <__alt_data_end+0xf000b788>
    b844:	18c01014 	ori	r3,r3,64
    b848:	80000115 	stw	zero,4(r16)
    b84c:	00bfffc4 	movi	r2,-1
    b850:	80c0030d 	sth	r3,12(r16)
    b854:	003fd606 	br	b7b0 <__alt_data_end+0xf000b7b0>
    b858:	80c00e17 	ldw	r3,56(r16)
    b85c:	0005883a 	mov	r2,zero
    b860:	80c00015 	stw	r3,0(r16)
    b864:	003fd206 	br	b7b0 <__alt_data_end+0xf000b7b0>
    b868:	800b883a 	mov	r5,r16
    b86c:	8809883a 	mov	r4,r17
    b870:	00097580 	call	9758 <_fflush_r>
    b874:	10000a1e 	bne	r2,zero,b8a0 <__srefill_r+0x1bc>
    b878:	8080030b 	ldhu	r2,12(r16)
    b87c:	00fffdc4 	movi	r3,-9
    b880:	80000215 	stw	zero,8(r16)
    b884:	1886703a 	and	r3,r3,r2
    b888:	80000615 	stw	zero,24(r16)
    b88c:	003fd206 	br	b7d8 <__alt_data_end+0xf000b7d8>
    b890:	00800244 	movi	r2,9
    b894:	88800015 	stw	r2,0(r17)
    b898:	18c01014 	ori	r3,r3,64
    b89c:	80c0030d 	sth	r3,12(r16)
    b8a0:	00bfffc4 	movi	r2,-1
    b8a4:	003fc206 	br	b7b0 <__alt_data_end+0xf000b7b0>
    b8a8:	800b883a 	mov	r5,r16
    b8ac:	8809883a 	mov	r4,r17
    b8b0:	000a8740 	call	a874 <__smakebuf_r>
    b8b4:	003fb106 	br	b77c <__alt_data_end+0xf000b77c>

0000b8b8 <_sbrk_r>:
    b8b8:	defffd04 	addi	sp,sp,-12
    b8bc:	dc000015 	stw	r16,0(sp)
    b8c0:	04020034 	movhi	r16,2048
    b8c4:	dc400115 	stw	r17,4(sp)
    b8c8:	840a3204 	addi	r16,r16,10440
    b8cc:	2023883a 	mov	r17,r4
    b8d0:	2809883a 	mov	r4,r5
    b8d4:	dfc00215 	stw	ra,8(sp)
    b8d8:	80000015 	stw	zero,0(r16)
    b8dc:	00149840 	call	14984 <sbrk>
    b8e0:	00ffffc4 	movi	r3,-1
    b8e4:	10c00526 	beq	r2,r3,b8fc <_sbrk_r+0x44>
    b8e8:	dfc00217 	ldw	ra,8(sp)
    b8ec:	dc400117 	ldw	r17,4(sp)
    b8f0:	dc000017 	ldw	r16,0(sp)
    b8f4:	dec00304 	addi	sp,sp,12
    b8f8:	f800283a 	ret
    b8fc:	80c00017 	ldw	r3,0(r16)
    b900:	183ff926 	beq	r3,zero,b8e8 <__alt_data_end+0xf000b8e8>
    b904:	88c00015 	stw	r3,0(r17)
    b908:	003ff706 	br	b8e8 <__alt_data_end+0xf000b8e8>

0000b90c <__sread>:
    b90c:	defffe04 	addi	sp,sp,-8
    b910:	dc000015 	stw	r16,0(sp)
    b914:	2821883a 	mov	r16,r5
    b918:	2940038f 	ldh	r5,14(r5)
    b91c:	dfc00115 	stw	ra,4(sp)
    b920:	00111740 	call	11174 <_read_r>
    b924:	10000716 	blt	r2,zero,b944 <__sread+0x38>
    b928:	80c01417 	ldw	r3,80(r16)
    b92c:	1887883a 	add	r3,r3,r2
    b930:	80c01415 	stw	r3,80(r16)
    b934:	dfc00117 	ldw	ra,4(sp)
    b938:	dc000017 	ldw	r16,0(sp)
    b93c:	dec00204 	addi	sp,sp,8
    b940:	f800283a 	ret
    b944:	80c0030b 	ldhu	r3,12(r16)
    b948:	18fbffcc 	andi	r3,r3,61439
    b94c:	80c0030d 	sth	r3,12(r16)
    b950:	dfc00117 	ldw	ra,4(sp)
    b954:	dc000017 	ldw	r16,0(sp)
    b958:	dec00204 	addi	sp,sp,8
    b95c:	f800283a 	ret

0000b960 <__seofread>:
    b960:	0005883a 	mov	r2,zero
    b964:	f800283a 	ret

0000b968 <__swrite>:
    b968:	2880030b 	ldhu	r2,12(r5)
    b96c:	defffb04 	addi	sp,sp,-20
    b970:	dcc00315 	stw	r19,12(sp)
    b974:	dc800215 	stw	r18,8(sp)
    b978:	dc400115 	stw	r17,4(sp)
    b97c:	dc000015 	stw	r16,0(sp)
    b980:	dfc00415 	stw	ra,16(sp)
    b984:	10c0400c 	andi	r3,r2,256
    b988:	2821883a 	mov	r16,r5
    b98c:	2023883a 	mov	r17,r4
    b990:	3025883a 	mov	r18,r6
    b994:	3827883a 	mov	r19,r7
    b998:	18000526 	beq	r3,zero,b9b0 <__swrite+0x48>
    b99c:	2940038f 	ldh	r5,14(r5)
    b9a0:	01c00084 	movi	r7,2
    b9a4:	000d883a 	mov	r6,zero
    b9a8:	000fed80 	call	fed8 <_lseek_r>
    b9ac:	8080030b 	ldhu	r2,12(r16)
    b9b0:	8140038f 	ldh	r5,14(r16)
    b9b4:	10bbffcc 	andi	r2,r2,61439
    b9b8:	980f883a 	mov	r7,r19
    b9bc:	900d883a 	mov	r6,r18
    b9c0:	8809883a 	mov	r4,r17
    b9c4:	8080030d 	sth	r2,12(r16)
    b9c8:	dfc00417 	ldw	ra,16(sp)
    b9cc:	dcc00317 	ldw	r19,12(sp)
    b9d0:	dc800217 	ldw	r18,8(sp)
    b9d4:	dc400117 	ldw	r17,4(sp)
    b9d8:	dc000017 	ldw	r16,0(sp)
    b9dc:	dec00504 	addi	sp,sp,20
    b9e0:	000ddb01 	jmpi	ddb0 <_write_r>

0000b9e4 <__sseek>:
    b9e4:	defffe04 	addi	sp,sp,-8
    b9e8:	dc000015 	stw	r16,0(sp)
    b9ec:	2821883a 	mov	r16,r5
    b9f0:	2940038f 	ldh	r5,14(r5)
    b9f4:	dfc00115 	stw	ra,4(sp)
    b9f8:	000fed80 	call	fed8 <_lseek_r>
    b9fc:	00ffffc4 	movi	r3,-1
    ba00:	10c00826 	beq	r2,r3,ba24 <__sseek+0x40>
    ba04:	80c0030b 	ldhu	r3,12(r16)
    ba08:	80801415 	stw	r2,80(r16)
    ba0c:	18c40014 	ori	r3,r3,4096
    ba10:	80c0030d 	sth	r3,12(r16)
    ba14:	dfc00117 	ldw	ra,4(sp)
    ba18:	dc000017 	ldw	r16,0(sp)
    ba1c:	dec00204 	addi	sp,sp,8
    ba20:	f800283a 	ret
    ba24:	80c0030b 	ldhu	r3,12(r16)
    ba28:	18fbffcc 	andi	r3,r3,61439
    ba2c:	80c0030d 	sth	r3,12(r16)
    ba30:	dfc00117 	ldw	ra,4(sp)
    ba34:	dc000017 	ldw	r16,0(sp)
    ba38:	dec00204 	addi	sp,sp,8
    ba3c:	f800283a 	ret

0000ba40 <__sclose>:
    ba40:	2940038f 	ldh	r5,14(r5)
    ba44:	000df641 	jmpi	df64 <_close_r>

0000ba48 <strlen>:
    ba48:	208000cc 	andi	r2,r4,3
    ba4c:	10002026 	beq	r2,zero,bad0 <strlen+0x88>
    ba50:	20800007 	ldb	r2,0(r4)
    ba54:	10002026 	beq	r2,zero,bad8 <strlen+0x90>
    ba58:	2005883a 	mov	r2,r4
    ba5c:	00000206 	br	ba68 <strlen+0x20>
    ba60:	10c00007 	ldb	r3,0(r2)
    ba64:	18001826 	beq	r3,zero,bac8 <strlen+0x80>
    ba68:	10800044 	addi	r2,r2,1
    ba6c:	10c000cc 	andi	r3,r2,3
    ba70:	183ffb1e 	bne	r3,zero,ba60 <__alt_data_end+0xf000ba60>
    ba74:	10c00017 	ldw	r3,0(r2)
    ba78:	01ffbff4 	movhi	r7,65279
    ba7c:	39ffbfc4 	addi	r7,r7,-257
    ba80:	00ca303a 	nor	r5,zero,r3
    ba84:	01a02074 	movhi	r6,32897
    ba88:	19c7883a 	add	r3,r3,r7
    ba8c:	31a02004 	addi	r6,r6,-32640
    ba90:	1946703a 	and	r3,r3,r5
    ba94:	1986703a 	and	r3,r3,r6
    ba98:	1800091e 	bne	r3,zero,bac0 <strlen+0x78>
    ba9c:	10800104 	addi	r2,r2,4
    baa0:	10c00017 	ldw	r3,0(r2)
    baa4:	19cb883a 	add	r5,r3,r7
    baa8:	00c6303a 	nor	r3,zero,r3
    baac:	28c6703a 	and	r3,r5,r3
    bab0:	1986703a 	and	r3,r3,r6
    bab4:	183ff926 	beq	r3,zero,ba9c <__alt_data_end+0xf000ba9c>
    bab8:	00000106 	br	bac0 <strlen+0x78>
    babc:	10800044 	addi	r2,r2,1
    bac0:	10c00007 	ldb	r3,0(r2)
    bac4:	183ffd1e 	bne	r3,zero,babc <__alt_data_end+0xf000babc>
    bac8:	1105c83a 	sub	r2,r2,r4
    bacc:	f800283a 	ret
    bad0:	2005883a 	mov	r2,r4
    bad4:	003fe706 	br	ba74 <__alt_data_end+0xf000ba74>
    bad8:	0005883a 	mov	r2,zero
    badc:	f800283a 	ret

0000bae0 <___vfprintf_internal_r>:
    bae0:	deffb804 	addi	sp,sp,-288
    bae4:	dfc04715 	stw	ra,284(sp)
    bae8:	ddc04515 	stw	r23,276(sp)
    baec:	dd404315 	stw	r21,268(sp)
    baf0:	d9002c15 	stw	r4,176(sp)
    baf4:	282f883a 	mov	r23,r5
    baf8:	302b883a 	mov	r21,r6
    bafc:	d9c02d15 	stw	r7,180(sp)
    bb00:	df004615 	stw	fp,280(sp)
    bb04:	dd804415 	stw	r22,272(sp)
    bb08:	dd004215 	stw	r20,264(sp)
    bb0c:	dcc04115 	stw	r19,260(sp)
    bb10:	dc804015 	stw	r18,256(sp)
    bb14:	dc403f15 	stw	r17,252(sp)
    bb18:	dc003e15 	stw	r16,248(sp)
    bb1c:	000fea80 	call	fea8 <_localeconv_r>
    bb20:	10800017 	ldw	r2,0(r2)
    bb24:	1009883a 	mov	r4,r2
    bb28:	d8803415 	stw	r2,208(sp)
    bb2c:	000ba480 	call	ba48 <strlen>
    bb30:	d8803715 	stw	r2,220(sp)
    bb34:	d8802c17 	ldw	r2,176(sp)
    bb38:	10000226 	beq	r2,zero,bb44 <___vfprintf_internal_r+0x64>
    bb3c:	10800e17 	ldw	r2,56(r2)
    bb40:	1000f926 	beq	r2,zero,bf28 <___vfprintf_internal_r+0x448>
    bb44:	b880030b 	ldhu	r2,12(r23)
    bb48:	10c8000c 	andi	r3,r2,8192
    bb4c:	1800061e 	bne	r3,zero,bb68 <___vfprintf_internal_r+0x88>
    bb50:	b9001917 	ldw	r4,100(r23)
    bb54:	00f7ffc4 	movi	r3,-8193
    bb58:	10880014 	ori	r2,r2,8192
    bb5c:	20c6703a 	and	r3,r4,r3
    bb60:	b880030d 	sth	r2,12(r23)
    bb64:	b8c01915 	stw	r3,100(r23)
    bb68:	10c0020c 	andi	r3,r2,8
    bb6c:	1800c126 	beq	r3,zero,be74 <___vfprintf_internal_r+0x394>
    bb70:	b8c00417 	ldw	r3,16(r23)
    bb74:	1800bf26 	beq	r3,zero,be74 <___vfprintf_internal_r+0x394>
    bb78:	1080068c 	andi	r2,r2,26
    bb7c:	00c00284 	movi	r3,10
    bb80:	10c0c426 	beq	r2,r3,be94 <___vfprintf_internal_r+0x3b4>
    bb84:	d8c00404 	addi	r3,sp,16
    bb88:	05020034 	movhi	r20,2048
    bb8c:	d9001e04 	addi	r4,sp,120
    bb90:	a5011384 	addi	r20,r20,1102
    bb94:	d8c01e15 	stw	r3,120(sp)
    bb98:	d8002015 	stw	zero,128(sp)
    bb9c:	d8001f15 	stw	zero,124(sp)
    bba0:	d8003315 	stw	zero,204(sp)
    bba4:	d8003615 	stw	zero,216(sp)
    bba8:	d8003815 	stw	zero,224(sp)
    bbac:	1811883a 	mov	r8,r3
    bbb0:	d8003915 	stw	zero,228(sp)
    bbb4:	d8003a15 	stw	zero,232(sp)
    bbb8:	d8002f15 	stw	zero,188(sp)
    bbbc:	d9002815 	stw	r4,160(sp)
    bbc0:	a8800007 	ldb	r2,0(r21)
    bbc4:	10027b26 	beq	r2,zero,c5b4 <___vfprintf_internal_r+0xad4>
    bbc8:	00c00944 	movi	r3,37
    bbcc:	a821883a 	mov	r16,r21
    bbd0:	10c0021e 	bne	r2,r3,bbdc <___vfprintf_internal_r+0xfc>
    bbd4:	00001406 	br	bc28 <___vfprintf_internal_r+0x148>
    bbd8:	10c00326 	beq	r2,r3,bbe8 <___vfprintf_internal_r+0x108>
    bbdc:	84000044 	addi	r16,r16,1
    bbe0:	80800007 	ldb	r2,0(r16)
    bbe4:	103ffc1e 	bne	r2,zero,bbd8 <__alt_data_end+0xf000bbd8>
    bbe8:	8563c83a 	sub	r17,r16,r21
    bbec:	88000e26 	beq	r17,zero,bc28 <___vfprintf_internal_r+0x148>
    bbf0:	d8c02017 	ldw	r3,128(sp)
    bbf4:	d8801f17 	ldw	r2,124(sp)
    bbf8:	45400015 	stw	r21,0(r8)
    bbfc:	1c47883a 	add	r3,r3,r17
    bc00:	10800044 	addi	r2,r2,1
    bc04:	d8c02015 	stw	r3,128(sp)
    bc08:	44400115 	stw	r17,4(r8)
    bc0c:	d8801f15 	stw	r2,124(sp)
    bc10:	00c001c4 	movi	r3,7
    bc14:	1880a716 	blt	r3,r2,beb4 <___vfprintf_internal_r+0x3d4>
    bc18:	42000204 	addi	r8,r8,8
    bc1c:	d9402f17 	ldw	r5,188(sp)
    bc20:	2c4b883a 	add	r5,r5,r17
    bc24:	d9402f15 	stw	r5,188(sp)
    bc28:	80800007 	ldb	r2,0(r16)
    bc2c:	1000a826 	beq	r2,zero,bed0 <___vfprintf_internal_r+0x3f0>
    bc30:	84400047 	ldb	r17,1(r16)
    bc34:	00bfffc4 	movi	r2,-1
    bc38:	85400044 	addi	r21,r16,1
    bc3c:	d8002785 	stb	zero,158(sp)
    bc40:	0007883a 	mov	r3,zero
    bc44:	000f883a 	mov	r7,zero
    bc48:	d8802915 	stw	r2,164(sp)
    bc4c:	d8003115 	stw	zero,196(sp)
    bc50:	0025883a 	mov	r18,zero
    bc54:	01401604 	movi	r5,88
    bc58:	01800244 	movi	r6,9
    bc5c:	02800a84 	movi	r10,42
    bc60:	02401b04 	movi	r9,108
    bc64:	ad400044 	addi	r21,r21,1
    bc68:	88bff804 	addi	r2,r17,-32
    bc6c:	28830436 	bltu	r5,r2,c880 <___vfprintf_internal_r+0xda0>
    bc70:	100490ba 	slli	r2,r2,2
    bc74:	01000074 	movhi	r4,1
    bc78:	212f2204 	addi	r4,r4,-17272
    bc7c:	1105883a 	add	r2,r2,r4
    bc80:	10800017 	ldw	r2,0(r2)
    bc84:	1000683a 	jmp	r2
    bc88:	0000c7a0 	cmpeqi	zero,zero,798
    bc8c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bc90:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bc94:	0000c7c0 	call	c7c <xEventGroupClearBits+0x2c>
    bc98:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bc9c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bca0:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bca4:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bca8:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcac:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcb0:	0000bf34 	movhi	zero,764
    bcb4:	0000c6dc 	xori	zero,zero,795
    bcb8:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcbc:	0000bdfc 	xorhi	zero,zero,759
    bcc0:	0000bf5c 	xori	zero,zero,765
    bcc4:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcc8:	0000bf9c 	xori	zero,zero,766
    bccc:	0000bfa8 	cmpgeui	zero,zero,766
    bcd0:	0000bfa8 	cmpgeui	zero,zero,766
    bcd4:	0000bfa8 	cmpgeui	zero,zero,766
    bcd8:	0000bfa8 	cmpgeui	zero,zero,766
    bcdc:	0000bfa8 	cmpgeui	zero,zero,766
    bce0:	0000bfa8 	cmpgeui	zero,zero,766
    bce4:	0000bfa8 	cmpgeui	zero,zero,766
    bce8:	0000bfa8 	cmpgeui	zero,zero,766
    bcec:	0000bfa8 	cmpgeui	zero,zero,766
    bcf0:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcf4:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcf8:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bcfc:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd00:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd04:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd08:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd0c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd10:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd14:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd18:	0000bfdc 	xori	zero,zero,767
    bd1c:	0000c098 	cmpnei	zero,zero,770
    bd20:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd24:	0000c098 	cmpnei	zero,zero,770
    bd28:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd2c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd30:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd34:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd38:	0000c138 	rdprs	zero,zero,772
    bd3c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd40:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd44:	0000c144 	movi	zero,773
    bd48:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd4c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd50:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd54:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd58:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd5c:	0000c5bc 	xorhi	zero,zero,790
    bd60:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd64:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd68:	0000c61c 	xori	zero,zero,792
    bd6c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd70:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd74:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd78:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd7c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd80:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd84:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd88:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd8c:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd90:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bd94:	0000c82c 	andhi	zero,zero,800
    bd98:	0000c7cc 	andi	zero,zero,799
    bd9c:	0000c098 	cmpnei	zero,zero,770
    bda0:	0000c098 	cmpnei	zero,zero,770
    bda4:	0000c098 	cmpnei	zero,zero,770
    bda8:	0000c7dc 	xori	zero,zero,799
    bdac:	0000c7cc 	andi	zero,zero,799
    bdb0:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bdb4:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bdb8:	0000c7e8 	cmpgeui	zero,zero,799
    bdbc:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bdc0:	0000c7f8 	rdprs	zero,zero,799
    bdc4:	0000c6cc 	andi	zero,zero,795
    bdc8:	0000be08 	cmpgei	zero,zero,760
    bdcc:	0000c6ec 	andhi	zero,zero,795
    bdd0:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bdd4:	0000c6f8 	rdprs	zero,zero,795
    bdd8:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bddc:	0000c754 	movui	zero,797
    bde0:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bde4:	0000c880 	call	c88 <xEventGroupClearBits+0x38>
    bde8:	0000c764 	muli	zero,zero,797
    bdec:	d9003117 	ldw	r4,196(sp)
    bdf0:	d8802d15 	stw	r2,180(sp)
    bdf4:	0109c83a 	sub	r4,zero,r4
    bdf8:	d9003115 	stw	r4,196(sp)
    bdfc:	94800114 	ori	r18,r18,4
    be00:	ac400007 	ldb	r17,0(r21)
    be04:	003f9706 	br	bc64 <__alt_data_end+0xf000bc64>
    be08:	00800c04 	movi	r2,48
    be0c:	d9002d17 	ldw	r4,180(sp)
    be10:	d9402917 	ldw	r5,164(sp)
    be14:	d8802705 	stb	r2,156(sp)
    be18:	00801e04 	movi	r2,120
    be1c:	d8802745 	stb	r2,157(sp)
    be20:	d8002785 	stb	zero,158(sp)
    be24:	20c00104 	addi	r3,r4,4
    be28:	24c00017 	ldw	r19,0(r4)
    be2c:	002d883a 	mov	r22,zero
    be30:	90800094 	ori	r2,r18,2
    be34:	28029a16 	blt	r5,zero,c8a0 <___vfprintf_internal_r+0xdc0>
    be38:	00bfdfc4 	movi	r2,-129
    be3c:	90a4703a 	and	r18,r18,r2
    be40:	d8c02d15 	stw	r3,180(sp)
    be44:	94800094 	ori	r18,r18,2
    be48:	9802871e 	bne	r19,zero,c868 <___vfprintf_internal_r+0xd88>
    be4c:	00820034 	movhi	r2,2048
    be50:	10810c04 	addi	r2,r2,1072
    be54:	d8803915 	stw	r2,228(sp)
    be58:	04401e04 	movi	r17,120
    be5c:	d8802917 	ldw	r2,164(sp)
    be60:	0039883a 	mov	fp,zero
    be64:	1001e926 	beq	r2,zero,c60c <___vfprintf_internal_r+0xb2c>
    be68:	0027883a 	mov	r19,zero
    be6c:	002d883a 	mov	r22,zero
    be70:	00020506 	br	c688 <___vfprintf_internal_r+0xba8>
    be74:	d9002c17 	ldw	r4,176(sp)
    be78:	b80b883a 	mov	r5,r23
    be7c:	000de100 	call	de10 <__swsetup_r>
    be80:	1005ac1e 	bne	r2,zero,d534 <___vfprintf_internal_r+0x1a54>
    be84:	b880030b 	ldhu	r2,12(r23)
    be88:	00c00284 	movi	r3,10
    be8c:	1080068c 	andi	r2,r2,26
    be90:	10ff3c1e 	bne	r2,r3,bb84 <__alt_data_end+0xf000bb84>
    be94:	b880038f 	ldh	r2,14(r23)
    be98:	103f3a16 	blt	r2,zero,bb84 <__alt_data_end+0xf000bb84>
    be9c:	d9c02d17 	ldw	r7,180(sp)
    bea0:	d9002c17 	ldw	r4,176(sp)
    bea4:	a80d883a 	mov	r6,r21
    bea8:	b80b883a 	mov	r5,r23
    beac:	000dcf40 	call	dcf4 <__sbprintf>
    beb0:	00001106 	br	bef8 <___vfprintf_internal_r+0x418>
    beb4:	d9002c17 	ldw	r4,176(sp)
    beb8:	d9801e04 	addi	r6,sp,120
    bebc:	b80b883a 	mov	r5,r23
    bec0:	00119840 	call	11984 <__sprint_r>
    bec4:	1000081e 	bne	r2,zero,bee8 <___vfprintf_internal_r+0x408>
    bec8:	da000404 	addi	r8,sp,16
    becc:	003f5306 	br	bc1c <__alt_data_end+0xf000bc1c>
    bed0:	d8802017 	ldw	r2,128(sp)
    bed4:	10000426 	beq	r2,zero,bee8 <___vfprintf_internal_r+0x408>
    bed8:	d9002c17 	ldw	r4,176(sp)
    bedc:	d9801e04 	addi	r6,sp,120
    bee0:	b80b883a 	mov	r5,r23
    bee4:	00119840 	call	11984 <__sprint_r>
    bee8:	b880030b 	ldhu	r2,12(r23)
    beec:	1080100c 	andi	r2,r2,64
    bef0:	1005901e 	bne	r2,zero,d534 <___vfprintf_internal_r+0x1a54>
    bef4:	d8802f17 	ldw	r2,188(sp)
    bef8:	dfc04717 	ldw	ra,284(sp)
    befc:	df004617 	ldw	fp,280(sp)
    bf00:	ddc04517 	ldw	r23,276(sp)
    bf04:	dd804417 	ldw	r22,272(sp)
    bf08:	dd404317 	ldw	r21,268(sp)
    bf0c:	dd004217 	ldw	r20,264(sp)
    bf10:	dcc04117 	ldw	r19,260(sp)
    bf14:	dc804017 	ldw	r18,256(sp)
    bf18:	dc403f17 	ldw	r17,252(sp)
    bf1c:	dc003e17 	ldw	r16,248(sp)
    bf20:	dec04804 	addi	sp,sp,288
    bf24:	f800283a 	ret
    bf28:	d9002c17 	ldw	r4,176(sp)
    bf2c:	0009b340 	call	9b34 <__sinit>
    bf30:	003f0406 	br	bb44 <__alt_data_end+0xf000bb44>
    bf34:	d8802d17 	ldw	r2,180(sp)
    bf38:	d9002d17 	ldw	r4,180(sp)
    bf3c:	10800017 	ldw	r2,0(r2)
    bf40:	d8803115 	stw	r2,196(sp)
    bf44:	20800104 	addi	r2,r4,4
    bf48:	d9003117 	ldw	r4,196(sp)
    bf4c:	203fa716 	blt	r4,zero,bdec <__alt_data_end+0xf000bdec>
    bf50:	d8802d15 	stw	r2,180(sp)
    bf54:	ac400007 	ldb	r17,0(r21)
    bf58:	003f4206 	br	bc64 <__alt_data_end+0xf000bc64>
    bf5c:	ac400007 	ldb	r17,0(r21)
    bf60:	aac00044 	addi	r11,r21,1
    bf64:	8a872826 	beq	r17,r10,dc08 <___vfprintf_internal_r+0x2128>
    bf68:	88bff404 	addi	r2,r17,-48
    bf6c:	0009883a 	mov	r4,zero
    bf70:	30867d36 	bltu	r6,r2,d968 <___vfprintf_internal_r+0x1e88>
    bf74:	5c400007 	ldb	r17,0(r11)
    bf78:	210002a4 	muli	r4,r4,10
    bf7c:	5d400044 	addi	r21,r11,1
    bf80:	a817883a 	mov	r11,r21
    bf84:	2089883a 	add	r4,r4,r2
    bf88:	88bff404 	addi	r2,r17,-48
    bf8c:	30bff92e 	bgeu	r6,r2,bf74 <__alt_data_end+0xf000bf74>
    bf90:	2005c916 	blt	r4,zero,d6b8 <___vfprintf_internal_r+0x1bd8>
    bf94:	d9002915 	stw	r4,164(sp)
    bf98:	003f3306 	br	bc68 <__alt_data_end+0xf000bc68>
    bf9c:	94802014 	ori	r18,r18,128
    bfa0:	ac400007 	ldb	r17,0(r21)
    bfa4:	003f2f06 	br	bc64 <__alt_data_end+0xf000bc64>
    bfa8:	a809883a 	mov	r4,r21
    bfac:	d8003115 	stw	zero,196(sp)
    bfb0:	88bff404 	addi	r2,r17,-48
    bfb4:	0017883a 	mov	r11,zero
    bfb8:	24400007 	ldb	r17,0(r4)
    bfbc:	5ac002a4 	muli	r11,r11,10
    bfc0:	ad400044 	addi	r21,r21,1
    bfc4:	a809883a 	mov	r4,r21
    bfc8:	12d7883a 	add	r11,r2,r11
    bfcc:	88bff404 	addi	r2,r17,-48
    bfd0:	30bff92e 	bgeu	r6,r2,bfb8 <__alt_data_end+0xf000bfb8>
    bfd4:	dac03115 	stw	r11,196(sp)
    bfd8:	003f2306 	br	bc68 <__alt_data_end+0xf000bc68>
    bfdc:	18c03fcc 	andi	r3,r3,255
    bfe0:	18072b1e 	bne	r3,zero,dc90 <___vfprintf_internal_r+0x21b0>
    bfe4:	94800414 	ori	r18,r18,16
    bfe8:	9080080c 	andi	r2,r18,32
    bfec:	10037b26 	beq	r2,zero,cddc <___vfprintf_internal_r+0x12fc>
    bff0:	d9402d17 	ldw	r5,180(sp)
    bff4:	28800117 	ldw	r2,4(r5)
    bff8:	2cc00017 	ldw	r19,0(r5)
    bffc:	29400204 	addi	r5,r5,8
    c000:	d9402d15 	stw	r5,180(sp)
    c004:	102d883a 	mov	r22,r2
    c008:	10044b16 	blt	r2,zero,d138 <___vfprintf_internal_r+0x1658>
    c00c:	d9402917 	ldw	r5,164(sp)
    c010:	df002783 	ldbu	fp,158(sp)
    c014:	2803bc16 	blt	r5,zero,cf08 <___vfprintf_internal_r+0x1428>
    c018:	00ffdfc4 	movi	r3,-129
    c01c:	9d84b03a 	or	r2,r19,r22
    c020:	90e4703a 	and	r18,r18,r3
    c024:	10017726 	beq	r2,zero,c604 <___vfprintf_internal_r+0xb24>
    c028:	b0038326 	beq	r22,zero,ce38 <___vfprintf_internal_r+0x1358>
    c02c:	dc402a15 	stw	r17,168(sp)
    c030:	dc001e04 	addi	r16,sp,120
    c034:	b023883a 	mov	r17,r22
    c038:	402d883a 	mov	r22,r8
    c03c:	9809883a 	mov	r4,r19
    c040:	880b883a 	mov	r5,r17
    c044:	01800284 	movi	r6,10
    c048:	000f883a 	mov	r7,zero
    c04c:	0013a540 	call	13a54 <__umoddi3>
    c050:	10800c04 	addi	r2,r2,48
    c054:	843fffc4 	addi	r16,r16,-1
    c058:	9809883a 	mov	r4,r19
    c05c:	880b883a 	mov	r5,r17
    c060:	80800005 	stb	r2,0(r16)
    c064:	01800284 	movi	r6,10
    c068:	000f883a 	mov	r7,zero
    c06c:	00134dc0 	call	134dc <__udivdi3>
    c070:	1027883a 	mov	r19,r2
    c074:	10c4b03a 	or	r2,r2,r3
    c078:	1823883a 	mov	r17,r3
    c07c:	103fef1e 	bne	r2,zero,c03c <__alt_data_end+0xf000c03c>
    c080:	d8c02817 	ldw	r3,160(sp)
    c084:	dc402a17 	ldw	r17,168(sp)
    c088:	b011883a 	mov	r8,r22
    c08c:	1c07c83a 	sub	r3,r3,r16
    c090:	d8c02e15 	stw	r3,184(sp)
    c094:	00005906 	br	c1fc <___vfprintf_internal_r+0x71c>
    c098:	18c03fcc 	andi	r3,r3,255
    c09c:	1806fa1e 	bne	r3,zero,dc88 <___vfprintf_internal_r+0x21a8>
    c0a0:	9080020c 	andi	r2,r18,8
    c0a4:	10048a26 	beq	r2,zero,d2d0 <___vfprintf_internal_r+0x17f0>
    c0a8:	d8c02d17 	ldw	r3,180(sp)
    c0ac:	d9002d17 	ldw	r4,180(sp)
    c0b0:	d9402d17 	ldw	r5,180(sp)
    c0b4:	18c00017 	ldw	r3,0(r3)
    c0b8:	21000117 	ldw	r4,4(r4)
    c0bc:	29400204 	addi	r5,r5,8
    c0c0:	d8c03615 	stw	r3,216(sp)
    c0c4:	d9003815 	stw	r4,224(sp)
    c0c8:	d9402d15 	stw	r5,180(sp)
    c0cc:	d9003617 	ldw	r4,216(sp)
    c0d0:	d9403817 	ldw	r5,224(sp)
    c0d4:	da003d15 	stw	r8,244(sp)
    c0d8:	04000044 	movi	r16,1
    c0dc:	00117380 	call	11738 <__fpclassifyd>
    c0e0:	da003d17 	ldw	r8,244(sp)
    c0e4:	14041f1e 	bne	r2,r16,d164 <___vfprintf_internal_r+0x1684>
    c0e8:	d9003617 	ldw	r4,216(sp)
    c0ec:	d9403817 	ldw	r5,224(sp)
    c0f0:	000d883a 	mov	r6,zero
    c0f4:	000f883a 	mov	r7,zero
    c0f8:	0007fbc0 	call	7fbc <__ledf2>
    c0fc:	da003d17 	ldw	r8,244(sp)
    c100:	1005be16 	blt	r2,zero,d7fc <___vfprintf_internal_r+0x1d1c>
    c104:	df002783 	ldbu	fp,158(sp)
    c108:	008011c4 	movi	r2,71
    c10c:	1445330e 	bge	r2,r17,d5dc <___vfprintf_internal_r+0x1afc>
    c110:	04020034 	movhi	r16,2048
    c114:	84010404 	addi	r16,r16,1040
    c118:	00c000c4 	movi	r3,3
    c11c:	00bfdfc4 	movi	r2,-129
    c120:	d8c02a15 	stw	r3,168(sp)
    c124:	90a4703a 	and	r18,r18,r2
    c128:	d8c02e15 	stw	r3,184(sp)
    c12c:	d8002915 	stw	zero,164(sp)
    c130:	d8003215 	stw	zero,200(sp)
    c134:	00003706 	br	c214 <___vfprintf_internal_r+0x734>
    c138:	94800214 	ori	r18,r18,8
    c13c:	ac400007 	ldb	r17,0(r21)
    c140:	003ec806 	br	bc64 <__alt_data_end+0xf000bc64>
    c144:	18c03fcc 	andi	r3,r3,255
    c148:	1806db1e 	bne	r3,zero,dcb8 <___vfprintf_internal_r+0x21d8>
    c14c:	94800414 	ori	r18,r18,16
    c150:	9080080c 	andi	r2,r18,32
    c154:	1002d826 	beq	r2,zero,ccb8 <___vfprintf_internal_r+0x11d8>
    c158:	d9402d17 	ldw	r5,180(sp)
    c15c:	d8c02917 	ldw	r3,164(sp)
    c160:	d8002785 	stb	zero,158(sp)
    c164:	28800204 	addi	r2,r5,8
    c168:	2cc00017 	ldw	r19,0(r5)
    c16c:	2d800117 	ldw	r22,4(r5)
    c170:	18048f16 	blt	r3,zero,d3b0 <___vfprintf_internal_r+0x18d0>
    c174:	013fdfc4 	movi	r4,-129
    c178:	9d86b03a 	or	r3,r19,r22
    c17c:	d8802d15 	stw	r2,180(sp)
    c180:	9124703a 	and	r18,r18,r4
    c184:	1802d91e 	bne	r3,zero,ccec <___vfprintf_internal_r+0x120c>
    c188:	d8c02917 	ldw	r3,164(sp)
    c18c:	0039883a 	mov	fp,zero
    c190:	1805c326 	beq	r3,zero,d8a0 <___vfprintf_internal_r+0x1dc0>
    c194:	0027883a 	mov	r19,zero
    c198:	002d883a 	mov	r22,zero
    c19c:	dc001e04 	addi	r16,sp,120
    c1a0:	9806d0fa 	srli	r3,r19,3
    c1a4:	b008977a 	slli	r4,r22,29
    c1a8:	b02cd0fa 	srli	r22,r22,3
    c1ac:	9cc001cc 	andi	r19,r19,7
    c1b0:	98800c04 	addi	r2,r19,48
    c1b4:	843fffc4 	addi	r16,r16,-1
    c1b8:	20e6b03a 	or	r19,r4,r3
    c1bc:	80800005 	stb	r2,0(r16)
    c1c0:	9d86b03a 	or	r3,r19,r22
    c1c4:	183ff61e 	bne	r3,zero,c1a0 <__alt_data_end+0xf000c1a0>
    c1c8:	90c0004c 	andi	r3,r18,1
    c1cc:	18013b26 	beq	r3,zero,c6bc <___vfprintf_internal_r+0xbdc>
    c1d0:	10803fcc 	andi	r2,r2,255
    c1d4:	1080201c 	xori	r2,r2,128
    c1d8:	10bfe004 	addi	r2,r2,-128
    c1dc:	00c00c04 	movi	r3,48
    c1e0:	10c13626 	beq	r2,r3,c6bc <___vfprintf_internal_r+0xbdc>
    c1e4:	80ffffc5 	stb	r3,-1(r16)
    c1e8:	d8c02817 	ldw	r3,160(sp)
    c1ec:	80bfffc4 	addi	r2,r16,-1
    c1f0:	1021883a 	mov	r16,r2
    c1f4:	1887c83a 	sub	r3,r3,r2
    c1f8:	d8c02e15 	stw	r3,184(sp)
    c1fc:	d8802e17 	ldw	r2,184(sp)
    c200:	d9002917 	ldw	r4,164(sp)
    c204:	1100010e 	bge	r2,r4,c20c <___vfprintf_internal_r+0x72c>
    c208:	2005883a 	mov	r2,r4
    c20c:	d8802a15 	stw	r2,168(sp)
    c210:	d8003215 	stw	zero,200(sp)
    c214:	e7003fcc 	andi	fp,fp,255
    c218:	e700201c 	xori	fp,fp,128
    c21c:	e73fe004 	addi	fp,fp,-128
    c220:	e0000326 	beq	fp,zero,c230 <___vfprintf_internal_r+0x750>
    c224:	d8c02a17 	ldw	r3,168(sp)
    c228:	18c00044 	addi	r3,r3,1
    c22c:	d8c02a15 	stw	r3,168(sp)
    c230:	90c0008c 	andi	r3,r18,2
    c234:	d8c02b15 	stw	r3,172(sp)
    c238:	18000326 	beq	r3,zero,c248 <___vfprintf_internal_r+0x768>
    c23c:	d8c02a17 	ldw	r3,168(sp)
    c240:	18c00084 	addi	r3,r3,2
    c244:	d8c02a15 	stw	r3,168(sp)
    c248:	90c0210c 	andi	r3,r18,132
    c24c:	d8c03015 	stw	r3,192(sp)
    c250:	1801a31e 	bne	r3,zero,c8e0 <___vfprintf_internal_r+0xe00>
    c254:	d9003117 	ldw	r4,196(sp)
    c258:	d8c02a17 	ldw	r3,168(sp)
    c25c:	20e7c83a 	sub	r19,r4,r3
    c260:	04c19f0e 	bge	zero,r19,c8e0 <___vfprintf_internal_r+0xe00>
    c264:	02400404 	movi	r9,16
    c268:	d8c02017 	ldw	r3,128(sp)
    c26c:	d8801f17 	ldw	r2,124(sp)
    c270:	4cc50d0e 	bge	r9,r19,d6a8 <___vfprintf_internal_r+0x1bc8>
    c274:	01420034 	movhi	r5,2048
    c278:	29411784 	addi	r5,r5,1118
    c27c:	dc403b15 	stw	r17,236(sp)
    c280:	d9403515 	stw	r5,212(sp)
    c284:	9823883a 	mov	r17,r19
    c288:	482d883a 	mov	r22,r9
    c28c:	9027883a 	mov	r19,r18
    c290:	070001c4 	movi	fp,7
    c294:	8025883a 	mov	r18,r16
    c298:	dc002c17 	ldw	r16,176(sp)
    c29c:	00000306 	br	c2ac <___vfprintf_internal_r+0x7cc>
    c2a0:	8c7ffc04 	addi	r17,r17,-16
    c2a4:	42000204 	addi	r8,r8,8
    c2a8:	b440130e 	bge	r22,r17,c2f8 <___vfprintf_internal_r+0x818>
    c2ac:	01020034 	movhi	r4,2048
    c2b0:	18c00404 	addi	r3,r3,16
    c2b4:	10800044 	addi	r2,r2,1
    c2b8:	21011784 	addi	r4,r4,1118
    c2bc:	41000015 	stw	r4,0(r8)
    c2c0:	45800115 	stw	r22,4(r8)
    c2c4:	d8c02015 	stw	r3,128(sp)
    c2c8:	d8801f15 	stw	r2,124(sp)
    c2cc:	e0bff40e 	bge	fp,r2,c2a0 <__alt_data_end+0xf000c2a0>
    c2d0:	d9801e04 	addi	r6,sp,120
    c2d4:	b80b883a 	mov	r5,r23
    c2d8:	8009883a 	mov	r4,r16
    c2dc:	00119840 	call	11984 <__sprint_r>
    c2e0:	103f011e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    c2e4:	8c7ffc04 	addi	r17,r17,-16
    c2e8:	d8c02017 	ldw	r3,128(sp)
    c2ec:	d8801f17 	ldw	r2,124(sp)
    c2f0:	da000404 	addi	r8,sp,16
    c2f4:	b47fed16 	blt	r22,r17,c2ac <__alt_data_end+0xf000c2ac>
    c2f8:	9021883a 	mov	r16,r18
    c2fc:	9825883a 	mov	r18,r19
    c300:	8827883a 	mov	r19,r17
    c304:	dc403b17 	ldw	r17,236(sp)
    c308:	d9403517 	ldw	r5,212(sp)
    c30c:	98c7883a 	add	r3,r19,r3
    c310:	10800044 	addi	r2,r2,1
    c314:	41400015 	stw	r5,0(r8)
    c318:	44c00115 	stw	r19,4(r8)
    c31c:	d8c02015 	stw	r3,128(sp)
    c320:	d8801f15 	stw	r2,124(sp)
    c324:	010001c4 	movi	r4,7
    c328:	2082a316 	blt	r4,r2,cdb8 <___vfprintf_internal_r+0x12d8>
    c32c:	df002787 	ldb	fp,158(sp)
    c330:	42000204 	addi	r8,r8,8
    c334:	e0000c26 	beq	fp,zero,c368 <___vfprintf_internal_r+0x888>
    c338:	d8801f17 	ldw	r2,124(sp)
    c33c:	d9002784 	addi	r4,sp,158
    c340:	18c00044 	addi	r3,r3,1
    c344:	10800044 	addi	r2,r2,1
    c348:	41000015 	stw	r4,0(r8)
    c34c:	01000044 	movi	r4,1
    c350:	41000115 	stw	r4,4(r8)
    c354:	d8c02015 	stw	r3,128(sp)
    c358:	d8801f15 	stw	r2,124(sp)
    c35c:	010001c4 	movi	r4,7
    c360:	20823c16 	blt	r4,r2,cc54 <___vfprintf_internal_r+0x1174>
    c364:	42000204 	addi	r8,r8,8
    c368:	d8802b17 	ldw	r2,172(sp)
    c36c:	10000c26 	beq	r2,zero,c3a0 <___vfprintf_internal_r+0x8c0>
    c370:	d8801f17 	ldw	r2,124(sp)
    c374:	d9002704 	addi	r4,sp,156
    c378:	18c00084 	addi	r3,r3,2
    c37c:	10800044 	addi	r2,r2,1
    c380:	41000015 	stw	r4,0(r8)
    c384:	01000084 	movi	r4,2
    c388:	41000115 	stw	r4,4(r8)
    c38c:	d8c02015 	stw	r3,128(sp)
    c390:	d8801f15 	stw	r2,124(sp)
    c394:	010001c4 	movi	r4,7
    c398:	20823616 	blt	r4,r2,cc74 <___vfprintf_internal_r+0x1194>
    c39c:	42000204 	addi	r8,r8,8
    c3a0:	d9003017 	ldw	r4,192(sp)
    c3a4:	00802004 	movi	r2,128
    c3a8:	20819926 	beq	r4,r2,ca10 <___vfprintf_internal_r+0xf30>
    c3ac:	d9402917 	ldw	r5,164(sp)
    c3b0:	d8802e17 	ldw	r2,184(sp)
    c3b4:	28adc83a 	sub	r22,r5,r2
    c3b8:	0580310e 	bge	zero,r22,c480 <___vfprintf_internal_r+0x9a0>
    c3bc:	07000404 	movi	fp,16
    c3c0:	d8801f17 	ldw	r2,124(sp)
    c3c4:	e584140e 	bge	fp,r22,d418 <___vfprintf_internal_r+0x1938>
    c3c8:	01420034 	movhi	r5,2048
    c3cc:	29411384 	addi	r5,r5,1102
    c3d0:	dc402915 	stw	r17,164(sp)
    c3d4:	d9402b15 	stw	r5,172(sp)
    c3d8:	b023883a 	mov	r17,r22
    c3dc:	04c001c4 	movi	r19,7
    c3e0:	a82d883a 	mov	r22,r21
    c3e4:	902b883a 	mov	r21,r18
    c3e8:	8025883a 	mov	r18,r16
    c3ec:	dc002c17 	ldw	r16,176(sp)
    c3f0:	00000306 	br	c400 <___vfprintf_internal_r+0x920>
    c3f4:	8c7ffc04 	addi	r17,r17,-16
    c3f8:	42000204 	addi	r8,r8,8
    c3fc:	e440110e 	bge	fp,r17,c444 <___vfprintf_internal_r+0x964>
    c400:	18c00404 	addi	r3,r3,16
    c404:	10800044 	addi	r2,r2,1
    c408:	45000015 	stw	r20,0(r8)
    c40c:	47000115 	stw	fp,4(r8)
    c410:	d8c02015 	stw	r3,128(sp)
    c414:	d8801f15 	stw	r2,124(sp)
    c418:	98bff60e 	bge	r19,r2,c3f4 <__alt_data_end+0xf000c3f4>
    c41c:	d9801e04 	addi	r6,sp,120
    c420:	b80b883a 	mov	r5,r23
    c424:	8009883a 	mov	r4,r16
    c428:	00119840 	call	11984 <__sprint_r>
    c42c:	103eae1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    c430:	8c7ffc04 	addi	r17,r17,-16
    c434:	d8c02017 	ldw	r3,128(sp)
    c438:	d8801f17 	ldw	r2,124(sp)
    c43c:	da000404 	addi	r8,sp,16
    c440:	e47fef16 	blt	fp,r17,c400 <__alt_data_end+0xf000c400>
    c444:	9021883a 	mov	r16,r18
    c448:	a825883a 	mov	r18,r21
    c44c:	b02b883a 	mov	r21,r22
    c450:	882d883a 	mov	r22,r17
    c454:	dc402917 	ldw	r17,164(sp)
    c458:	d9002b17 	ldw	r4,172(sp)
    c45c:	1d87883a 	add	r3,r3,r22
    c460:	10800044 	addi	r2,r2,1
    c464:	41000015 	stw	r4,0(r8)
    c468:	45800115 	stw	r22,4(r8)
    c46c:	d8c02015 	stw	r3,128(sp)
    c470:	d8801f15 	stw	r2,124(sp)
    c474:	010001c4 	movi	r4,7
    c478:	2081ee16 	blt	r4,r2,cc34 <___vfprintf_internal_r+0x1154>
    c47c:	42000204 	addi	r8,r8,8
    c480:	9080400c 	andi	r2,r18,256
    c484:	1001181e 	bne	r2,zero,c8e8 <___vfprintf_internal_r+0xe08>
    c488:	d9402e17 	ldw	r5,184(sp)
    c48c:	d8801f17 	ldw	r2,124(sp)
    c490:	44000015 	stw	r16,0(r8)
    c494:	1947883a 	add	r3,r3,r5
    c498:	10800044 	addi	r2,r2,1
    c49c:	41400115 	stw	r5,4(r8)
    c4a0:	d8c02015 	stw	r3,128(sp)
    c4a4:	d8801f15 	stw	r2,124(sp)
    c4a8:	010001c4 	movi	r4,7
    c4ac:	2081d316 	blt	r4,r2,cbfc <___vfprintf_internal_r+0x111c>
    c4b0:	42000204 	addi	r8,r8,8
    c4b4:	9480010c 	andi	r18,r18,4
    c4b8:	90003226 	beq	r18,zero,c584 <___vfprintf_internal_r+0xaa4>
    c4bc:	d9403117 	ldw	r5,196(sp)
    c4c0:	d8802a17 	ldw	r2,168(sp)
    c4c4:	28a1c83a 	sub	r16,r5,r2
    c4c8:	04002e0e 	bge	zero,r16,c584 <___vfprintf_internal_r+0xaa4>
    c4cc:	04400404 	movi	r17,16
    c4d0:	d8801f17 	ldw	r2,124(sp)
    c4d4:	8c04a20e 	bge	r17,r16,d760 <___vfprintf_internal_r+0x1c80>
    c4d8:	01420034 	movhi	r5,2048
    c4dc:	29411784 	addi	r5,r5,1118
    c4e0:	d9403515 	stw	r5,212(sp)
    c4e4:	048001c4 	movi	r18,7
    c4e8:	dcc02c17 	ldw	r19,176(sp)
    c4ec:	00000306 	br	c4fc <___vfprintf_internal_r+0xa1c>
    c4f0:	843ffc04 	addi	r16,r16,-16
    c4f4:	42000204 	addi	r8,r8,8
    c4f8:	8c00130e 	bge	r17,r16,c548 <___vfprintf_internal_r+0xa68>
    c4fc:	01020034 	movhi	r4,2048
    c500:	18c00404 	addi	r3,r3,16
    c504:	10800044 	addi	r2,r2,1
    c508:	21011784 	addi	r4,r4,1118
    c50c:	41000015 	stw	r4,0(r8)
    c510:	44400115 	stw	r17,4(r8)
    c514:	d8c02015 	stw	r3,128(sp)
    c518:	d8801f15 	stw	r2,124(sp)
    c51c:	90bff40e 	bge	r18,r2,c4f0 <__alt_data_end+0xf000c4f0>
    c520:	d9801e04 	addi	r6,sp,120
    c524:	b80b883a 	mov	r5,r23
    c528:	9809883a 	mov	r4,r19
    c52c:	00119840 	call	11984 <__sprint_r>
    c530:	103e6d1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    c534:	843ffc04 	addi	r16,r16,-16
    c538:	d8c02017 	ldw	r3,128(sp)
    c53c:	d8801f17 	ldw	r2,124(sp)
    c540:	da000404 	addi	r8,sp,16
    c544:	8c3fed16 	blt	r17,r16,c4fc <__alt_data_end+0xf000c4fc>
    c548:	d9403517 	ldw	r5,212(sp)
    c54c:	1c07883a 	add	r3,r3,r16
    c550:	10800044 	addi	r2,r2,1
    c554:	41400015 	stw	r5,0(r8)
    c558:	44000115 	stw	r16,4(r8)
    c55c:	d8c02015 	stw	r3,128(sp)
    c560:	d8801f15 	stw	r2,124(sp)
    c564:	010001c4 	movi	r4,7
    c568:	2080060e 	bge	r4,r2,c584 <___vfprintf_internal_r+0xaa4>
    c56c:	d9002c17 	ldw	r4,176(sp)
    c570:	d9801e04 	addi	r6,sp,120
    c574:	b80b883a 	mov	r5,r23
    c578:	00119840 	call	11984 <__sprint_r>
    c57c:	103e5a1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    c580:	d8c02017 	ldw	r3,128(sp)
    c584:	d8803117 	ldw	r2,196(sp)
    c588:	d9002a17 	ldw	r4,168(sp)
    c58c:	1100010e 	bge	r2,r4,c594 <___vfprintf_internal_r+0xab4>
    c590:	2005883a 	mov	r2,r4
    c594:	d9402f17 	ldw	r5,188(sp)
    c598:	288b883a 	add	r5,r5,r2
    c59c:	d9402f15 	stw	r5,188(sp)
    c5a0:	18019e1e 	bne	r3,zero,cc1c <___vfprintf_internal_r+0x113c>
    c5a4:	a8800007 	ldb	r2,0(r21)
    c5a8:	d8001f15 	stw	zero,124(sp)
    c5ac:	da000404 	addi	r8,sp,16
    c5b0:	103d851e 	bne	r2,zero,bbc8 <__alt_data_end+0xf000bbc8>
    c5b4:	a821883a 	mov	r16,r21
    c5b8:	003d9b06 	br	bc28 <__alt_data_end+0xf000bc28>
    c5bc:	18c03fcc 	andi	r3,r3,255
    c5c0:	1805c11e 	bne	r3,zero,dcc8 <___vfprintf_internal_r+0x21e8>
    c5c4:	94800414 	ori	r18,r18,16
    c5c8:	9080080c 	andi	r2,r18,32
    c5cc:	10020c26 	beq	r2,zero,ce00 <___vfprintf_internal_r+0x1320>
    c5d0:	d8802d17 	ldw	r2,180(sp)
    c5d4:	d9002917 	ldw	r4,164(sp)
    c5d8:	d8002785 	stb	zero,158(sp)
    c5dc:	10c00204 	addi	r3,r2,8
    c5e0:	14c00017 	ldw	r19,0(r2)
    c5e4:	15800117 	ldw	r22,4(r2)
    c5e8:	20040f16 	blt	r4,zero,d628 <___vfprintf_internal_r+0x1b48>
    c5ec:	013fdfc4 	movi	r4,-129
    c5f0:	9d84b03a 	or	r2,r19,r22
    c5f4:	d8c02d15 	stw	r3,180(sp)
    c5f8:	9124703a 	and	r18,r18,r4
    c5fc:	0039883a 	mov	fp,zero
    c600:	103e891e 	bne	r2,zero,c028 <__alt_data_end+0xf000c028>
    c604:	d9002917 	ldw	r4,164(sp)
    c608:	2002c11e 	bne	r4,zero,d110 <___vfprintf_internal_r+0x1630>
    c60c:	d8002915 	stw	zero,164(sp)
    c610:	d8002e15 	stw	zero,184(sp)
    c614:	dc001e04 	addi	r16,sp,120
    c618:	003ef806 	br	c1fc <__alt_data_end+0xf000c1fc>
    c61c:	18c03fcc 	andi	r3,r3,255
    c620:	18059d1e 	bne	r3,zero,dc98 <___vfprintf_internal_r+0x21b8>
    c624:	01420034 	movhi	r5,2048
    c628:	29410704 	addi	r5,r5,1052
    c62c:	d9403915 	stw	r5,228(sp)
    c630:	9080080c 	andi	r2,r18,32
    c634:	10005226 	beq	r2,zero,c780 <___vfprintf_internal_r+0xca0>
    c638:	d8802d17 	ldw	r2,180(sp)
    c63c:	14c00017 	ldw	r19,0(r2)
    c640:	15800117 	ldw	r22,4(r2)
    c644:	10800204 	addi	r2,r2,8
    c648:	d8802d15 	stw	r2,180(sp)
    c64c:	9080004c 	andi	r2,r18,1
    c650:	10019026 	beq	r2,zero,cc94 <___vfprintf_internal_r+0x11b4>
    c654:	9d84b03a 	or	r2,r19,r22
    c658:	10036926 	beq	r2,zero,d400 <___vfprintf_internal_r+0x1920>
    c65c:	d8c02917 	ldw	r3,164(sp)
    c660:	00800c04 	movi	r2,48
    c664:	d8802705 	stb	r2,156(sp)
    c668:	dc402745 	stb	r17,157(sp)
    c66c:	d8002785 	stb	zero,158(sp)
    c670:	90800094 	ori	r2,r18,2
    c674:	18045d16 	blt	r3,zero,d7ec <___vfprintf_internal_r+0x1d0c>
    c678:	00bfdfc4 	movi	r2,-129
    c67c:	90a4703a 	and	r18,r18,r2
    c680:	94800094 	ori	r18,r18,2
    c684:	0039883a 	mov	fp,zero
    c688:	d9003917 	ldw	r4,228(sp)
    c68c:	dc001e04 	addi	r16,sp,120
    c690:	988003cc 	andi	r2,r19,15
    c694:	b006973a 	slli	r3,r22,28
    c698:	2085883a 	add	r2,r4,r2
    c69c:	9826d13a 	srli	r19,r19,4
    c6a0:	10800003 	ldbu	r2,0(r2)
    c6a4:	b02cd13a 	srli	r22,r22,4
    c6a8:	843fffc4 	addi	r16,r16,-1
    c6ac:	1ce6b03a 	or	r19,r3,r19
    c6b0:	80800005 	stb	r2,0(r16)
    c6b4:	9d84b03a 	or	r2,r19,r22
    c6b8:	103ff51e 	bne	r2,zero,c690 <__alt_data_end+0xf000c690>
    c6bc:	d8c02817 	ldw	r3,160(sp)
    c6c0:	1c07c83a 	sub	r3,r3,r16
    c6c4:	d8c02e15 	stw	r3,184(sp)
    c6c8:	003ecc06 	br	c1fc <__alt_data_end+0xf000c1fc>
    c6cc:	18c03fcc 	andi	r3,r3,255
    c6d0:	183e9f26 	beq	r3,zero,c150 <__alt_data_end+0xf000c150>
    c6d4:	d9c02785 	stb	r7,158(sp)
    c6d8:	003e9d06 	br	c150 <__alt_data_end+0xf000c150>
    c6dc:	00c00044 	movi	r3,1
    c6e0:	01c00ac4 	movi	r7,43
    c6e4:	ac400007 	ldb	r17,0(r21)
    c6e8:	003d5e06 	br	bc64 <__alt_data_end+0xf000bc64>
    c6ec:	94800814 	ori	r18,r18,32
    c6f0:	ac400007 	ldb	r17,0(r21)
    c6f4:	003d5b06 	br	bc64 <__alt_data_end+0xf000bc64>
    c6f8:	d8c02d17 	ldw	r3,180(sp)
    c6fc:	d8002785 	stb	zero,158(sp)
    c700:	1c000017 	ldw	r16,0(r3)
    c704:	1cc00104 	addi	r19,r3,4
    c708:	80041926 	beq	r16,zero,d770 <___vfprintf_internal_r+0x1c90>
    c70c:	d9002917 	ldw	r4,164(sp)
    c710:	2003d016 	blt	r4,zero,d654 <___vfprintf_internal_r+0x1b74>
    c714:	200d883a 	mov	r6,r4
    c718:	000b883a 	mov	r5,zero
    c71c:	8009883a 	mov	r4,r16
    c720:	da003d15 	stw	r8,244(sp)
    c724:	000ff380 	call	ff38 <memchr>
    c728:	da003d17 	ldw	r8,244(sp)
    c72c:	10045426 	beq	r2,zero,d880 <___vfprintf_internal_r+0x1da0>
    c730:	1405c83a 	sub	r2,r2,r16
    c734:	d8802e15 	stw	r2,184(sp)
    c738:	1003cc16 	blt	r2,zero,d66c <___vfprintf_internal_r+0x1b8c>
    c73c:	df002783 	ldbu	fp,158(sp)
    c740:	d8802a15 	stw	r2,168(sp)
    c744:	dcc02d15 	stw	r19,180(sp)
    c748:	d8002915 	stw	zero,164(sp)
    c74c:	d8003215 	stw	zero,200(sp)
    c750:	003eb006 	br	c214 <__alt_data_end+0xf000c214>
    c754:	18c03fcc 	andi	r3,r3,255
    c758:	183f9b26 	beq	r3,zero,c5c8 <__alt_data_end+0xf000c5c8>
    c75c:	d9c02785 	stb	r7,158(sp)
    c760:	003f9906 	br	c5c8 <__alt_data_end+0xf000c5c8>
    c764:	18c03fcc 	andi	r3,r3,255
    c768:	1805551e 	bne	r3,zero,dcc0 <___vfprintf_internal_r+0x21e0>
    c76c:	01420034 	movhi	r5,2048
    c770:	29410c04 	addi	r5,r5,1072
    c774:	d9403915 	stw	r5,228(sp)
    c778:	9080080c 	andi	r2,r18,32
    c77c:	103fae1e 	bne	r2,zero,c638 <__alt_data_end+0xf000c638>
    c780:	9080040c 	andi	r2,r18,16
    c784:	1002de26 	beq	r2,zero,d300 <___vfprintf_internal_r+0x1820>
    c788:	d8c02d17 	ldw	r3,180(sp)
    c78c:	002d883a 	mov	r22,zero
    c790:	1cc00017 	ldw	r19,0(r3)
    c794:	18c00104 	addi	r3,r3,4
    c798:	d8c02d15 	stw	r3,180(sp)
    c79c:	003fab06 	br	c64c <__alt_data_end+0xf000c64c>
    c7a0:	38803fcc 	andi	r2,r7,255
    c7a4:	1080201c 	xori	r2,r2,128
    c7a8:	10bfe004 	addi	r2,r2,-128
    c7ac:	1002d21e 	bne	r2,zero,d2f8 <___vfprintf_internal_r+0x1818>
    c7b0:	00c00044 	movi	r3,1
    c7b4:	01c00804 	movi	r7,32
    c7b8:	ac400007 	ldb	r17,0(r21)
    c7bc:	003d2906 	br	bc64 <__alt_data_end+0xf000bc64>
    c7c0:	94800054 	ori	r18,r18,1
    c7c4:	ac400007 	ldb	r17,0(r21)
    c7c8:	003d2606 	br	bc64 <__alt_data_end+0xf000bc64>
    c7cc:	18c03fcc 	andi	r3,r3,255
    c7d0:	183e0526 	beq	r3,zero,bfe8 <__alt_data_end+0xf000bfe8>
    c7d4:	d9c02785 	stb	r7,158(sp)
    c7d8:	003e0306 	br	bfe8 <__alt_data_end+0xf000bfe8>
    c7dc:	94801014 	ori	r18,r18,64
    c7e0:	ac400007 	ldb	r17,0(r21)
    c7e4:	003d1f06 	br	bc64 <__alt_data_end+0xf000bc64>
    c7e8:	ac400007 	ldb	r17,0(r21)
    c7ec:	8a438726 	beq	r17,r9,d60c <___vfprintf_internal_r+0x1b2c>
    c7f0:	94800414 	ori	r18,r18,16
    c7f4:	003d1b06 	br	bc64 <__alt_data_end+0xf000bc64>
    c7f8:	18c03fcc 	andi	r3,r3,255
    c7fc:	1805341e 	bne	r3,zero,dcd0 <___vfprintf_internal_r+0x21f0>
    c800:	9080080c 	andi	r2,r18,32
    c804:	1002cd26 	beq	r2,zero,d33c <___vfprintf_internal_r+0x185c>
    c808:	d9402d17 	ldw	r5,180(sp)
    c80c:	d9002f17 	ldw	r4,188(sp)
    c810:	28800017 	ldw	r2,0(r5)
    c814:	2007d7fa 	srai	r3,r4,31
    c818:	29400104 	addi	r5,r5,4
    c81c:	d9402d15 	stw	r5,180(sp)
    c820:	11000015 	stw	r4,0(r2)
    c824:	10c00115 	stw	r3,4(r2)
    c828:	003ce506 	br	bbc0 <__alt_data_end+0xf000bbc0>
    c82c:	d8c02d17 	ldw	r3,180(sp)
    c830:	d9002d17 	ldw	r4,180(sp)
    c834:	d8002785 	stb	zero,158(sp)
    c838:	18800017 	ldw	r2,0(r3)
    c83c:	21000104 	addi	r4,r4,4
    c840:	00c00044 	movi	r3,1
    c844:	d8c02a15 	stw	r3,168(sp)
    c848:	d8801405 	stb	r2,80(sp)
    c84c:	d9002d15 	stw	r4,180(sp)
    c850:	d8c02e15 	stw	r3,184(sp)
    c854:	d8002915 	stw	zero,164(sp)
    c858:	d8003215 	stw	zero,200(sp)
    c85c:	dc001404 	addi	r16,sp,80
    c860:	0039883a 	mov	fp,zero
    c864:	003e7206 	br	c230 <__alt_data_end+0xf000c230>
    c868:	01020034 	movhi	r4,2048
    c86c:	21010c04 	addi	r4,r4,1072
    c870:	0039883a 	mov	fp,zero
    c874:	d9003915 	stw	r4,228(sp)
    c878:	04401e04 	movi	r17,120
    c87c:	003f8206 	br	c688 <__alt_data_end+0xf000c688>
    c880:	18c03fcc 	andi	r3,r3,255
    c884:	1805061e 	bne	r3,zero,dca0 <___vfprintf_internal_r+0x21c0>
    c888:	883d9126 	beq	r17,zero,bed0 <__alt_data_end+0xf000bed0>
    c88c:	00c00044 	movi	r3,1
    c890:	d8c02a15 	stw	r3,168(sp)
    c894:	dc401405 	stb	r17,80(sp)
    c898:	d8002785 	stb	zero,158(sp)
    c89c:	003fec06 	br	c850 <__alt_data_end+0xf000c850>
    c8a0:	01420034 	movhi	r5,2048
    c8a4:	29410c04 	addi	r5,r5,1072
    c8a8:	d9403915 	stw	r5,228(sp)
    c8ac:	d8c02d15 	stw	r3,180(sp)
    c8b0:	1025883a 	mov	r18,r2
    c8b4:	04401e04 	movi	r17,120
    c8b8:	9d84b03a 	or	r2,r19,r22
    c8bc:	1000fc1e 	bne	r2,zero,ccb0 <___vfprintf_internal_r+0x11d0>
    c8c0:	0039883a 	mov	fp,zero
    c8c4:	00800084 	movi	r2,2
    c8c8:	10803fcc 	andi	r2,r2,255
    c8cc:	00c00044 	movi	r3,1
    c8d0:	10c20f26 	beq	r2,r3,d110 <___vfprintf_internal_r+0x1630>
    c8d4:	00c00084 	movi	r3,2
    c8d8:	10fd6326 	beq	r2,r3,be68 <__alt_data_end+0xf000be68>
    c8dc:	003e2d06 	br	c194 <__alt_data_end+0xf000c194>
    c8e0:	d8c02017 	ldw	r3,128(sp)
    c8e4:	003e9306 	br	c334 <__alt_data_end+0xf000c334>
    c8e8:	00801944 	movi	r2,101
    c8ec:	14407e0e 	bge	r2,r17,cae8 <___vfprintf_internal_r+0x1008>
    c8f0:	d9003617 	ldw	r4,216(sp)
    c8f4:	d9403817 	ldw	r5,224(sp)
    c8f8:	000d883a 	mov	r6,zero
    c8fc:	000f883a 	mov	r7,zero
    c900:	d8c03c15 	stw	r3,240(sp)
    c904:	da003d15 	stw	r8,244(sp)
    c908:	0013f8c0 	call	13f8c <__eqdf2>
    c90c:	d8c03c17 	ldw	r3,240(sp)
    c910:	da003d17 	ldw	r8,244(sp)
    c914:	1000f71e 	bne	r2,zero,ccf4 <___vfprintf_internal_r+0x1214>
    c918:	d8801f17 	ldw	r2,124(sp)
    c91c:	01020034 	movhi	r4,2048
    c920:	21011304 	addi	r4,r4,1100
    c924:	18c00044 	addi	r3,r3,1
    c928:	10800044 	addi	r2,r2,1
    c92c:	41000015 	stw	r4,0(r8)
    c930:	01000044 	movi	r4,1
    c934:	41000115 	stw	r4,4(r8)
    c938:	d8c02015 	stw	r3,128(sp)
    c93c:	d8801f15 	stw	r2,124(sp)
    c940:	010001c4 	movi	r4,7
    c944:	2082b816 	blt	r4,r2,d428 <___vfprintf_internal_r+0x1948>
    c948:	42000204 	addi	r8,r8,8
    c94c:	d8802617 	ldw	r2,152(sp)
    c950:	d9403317 	ldw	r5,204(sp)
    c954:	11400216 	blt	r2,r5,c960 <___vfprintf_internal_r+0xe80>
    c958:	9080004c 	andi	r2,r18,1
    c95c:	103ed526 	beq	r2,zero,c4b4 <__alt_data_end+0xf000c4b4>
    c960:	d8803717 	ldw	r2,220(sp)
    c964:	d9003417 	ldw	r4,208(sp)
    c968:	d9403717 	ldw	r5,220(sp)
    c96c:	1887883a 	add	r3,r3,r2
    c970:	d8801f17 	ldw	r2,124(sp)
    c974:	41000015 	stw	r4,0(r8)
    c978:	41400115 	stw	r5,4(r8)
    c97c:	10800044 	addi	r2,r2,1
    c980:	d8c02015 	stw	r3,128(sp)
    c984:	d8801f15 	stw	r2,124(sp)
    c988:	010001c4 	movi	r4,7
    c98c:	20832916 	blt	r4,r2,d634 <___vfprintf_internal_r+0x1b54>
    c990:	42000204 	addi	r8,r8,8
    c994:	d8803317 	ldw	r2,204(sp)
    c998:	143fffc4 	addi	r16,r2,-1
    c99c:	043ec50e 	bge	zero,r16,c4b4 <__alt_data_end+0xf000c4b4>
    c9a0:	04400404 	movi	r17,16
    c9a4:	d8801f17 	ldw	r2,124(sp)
    c9a8:	8c00880e 	bge	r17,r16,cbcc <___vfprintf_internal_r+0x10ec>
    c9ac:	01420034 	movhi	r5,2048
    c9b0:	29411384 	addi	r5,r5,1102
    c9b4:	d9402b15 	stw	r5,172(sp)
    c9b8:	058001c4 	movi	r22,7
    c9bc:	dcc02c17 	ldw	r19,176(sp)
    c9c0:	00000306 	br	c9d0 <___vfprintf_internal_r+0xef0>
    c9c4:	42000204 	addi	r8,r8,8
    c9c8:	843ffc04 	addi	r16,r16,-16
    c9cc:	8c00820e 	bge	r17,r16,cbd8 <___vfprintf_internal_r+0x10f8>
    c9d0:	18c00404 	addi	r3,r3,16
    c9d4:	10800044 	addi	r2,r2,1
    c9d8:	45000015 	stw	r20,0(r8)
    c9dc:	44400115 	stw	r17,4(r8)
    c9e0:	d8c02015 	stw	r3,128(sp)
    c9e4:	d8801f15 	stw	r2,124(sp)
    c9e8:	b0bff60e 	bge	r22,r2,c9c4 <__alt_data_end+0xf000c9c4>
    c9ec:	d9801e04 	addi	r6,sp,120
    c9f0:	b80b883a 	mov	r5,r23
    c9f4:	9809883a 	mov	r4,r19
    c9f8:	00119840 	call	11984 <__sprint_r>
    c9fc:	103d3a1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    ca00:	d8c02017 	ldw	r3,128(sp)
    ca04:	d8801f17 	ldw	r2,124(sp)
    ca08:	da000404 	addi	r8,sp,16
    ca0c:	003fee06 	br	c9c8 <__alt_data_end+0xf000c9c8>
    ca10:	d9403117 	ldw	r5,196(sp)
    ca14:	d8802a17 	ldw	r2,168(sp)
    ca18:	28adc83a 	sub	r22,r5,r2
    ca1c:	05be630e 	bge	zero,r22,c3ac <__alt_data_end+0xf000c3ac>
    ca20:	07000404 	movi	fp,16
    ca24:	d8801f17 	ldw	r2,124(sp)
    ca28:	e5838f0e 	bge	fp,r22,d868 <___vfprintf_internal_r+0x1d88>
    ca2c:	01420034 	movhi	r5,2048
    ca30:	29411384 	addi	r5,r5,1102
    ca34:	dc403015 	stw	r17,192(sp)
    ca38:	d9402b15 	stw	r5,172(sp)
    ca3c:	b023883a 	mov	r17,r22
    ca40:	04c001c4 	movi	r19,7
    ca44:	a82d883a 	mov	r22,r21
    ca48:	902b883a 	mov	r21,r18
    ca4c:	8025883a 	mov	r18,r16
    ca50:	dc002c17 	ldw	r16,176(sp)
    ca54:	00000306 	br	ca64 <___vfprintf_internal_r+0xf84>
    ca58:	8c7ffc04 	addi	r17,r17,-16
    ca5c:	42000204 	addi	r8,r8,8
    ca60:	e440110e 	bge	fp,r17,caa8 <___vfprintf_internal_r+0xfc8>
    ca64:	18c00404 	addi	r3,r3,16
    ca68:	10800044 	addi	r2,r2,1
    ca6c:	45000015 	stw	r20,0(r8)
    ca70:	47000115 	stw	fp,4(r8)
    ca74:	d8c02015 	stw	r3,128(sp)
    ca78:	d8801f15 	stw	r2,124(sp)
    ca7c:	98bff60e 	bge	r19,r2,ca58 <__alt_data_end+0xf000ca58>
    ca80:	d9801e04 	addi	r6,sp,120
    ca84:	b80b883a 	mov	r5,r23
    ca88:	8009883a 	mov	r4,r16
    ca8c:	00119840 	call	11984 <__sprint_r>
    ca90:	103d151e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    ca94:	8c7ffc04 	addi	r17,r17,-16
    ca98:	d8c02017 	ldw	r3,128(sp)
    ca9c:	d8801f17 	ldw	r2,124(sp)
    caa0:	da000404 	addi	r8,sp,16
    caa4:	e47fef16 	blt	fp,r17,ca64 <__alt_data_end+0xf000ca64>
    caa8:	9021883a 	mov	r16,r18
    caac:	a825883a 	mov	r18,r21
    cab0:	b02b883a 	mov	r21,r22
    cab4:	882d883a 	mov	r22,r17
    cab8:	dc403017 	ldw	r17,192(sp)
    cabc:	d9002b17 	ldw	r4,172(sp)
    cac0:	1d87883a 	add	r3,r3,r22
    cac4:	10800044 	addi	r2,r2,1
    cac8:	41000015 	stw	r4,0(r8)
    cacc:	45800115 	stw	r22,4(r8)
    cad0:	d8c02015 	stw	r3,128(sp)
    cad4:	d8801f15 	stw	r2,124(sp)
    cad8:	010001c4 	movi	r4,7
    cadc:	20818e16 	blt	r4,r2,d118 <___vfprintf_internal_r+0x1638>
    cae0:	42000204 	addi	r8,r8,8
    cae4:	003e3106 	br	c3ac <__alt_data_end+0xf000c3ac>
    cae8:	d9403317 	ldw	r5,204(sp)
    caec:	00800044 	movi	r2,1
    caf0:	18c00044 	addi	r3,r3,1
    caf4:	1141530e 	bge	r2,r5,d044 <___vfprintf_internal_r+0x1564>
    caf8:	dc401f17 	ldw	r17,124(sp)
    cafc:	00800044 	movi	r2,1
    cb00:	40800115 	stw	r2,4(r8)
    cb04:	8c400044 	addi	r17,r17,1
    cb08:	44000015 	stw	r16,0(r8)
    cb0c:	d8c02015 	stw	r3,128(sp)
    cb10:	dc401f15 	stw	r17,124(sp)
    cb14:	008001c4 	movi	r2,7
    cb18:	14416b16 	blt	r2,r17,d0c8 <___vfprintf_internal_r+0x15e8>
    cb1c:	42000204 	addi	r8,r8,8
    cb20:	d8803717 	ldw	r2,220(sp)
    cb24:	d9003417 	ldw	r4,208(sp)
    cb28:	8c400044 	addi	r17,r17,1
    cb2c:	10c7883a 	add	r3,r2,r3
    cb30:	40800115 	stw	r2,4(r8)
    cb34:	41000015 	stw	r4,0(r8)
    cb38:	d8c02015 	stw	r3,128(sp)
    cb3c:	dc401f15 	stw	r17,124(sp)
    cb40:	008001c4 	movi	r2,7
    cb44:	14416916 	blt	r2,r17,d0ec <___vfprintf_internal_r+0x160c>
    cb48:	45800204 	addi	r22,r8,8
    cb4c:	d9003617 	ldw	r4,216(sp)
    cb50:	d9403817 	ldw	r5,224(sp)
    cb54:	000d883a 	mov	r6,zero
    cb58:	000f883a 	mov	r7,zero
    cb5c:	d8c03c15 	stw	r3,240(sp)
    cb60:	0013f8c0 	call	13f8c <__eqdf2>
    cb64:	d8c03c17 	ldw	r3,240(sp)
    cb68:	1000bc26 	beq	r2,zero,ce5c <___vfprintf_internal_r+0x137c>
    cb6c:	d9403317 	ldw	r5,204(sp)
    cb70:	84000044 	addi	r16,r16,1
    cb74:	8c400044 	addi	r17,r17,1
    cb78:	28bfffc4 	addi	r2,r5,-1
    cb7c:	1887883a 	add	r3,r3,r2
    cb80:	b0800115 	stw	r2,4(r22)
    cb84:	b4000015 	stw	r16,0(r22)
    cb88:	d8c02015 	stw	r3,128(sp)
    cb8c:	dc401f15 	stw	r17,124(sp)
    cb90:	008001c4 	movi	r2,7
    cb94:	14414316 	blt	r2,r17,d0a4 <___vfprintf_internal_r+0x15c4>
    cb98:	b5800204 	addi	r22,r22,8
    cb9c:	d9003a17 	ldw	r4,232(sp)
    cba0:	df0022c4 	addi	fp,sp,139
    cba4:	8c400044 	addi	r17,r17,1
    cba8:	20c7883a 	add	r3,r4,r3
    cbac:	b7000015 	stw	fp,0(r22)
    cbb0:	b1000115 	stw	r4,4(r22)
    cbb4:	d8c02015 	stw	r3,128(sp)
    cbb8:	dc401f15 	stw	r17,124(sp)
    cbbc:	008001c4 	movi	r2,7
    cbc0:	14400e16 	blt	r2,r17,cbfc <___vfprintf_internal_r+0x111c>
    cbc4:	b2000204 	addi	r8,r22,8
    cbc8:	003e3a06 	br	c4b4 <__alt_data_end+0xf000c4b4>
    cbcc:	01020034 	movhi	r4,2048
    cbd0:	21011384 	addi	r4,r4,1102
    cbd4:	d9002b15 	stw	r4,172(sp)
    cbd8:	d9002b17 	ldw	r4,172(sp)
    cbdc:	1c07883a 	add	r3,r3,r16
    cbe0:	44000115 	stw	r16,4(r8)
    cbe4:	41000015 	stw	r4,0(r8)
    cbe8:	10800044 	addi	r2,r2,1
    cbec:	d8c02015 	stw	r3,128(sp)
    cbf0:	d8801f15 	stw	r2,124(sp)
    cbf4:	010001c4 	movi	r4,7
    cbf8:	20be2d0e 	bge	r4,r2,c4b0 <__alt_data_end+0xf000c4b0>
    cbfc:	d9002c17 	ldw	r4,176(sp)
    cc00:	d9801e04 	addi	r6,sp,120
    cc04:	b80b883a 	mov	r5,r23
    cc08:	00119840 	call	11984 <__sprint_r>
    cc0c:	103cb61e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cc10:	d8c02017 	ldw	r3,128(sp)
    cc14:	da000404 	addi	r8,sp,16
    cc18:	003e2606 	br	c4b4 <__alt_data_end+0xf000c4b4>
    cc1c:	d9002c17 	ldw	r4,176(sp)
    cc20:	d9801e04 	addi	r6,sp,120
    cc24:	b80b883a 	mov	r5,r23
    cc28:	00119840 	call	11984 <__sprint_r>
    cc2c:	103e5d26 	beq	r2,zero,c5a4 <__alt_data_end+0xf000c5a4>
    cc30:	003cad06 	br	bee8 <__alt_data_end+0xf000bee8>
    cc34:	d9002c17 	ldw	r4,176(sp)
    cc38:	d9801e04 	addi	r6,sp,120
    cc3c:	b80b883a 	mov	r5,r23
    cc40:	00119840 	call	11984 <__sprint_r>
    cc44:	103ca81e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cc48:	d8c02017 	ldw	r3,128(sp)
    cc4c:	da000404 	addi	r8,sp,16
    cc50:	003e0b06 	br	c480 <__alt_data_end+0xf000c480>
    cc54:	d9002c17 	ldw	r4,176(sp)
    cc58:	d9801e04 	addi	r6,sp,120
    cc5c:	b80b883a 	mov	r5,r23
    cc60:	00119840 	call	11984 <__sprint_r>
    cc64:	103ca01e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cc68:	d8c02017 	ldw	r3,128(sp)
    cc6c:	da000404 	addi	r8,sp,16
    cc70:	003dbd06 	br	c368 <__alt_data_end+0xf000c368>
    cc74:	d9002c17 	ldw	r4,176(sp)
    cc78:	d9801e04 	addi	r6,sp,120
    cc7c:	b80b883a 	mov	r5,r23
    cc80:	00119840 	call	11984 <__sprint_r>
    cc84:	103c981e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cc88:	d8c02017 	ldw	r3,128(sp)
    cc8c:	da000404 	addi	r8,sp,16
    cc90:	003dc306 	br	c3a0 <__alt_data_end+0xf000c3a0>
    cc94:	d8802917 	ldw	r2,164(sp)
    cc98:	d8002785 	stb	zero,158(sp)
    cc9c:	103f0616 	blt	r2,zero,c8b8 <__alt_data_end+0xf000c8b8>
    cca0:	00ffdfc4 	movi	r3,-129
    cca4:	9d84b03a 	or	r2,r19,r22
    cca8:	90e4703a 	and	r18,r18,r3
    ccac:	103c6b26 	beq	r2,zero,be5c <__alt_data_end+0xf000be5c>
    ccb0:	0039883a 	mov	fp,zero
    ccb4:	003e7406 	br	c688 <__alt_data_end+0xf000c688>
    ccb8:	9080040c 	andi	r2,r18,16
    ccbc:	1001b326 	beq	r2,zero,d38c <___vfprintf_internal_r+0x18ac>
    ccc0:	d9002d17 	ldw	r4,180(sp)
    ccc4:	d9402917 	ldw	r5,164(sp)
    ccc8:	d8002785 	stb	zero,158(sp)
    cccc:	20800104 	addi	r2,r4,4
    ccd0:	24c00017 	ldw	r19,0(r4)
    ccd4:	002d883a 	mov	r22,zero
    ccd8:	2801b516 	blt	r5,zero,d3b0 <___vfprintf_internal_r+0x18d0>
    ccdc:	00ffdfc4 	movi	r3,-129
    cce0:	d8802d15 	stw	r2,180(sp)
    cce4:	90e4703a 	and	r18,r18,r3
    cce8:	983d2726 	beq	r19,zero,c188 <__alt_data_end+0xf000c188>
    ccec:	0039883a 	mov	fp,zero
    ccf0:	003d2a06 	br	c19c <__alt_data_end+0xf000c19c>
    ccf4:	dc402617 	ldw	r17,152(sp)
    ccf8:	0441d30e 	bge	zero,r17,d448 <___vfprintf_internal_r+0x1968>
    ccfc:	dc403217 	ldw	r17,200(sp)
    cd00:	d8803317 	ldw	r2,204(sp)
    cd04:	1440010e 	bge	r2,r17,cd0c <___vfprintf_internal_r+0x122c>
    cd08:	1023883a 	mov	r17,r2
    cd0c:	04400a0e 	bge	zero,r17,cd38 <___vfprintf_internal_r+0x1258>
    cd10:	d8801f17 	ldw	r2,124(sp)
    cd14:	1c47883a 	add	r3,r3,r17
    cd18:	44000015 	stw	r16,0(r8)
    cd1c:	10800044 	addi	r2,r2,1
    cd20:	44400115 	stw	r17,4(r8)
    cd24:	d8c02015 	stw	r3,128(sp)
    cd28:	d8801f15 	stw	r2,124(sp)
    cd2c:	010001c4 	movi	r4,7
    cd30:	20826516 	blt	r4,r2,d6c8 <___vfprintf_internal_r+0x1be8>
    cd34:	42000204 	addi	r8,r8,8
    cd38:	88026116 	blt	r17,zero,d6c0 <___vfprintf_internal_r+0x1be0>
    cd3c:	d9003217 	ldw	r4,200(sp)
    cd40:	2463c83a 	sub	r17,r4,r17
    cd44:	04407b0e 	bge	zero,r17,cf34 <___vfprintf_internal_r+0x1454>
    cd48:	05800404 	movi	r22,16
    cd4c:	d8801f17 	ldw	r2,124(sp)
    cd50:	b4419d0e 	bge	r22,r17,d3c8 <___vfprintf_internal_r+0x18e8>
    cd54:	01020034 	movhi	r4,2048
    cd58:	21011384 	addi	r4,r4,1102
    cd5c:	d9002b15 	stw	r4,172(sp)
    cd60:	070001c4 	movi	fp,7
    cd64:	dcc02c17 	ldw	r19,176(sp)
    cd68:	00000306 	br	cd78 <___vfprintf_internal_r+0x1298>
    cd6c:	42000204 	addi	r8,r8,8
    cd70:	8c7ffc04 	addi	r17,r17,-16
    cd74:	b441970e 	bge	r22,r17,d3d4 <___vfprintf_internal_r+0x18f4>
    cd78:	18c00404 	addi	r3,r3,16
    cd7c:	10800044 	addi	r2,r2,1
    cd80:	45000015 	stw	r20,0(r8)
    cd84:	45800115 	stw	r22,4(r8)
    cd88:	d8c02015 	stw	r3,128(sp)
    cd8c:	d8801f15 	stw	r2,124(sp)
    cd90:	e0bff60e 	bge	fp,r2,cd6c <__alt_data_end+0xf000cd6c>
    cd94:	d9801e04 	addi	r6,sp,120
    cd98:	b80b883a 	mov	r5,r23
    cd9c:	9809883a 	mov	r4,r19
    cda0:	00119840 	call	11984 <__sprint_r>
    cda4:	103c501e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cda8:	d8c02017 	ldw	r3,128(sp)
    cdac:	d8801f17 	ldw	r2,124(sp)
    cdb0:	da000404 	addi	r8,sp,16
    cdb4:	003fee06 	br	cd70 <__alt_data_end+0xf000cd70>
    cdb8:	d9002c17 	ldw	r4,176(sp)
    cdbc:	d9801e04 	addi	r6,sp,120
    cdc0:	b80b883a 	mov	r5,r23
    cdc4:	00119840 	call	11984 <__sprint_r>
    cdc8:	103c471e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cdcc:	d8c02017 	ldw	r3,128(sp)
    cdd0:	df002787 	ldb	fp,158(sp)
    cdd4:	da000404 	addi	r8,sp,16
    cdd8:	003d5606 	br	c334 <__alt_data_end+0xf000c334>
    cddc:	9080040c 	andi	r2,r18,16
    cde0:	10016126 	beq	r2,zero,d368 <___vfprintf_internal_r+0x1888>
    cde4:	d8802d17 	ldw	r2,180(sp)
    cde8:	14c00017 	ldw	r19,0(r2)
    cdec:	10800104 	addi	r2,r2,4
    cdf0:	d8802d15 	stw	r2,180(sp)
    cdf4:	982dd7fa 	srai	r22,r19,31
    cdf8:	b005883a 	mov	r2,r22
    cdfc:	003c8206 	br	c008 <__alt_data_end+0xf000c008>
    ce00:	9080040c 	andi	r2,r18,16
    ce04:	10003526 	beq	r2,zero,cedc <___vfprintf_internal_r+0x13fc>
    ce08:	d9402d17 	ldw	r5,180(sp)
    ce0c:	d8c02917 	ldw	r3,164(sp)
    ce10:	d8002785 	stb	zero,158(sp)
    ce14:	28800104 	addi	r2,r5,4
    ce18:	2cc00017 	ldw	r19,0(r5)
    ce1c:	002d883a 	mov	r22,zero
    ce20:	18003716 	blt	r3,zero,cf00 <___vfprintf_internal_r+0x1420>
    ce24:	00ffdfc4 	movi	r3,-129
    ce28:	d8802d15 	stw	r2,180(sp)
    ce2c:	90e4703a 	and	r18,r18,r3
    ce30:	0039883a 	mov	fp,zero
    ce34:	983df326 	beq	r19,zero,c604 <__alt_data_end+0xf000c604>
    ce38:	00800244 	movi	r2,9
    ce3c:	14fc7b36 	bltu	r2,r19,c02c <__alt_data_end+0xf000c02c>
    ce40:	d8c02817 	ldw	r3,160(sp)
    ce44:	dc001dc4 	addi	r16,sp,119
    ce48:	9cc00c04 	addi	r19,r19,48
    ce4c:	1c07c83a 	sub	r3,r3,r16
    ce50:	dcc01dc5 	stb	r19,119(sp)
    ce54:	d8c02e15 	stw	r3,184(sp)
    ce58:	003ce806 	br	c1fc <__alt_data_end+0xf000c1fc>
    ce5c:	d8803317 	ldw	r2,204(sp)
    ce60:	143fffc4 	addi	r16,r2,-1
    ce64:	043f4d0e 	bge	zero,r16,cb9c <__alt_data_end+0xf000cb9c>
    ce68:	07000404 	movi	fp,16
    ce6c:	e400810e 	bge	fp,r16,d074 <___vfprintf_internal_r+0x1594>
    ce70:	01420034 	movhi	r5,2048
    ce74:	29411384 	addi	r5,r5,1102
    ce78:	d9402b15 	stw	r5,172(sp)
    ce7c:	01c001c4 	movi	r7,7
    ce80:	dcc02c17 	ldw	r19,176(sp)
    ce84:	00000306 	br	ce94 <___vfprintf_internal_r+0x13b4>
    ce88:	b5800204 	addi	r22,r22,8
    ce8c:	843ffc04 	addi	r16,r16,-16
    ce90:	e4007b0e 	bge	fp,r16,d080 <___vfprintf_internal_r+0x15a0>
    ce94:	18c00404 	addi	r3,r3,16
    ce98:	8c400044 	addi	r17,r17,1
    ce9c:	b5000015 	stw	r20,0(r22)
    cea0:	b7000115 	stw	fp,4(r22)
    cea4:	d8c02015 	stw	r3,128(sp)
    cea8:	dc401f15 	stw	r17,124(sp)
    ceac:	3c7ff60e 	bge	r7,r17,ce88 <__alt_data_end+0xf000ce88>
    ceb0:	d9801e04 	addi	r6,sp,120
    ceb4:	b80b883a 	mov	r5,r23
    ceb8:	9809883a 	mov	r4,r19
    cebc:	d9c03c15 	stw	r7,240(sp)
    cec0:	00119840 	call	11984 <__sprint_r>
    cec4:	d9c03c17 	ldw	r7,240(sp)
    cec8:	103c071e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cecc:	d8c02017 	ldw	r3,128(sp)
    ced0:	dc401f17 	ldw	r17,124(sp)
    ced4:	dd800404 	addi	r22,sp,16
    ced8:	003fec06 	br	ce8c <__alt_data_end+0xf000ce8c>
    cedc:	9080100c 	andi	r2,r18,64
    cee0:	d8002785 	stb	zero,158(sp)
    cee4:	10010e26 	beq	r2,zero,d320 <___vfprintf_internal_r+0x1840>
    cee8:	d9002d17 	ldw	r4,180(sp)
    ceec:	d9402917 	ldw	r5,164(sp)
    cef0:	002d883a 	mov	r22,zero
    cef4:	20800104 	addi	r2,r4,4
    cef8:	24c0000b 	ldhu	r19,0(r4)
    cefc:	283fc90e 	bge	r5,zero,ce24 <__alt_data_end+0xf000ce24>
    cf00:	d8802d15 	stw	r2,180(sp)
    cf04:	0039883a 	mov	fp,zero
    cf08:	9d84b03a 	or	r2,r19,r22
    cf0c:	103c461e 	bne	r2,zero,c028 <__alt_data_end+0xf000c028>
    cf10:	00800044 	movi	r2,1
    cf14:	003e6c06 	br	c8c8 <__alt_data_end+0xf000c8c8>
    cf18:	d9002c17 	ldw	r4,176(sp)
    cf1c:	d9801e04 	addi	r6,sp,120
    cf20:	b80b883a 	mov	r5,r23
    cf24:	00119840 	call	11984 <__sprint_r>
    cf28:	103bef1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    cf2c:	d8c02017 	ldw	r3,128(sp)
    cf30:	da000404 	addi	r8,sp,16
    cf34:	d9003217 	ldw	r4,200(sp)
    cf38:	d8802617 	ldw	r2,152(sp)
    cf3c:	d9403317 	ldw	r5,204(sp)
    cf40:	8123883a 	add	r17,r16,r4
    cf44:	11400216 	blt	r2,r5,cf50 <___vfprintf_internal_r+0x1470>
    cf48:	9100004c 	andi	r4,r18,1
    cf4c:	20000d26 	beq	r4,zero,cf84 <___vfprintf_internal_r+0x14a4>
    cf50:	d9003717 	ldw	r4,220(sp)
    cf54:	d9403417 	ldw	r5,208(sp)
    cf58:	1907883a 	add	r3,r3,r4
    cf5c:	d9001f17 	ldw	r4,124(sp)
    cf60:	41400015 	stw	r5,0(r8)
    cf64:	d9403717 	ldw	r5,220(sp)
    cf68:	21000044 	addi	r4,r4,1
    cf6c:	d8c02015 	stw	r3,128(sp)
    cf70:	41400115 	stw	r5,4(r8)
    cf74:	d9001f15 	stw	r4,124(sp)
    cf78:	014001c4 	movi	r5,7
    cf7c:	2901e816 	blt	r5,r4,d720 <___vfprintf_internal_r+0x1c40>
    cf80:	42000204 	addi	r8,r8,8
    cf84:	d9003317 	ldw	r4,204(sp)
    cf88:	8121883a 	add	r16,r16,r4
    cf8c:	2085c83a 	sub	r2,r4,r2
    cf90:	8461c83a 	sub	r16,r16,r17
    cf94:	1400010e 	bge	r2,r16,cf9c <___vfprintf_internal_r+0x14bc>
    cf98:	1021883a 	mov	r16,r2
    cf9c:	04000a0e 	bge	zero,r16,cfc8 <___vfprintf_internal_r+0x14e8>
    cfa0:	d9001f17 	ldw	r4,124(sp)
    cfa4:	1c07883a 	add	r3,r3,r16
    cfa8:	44400015 	stw	r17,0(r8)
    cfac:	21000044 	addi	r4,r4,1
    cfb0:	44000115 	stw	r16,4(r8)
    cfb4:	d8c02015 	stw	r3,128(sp)
    cfb8:	d9001f15 	stw	r4,124(sp)
    cfbc:	014001c4 	movi	r5,7
    cfc0:	2901fb16 	blt	r5,r4,d7b0 <___vfprintf_internal_r+0x1cd0>
    cfc4:	42000204 	addi	r8,r8,8
    cfc8:	8001f716 	blt	r16,zero,d7a8 <___vfprintf_internal_r+0x1cc8>
    cfcc:	1421c83a 	sub	r16,r2,r16
    cfd0:	043d380e 	bge	zero,r16,c4b4 <__alt_data_end+0xf000c4b4>
    cfd4:	04400404 	movi	r17,16
    cfd8:	d8801f17 	ldw	r2,124(sp)
    cfdc:	8c3efb0e 	bge	r17,r16,cbcc <__alt_data_end+0xf000cbcc>
    cfe0:	01420034 	movhi	r5,2048
    cfe4:	29411384 	addi	r5,r5,1102
    cfe8:	d9402b15 	stw	r5,172(sp)
    cfec:	058001c4 	movi	r22,7
    cff0:	dcc02c17 	ldw	r19,176(sp)
    cff4:	00000306 	br	d004 <___vfprintf_internal_r+0x1524>
    cff8:	42000204 	addi	r8,r8,8
    cffc:	843ffc04 	addi	r16,r16,-16
    d000:	8c3ef50e 	bge	r17,r16,cbd8 <__alt_data_end+0xf000cbd8>
    d004:	18c00404 	addi	r3,r3,16
    d008:	10800044 	addi	r2,r2,1
    d00c:	45000015 	stw	r20,0(r8)
    d010:	44400115 	stw	r17,4(r8)
    d014:	d8c02015 	stw	r3,128(sp)
    d018:	d8801f15 	stw	r2,124(sp)
    d01c:	b0bff60e 	bge	r22,r2,cff8 <__alt_data_end+0xf000cff8>
    d020:	d9801e04 	addi	r6,sp,120
    d024:	b80b883a 	mov	r5,r23
    d028:	9809883a 	mov	r4,r19
    d02c:	00119840 	call	11984 <__sprint_r>
    d030:	103bad1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d034:	d8c02017 	ldw	r3,128(sp)
    d038:	d8801f17 	ldw	r2,124(sp)
    d03c:	da000404 	addi	r8,sp,16
    d040:	003fee06 	br	cffc <__alt_data_end+0xf000cffc>
    d044:	9088703a 	and	r4,r18,r2
    d048:	203eab1e 	bne	r4,zero,caf8 <__alt_data_end+0xf000caf8>
    d04c:	dc401f17 	ldw	r17,124(sp)
    d050:	40800115 	stw	r2,4(r8)
    d054:	44000015 	stw	r16,0(r8)
    d058:	8c400044 	addi	r17,r17,1
    d05c:	d8c02015 	stw	r3,128(sp)
    d060:	dc401f15 	stw	r17,124(sp)
    d064:	008001c4 	movi	r2,7
    d068:	14400e16 	blt	r2,r17,d0a4 <___vfprintf_internal_r+0x15c4>
    d06c:	45800204 	addi	r22,r8,8
    d070:	003eca06 	br	cb9c <__alt_data_end+0xf000cb9c>
    d074:	01020034 	movhi	r4,2048
    d078:	21011384 	addi	r4,r4,1102
    d07c:	d9002b15 	stw	r4,172(sp)
    d080:	d8802b17 	ldw	r2,172(sp)
    d084:	1c07883a 	add	r3,r3,r16
    d088:	8c400044 	addi	r17,r17,1
    d08c:	b0800015 	stw	r2,0(r22)
    d090:	b4000115 	stw	r16,4(r22)
    d094:	d8c02015 	stw	r3,128(sp)
    d098:	dc401f15 	stw	r17,124(sp)
    d09c:	008001c4 	movi	r2,7
    d0a0:	147ebd0e 	bge	r2,r17,cb98 <__alt_data_end+0xf000cb98>
    d0a4:	d9002c17 	ldw	r4,176(sp)
    d0a8:	d9801e04 	addi	r6,sp,120
    d0ac:	b80b883a 	mov	r5,r23
    d0b0:	00119840 	call	11984 <__sprint_r>
    d0b4:	103b8c1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d0b8:	d8c02017 	ldw	r3,128(sp)
    d0bc:	dc401f17 	ldw	r17,124(sp)
    d0c0:	dd800404 	addi	r22,sp,16
    d0c4:	003eb506 	br	cb9c <__alt_data_end+0xf000cb9c>
    d0c8:	d9002c17 	ldw	r4,176(sp)
    d0cc:	d9801e04 	addi	r6,sp,120
    d0d0:	b80b883a 	mov	r5,r23
    d0d4:	00119840 	call	11984 <__sprint_r>
    d0d8:	103b831e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d0dc:	d8c02017 	ldw	r3,128(sp)
    d0e0:	dc401f17 	ldw	r17,124(sp)
    d0e4:	da000404 	addi	r8,sp,16
    d0e8:	003e8d06 	br	cb20 <__alt_data_end+0xf000cb20>
    d0ec:	d9002c17 	ldw	r4,176(sp)
    d0f0:	d9801e04 	addi	r6,sp,120
    d0f4:	b80b883a 	mov	r5,r23
    d0f8:	00119840 	call	11984 <__sprint_r>
    d0fc:	103b7a1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d100:	d8c02017 	ldw	r3,128(sp)
    d104:	dc401f17 	ldw	r17,124(sp)
    d108:	dd800404 	addi	r22,sp,16
    d10c:	003e8f06 	br	cb4c <__alt_data_end+0xf000cb4c>
    d110:	0027883a 	mov	r19,zero
    d114:	003f4a06 	br	ce40 <__alt_data_end+0xf000ce40>
    d118:	d9002c17 	ldw	r4,176(sp)
    d11c:	d9801e04 	addi	r6,sp,120
    d120:	b80b883a 	mov	r5,r23
    d124:	00119840 	call	11984 <__sprint_r>
    d128:	103b6f1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d12c:	d8c02017 	ldw	r3,128(sp)
    d130:	da000404 	addi	r8,sp,16
    d134:	003c9d06 	br	c3ac <__alt_data_end+0xf000c3ac>
    d138:	04e7c83a 	sub	r19,zero,r19
    d13c:	9804c03a 	cmpne	r2,r19,zero
    d140:	05adc83a 	sub	r22,zero,r22
    d144:	b0adc83a 	sub	r22,r22,r2
    d148:	d8802917 	ldw	r2,164(sp)
    d14c:	07000b44 	movi	fp,45
    d150:	df002785 	stb	fp,158(sp)
    d154:	10017b16 	blt	r2,zero,d744 <___vfprintf_internal_r+0x1c64>
    d158:	00bfdfc4 	movi	r2,-129
    d15c:	90a4703a 	and	r18,r18,r2
    d160:	003bb106 	br	c028 <__alt_data_end+0xf000c028>
    d164:	d9003617 	ldw	r4,216(sp)
    d168:	d9403817 	ldw	r5,224(sp)
    d16c:	da003d15 	stw	r8,244(sp)
    d170:	00117380 	call	11738 <__fpclassifyd>
    d174:	da003d17 	ldw	r8,244(sp)
    d178:	1000f026 	beq	r2,zero,d53c <___vfprintf_internal_r+0x1a5c>
    d17c:	d9002917 	ldw	r4,164(sp)
    d180:	05bff7c4 	movi	r22,-33
    d184:	00bfffc4 	movi	r2,-1
    d188:	8dac703a 	and	r22,r17,r22
    d18c:	20820026 	beq	r4,r2,d990 <___vfprintf_internal_r+0x1eb0>
    d190:	008011c4 	movi	r2,71
    d194:	b081f726 	beq	r22,r2,d974 <___vfprintf_internal_r+0x1e94>
    d198:	d9003817 	ldw	r4,224(sp)
    d19c:	90c04014 	ori	r3,r18,256
    d1a0:	d8c02b15 	stw	r3,172(sp)
    d1a4:	20021516 	blt	r4,zero,d9fc <___vfprintf_internal_r+0x1f1c>
    d1a8:	dcc03817 	ldw	r19,224(sp)
    d1ac:	d8002a05 	stb	zero,168(sp)
    d1b0:	00801984 	movi	r2,102
    d1b4:	8881f926 	beq	r17,r2,d99c <___vfprintf_internal_r+0x1ebc>
    d1b8:	00801184 	movi	r2,70
    d1bc:	88821c26 	beq	r17,r2,da30 <___vfprintf_internal_r+0x1f50>
    d1c0:	00801144 	movi	r2,69
    d1c4:	b081ef26 	beq	r22,r2,d984 <___vfprintf_internal_r+0x1ea4>
    d1c8:	d8c02917 	ldw	r3,164(sp)
    d1cc:	d8802104 	addi	r2,sp,132
    d1d0:	d8800315 	stw	r2,12(sp)
    d1d4:	d9403617 	ldw	r5,216(sp)
    d1d8:	d8802504 	addi	r2,sp,148
    d1dc:	d9002c17 	ldw	r4,176(sp)
    d1e0:	d8800215 	stw	r2,8(sp)
    d1e4:	d8802604 	addi	r2,sp,152
    d1e8:	d8c00015 	stw	r3,0(sp)
    d1ec:	d8800115 	stw	r2,4(sp)
    d1f0:	01c00084 	movi	r7,2
    d1f4:	980d883a 	mov	r6,r19
    d1f8:	d8c03c15 	stw	r3,240(sp)
    d1fc:	da003d15 	stw	r8,244(sp)
    d200:	000e1b80 	call	e1b8 <_dtoa_r>
    d204:	1021883a 	mov	r16,r2
    d208:	008019c4 	movi	r2,103
    d20c:	d8c03c17 	ldw	r3,240(sp)
    d210:	da003d17 	ldw	r8,244(sp)
    d214:	88817126 	beq	r17,r2,d7dc <___vfprintf_internal_r+0x1cfc>
    d218:	008011c4 	movi	r2,71
    d21c:	88829226 	beq	r17,r2,dc68 <___vfprintf_internal_r+0x2188>
    d220:	80f9883a 	add	fp,r16,r3
    d224:	d9003617 	ldw	r4,216(sp)
    d228:	000d883a 	mov	r6,zero
    d22c:	000f883a 	mov	r7,zero
    d230:	980b883a 	mov	r5,r19
    d234:	da003d15 	stw	r8,244(sp)
    d238:	0013f8c0 	call	13f8c <__eqdf2>
    d23c:	da003d17 	ldw	r8,244(sp)
    d240:	10018d26 	beq	r2,zero,d878 <___vfprintf_internal_r+0x1d98>
    d244:	d8802117 	ldw	r2,132(sp)
    d248:	1700062e 	bgeu	r2,fp,d264 <___vfprintf_internal_r+0x1784>
    d24c:	01000c04 	movi	r4,48
    d250:	10c00044 	addi	r3,r2,1
    d254:	d8c02115 	stw	r3,132(sp)
    d258:	11000005 	stb	r4,0(r2)
    d25c:	d8802117 	ldw	r2,132(sp)
    d260:	173ffb36 	bltu	r2,fp,d250 <__alt_data_end+0xf000d250>
    d264:	1405c83a 	sub	r2,r2,r16
    d268:	d8803315 	stw	r2,204(sp)
    d26c:	008011c4 	movi	r2,71
    d270:	b0817626 	beq	r22,r2,d84c <___vfprintf_internal_r+0x1d6c>
    d274:	00801944 	movi	r2,101
    d278:	1442810e 	bge	r2,r17,dc80 <___vfprintf_internal_r+0x21a0>
    d27c:	d8c02617 	ldw	r3,152(sp)
    d280:	00801984 	movi	r2,102
    d284:	d8c03215 	stw	r3,200(sp)
    d288:	8881fe26 	beq	r17,r2,da84 <___vfprintf_internal_r+0x1fa4>
    d28c:	d8c03217 	ldw	r3,200(sp)
    d290:	d9003317 	ldw	r4,204(sp)
    d294:	1901dd16 	blt	r3,r4,da0c <___vfprintf_internal_r+0x1f2c>
    d298:	9480004c 	andi	r18,r18,1
    d29c:	90022b1e 	bne	r18,zero,db4c <___vfprintf_internal_r+0x206c>
    d2a0:	1805883a 	mov	r2,r3
    d2a4:	18028016 	blt	r3,zero,dca8 <___vfprintf_internal_r+0x21c8>
    d2a8:	d8c03217 	ldw	r3,200(sp)
    d2ac:	044019c4 	movi	r17,103
    d2b0:	d8c02e15 	stw	r3,184(sp)
    d2b4:	df002a07 	ldb	fp,168(sp)
    d2b8:	e001531e 	bne	fp,zero,d808 <___vfprintf_internal_r+0x1d28>
    d2bc:	df002783 	ldbu	fp,158(sp)
    d2c0:	d8802a15 	stw	r2,168(sp)
    d2c4:	dc802b17 	ldw	r18,172(sp)
    d2c8:	d8002915 	stw	zero,164(sp)
    d2cc:	003bd106 	br	c214 <__alt_data_end+0xf000c214>
    d2d0:	d8802d17 	ldw	r2,180(sp)
    d2d4:	d8c02d17 	ldw	r3,180(sp)
    d2d8:	d9002d17 	ldw	r4,180(sp)
    d2dc:	10800017 	ldw	r2,0(r2)
    d2e0:	18c00117 	ldw	r3,4(r3)
    d2e4:	21000204 	addi	r4,r4,8
    d2e8:	d8803615 	stw	r2,216(sp)
    d2ec:	d8c03815 	stw	r3,224(sp)
    d2f0:	d9002d15 	stw	r4,180(sp)
    d2f4:	003b7506 	br	c0cc <__alt_data_end+0xf000c0cc>
    d2f8:	ac400007 	ldb	r17,0(r21)
    d2fc:	003a5906 	br	bc64 <__alt_data_end+0xf000bc64>
    d300:	9080100c 	andi	r2,r18,64
    d304:	1000a826 	beq	r2,zero,d5a8 <___vfprintf_internal_r+0x1ac8>
    d308:	d9002d17 	ldw	r4,180(sp)
    d30c:	002d883a 	mov	r22,zero
    d310:	24c0000b 	ldhu	r19,0(r4)
    d314:	21000104 	addi	r4,r4,4
    d318:	d9002d15 	stw	r4,180(sp)
    d31c:	003ccb06 	br	c64c <__alt_data_end+0xf000c64c>
    d320:	d8c02d17 	ldw	r3,180(sp)
    d324:	d9002917 	ldw	r4,164(sp)
    d328:	002d883a 	mov	r22,zero
    d32c:	18800104 	addi	r2,r3,4
    d330:	1cc00017 	ldw	r19,0(r3)
    d334:	203ebb0e 	bge	r4,zero,ce24 <__alt_data_end+0xf000ce24>
    d338:	003ef106 	br	cf00 <__alt_data_end+0xf000cf00>
    d33c:	9080040c 	andi	r2,r18,16
    d340:	1000921e 	bne	r2,zero,d58c <___vfprintf_internal_r+0x1aac>
    d344:	9480100c 	andi	r18,r18,64
    d348:	90013926 	beq	r18,zero,d830 <___vfprintf_internal_r+0x1d50>
    d34c:	d9002d17 	ldw	r4,180(sp)
    d350:	d9402f17 	ldw	r5,188(sp)
    d354:	20800017 	ldw	r2,0(r4)
    d358:	21000104 	addi	r4,r4,4
    d35c:	d9002d15 	stw	r4,180(sp)
    d360:	1140000d 	sth	r5,0(r2)
    d364:	003a1606 	br	bbc0 <__alt_data_end+0xf000bbc0>
    d368:	9080100c 	andi	r2,r18,64
    d36c:	10008026 	beq	r2,zero,d570 <___vfprintf_internal_r+0x1a90>
    d370:	d8c02d17 	ldw	r3,180(sp)
    d374:	1cc0000f 	ldh	r19,0(r3)
    d378:	18c00104 	addi	r3,r3,4
    d37c:	d8c02d15 	stw	r3,180(sp)
    d380:	982dd7fa 	srai	r22,r19,31
    d384:	b005883a 	mov	r2,r22
    d388:	003b1f06 	br	c008 <__alt_data_end+0xf000c008>
    d38c:	9080100c 	andi	r2,r18,64
    d390:	d8002785 	stb	zero,158(sp)
    d394:	10008a1e 	bne	r2,zero,d5c0 <___vfprintf_internal_r+0x1ae0>
    d398:	d9402d17 	ldw	r5,180(sp)
    d39c:	d8c02917 	ldw	r3,164(sp)
    d3a0:	002d883a 	mov	r22,zero
    d3a4:	28800104 	addi	r2,r5,4
    d3a8:	2cc00017 	ldw	r19,0(r5)
    d3ac:	183e4b0e 	bge	r3,zero,ccdc <__alt_data_end+0xf000ccdc>
    d3b0:	9d86b03a 	or	r3,r19,r22
    d3b4:	d8802d15 	stw	r2,180(sp)
    d3b8:	183e4c1e 	bne	r3,zero,ccec <__alt_data_end+0xf000ccec>
    d3bc:	0039883a 	mov	fp,zero
    d3c0:	0005883a 	mov	r2,zero
    d3c4:	003d4006 	br	c8c8 <__alt_data_end+0xf000c8c8>
    d3c8:	01420034 	movhi	r5,2048
    d3cc:	29411384 	addi	r5,r5,1102
    d3d0:	d9402b15 	stw	r5,172(sp)
    d3d4:	d9402b17 	ldw	r5,172(sp)
    d3d8:	1c47883a 	add	r3,r3,r17
    d3dc:	10800044 	addi	r2,r2,1
    d3e0:	41400015 	stw	r5,0(r8)
    d3e4:	44400115 	stw	r17,4(r8)
    d3e8:	d8c02015 	stw	r3,128(sp)
    d3ec:	d8801f15 	stw	r2,124(sp)
    d3f0:	010001c4 	movi	r4,7
    d3f4:	20bec816 	blt	r4,r2,cf18 <__alt_data_end+0xf000cf18>
    d3f8:	42000204 	addi	r8,r8,8
    d3fc:	003ecd06 	br	cf34 <__alt_data_end+0xf000cf34>
    d400:	d9002917 	ldw	r4,164(sp)
    d404:	d8002785 	stb	zero,158(sp)
    d408:	203d2d16 	blt	r4,zero,c8c0 <__alt_data_end+0xf000c8c0>
    d40c:	00bfdfc4 	movi	r2,-129
    d410:	90a4703a 	and	r18,r18,r2
    d414:	003a9106 	br	be5c <__alt_data_end+0xf000be5c>
    d418:	01020034 	movhi	r4,2048
    d41c:	21011384 	addi	r4,r4,1102
    d420:	d9002b15 	stw	r4,172(sp)
    d424:	003c0c06 	br	c458 <__alt_data_end+0xf000c458>
    d428:	d9002c17 	ldw	r4,176(sp)
    d42c:	d9801e04 	addi	r6,sp,120
    d430:	b80b883a 	mov	r5,r23
    d434:	00119840 	call	11984 <__sprint_r>
    d438:	103aab1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d43c:	d8c02017 	ldw	r3,128(sp)
    d440:	da000404 	addi	r8,sp,16
    d444:	003d4106 	br	c94c <__alt_data_end+0xf000c94c>
    d448:	d8801f17 	ldw	r2,124(sp)
    d44c:	01420034 	movhi	r5,2048
    d450:	01000044 	movi	r4,1
    d454:	18c00044 	addi	r3,r3,1
    d458:	10800044 	addi	r2,r2,1
    d45c:	29411304 	addi	r5,r5,1100
    d460:	41000115 	stw	r4,4(r8)
    d464:	41400015 	stw	r5,0(r8)
    d468:	d8c02015 	stw	r3,128(sp)
    d46c:	d8801f15 	stw	r2,124(sp)
    d470:	010001c4 	movi	r4,7
    d474:	20805c16 	blt	r4,r2,d5e8 <___vfprintf_internal_r+0x1b08>
    d478:	42000204 	addi	r8,r8,8
    d47c:	8800041e 	bne	r17,zero,d490 <___vfprintf_internal_r+0x19b0>
    d480:	d8803317 	ldw	r2,204(sp)
    d484:	1000021e 	bne	r2,zero,d490 <___vfprintf_internal_r+0x19b0>
    d488:	9080004c 	andi	r2,r18,1
    d48c:	103c0926 	beq	r2,zero,c4b4 <__alt_data_end+0xf000c4b4>
    d490:	d9003717 	ldw	r4,220(sp)
    d494:	d8801f17 	ldw	r2,124(sp)
    d498:	d9403417 	ldw	r5,208(sp)
    d49c:	20c7883a 	add	r3,r4,r3
    d4a0:	10800044 	addi	r2,r2,1
    d4a4:	41000115 	stw	r4,4(r8)
    d4a8:	41400015 	stw	r5,0(r8)
    d4ac:	d8c02015 	stw	r3,128(sp)
    d4b0:	d8801f15 	stw	r2,124(sp)
    d4b4:	010001c4 	movi	r4,7
    d4b8:	20812116 	blt	r4,r2,d940 <___vfprintf_internal_r+0x1e60>
    d4bc:	42000204 	addi	r8,r8,8
    d4c0:	0463c83a 	sub	r17,zero,r17
    d4c4:	0440730e 	bge	zero,r17,d694 <___vfprintf_internal_r+0x1bb4>
    d4c8:	05800404 	movi	r22,16
    d4cc:	b440860e 	bge	r22,r17,d6e8 <___vfprintf_internal_r+0x1c08>
    d4d0:	01420034 	movhi	r5,2048
    d4d4:	29411384 	addi	r5,r5,1102
    d4d8:	d9402b15 	stw	r5,172(sp)
    d4dc:	070001c4 	movi	fp,7
    d4e0:	dcc02c17 	ldw	r19,176(sp)
    d4e4:	00000306 	br	d4f4 <___vfprintf_internal_r+0x1a14>
    d4e8:	42000204 	addi	r8,r8,8
    d4ec:	8c7ffc04 	addi	r17,r17,-16
    d4f0:	b440800e 	bge	r22,r17,d6f4 <___vfprintf_internal_r+0x1c14>
    d4f4:	18c00404 	addi	r3,r3,16
    d4f8:	10800044 	addi	r2,r2,1
    d4fc:	45000015 	stw	r20,0(r8)
    d500:	45800115 	stw	r22,4(r8)
    d504:	d8c02015 	stw	r3,128(sp)
    d508:	d8801f15 	stw	r2,124(sp)
    d50c:	e0bff60e 	bge	fp,r2,d4e8 <__alt_data_end+0xf000d4e8>
    d510:	d9801e04 	addi	r6,sp,120
    d514:	b80b883a 	mov	r5,r23
    d518:	9809883a 	mov	r4,r19
    d51c:	00119840 	call	11984 <__sprint_r>
    d520:	103a711e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d524:	d8c02017 	ldw	r3,128(sp)
    d528:	d8801f17 	ldw	r2,124(sp)
    d52c:	da000404 	addi	r8,sp,16
    d530:	003fee06 	br	d4ec <__alt_data_end+0xf000d4ec>
    d534:	00bfffc4 	movi	r2,-1
    d538:	003a6f06 	br	bef8 <__alt_data_end+0xf000bef8>
    d53c:	008011c4 	movi	r2,71
    d540:	1440b816 	blt	r2,r17,d824 <___vfprintf_internal_r+0x1d44>
    d544:	04020034 	movhi	r16,2048
    d548:	84010504 	addi	r16,r16,1044
    d54c:	00c000c4 	movi	r3,3
    d550:	00bfdfc4 	movi	r2,-129
    d554:	d8c02a15 	stw	r3,168(sp)
    d558:	90a4703a 	and	r18,r18,r2
    d55c:	df002783 	ldbu	fp,158(sp)
    d560:	d8c02e15 	stw	r3,184(sp)
    d564:	d8002915 	stw	zero,164(sp)
    d568:	d8003215 	stw	zero,200(sp)
    d56c:	003b2906 	br	c214 <__alt_data_end+0xf000c214>
    d570:	d9002d17 	ldw	r4,180(sp)
    d574:	24c00017 	ldw	r19,0(r4)
    d578:	21000104 	addi	r4,r4,4
    d57c:	d9002d15 	stw	r4,180(sp)
    d580:	982dd7fa 	srai	r22,r19,31
    d584:	b005883a 	mov	r2,r22
    d588:	003a9f06 	br	c008 <__alt_data_end+0xf000c008>
    d58c:	d9402d17 	ldw	r5,180(sp)
    d590:	d8c02f17 	ldw	r3,188(sp)
    d594:	28800017 	ldw	r2,0(r5)
    d598:	29400104 	addi	r5,r5,4
    d59c:	d9402d15 	stw	r5,180(sp)
    d5a0:	10c00015 	stw	r3,0(r2)
    d5a4:	00398606 	br	bbc0 <__alt_data_end+0xf000bbc0>
    d5a8:	d9402d17 	ldw	r5,180(sp)
    d5ac:	002d883a 	mov	r22,zero
    d5b0:	2cc00017 	ldw	r19,0(r5)
    d5b4:	29400104 	addi	r5,r5,4
    d5b8:	d9402d15 	stw	r5,180(sp)
    d5bc:	003c2306 	br	c64c <__alt_data_end+0xf000c64c>
    d5c0:	d8c02d17 	ldw	r3,180(sp)
    d5c4:	d9002917 	ldw	r4,164(sp)
    d5c8:	002d883a 	mov	r22,zero
    d5cc:	18800104 	addi	r2,r3,4
    d5d0:	1cc0000b 	ldhu	r19,0(r3)
    d5d4:	203dc10e 	bge	r4,zero,ccdc <__alt_data_end+0xf000ccdc>
    d5d8:	003f7506 	br	d3b0 <__alt_data_end+0xf000d3b0>
    d5dc:	04020034 	movhi	r16,2048
    d5e0:	84010304 	addi	r16,r16,1036
    d5e4:	003acc06 	br	c118 <__alt_data_end+0xf000c118>
    d5e8:	d9002c17 	ldw	r4,176(sp)
    d5ec:	d9801e04 	addi	r6,sp,120
    d5f0:	b80b883a 	mov	r5,r23
    d5f4:	00119840 	call	11984 <__sprint_r>
    d5f8:	103a3b1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d5fc:	dc402617 	ldw	r17,152(sp)
    d600:	d8c02017 	ldw	r3,128(sp)
    d604:	da000404 	addi	r8,sp,16
    d608:	003f9c06 	br	d47c <__alt_data_end+0xf000d47c>
    d60c:	ac400043 	ldbu	r17,1(r21)
    d610:	94800814 	ori	r18,r18,32
    d614:	ad400044 	addi	r21,r21,1
    d618:	8c403fcc 	andi	r17,r17,255
    d61c:	8c40201c 	xori	r17,r17,128
    d620:	8c7fe004 	addi	r17,r17,-128
    d624:	00398f06 	br	bc64 <__alt_data_end+0xf000bc64>
    d628:	d8c02d15 	stw	r3,180(sp)
    d62c:	0039883a 	mov	fp,zero
    d630:	003e3506 	br	cf08 <__alt_data_end+0xf000cf08>
    d634:	d9002c17 	ldw	r4,176(sp)
    d638:	d9801e04 	addi	r6,sp,120
    d63c:	b80b883a 	mov	r5,r23
    d640:	00119840 	call	11984 <__sprint_r>
    d644:	103a281e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d648:	d8c02017 	ldw	r3,128(sp)
    d64c:	da000404 	addi	r8,sp,16
    d650:	003cd006 	br	c994 <__alt_data_end+0xf000c994>
    d654:	8009883a 	mov	r4,r16
    d658:	da003d15 	stw	r8,244(sp)
    d65c:	000ba480 	call	ba48 <strlen>
    d660:	d8802e15 	stw	r2,184(sp)
    d664:	da003d17 	ldw	r8,244(sp)
    d668:	103c340e 	bge	r2,zero,c73c <__alt_data_end+0xf000c73c>
    d66c:	0005883a 	mov	r2,zero
    d670:	003c3206 	br	c73c <__alt_data_end+0xf000c73c>
    d674:	d9002c17 	ldw	r4,176(sp)
    d678:	d9801e04 	addi	r6,sp,120
    d67c:	b80b883a 	mov	r5,r23
    d680:	00119840 	call	11984 <__sprint_r>
    d684:	103a181e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d688:	d8c02017 	ldw	r3,128(sp)
    d68c:	d8801f17 	ldw	r2,124(sp)
    d690:	da000404 	addi	r8,sp,16
    d694:	d9403317 	ldw	r5,204(sp)
    d698:	10800044 	addi	r2,r2,1
    d69c:	44000015 	stw	r16,0(r8)
    d6a0:	28c7883a 	add	r3,r5,r3
    d6a4:	003b7d06 	br	c49c <__alt_data_end+0xf000c49c>
    d6a8:	01020034 	movhi	r4,2048
    d6ac:	21011784 	addi	r4,r4,1118
    d6b0:	d9003515 	stw	r4,212(sp)
    d6b4:	003b1406 	br	c308 <__alt_data_end+0xf000c308>
    d6b8:	013fffc4 	movi	r4,-1
    d6bc:	003a3506 	br	bf94 <__alt_data_end+0xf000bf94>
    d6c0:	0023883a 	mov	r17,zero
    d6c4:	003d9d06 	br	cd3c <__alt_data_end+0xf000cd3c>
    d6c8:	d9002c17 	ldw	r4,176(sp)
    d6cc:	d9801e04 	addi	r6,sp,120
    d6d0:	b80b883a 	mov	r5,r23
    d6d4:	00119840 	call	11984 <__sprint_r>
    d6d8:	103a031e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d6dc:	d8c02017 	ldw	r3,128(sp)
    d6e0:	da000404 	addi	r8,sp,16
    d6e4:	003d9406 	br	cd38 <__alt_data_end+0xf000cd38>
    d6e8:	01020034 	movhi	r4,2048
    d6ec:	21011384 	addi	r4,r4,1102
    d6f0:	d9002b15 	stw	r4,172(sp)
    d6f4:	d9002b17 	ldw	r4,172(sp)
    d6f8:	1c47883a 	add	r3,r3,r17
    d6fc:	10800044 	addi	r2,r2,1
    d700:	41000015 	stw	r4,0(r8)
    d704:	44400115 	stw	r17,4(r8)
    d708:	d8c02015 	stw	r3,128(sp)
    d70c:	d8801f15 	stw	r2,124(sp)
    d710:	010001c4 	movi	r4,7
    d714:	20bfd716 	blt	r4,r2,d674 <__alt_data_end+0xf000d674>
    d718:	42000204 	addi	r8,r8,8
    d71c:	003fdd06 	br	d694 <__alt_data_end+0xf000d694>
    d720:	d9002c17 	ldw	r4,176(sp)
    d724:	d9801e04 	addi	r6,sp,120
    d728:	b80b883a 	mov	r5,r23
    d72c:	00119840 	call	11984 <__sprint_r>
    d730:	1039ed1e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d734:	d8802617 	ldw	r2,152(sp)
    d738:	d8c02017 	ldw	r3,128(sp)
    d73c:	da000404 	addi	r8,sp,16
    d740:	003e1006 	br	cf84 <__alt_data_end+0xf000cf84>
    d744:	00800044 	movi	r2,1
    d748:	10803fcc 	andi	r2,r2,255
    d74c:	00c00044 	movi	r3,1
    d750:	10fa3526 	beq	r2,r3,c028 <__alt_data_end+0xf000c028>
    d754:	00c00084 	movi	r3,2
    d758:	10fbcb26 	beq	r2,r3,c688 <__alt_data_end+0xf000c688>
    d75c:	003a8f06 	br	c19c <__alt_data_end+0xf000c19c>
    d760:	01020034 	movhi	r4,2048
    d764:	21011784 	addi	r4,r4,1118
    d768:	d9003515 	stw	r4,212(sp)
    d76c:	003b7606 	br	c548 <__alt_data_end+0xf000c548>
    d770:	d8802917 	ldw	r2,164(sp)
    d774:	00c00184 	movi	r3,6
    d778:	1880012e 	bgeu	r3,r2,d780 <___vfprintf_internal_r+0x1ca0>
    d77c:	1805883a 	mov	r2,r3
    d780:	d8802e15 	stw	r2,184(sp)
    d784:	1000ef16 	blt	r2,zero,db44 <___vfprintf_internal_r+0x2064>
    d788:	04020034 	movhi	r16,2048
    d78c:	d8802a15 	stw	r2,168(sp)
    d790:	dcc02d15 	stw	r19,180(sp)
    d794:	d8002915 	stw	zero,164(sp)
    d798:	d8003215 	stw	zero,200(sp)
    d79c:	84011104 	addi	r16,r16,1092
    d7a0:	0039883a 	mov	fp,zero
    d7a4:	003aa206 	br	c230 <__alt_data_end+0xf000c230>
    d7a8:	0021883a 	mov	r16,zero
    d7ac:	003e0706 	br	cfcc <__alt_data_end+0xf000cfcc>
    d7b0:	d9002c17 	ldw	r4,176(sp)
    d7b4:	d9801e04 	addi	r6,sp,120
    d7b8:	b80b883a 	mov	r5,r23
    d7bc:	00119840 	call	11984 <__sprint_r>
    d7c0:	1039c91e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d7c4:	d8802617 	ldw	r2,152(sp)
    d7c8:	d9403317 	ldw	r5,204(sp)
    d7cc:	d8c02017 	ldw	r3,128(sp)
    d7d0:	da000404 	addi	r8,sp,16
    d7d4:	2885c83a 	sub	r2,r5,r2
    d7d8:	003dfb06 	br	cfc8 <__alt_data_end+0xf000cfc8>
    d7dc:	9080004c 	andi	r2,r18,1
    d7e0:	103e8f1e 	bne	r2,zero,d220 <__alt_data_end+0xf000d220>
    d7e4:	d8802117 	ldw	r2,132(sp)
    d7e8:	003e9e06 	br	d264 <__alt_data_end+0xf000d264>
    d7ec:	1025883a 	mov	r18,r2
    d7f0:	0039883a 	mov	fp,zero
    d7f4:	00800084 	movi	r2,2
    d7f8:	003fd306 	br	d748 <__alt_data_end+0xf000d748>
    d7fc:	07000b44 	movi	fp,45
    d800:	df002785 	stb	fp,158(sp)
    d804:	003a4006 	br	c108 <__alt_data_end+0xf000c108>
    d808:	00c00b44 	movi	r3,45
    d80c:	d8c02785 	stb	r3,158(sp)
    d810:	d8802a15 	stw	r2,168(sp)
    d814:	dc802b17 	ldw	r18,172(sp)
    d818:	d8002915 	stw	zero,164(sp)
    d81c:	07000b44 	movi	fp,45
    d820:	003a8006 	br	c224 <__alt_data_end+0xf000c224>
    d824:	04020034 	movhi	r16,2048
    d828:	84010604 	addi	r16,r16,1048
    d82c:	003f4706 	br	d54c <__alt_data_end+0xf000d54c>
    d830:	d8c02d17 	ldw	r3,180(sp)
    d834:	d9002f17 	ldw	r4,188(sp)
    d838:	18800017 	ldw	r2,0(r3)
    d83c:	18c00104 	addi	r3,r3,4
    d840:	d8c02d15 	stw	r3,180(sp)
    d844:	11000015 	stw	r4,0(r2)
    d848:	0038dd06 	br	bbc0 <__alt_data_end+0xf000bbc0>
    d84c:	dd802617 	ldw	r22,152(sp)
    d850:	00bfff44 	movi	r2,-3
    d854:	b0801c16 	blt	r22,r2,d8c8 <___vfprintf_internal_r+0x1de8>
    d858:	d9402917 	ldw	r5,164(sp)
    d85c:	2d801a16 	blt	r5,r22,d8c8 <___vfprintf_internal_r+0x1de8>
    d860:	dd803215 	stw	r22,200(sp)
    d864:	003e8906 	br	d28c <__alt_data_end+0xf000d28c>
    d868:	01020034 	movhi	r4,2048
    d86c:	21011384 	addi	r4,r4,1102
    d870:	d9002b15 	stw	r4,172(sp)
    d874:	003c9106 	br	cabc <__alt_data_end+0xf000cabc>
    d878:	e005883a 	mov	r2,fp
    d87c:	003e7906 	br	d264 <__alt_data_end+0xf000d264>
    d880:	d9402917 	ldw	r5,164(sp)
    d884:	df002783 	ldbu	fp,158(sp)
    d888:	dcc02d15 	stw	r19,180(sp)
    d88c:	d9402a15 	stw	r5,168(sp)
    d890:	d9402e15 	stw	r5,184(sp)
    d894:	d8002915 	stw	zero,164(sp)
    d898:	d8003215 	stw	zero,200(sp)
    d89c:	003a5d06 	br	c214 <__alt_data_end+0xf000c214>
    d8a0:	9080004c 	andi	r2,r18,1
    d8a4:	0039883a 	mov	fp,zero
    d8a8:	10000426 	beq	r2,zero,d8bc <___vfprintf_internal_r+0x1ddc>
    d8ac:	00800c04 	movi	r2,48
    d8b0:	dc001dc4 	addi	r16,sp,119
    d8b4:	d8801dc5 	stb	r2,119(sp)
    d8b8:	003b8006 	br	c6bc <__alt_data_end+0xf000c6bc>
    d8bc:	d8002e15 	stw	zero,184(sp)
    d8c0:	dc001e04 	addi	r16,sp,120
    d8c4:	003a4d06 	br	c1fc <__alt_data_end+0xf000c1fc>
    d8c8:	8c7fff84 	addi	r17,r17,-2
    d8cc:	b5bfffc4 	addi	r22,r22,-1
    d8d0:	dd802615 	stw	r22,152(sp)
    d8d4:	dc4022c5 	stb	r17,139(sp)
    d8d8:	b000bf16 	blt	r22,zero,dbd8 <___vfprintf_internal_r+0x20f8>
    d8dc:	00800ac4 	movi	r2,43
    d8e0:	d8802305 	stb	r2,140(sp)
    d8e4:	00800244 	movi	r2,9
    d8e8:	15807016 	blt	r2,r22,daac <___vfprintf_internal_r+0x1fcc>
    d8ec:	00800c04 	movi	r2,48
    d8f0:	b5800c04 	addi	r22,r22,48
    d8f4:	d8802345 	stb	r2,141(sp)
    d8f8:	dd802385 	stb	r22,142(sp)
    d8fc:	d88023c4 	addi	r2,sp,143
    d900:	df0022c4 	addi	fp,sp,139
    d904:	d8c03317 	ldw	r3,204(sp)
    d908:	1739c83a 	sub	fp,r2,fp
    d90c:	d9003317 	ldw	r4,204(sp)
    d910:	e0c7883a 	add	r3,fp,r3
    d914:	df003a15 	stw	fp,232(sp)
    d918:	d8c02e15 	stw	r3,184(sp)
    d91c:	00800044 	movi	r2,1
    d920:	1100b30e 	bge	r2,r4,dbf0 <___vfprintf_internal_r+0x2110>
    d924:	d8c02e17 	ldw	r3,184(sp)
    d928:	18c00044 	addi	r3,r3,1
    d92c:	d8c02e15 	stw	r3,184(sp)
    d930:	1805883a 	mov	r2,r3
    d934:	1800ac16 	blt	r3,zero,dbe8 <___vfprintf_internal_r+0x2108>
    d938:	d8003215 	stw	zero,200(sp)
    d93c:	003e5d06 	br	d2b4 <__alt_data_end+0xf000d2b4>
    d940:	d9002c17 	ldw	r4,176(sp)
    d944:	d9801e04 	addi	r6,sp,120
    d948:	b80b883a 	mov	r5,r23
    d94c:	00119840 	call	11984 <__sprint_r>
    d950:	1039651e 	bne	r2,zero,bee8 <__alt_data_end+0xf000bee8>
    d954:	dc402617 	ldw	r17,152(sp)
    d958:	d8c02017 	ldw	r3,128(sp)
    d95c:	d8801f17 	ldw	r2,124(sp)
    d960:	da000404 	addi	r8,sp,16
    d964:	003ed606 	br	d4c0 <__alt_data_end+0xf000d4c0>
    d968:	582b883a 	mov	r21,r11
    d96c:	d8002915 	stw	zero,164(sp)
    d970:	0038bd06 	br	bc68 <__alt_data_end+0xf000bc68>
    d974:	d8802917 	ldw	r2,164(sp)
    d978:	103e071e 	bne	r2,zero,d198 <__alt_data_end+0xf000d198>
    d97c:	dc002915 	stw	r16,164(sp)
    d980:	003e0506 	br	d198 <__alt_data_end+0xf000d198>
    d984:	d9002917 	ldw	r4,164(sp)
    d988:	20c00044 	addi	r3,r4,1
    d98c:	003e0f06 	br	d1cc <__alt_data_end+0xf000d1cc>
    d990:	01400184 	movi	r5,6
    d994:	d9402915 	stw	r5,164(sp)
    d998:	003dff06 	br	d198 <__alt_data_end+0xf000d198>
    d99c:	d8802104 	addi	r2,sp,132
    d9a0:	d8800315 	stw	r2,12(sp)
    d9a4:	d8802504 	addi	r2,sp,148
    d9a8:	d8800215 	stw	r2,8(sp)
    d9ac:	d8802604 	addi	r2,sp,152
    d9b0:	d8800115 	stw	r2,4(sp)
    d9b4:	d8802917 	ldw	r2,164(sp)
    d9b8:	d9403617 	ldw	r5,216(sp)
    d9bc:	d9002c17 	ldw	r4,176(sp)
    d9c0:	d8800015 	stw	r2,0(sp)
    d9c4:	01c000c4 	movi	r7,3
    d9c8:	980d883a 	mov	r6,r19
    d9cc:	da003d15 	stw	r8,244(sp)
    d9d0:	000e1b80 	call	e1b8 <_dtoa_r>
    d9d4:	d8c02917 	ldw	r3,164(sp)
    d9d8:	da003d17 	ldw	r8,244(sp)
    d9dc:	1021883a 	mov	r16,r2
    d9e0:	10f9883a 	add	fp,r2,r3
    d9e4:	81000007 	ldb	r4,0(r16)
    d9e8:	00800c04 	movi	r2,48
    d9ec:	20805e26 	beq	r4,r2,db68 <___vfprintf_internal_r+0x2088>
    d9f0:	d8c02617 	ldw	r3,152(sp)
    d9f4:	e0f9883a 	add	fp,fp,r3
    d9f8:	003e0a06 	br	d224 <__alt_data_end+0xf000d224>
    d9fc:	00c00b44 	movi	r3,45
    da00:	24e0003c 	xorhi	r19,r4,32768
    da04:	d8c02a05 	stb	r3,168(sp)
    da08:	003de906 	br	d1b0 <__alt_data_end+0xf000d1b0>
    da0c:	d8c03217 	ldw	r3,200(sp)
    da10:	00c07a0e 	bge	zero,r3,dbfc <___vfprintf_internal_r+0x211c>
    da14:	00800044 	movi	r2,1
    da18:	d9003317 	ldw	r4,204(sp)
    da1c:	1105883a 	add	r2,r2,r4
    da20:	d8802e15 	stw	r2,184(sp)
    da24:	10004e16 	blt	r2,zero,db60 <___vfprintf_internal_r+0x2080>
    da28:	044019c4 	movi	r17,103
    da2c:	003e2106 	br	d2b4 <__alt_data_end+0xf000d2b4>
    da30:	d9002917 	ldw	r4,164(sp)
    da34:	d8802104 	addi	r2,sp,132
    da38:	d8800315 	stw	r2,12(sp)
    da3c:	d9000015 	stw	r4,0(sp)
    da40:	d8802504 	addi	r2,sp,148
    da44:	d9403617 	ldw	r5,216(sp)
    da48:	d9002c17 	ldw	r4,176(sp)
    da4c:	d8800215 	stw	r2,8(sp)
    da50:	d8802604 	addi	r2,sp,152
    da54:	d8800115 	stw	r2,4(sp)
    da58:	01c000c4 	movi	r7,3
    da5c:	980d883a 	mov	r6,r19
    da60:	da003d15 	stw	r8,244(sp)
    da64:	000e1b80 	call	e1b8 <_dtoa_r>
    da68:	d8c02917 	ldw	r3,164(sp)
    da6c:	da003d17 	ldw	r8,244(sp)
    da70:	1021883a 	mov	r16,r2
    da74:	00801184 	movi	r2,70
    da78:	80f9883a 	add	fp,r16,r3
    da7c:	88bfd926 	beq	r17,r2,d9e4 <__alt_data_end+0xf000d9e4>
    da80:	003de806 	br	d224 <__alt_data_end+0xf000d224>
    da84:	d9002917 	ldw	r4,164(sp)
    da88:	00c04d0e 	bge	zero,r3,dbc0 <___vfprintf_internal_r+0x20e0>
    da8c:	2000441e 	bne	r4,zero,dba0 <___vfprintf_internal_r+0x20c0>
    da90:	9480004c 	andi	r18,r18,1
    da94:	9000421e 	bne	r18,zero,dba0 <___vfprintf_internal_r+0x20c0>
    da98:	1805883a 	mov	r2,r3
    da9c:	18007016 	blt	r3,zero,dc60 <___vfprintf_internal_r+0x2180>
    daa0:	d8c03217 	ldw	r3,200(sp)
    daa4:	d8c02e15 	stw	r3,184(sp)
    daa8:	003e0206 	br	d2b4 <__alt_data_end+0xf000d2b4>
    daac:	df0022c4 	addi	fp,sp,139
    dab0:	dc002915 	stw	r16,164(sp)
    dab4:	4027883a 	mov	r19,r8
    dab8:	e021883a 	mov	r16,fp
    dabc:	b009883a 	mov	r4,r22
    dac0:	01400284 	movi	r5,10
    dac4:	00093080 	call	9308 <__modsi3>
    dac8:	10800c04 	addi	r2,r2,48
    dacc:	843fffc4 	addi	r16,r16,-1
    dad0:	b009883a 	mov	r4,r22
    dad4:	01400284 	movi	r5,10
    dad8:	80800005 	stb	r2,0(r16)
    dadc:	00092840 	call	9284 <__divsi3>
    dae0:	102d883a 	mov	r22,r2
    dae4:	00800244 	movi	r2,9
    dae8:	15bff416 	blt	r2,r22,dabc <__alt_data_end+0xf000dabc>
    daec:	9811883a 	mov	r8,r19
    daf0:	b0800c04 	addi	r2,r22,48
    daf4:	8027883a 	mov	r19,r16
    daf8:	997fffc4 	addi	r5,r19,-1
    dafc:	98bfffc5 	stb	r2,-1(r19)
    db00:	dc002917 	ldw	r16,164(sp)
    db04:	2f006a2e 	bgeu	r5,fp,dcb0 <___vfprintf_internal_r+0x21d0>
    db08:	d9c02384 	addi	r7,sp,142
    db0c:	3ccfc83a 	sub	r7,r7,r19
    db10:	d9002344 	addi	r4,sp,141
    db14:	e1cf883a 	add	r7,fp,r7
    db18:	00000106 	br	db20 <___vfprintf_internal_r+0x2040>
    db1c:	28800003 	ldbu	r2,0(r5)
    db20:	20800005 	stb	r2,0(r4)
    db24:	21000044 	addi	r4,r4,1
    db28:	29400044 	addi	r5,r5,1
    db2c:	393ffb1e 	bne	r7,r4,db1c <__alt_data_end+0xf000db1c>
    db30:	d8802304 	addi	r2,sp,140
    db34:	14c5c83a 	sub	r2,r2,r19
    db38:	d8c02344 	addi	r3,sp,141
    db3c:	1885883a 	add	r2,r3,r2
    db40:	003f7006 	br	d904 <__alt_data_end+0xf000d904>
    db44:	0005883a 	mov	r2,zero
    db48:	003f0f06 	br	d788 <__alt_data_end+0xf000d788>
    db4c:	d8c03217 	ldw	r3,200(sp)
    db50:	18c00044 	addi	r3,r3,1
    db54:	d8c02e15 	stw	r3,184(sp)
    db58:	1805883a 	mov	r2,r3
    db5c:	183fb20e 	bge	r3,zero,da28 <__alt_data_end+0xf000da28>
    db60:	0005883a 	mov	r2,zero
    db64:	003fb006 	br	da28 <__alt_data_end+0xf000da28>
    db68:	d9003617 	ldw	r4,216(sp)
    db6c:	000d883a 	mov	r6,zero
    db70:	000f883a 	mov	r7,zero
    db74:	980b883a 	mov	r5,r19
    db78:	d8c03c15 	stw	r3,240(sp)
    db7c:	da003d15 	stw	r8,244(sp)
    db80:	0013f8c0 	call	13f8c <__eqdf2>
    db84:	d8c03c17 	ldw	r3,240(sp)
    db88:	da003d17 	ldw	r8,244(sp)
    db8c:	103f9826 	beq	r2,zero,d9f0 <__alt_data_end+0xf000d9f0>
    db90:	00800044 	movi	r2,1
    db94:	10c7c83a 	sub	r3,r2,r3
    db98:	d8c02615 	stw	r3,152(sp)
    db9c:	003f9506 	br	d9f4 <__alt_data_end+0xf000d9f4>
    dba0:	d9002917 	ldw	r4,164(sp)
    dba4:	d8c03217 	ldw	r3,200(sp)
    dba8:	20800044 	addi	r2,r4,1
    dbac:	1885883a 	add	r2,r3,r2
    dbb0:	d8802e15 	stw	r2,184(sp)
    dbb4:	103dbf0e 	bge	r2,zero,d2b4 <__alt_data_end+0xf000d2b4>
    dbb8:	0005883a 	mov	r2,zero
    dbbc:	003dbd06 	br	d2b4 <__alt_data_end+0xf000d2b4>
    dbc0:	2000211e 	bne	r4,zero,dc48 <___vfprintf_internal_r+0x2168>
    dbc4:	9480004c 	andi	r18,r18,1
    dbc8:	90001f1e 	bne	r18,zero,dc48 <___vfprintf_internal_r+0x2168>
    dbcc:	00800044 	movi	r2,1
    dbd0:	d8802e15 	stw	r2,184(sp)
    dbd4:	003db706 	br	d2b4 <__alt_data_end+0xf000d2b4>
    dbd8:	00800b44 	movi	r2,45
    dbdc:	05adc83a 	sub	r22,zero,r22
    dbe0:	d8802305 	stb	r2,140(sp)
    dbe4:	003f3f06 	br	d8e4 <__alt_data_end+0xf000d8e4>
    dbe8:	0005883a 	mov	r2,zero
    dbec:	003f5206 	br	d938 <__alt_data_end+0xf000d938>
    dbf0:	90a4703a 	and	r18,r18,r2
    dbf4:	903f4e26 	beq	r18,zero,d930 <__alt_data_end+0xf000d930>
    dbf8:	003f4a06 	br	d924 <__alt_data_end+0xf000d924>
    dbfc:	00800084 	movi	r2,2
    dc00:	10c5c83a 	sub	r2,r2,r3
    dc04:	003f8406 	br	da18 <__alt_data_end+0xf000da18>
    dc08:	d8802d17 	ldw	r2,180(sp)
    dc0c:	d9002d17 	ldw	r4,180(sp)
    dc10:	ac400043 	ldbu	r17,1(r21)
    dc14:	10800017 	ldw	r2,0(r2)
    dc18:	582b883a 	mov	r21,r11
    dc1c:	d8802915 	stw	r2,164(sp)
    dc20:	20800104 	addi	r2,r4,4
    dc24:	d9002917 	ldw	r4,164(sp)
    dc28:	d8802d15 	stw	r2,180(sp)
    dc2c:	203e7a0e 	bge	r4,zero,d618 <__alt_data_end+0xf000d618>
    dc30:	8c403fcc 	andi	r17,r17,255
    dc34:	00bfffc4 	movi	r2,-1
    dc38:	8c40201c 	xori	r17,r17,128
    dc3c:	d8802915 	stw	r2,164(sp)
    dc40:	8c7fe004 	addi	r17,r17,-128
    dc44:	00380706 	br	bc64 <__alt_data_end+0xf000bc64>
    dc48:	d8c02917 	ldw	r3,164(sp)
    dc4c:	18c00084 	addi	r3,r3,2
    dc50:	d8c02e15 	stw	r3,184(sp)
    dc54:	1805883a 	mov	r2,r3
    dc58:	183d960e 	bge	r3,zero,d2b4 <__alt_data_end+0xf000d2b4>
    dc5c:	003fd606 	br	dbb8 <__alt_data_end+0xf000dbb8>
    dc60:	0005883a 	mov	r2,zero
    dc64:	003f8e06 	br	daa0 <__alt_data_end+0xf000daa0>
    dc68:	9080004c 	andi	r2,r18,1
    dc6c:	103f811e 	bne	r2,zero,da74 <__alt_data_end+0xf000da74>
    dc70:	d8802117 	ldw	r2,132(sp)
    dc74:	1405c83a 	sub	r2,r2,r16
    dc78:	d8803315 	stw	r2,204(sp)
    dc7c:	b47ef326 	beq	r22,r17,d84c <__alt_data_end+0xf000d84c>
    dc80:	dd802617 	ldw	r22,152(sp)
    dc84:	003f1106 	br	d8cc <__alt_data_end+0xf000d8cc>
    dc88:	d9c02785 	stb	r7,158(sp)
    dc8c:	00390406 	br	c0a0 <__alt_data_end+0xf000c0a0>
    dc90:	d9c02785 	stb	r7,158(sp)
    dc94:	0038d306 	br	bfe4 <__alt_data_end+0xf000bfe4>
    dc98:	d9c02785 	stb	r7,158(sp)
    dc9c:	003a6106 	br	c624 <__alt_data_end+0xf000c624>
    dca0:	d9c02785 	stb	r7,158(sp)
    dca4:	003af806 	br	c888 <__alt_data_end+0xf000c888>
    dca8:	0005883a 	mov	r2,zero
    dcac:	003d7e06 	br	d2a8 <__alt_data_end+0xf000d2a8>
    dcb0:	d8802344 	addi	r2,sp,141
    dcb4:	003f1306 	br	d904 <__alt_data_end+0xf000d904>
    dcb8:	d9c02785 	stb	r7,158(sp)
    dcbc:	00392306 	br	c14c <__alt_data_end+0xf000c14c>
    dcc0:	d9c02785 	stb	r7,158(sp)
    dcc4:	003aa906 	br	c76c <__alt_data_end+0xf000c76c>
    dcc8:	d9c02785 	stb	r7,158(sp)
    dccc:	003a3d06 	br	c5c4 <__alt_data_end+0xf000c5c4>
    dcd0:	d9c02785 	stb	r7,158(sp)
    dcd4:	003aca06 	br	c800 <__alt_data_end+0xf000c800>

0000dcd8 <__vfprintf_internal>:
    dcd8:	00820034 	movhi	r2,2048
    dcdc:	1089e804 	addi	r2,r2,10144
    dce0:	300f883a 	mov	r7,r6
    dce4:	280d883a 	mov	r6,r5
    dce8:	200b883a 	mov	r5,r4
    dcec:	11000017 	ldw	r4,0(r2)
    dcf0:	000bae01 	jmpi	bae0 <___vfprintf_internal_r>

0000dcf4 <__sbprintf>:
    dcf4:	2880030b 	ldhu	r2,12(r5)
    dcf8:	2ac01917 	ldw	r11,100(r5)
    dcfc:	2a80038b 	ldhu	r10,14(r5)
    dd00:	2a400717 	ldw	r9,28(r5)
    dd04:	2a000917 	ldw	r8,36(r5)
    dd08:	defee204 	addi	sp,sp,-1144
    dd0c:	00c10004 	movi	r3,1024
    dd10:	dc011a15 	stw	r16,1128(sp)
    dd14:	10bfff4c 	andi	r2,r2,65533
    dd18:	2821883a 	mov	r16,r5
    dd1c:	d8cb883a 	add	r5,sp,r3
    dd20:	dc811c15 	stw	r18,1136(sp)
    dd24:	dc411b15 	stw	r17,1132(sp)
    dd28:	dfc11d15 	stw	ra,1140(sp)
    dd2c:	2025883a 	mov	r18,r4
    dd30:	d881030d 	sth	r2,1036(sp)
    dd34:	dac11915 	stw	r11,1124(sp)
    dd38:	da81038d 	sth	r10,1038(sp)
    dd3c:	da410715 	stw	r9,1052(sp)
    dd40:	da010915 	stw	r8,1060(sp)
    dd44:	dec10015 	stw	sp,1024(sp)
    dd48:	dec10415 	stw	sp,1040(sp)
    dd4c:	d8c10215 	stw	r3,1032(sp)
    dd50:	d8c10515 	stw	r3,1044(sp)
    dd54:	d8010615 	stw	zero,1048(sp)
    dd58:	000bae00 	call	bae0 <___vfprintf_internal_r>
    dd5c:	1023883a 	mov	r17,r2
    dd60:	10000416 	blt	r2,zero,dd74 <__sbprintf+0x80>
    dd64:	d9410004 	addi	r5,sp,1024
    dd68:	9009883a 	mov	r4,r18
    dd6c:	00097580 	call	9758 <_fflush_r>
    dd70:	10000d1e 	bne	r2,zero,dda8 <__sbprintf+0xb4>
    dd74:	d881030b 	ldhu	r2,1036(sp)
    dd78:	1080100c 	andi	r2,r2,64
    dd7c:	10000326 	beq	r2,zero,dd8c <__sbprintf+0x98>
    dd80:	8080030b 	ldhu	r2,12(r16)
    dd84:	10801014 	ori	r2,r2,64
    dd88:	8080030d 	sth	r2,12(r16)
    dd8c:	8805883a 	mov	r2,r17
    dd90:	dfc11d17 	ldw	ra,1140(sp)
    dd94:	dc811c17 	ldw	r18,1136(sp)
    dd98:	dc411b17 	ldw	r17,1132(sp)
    dd9c:	dc011a17 	ldw	r16,1128(sp)
    dda0:	dec11e04 	addi	sp,sp,1144
    dda4:	f800283a 	ret
    dda8:	047fffc4 	movi	r17,-1
    ddac:	003ff106 	br	dd74 <__alt_data_end+0xf000dd74>

0000ddb0 <_write_r>:
    ddb0:	defffd04 	addi	sp,sp,-12
    ddb4:	2805883a 	mov	r2,r5
    ddb8:	dc000015 	stw	r16,0(sp)
    ddbc:	04020034 	movhi	r16,2048
    ddc0:	dc400115 	stw	r17,4(sp)
    ddc4:	300b883a 	mov	r5,r6
    ddc8:	840a3204 	addi	r16,r16,10440
    ddcc:	2023883a 	mov	r17,r4
    ddd0:	380d883a 	mov	r6,r7
    ddd4:	1009883a 	mov	r4,r2
    ddd8:	dfc00215 	stw	ra,8(sp)
    dddc:	80000015 	stw	zero,0(r16)
    dde0:	0014a700 	call	14a70 <write>
    dde4:	00ffffc4 	movi	r3,-1
    dde8:	10c00526 	beq	r2,r3,de00 <_write_r+0x50>
    ddec:	dfc00217 	ldw	ra,8(sp)
    ddf0:	dc400117 	ldw	r17,4(sp)
    ddf4:	dc000017 	ldw	r16,0(sp)
    ddf8:	dec00304 	addi	sp,sp,12
    ddfc:	f800283a 	ret
    de00:	80c00017 	ldw	r3,0(r16)
    de04:	183ff926 	beq	r3,zero,ddec <__alt_data_end+0xf000ddec>
    de08:	88c00015 	stw	r3,0(r17)
    de0c:	003ff706 	br	ddec <__alt_data_end+0xf000ddec>

0000de10 <__swsetup_r>:
    de10:	00820034 	movhi	r2,2048
    de14:	defffd04 	addi	sp,sp,-12
    de18:	1089e804 	addi	r2,r2,10144
    de1c:	dc400115 	stw	r17,4(sp)
    de20:	2023883a 	mov	r17,r4
    de24:	11000017 	ldw	r4,0(r2)
    de28:	dc000015 	stw	r16,0(sp)
    de2c:	dfc00215 	stw	ra,8(sp)
    de30:	2821883a 	mov	r16,r5
    de34:	20000226 	beq	r4,zero,de40 <__swsetup_r+0x30>
    de38:	20800e17 	ldw	r2,56(r4)
    de3c:	10003126 	beq	r2,zero,df04 <__swsetup_r+0xf4>
    de40:	8080030b 	ldhu	r2,12(r16)
    de44:	10c0020c 	andi	r3,r2,8
    de48:	1009883a 	mov	r4,r2
    de4c:	18000f26 	beq	r3,zero,de8c <__swsetup_r+0x7c>
    de50:	80c00417 	ldw	r3,16(r16)
    de54:	18001526 	beq	r3,zero,deac <__swsetup_r+0x9c>
    de58:	1100004c 	andi	r4,r2,1
    de5c:	20001c1e 	bne	r4,zero,ded0 <__swsetup_r+0xc0>
    de60:	1080008c 	andi	r2,r2,2
    de64:	1000291e 	bne	r2,zero,df0c <__swsetup_r+0xfc>
    de68:	80800517 	ldw	r2,20(r16)
    de6c:	80800215 	stw	r2,8(r16)
    de70:	18001c26 	beq	r3,zero,dee4 <__swsetup_r+0xd4>
    de74:	0005883a 	mov	r2,zero
    de78:	dfc00217 	ldw	ra,8(sp)
    de7c:	dc400117 	ldw	r17,4(sp)
    de80:	dc000017 	ldw	r16,0(sp)
    de84:	dec00304 	addi	sp,sp,12
    de88:	f800283a 	ret
    de8c:	2080040c 	andi	r2,r4,16
    de90:	10002e26 	beq	r2,zero,df4c <__swsetup_r+0x13c>
    de94:	2080010c 	andi	r2,r4,4
    de98:	10001e1e 	bne	r2,zero,df14 <__swsetup_r+0x104>
    de9c:	80c00417 	ldw	r3,16(r16)
    dea0:	20800214 	ori	r2,r4,8
    dea4:	8080030d 	sth	r2,12(r16)
    dea8:	183feb1e 	bne	r3,zero,de58 <__alt_data_end+0xf000de58>
    deac:	1100a00c 	andi	r4,r2,640
    deb0:	01408004 	movi	r5,512
    deb4:	217fe826 	beq	r4,r5,de58 <__alt_data_end+0xf000de58>
    deb8:	800b883a 	mov	r5,r16
    debc:	8809883a 	mov	r4,r17
    dec0:	000a8740 	call	a874 <__smakebuf_r>
    dec4:	8080030b 	ldhu	r2,12(r16)
    dec8:	80c00417 	ldw	r3,16(r16)
    decc:	003fe206 	br	de58 <__alt_data_end+0xf000de58>
    ded0:	80800517 	ldw	r2,20(r16)
    ded4:	80000215 	stw	zero,8(r16)
    ded8:	0085c83a 	sub	r2,zero,r2
    dedc:	80800615 	stw	r2,24(r16)
    dee0:	183fe41e 	bne	r3,zero,de74 <__alt_data_end+0xf000de74>
    dee4:	80c0030b 	ldhu	r3,12(r16)
    dee8:	0005883a 	mov	r2,zero
    deec:	1900200c 	andi	r4,r3,128
    def0:	203fe126 	beq	r4,zero,de78 <__alt_data_end+0xf000de78>
    def4:	18c01014 	ori	r3,r3,64
    def8:	80c0030d 	sth	r3,12(r16)
    defc:	00bfffc4 	movi	r2,-1
    df00:	003fdd06 	br	de78 <__alt_data_end+0xf000de78>
    df04:	0009b340 	call	9b34 <__sinit>
    df08:	003fcd06 	br	de40 <__alt_data_end+0xf000de40>
    df0c:	0005883a 	mov	r2,zero
    df10:	003fd606 	br	de6c <__alt_data_end+0xf000de6c>
    df14:	81400c17 	ldw	r5,48(r16)
    df18:	28000626 	beq	r5,zero,df34 <__swsetup_r+0x124>
    df1c:	80801004 	addi	r2,r16,64
    df20:	28800326 	beq	r5,r2,df30 <__swsetup_r+0x120>
    df24:	8809883a 	mov	r4,r17
    df28:	0009e000 	call	9e00 <_free_r>
    df2c:	8100030b 	ldhu	r4,12(r16)
    df30:	80000c15 	stw	zero,48(r16)
    df34:	80c00417 	ldw	r3,16(r16)
    df38:	00bff6c4 	movi	r2,-37
    df3c:	1108703a 	and	r4,r2,r4
    df40:	80000115 	stw	zero,4(r16)
    df44:	80c00015 	stw	r3,0(r16)
    df48:	003fd506 	br	dea0 <__alt_data_end+0xf000dea0>
    df4c:	00800244 	movi	r2,9
    df50:	88800015 	stw	r2,0(r17)
    df54:	20801014 	ori	r2,r4,64
    df58:	8080030d 	sth	r2,12(r16)
    df5c:	00bfffc4 	movi	r2,-1
    df60:	003fc506 	br	de78 <__alt_data_end+0xf000de78>

0000df64 <_close_r>:
    df64:	defffd04 	addi	sp,sp,-12
    df68:	dc000015 	stw	r16,0(sp)
    df6c:	04020034 	movhi	r16,2048
    df70:	dc400115 	stw	r17,4(sp)
    df74:	840a3204 	addi	r16,r16,10440
    df78:	2023883a 	mov	r17,r4
    df7c:	2809883a 	mov	r4,r5
    df80:	dfc00215 	stw	ra,8(sp)
    df84:	80000015 	stw	zero,0(r16)
    df88:	00140f80 	call	140f8 <close>
    df8c:	00ffffc4 	movi	r3,-1
    df90:	10c00526 	beq	r2,r3,dfa8 <_close_r+0x44>
    df94:	dfc00217 	ldw	ra,8(sp)
    df98:	dc400117 	ldw	r17,4(sp)
    df9c:	dc000017 	ldw	r16,0(sp)
    dfa0:	dec00304 	addi	sp,sp,12
    dfa4:	f800283a 	ret
    dfa8:	80c00017 	ldw	r3,0(r16)
    dfac:	183ff926 	beq	r3,zero,df94 <__alt_data_end+0xf000df94>
    dfb0:	88c00015 	stw	r3,0(r17)
    dfb4:	003ff706 	br	df94 <__alt_data_end+0xf000df94>

0000dfb8 <quorem>:
    dfb8:	defff704 	addi	sp,sp,-36
    dfbc:	dc800215 	stw	r18,8(sp)
    dfc0:	20800417 	ldw	r2,16(r4)
    dfc4:	2c800417 	ldw	r18,16(r5)
    dfc8:	dfc00815 	stw	ra,32(sp)
    dfcc:	ddc00715 	stw	r23,28(sp)
    dfd0:	dd800615 	stw	r22,24(sp)
    dfd4:	dd400515 	stw	r21,20(sp)
    dfd8:	dd000415 	stw	r20,16(sp)
    dfdc:	dcc00315 	stw	r19,12(sp)
    dfe0:	dc400115 	stw	r17,4(sp)
    dfe4:	dc000015 	stw	r16,0(sp)
    dfe8:	14807116 	blt	r2,r18,e1b0 <quorem+0x1f8>
    dfec:	94bfffc4 	addi	r18,r18,-1
    dff0:	94ad883a 	add	r22,r18,r18
    dff4:	b5ad883a 	add	r22,r22,r22
    dff8:	2c400504 	addi	r17,r5,20
    dffc:	8da9883a 	add	r20,r17,r22
    e000:	25400504 	addi	r21,r4,20
    e004:	282f883a 	mov	r23,r5
    e008:	adad883a 	add	r22,r21,r22
    e00c:	a1400017 	ldw	r5,0(r20)
    e010:	2021883a 	mov	r16,r4
    e014:	b1000017 	ldw	r4,0(r22)
    e018:	29400044 	addi	r5,r5,1
    e01c:	000937c0 	call	937c <__udivsi3>
    e020:	1027883a 	mov	r19,r2
    e024:	10002c26 	beq	r2,zero,e0d8 <quorem+0x120>
    e028:	a813883a 	mov	r9,r21
    e02c:	880b883a 	mov	r5,r17
    e030:	0009883a 	mov	r4,zero
    e034:	000d883a 	mov	r6,zero
    e038:	2a000017 	ldw	r8,0(r5)
    e03c:	49c00017 	ldw	r7,0(r9)
    e040:	29400104 	addi	r5,r5,4
    e044:	40bfffcc 	andi	r2,r8,65535
    e048:	14c5383a 	mul	r2,r2,r19
    e04c:	4010d43a 	srli	r8,r8,16
    e050:	38ffffcc 	andi	r3,r7,65535
    e054:	1105883a 	add	r2,r2,r4
    e058:	1008d43a 	srli	r4,r2,16
    e05c:	44d1383a 	mul	r8,r8,r19
    e060:	198d883a 	add	r6,r3,r6
    e064:	10ffffcc 	andi	r3,r2,65535
    e068:	30c7c83a 	sub	r3,r6,r3
    e06c:	380ed43a 	srli	r7,r7,16
    e070:	4105883a 	add	r2,r8,r4
    e074:	180dd43a 	srai	r6,r3,16
    e078:	113fffcc 	andi	r4,r2,65535
    e07c:	390fc83a 	sub	r7,r7,r4
    e080:	398d883a 	add	r6,r7,r6
    e084:	300e943a 	slli	r7,r6,16
    e088:	18ffffcc 	andi	r3,r3,65535
    e08c:	1008d43a 	srli	r4,r2,16
    e090:	38ceb03a 	or	r7,r7,r3
    e094:	49c00015 	stw	r7,0(r9)
    e098:	300dd43a 	srai	r6,r6,16
    e09c:	4a400104 	addi	r9,r9,4
    e0a0:	a17fe52e 	bgeu	r20,r5,e038 <__alt_data_end+0xf000e038>
    e0a4:	b0800017 	ldw	r2,0(r22)
    e0a8:	10000b1e 	bne	r2,zero,e0d8 <quorem+0x120>
    e0ac:	b0bfff04 	addi	r2,r22,-4
    e0b0:	a880082e 	bgeu	r21,r2,e0d4 <quorem+0x11c>
    e0b4:	b0ffff17 	ldw	r3,-4(r22)
    e0b8:	18000326 	beq	r3,zero,e0c8 <quorem+0x110>
    e0bc:	00000506 	br	e0d4 <quorem+0x11c>
    e0c0:	10c00017 	ldw	r3,0(r2)
    e0c4:	1800031e 	bne	r3,zero,e0d4 <quorem+0x11c>
    e0c8:	10bfff04 	addi	r2,r2,-4
    e0cc:	94bfffc4 	addi	r18,r18,-1
    e0d0:	a8bffb36 	bltu	r21,r2,e0c0 <__alt_data_end+0xf000e0c0>
    e0d4:	84800415 	stw	r18,16(r16)
    e0d8:	b80b883a 	mov	r5,r23
    e0dc:	8009883a 	mov	r4,r16
    e0e0:	0010a400 	call	10a40 <__mcmp>
    e0e4:	10002616 	blt	r2,zero,e180 <quorem+0x1c8>
    e0e8:	9cc00044 	addi	r19,r19,1
    e0ec:	a805883a 	mov	r2,r21
    e0f0:	000b883a 	mov	r5,zero
    e0f4:	11000017 	ldw	r4,0(r2)
    e0f8:	89800017 	ldw	r6,0(r17)
    e0fc:	10800104 	addi	r2,r2,4
    e100:	20ffffcc 	andi	r3,r4,65535
    e104:	194b883a 	add	r5,r3,r5
    e108:	30ffffcc 	andi	r3,r6,65535
    e10c:	28c7c83a 	sub	r3,r5,r3
    e110:	300cd43a 	srli	r6,r6,16
    e114:	2008d43a 	srli	r4,r4,16
    e118:	180bd43a 	srai	r5,r3,16
    e11c:	18ffffcc 	andi	r3,r3,65535
    e120:	2189c83a 	sub	r4,r4,r6
    e124:	2149883a 	add	r4,r4,r5
    e128:	200c943a 	slli	r6,r4,16
    e12c:	8c400104 	addi	r17,r17,4
    e130:	200bd43a 	srai	r5,r4,16
    e134:	30c6b03a 	or	r3,r6,r3
    e138:	10ffff15 	stw	r3,-4(r2)
    e13c:	a47fed2e 	bgeu	r20,r17,e0f4 <__alt_data_end+0xf000e0f4>
    e140:	9485883a 	add	r2,r18,r18
    e144:	1085883a 	add	r2,r2,r2
    e148:	a887883a 	add	r3,r21,r2
    e14c:	18800017 	ldw	r2,0(r3)
    e150:	10000b1e 	bne	r2,zero,e180 <quorem+0x1c8>
    e154:	18bfff04 	addi	r2,r3,-4
    e158:	a880082e 	bgeu	r21,r2,e17c <quorem+0x1c4>
    e15c:	18ffff17 	ldw	r3,-4(r3)
    e160:	18000326 	beq	r3,zero,e170 <quorem+0x1b8>
    e164:	00000506 	br	e17c <quorem+0x1c4>
    e168:	10c00017 	ldw	r3,0(r2)
    e16c:	1800031e 	bne	r3,zero,e17c <quorem+0x1c4>
    e170:	10bfff04 	addi	r2,r2,-4
    e174:	94bfffc4 	addi	r18,r18,-1
    e178:	a8bffb36 	bltu	r21,r2,e168 <__alt_data_end+0xf000e168>
    e17c:	84800415 	stw	r18,16(r16)
    e180:	9805883a 	mov	r2,r19
    e184:	dfc00817 	ldw	ra,32(sp)
    e188:	ddc00717 	ldw	r23,28(sp)
    e18c:	dd800617 	ldw	r22,24(sp)
    e190:	dd400517 	ldw	r21,20(sp)
    e194:	dd000417 	ldw	r20,16(sp)
    e198:	dcc00317 	ldw	r19,12(sp)
    e19c:	dc800217 	ldw	r18,8(sp)
    e1a0:	dc400117 	ldw	r17,4(sp)
    e1a4:	dc000017 	ldw	r16,0(sp)
    e1a8:	dec00904 	addi	sp,sp,36
    e1ac:	f800283a 	ret
    e1b0:	0005883a 	mov	r2,zero
    e1b4:	003ff306 	br	e184 <__alt_data_end+0xf000e184>

0000e1b8 <_dtoa_r>:
    e1b8:	20801017 	ldw	r2,64(r4)
    e1bc:	deffde04 	addi	sp,sp,-136
    e1c0:	df002015 	stw	fp,128(sp)
    e1c4:	dcc01b15 	stw	r19,108(sp)
    e1c8:	dc801a15 	stw	r18,104(sp)
    e1cc:	dc401915 	stw	r17,100(sp)
    e1d0:	dc001815 	stw	r16,96(sp)
    e1d4:	dfc02115 	stw	ra,132(sp)
    e1d8:	ddc01f15 	stw	r23,124(sp)
    e1dc:	dd801e15 	stw	r22,120(sp)
    e1e0:	dd401d15 	stw	r21,116(sp)
    e1e4:	dd001c15 	stw	r20,112(sp)
    e1e8:	d9c00315 	stw	r7,12(sp)
    e1ec:	2039883a 	mov	fp,r4
    e1f0:	3023883a 	mov	r17,r6
    e1f4:	2825883a 	mov	r18,r5
    e1f8:	dc002417 	ldw	r16,144(sp)
    e1fc:	3027883a 	mov	r19,r6
    e200:	10000826 	beq	r2,zero,e224 <_dtoa_r+0x6c>
    e204:	21801117 	ldw	r6,68(r4)
    e208:	00c00044 	movi	r3,1
    e20c:	100b883a 	mov	r5,r2
    e210:	1986983a 	sll	r3,r3,r6
    e214:	11800115 	stw	r6,4(r2)
    e218:	10c00215 	stw	r3,8(r2)
    e21c:	00102200 	call	10220 <_Bfree>
    e220:	e0001015 	stw	zero,64(fp)
    e224:	88002e16 	blt	r17,zero,e2e0 <_dtoa_r+0x128>
    e228:	80000015 	stw	zero,0(r16)
    e22c:	889ffc2c 	andhi	r2,r17,32752
    e230:	00dffc34 	movhi	r3,32752
    e234:	10c01c26 	beq	r2,r3,e2a8 <_dtoa_r+0xf0>
    e238:	000d883a 	mov	r6,zero
    e23c:	000f883a 	mov	r7,zero
    e240:	9009883a 	mov	r4,r18
    e244:	980b883a 	mov	r5,r19
    e248:	0013f8c0 	call	13f8c <__eqdf2>
    e24c:	10002b1e 	bne	r2,zero,e2fc <_dtoa_r+0x144>
    e250:	d9c02317 	ldw	r7,140(sp)
    e254:	00800044 	movi	r2,1
    e258:	38800015 	stw	r2,0(r7)
    e25c:	d8802517 	ldw	r2,148(sp)
    e260:	10019e26 	beq	r2,zero,e8dc <_dtoa_r+0x724>
    e264:	d8c02517 	ldw	r3,148(sp)
    e268:	00820034 	movhi	r2,2048
    e26c:	10811344 	addi	r2,r2,1101
    e270:	18800015 	stw	r2,0(r3)
    e274:	10bfffc4 	addi	r2,r2,-1
    e278:	dfc02117 	ldw	ra,132(sp)
    e27c:	df002017 	ldw	fp,128(sp)
    e280:	ddc01f17 	ldw	r23,124(sp)
    e284:	dd801e17 	ldw	r22,120(sp)
    e288:	dd401d17 	ldw	r21,116(sp)
    e28c:	dd001c17 	ldw	r20,112(sp)
    e290:	dcc01b17 	ldw	r19,108(sp)
    e294:	dc801a17 	ldw	r18,104(sp)
    e298:	dc401917 	ldw	r17,100(sp)
    e29c:	dc001817 	ldw	r16,96(sp)
    e2a0:	dec02204 	addi	sp,sp,136
    e2a4:	f800283a 	ret
    e2a8:	d8c02317 	ldw	r3,140(sp)
    e2ac:	0089c3c4 	movi	r2,9999
    e2b0:	18800015 	stw	r2,0(r3)
    e2b4:	90017726 	beq	r18,zero,e894 <_dtoa_r+0x6dc>
    e2b8:	00820034 	movhi	r2,2048
    e2bc:	10811f04 	addi	r2,r2,1148
    e2c0:	d9002517 	ldw	r4,148(sp)
    e2c4:	203fec26 	beq	r4,zero,e278 <__alt_data_end+0xf000e278>
    e2c8:	10c000c7 	ldb	r3,3(r2)
    e2cc:	1801781e 	bne	r3,zero,e8b0 <_dtoa_r+0x6f8>
    e2d0:	10c000c4 	addi	r3,r2,3
    e2d4:	d9802517 	ldw	r6,148(sp)
    e2d8:	30c00015 	stw	r3,0(r6)
    e2dc:	003fe606 	br	e278 <__alt_data_end+0xf000e278>
    e2e0:	04e00034 	movhi	r19,32768
    e2e4:	9cffffc4 	addi	r19,r19,-1
    e2e8:	00800044 	movi	r2,1
    e2ec:	8ce6703a 	and	r19,r17,r19
    e2f0:	80800015 	stw	r2,0(r16)
    e2f4:	9823883a 	mov	r17,r19
    e2f8:	003fcc06 	br	e22c <__alt_data_end+0xf000e22c>
    e2fc:	d8800204 	addi	r2,sp,8
    e300:	d8800015 	stw	r2,0(sp)
    e304:	d9c00104 	addi	r7,sp,4
    e308:	900b883a 	mov	r5,r18
    e30c:	980d883a 	mov	r6,r19
    e310:	e009883a 	mov	r4,fp
    e314:	8820d53a 	srli	r16,r17,20
    e318:	0010e0c0 	call	10e0c <__d2b>
    e31c:	d8800915 	stw	r2,36(sp)
    e320:	8001651e 	bne	r16,zero,e8b8 <_dtoa_r+0x700>
    e324:	dd800217 	ldw	r22,8(sp)
    e328:	dc000117 	ldw	r16,4(sp)
    e32c:	00800804 	movi	r2,32
    e330:	b421883a 	add	r16,r22,r16
    e334:	80c10c84 	addi	r3,r16,1074
    e338:	10c2d10e 	bge	r2,r3,ee80 <_dtoa_r+0xcc8>
    e33c:	00801004 	movi	r2,64
    e340:	81010484 	addi	r4,r16,1042
    e344:	10c7c83a 	sub	r3,r2,r3
    e348:	9108d83a 	srl	r4,r18,r4
    e34c:	88e2983a 	sll	r17,r17,r3
    e350:	2448b03a 	or	r4,r4,r17
    e354:	00140140 	call	14014 <__floatunsidf>
    e358:	017f8434 	movhi	r5,65040
    e35c:	01800044 	movi	r6,1
    e360:	1009883a 	mov	r4,r2
    e364:	194b883a 	add	r5,r3,r5
    e368:	843fffc4 	addi	r16,r16,-1
    e36c:	d9801115 	stw	r6,68(sp)
    e370:	000d883a 	mov	r6,zero
    e374:	01cffe34 	movhi	r7,16376
    e378:	00087c80 	call	87c8 <__subdf3>
    e37c:	0198dbf4 	movhi	r6,25455
    e380:	01cff4f4 	movhi	r7,16339
    e384:	3190d844 	addi	r6,r6,17249
    e388:	39e1e9c4 	addi	r7,r7,-30809
    e38c:	1009883a 	mov	r4,r2
    e390:	180b883a 	mov	r5,r3
    e394:	00080b00 	call	80b0 <__muldf3>
    e398:	01a2d874 	movhi	r6,35681
    e39c:	01cff1f4 	movhi	r7,16327
    e3a0:	31b22cc4 	addi	r6,r6,-14157
    e3a4:	39e28a04 	addi	r7,r7,-30168
    e3a8:	180b883a 	mov	r5,r3
    e3ac:	1009883a 	mov	r4,r2
    e3b0:	0006d4c0 	call	6d4c <__adddf3>
    e3b4:	8009883a 	mov	r4,r16
    e3b8:	1029883a 	mov	r20,r2
    e3bc:	1823883a 	mov	r17,r3
    e3c0:	00091440 	call	9144 <__floatsidf>
    e3c4:	019427f4 	movhi	r6,20639
    e3c8:	01cff4f4 	movhi	r7,16339
    e3cc:	319e7ec4 	addi	r6,r6,31227
    e3d0:	39d104c4 	addi	r7,r7,17427
    e3d4:	1009883a 	mov	r4,r2
    e3d8:	180b883a 	mov	r5,r3
    e3dc:	00080b00 	call	80b0 <__muldf3>
    e3e0:	100d883a 	mov	r6,r2
    e3e4:	180f883a 	mov	r7,r3
    e3e8:	a009883a 	mov	r4,r20
    e3ec:	880b883a 	mov	r5,r17
    e3f0:	0006d4c0 	call	6d4c <__adddf3>
    e3f4:	1009883a 	mov	r4,r2
    e3f8:	180b883a 	mov	r5,r3
    e3fc:	1029883a 	mov	r20,r2
    e400:	1823883a 	mov	r17,r3
    e404:	00090c40 	call	90c4 <__fixdfsi>
    e408:	000d883a 	mov	r6,zero
    e40c:	000f883a 	mov	r7,zero
    e410:	a009883a 	mov	r4,r20
    e414:	880b883a 	mov	r5,r17
    e418:	d8800515 	stw	r2,20(sp)
    e41c:	0007fbc0 	call	7fbc <__ledf2>
    e420:	10028716 	blt	r2,zero,ee40 <_dtoa_r+0xc88>
    e424:	d8c00517 	ldw	r3,20(sp)
    e428:	00800584 	movi	r2,22
    e42c:	10c27536 	bltu	r2,r3,ee04 <_dtoa_r+0xc4c>
    e430:	180490fa 	slli	r2,r3,3
    e434:	00c20034 	movhi	r3,2048
    e438:	18c13a04 	addi	r3,r3,1256
    e43c:	1885883a 	add	r2,r3,r2
    e440:	11000017 	ldw	r4,0(r2)
    e444:	11400117 	ldw	r5,4(r2)
    e448:	900d883a 	mov	r6,r18
    e44c:	980f883a 	mov	r7,r19
    e450:	0007ee00 	call	7ee0 <__gedf2>
    e454:	00828d0e 	bge	zero,r2,ee8c <_dtoa_r+0xcd4>
    e458:	d9000517 	ldw	r4,20(sp)
    e45c:	d8000e15 	stw	zero,56(sp)
    e460:	213fffc4 	addi	r4,r4,-1
    e464:	d9000515 	stw	r4,20(sp)
    e468:	b42dc83a 	sub	r22,r22,r16
    e46c:	b5bfffc4 	addi	r22,r22,-1
    e470:	b0026f16 	blt	r22,zero,ee30 <_dtoa_r+0xc78>
    e474:	d8000815 	stw	zero,32(sp)
    e478:	d9c00517 	ldw	r7,20(sp)
    e47c:	38026416 	blt	r7,zero,ee10 <_dtoa_r+0xc58>
    e480:	b1ed883a 	add	r22,r22,r7
    e484:	d9c00d15 	stw	r7,52(sp)
    e488:	d8000a15 	stw	zero,40(sp)
    e48c:	d9800317 	ldw	r6,12(sp)
    e490:	00800244 	movi	r2,9
    e494:	11811436 	bltu	r2,r6,e8e8 <_dtoa_r+0x730>
    e498:	00800144 	movi	r2,5
    e49c:	1184e10e 	bge	r2,r6,f824 <_dtoa_r+0x166c>
    e4a0:	31bfff04 	addi	r6,r6,-4
    e4a4:	d9800315 	stw	r6,12(sp)
    e4a8:	0023883a 	mov	r17,zero
    e4ac:	d9800317 	ldw	r6,12(sp)
    e4b0:	008000c4 	movi	r2,3
    e4b4:	30836726 	beq	r6,r2,f254 <_dtoa_r+0x109c>
    e4b8:	1183410e 	bge	r2,r6,f1c0 <_dtoa_r+0x1008>
    e4bc:	d9c00317 	ldw	r7,12(sp)
    e4c0:	00800104 	movi	r2,4
    e4c4:	38827c26 	beq	r7,r2,eeb8 <_dtoa_r+0xd00>
    e4c8:	00800144 	movi	r2,5
    e4cc:	3884c41e 	bne	r7,r2,f7e0 <_dtoa_r+0x1628>
    e4d0:	00800044 	movi	r2,1
    e4d4:	d8800b15 	stw	r2,44(sp)
    e4d8:	d8c00517 	ldw	r3,20(sp)
    e4dc:	d9002217 	ldw	r4,136(sp)
    e4e0:	1907883a 	add	r3,r3,r4
    e4e4:	19800044 	addi	r6,r3,1
    e4e8:	d8c00c15 	stw	r3,48(sp)
    e4ec:	d9800615 	stw	r6,24(sp)
    e4f0:	0183a40e 	bge	zero,r6,f384 <_dtoa_r+0x11cc>
    e4f4:	d9800617 	ldw	r6,24(sp)
    e4f8:	3021883a 	mov	r16,r6
    e4fc:	e0001115 	stw	zero,68(fp)
    e500:	008005c4 	movi	r2,23
    e504:	1184c92e 	bgeu	r2,r6,f82c <_dtoa_r+0x1674>
    e508:	00c00044 	movi	r3,1
    e50c:	00800104 	movi	r2,4
    e510:	1085883a 	add	r2,r2,r2
    e514:	11000504 	addi	r4,r2,20
    e518:	180b883a 	mov	r5,r3
    e51c:	18c00044 	addi	r3,r3,1
    e520:	313ffb2e 	bgeu	r6,r4,e510 <__alt_data_end+0xf000e510>
    e524:	e1401115 	stw	r5,68(fp)
    e528:	e009883a 	mov	r4,fp
    e52c:	00101780 	call	10178 <_Balloc>
    e530:	d8800715 	stw	r2,28(sp)
    e534:	e0801015 	stw	r2,64(fp)
    e538:	00800384 	movi	r2,14
    e53c:	1400f736 	bltu	r2,r16,e91c <_dtoa_r+0x764>
    e540:	8800f626 	beq	r17,zero,e91c <_dtoa_r+0x764>
    e544:	d9c00517 	ldw	r7,20(sp)
    e548:	01c39a0e 	bge	zero,r7,f3b4 <_dtoa_r+0x11fc>
    e54c:	388003cc 	andi	r2,r7,15
    e550:	100490fa 	slli	r2,r2,3
    e554:	382bd13a 	srai	r21,r7,4
    e558:	00c20034 	movhi	r3,2048
    e55c:	18c13a04 	addi	r3,r3,1256
    e560:	1885883a 	add	r2,r3,r2
    e564:	a8c0040c 	andi	r3,r21,16
    e568:	12400017 	ldw	r9,0(r2)
    e56c:	12000117 	ldw	r8,4(r2)
    e570:	18037926 	beq	r3,zero,f358 <_dtoa_r+0x11a0>
    e574:	00820034 	movhi	r2,2048
    e578:	10813004 	addi	r2,r2,1216
    e57c:	11800817 	ldw	r6,32(r2)
    e580:	11c00917 	ldw	r7,36(r2)
    e584:	9009883a 	mov	r4,r18
    e588:	980b883a 	mov	r5,r19
    e58c:	da001715 	stw	r8,92(sp)
    e590:	da401615 	stw	r9,88(sp)
    e594:	00075f80 	call	75f8 <__divdf3>
    e598:	da001717 	ldw	r8,92(sp)
    e59c:	da401617 	ldw	r9,88(sp)
    e5a0:	ad4003cc 	andi	r21,r21,15
    e5a4:	040000c4 	movi	r16,3
    e5a8:	1023883a 	mov	r17,r2
    e5ac:	1829883a 	mov	r20,r3
    e5b0:	a8001126 	beq	r21,zero,e5f8 <_dtoa_r+0x440>
    e5b4:	05c20034 	movhi	r23,2048
    e5b8:	bdc13004 	addi	r23,r23,1216
    e5bc:	4805883a 	mov	r2,r9
    e5c0:	4007883a 	mov	r3,r8
    e5c4:	a980004c 	andi	r6,r21,1
    e5c8:	1009883a 	mov	r4,r2
    e5cc:	a82bd07a 	srai	r21,r21,1
    e5d0:	180b883a 	mov	r5,r3
    e5d4:	30000426 	beq	r6,zero,e5e8 <_dtoa_r+0x430>
    e5d8:	b9800017 	ldw	r6,0(r23)
    e5dc:	b9c00117 	ldw	r7,4(r23)
    e5e0:	84000044 	addi	r16,r16,1
    e5e4:	00080b00 	call	80b0 <__muldf3>
    e5e8:	bdc00204 	addi	r23,r23,8
    e5ec:	a83ff51e 	bne	r21,zero,e5c4 <__alt_data_end+0xf000e5c4>
    e5f0:	1013883a 	mov	r9,r2
    e5f4:	1811883a 	mov	r8,r3
    e5f8:	480d883a 	mov	r6,r9
    e5fc:	400f883a 	mov	r7,r8
    e600:	8809883a 	mov	r4,r17
    e604:	a00b883a 	mov	r5,r20
    e608:	00075f80 	call	75f8 <__divdf3>
    e60c:	d8800f15 	stw	r2,60(sp)
    e610:	d8c01015 	stw	r3,64(sp)
    e614:	d8c00e17 	ldw	r3,56(sp)
    e618:	18000626 	beq	r3,zero,e634 <_dtoa_r+0x47c>
    e61c:	d9000f17 	ldw	r4,60(sp)
    e620:	d9401017 	ldw	r5,64(sp)
    e624:	000d883a 	mov	r6,zero
    e628:	01cffc34 	movhi	r7,16368
    e62c:	0007fbc0 	call	7fbc <__ledf2>
    e630:	10040b16 	blt	r2,zero,f660 <_dtoa_r+0x14a8>
    e634:	8009883a 	mov	r4,r16
    e638:	00091440 	call	9144 <__floatsidf>
    e63c:	d9800f17 	ldw	r6,60(sp)
    e640:	d9c01017 	ldw	r7,64(sp)
    e644:	1009883a 	mov	r4,r2
    e648:	180b883a 	mov	r5,r3
    e64c:	00080b00 	call	80b0 <__muldf3>
    e650:	000d883a 	mov	r6,zero
    e654:	01d00734 	movhi	r7,16412
    e658:	1009883a 	mov	r4,r2
    e65c:	180b883a 	mov	r5,r3
    e660:	0006d4c0 	call	6d4c <__adddf3>
    e664:	1021883a 	mov	r16,r2
    e668:	d8800617 	ldw	r2,24(sp)
    e66c:	047f3034 	movhi	r17,64704
    e670:	1c63883a 	add	r17,r3,r17
    e674:	10031826 	beq	r2,zero,f2d8 <_dtoa_r+0x1120>
    e678:	d8c00517 	ldw	r3,20(sp)
    e67c:	db000617 	ldw	r12,24(sp)
    e680:	d8c01315 	stw	r3,76(sp)
    e684:	d9000b17 	ldw	r4,44(sp)
    e688:	20038f26 	beq	r4,zero,f4c8 <_dtoa_r+0x1310>
    e68c:	60bfffc4 	addi	r2,r12,-1
    e690:	100490fa 	slli	r2,r2,3
    e694:	00c20034 	movhi	r3,2048
    e698:	18c13a04 	addi	r3,r3,1256
    e69c:	1885883a 	add	r2,r3,r2
    e6a0:	11800017 	ldw	r6,0(r2)
    e6a4:	11c00117 	ldw	r7,4(r2)
    e6a8:	d8800717 	ldw	r2,28(sp)
    e6ac:	0009883a 	mov	r4,zero
    e6b0:	014ff834 	movhi	r5,16352
    e6b4:	db001615 	stw	r12,88(sp)
    e6b8:	15c00044 	addi	r23,r2,1
    e6bc:	00075f80 	call	75f8 <__divdf3>
    e6c0:	800d883a 	mov	r6,r16
    e6c4:	880f883a 	mov	r7,r17
    e6c8:	1009883a 	mov	r4,r2
    e6cc:	180b883a 	mov	r5,r3
    e6d0:	00087c80 	call	87c8 <__subdf3>
    e6d4:	d9401017 	ldw	r5,64(sp)
    e6d8:	d9000f17 	ldw	r4,60(sp)
    e6dc:	102b883a 	mov	r21,r2
    e6e0:	d8c01215 	stw	r3,72(sp)
    e6e4:	00090c40 	call	90c4 <__fixdfsi>
    e6e8:	1009883a 	mov	r4,r2
    e6ec:	1029883a 	mov	r20,r2
    e6f0:	00091440 	call	9144 <__floatsidf>
    e6f4:	d9000f17 	ldw	r4,60(sp)
    e6f8:	d9401017 	ldw	r5,64(sp)
    e6fc:	100d883a 	mov	r6,r2
    e700:	180f883a 	mov	r7,r3
    e704:	00087c80 	call	87c8 <__subdf3>
    e708:	1823883a 	mov	r17,r3
    e70c:	d8c00717 	ldw	r3,28(sp)
    e710:	d9401217 	ldw	r5,72(sp)
    e714:	a2000c04 	addi	r8,r20,48
    e718:	1021883a 	mov	r16,r2
    e71c:	1a000005 	stb	r8,0(r3)
    e720:	800d883a 	mov	r6,r16
    e724:	880f883a 	mov	r7,r17
    e728:	a809883a 	mov	r4,r21
    e72c:	4029883a 	mov	r20,r8
    e730:	0007ee00 	call	7ee0 <__gedf2>
    e734:	00841d16 	blt	zero,r2,f7ac <_dtoa_r+0x15f4>
    e738:	800d883a 	mov	r6,r16
    e73c:	880f883a 	mov	r7,r17
    e740:	0009883a 	mov	r4,zero
    e744:	014ffc34 	movhi	r5,16368
    e748:	00087c80 	call	87c8 <__subdf3>
    e74c:	d9401217 	ldw	r5,72(sp)
    e750:	100d883a 	mov	r6,r2
    e754:	180f883a 	mov	r7,r3
    e758:	a809883a 	mov	r4,r21
    e75c:	0007ee00 	call	7ee0 <__gedf2>
    e760:	db001617 	ldw	r12,88(sp)
    e764:	00840e16 	blt	zero,r2,f7a0 <_dtoa_r+0x15e8>
    e768:	00800044 	movi	r2,1
    e76c:	13006b0e 	bge	r2,r12,e91c <_dtoa_r+0x764>
    e770:	d9000717 	ldw	r4,28(sp)
    e774:	dd800f15 	stw	r22,60(sp)
    e778:	dcc01015 	stw	r19,64(sp)
    e77c:	2319883a 	add	r12,r4,r12
    e780:	dcc01217 	ldw	r19,72(sp)
    e784:	602d883a 	mov	r22,r12
    e788:	dc801215 	stw	r18,72(sp)
    e78c:	b825883a 	mov	r18,r23
    e790:	00000906 	br	e7b8 <_dtoa_r+0x600>
    e794:	00087c80 	call	87c8 <__subdf3>
    e798:	a80d883a 	mov	r6,r21
    e79c:	980f883a 	mov	r7,r19
    e7a0:	1009883a 	mov	r4,r2
    e7a4:	180b883a 	mov	r5,r3
    e7a8:	0007fbc0 	call	7fbc <__ledf2>
    e7ac:	1003e816 	blt	r2,zero,f750 <_dtoa_r+0x1598>
    e7b0:	b825883a 	mov	r18,r23
    e7b4:	bd83e926 	beq	r23,r22,f75c <_dtoa_r+0x15a4>
    e7b8:	a809883a 	mov	r4,r21
    e7bc:	980b883a 	mov	r5,r19
    e7c0:	000d883a 	mov	r6,zero
    e7c4:	01d00934 	movhi	r7,16420
    e7c8:	00080b00 	call	80b0 <__muldf3>
    e7cc:	000d883a 	mov	r6,zero
    e7d0:	01d00934 	movhi	r7,16420
    e7d4:	8009883a 	mov	r4,r16
    e7d8:	880b883a 	mov	r5,r17
    e7dc:	102b883a 	mov	r21,r2
    e7e0:	1827883a 	mov	r19,r3
    e7e4:	00080b00 	call	80b0 <__muldf3>
    e7e8:	180b883a 	mov	r5,r3
    e7ec:	1009883a 	mov	r4,r2
    e7f0:	1821883a 	mov	r16,r3
    e7f4:	1023883a 	mov	r17,r2
    e7f8:	00090c40 	call	90c4 <__fixdfsi>
    e7fc:	1009883a 	mov	r4,r2
    e800:	1029883a 	mov	r20,r2
    e804:	00091440 	call	9144 <__floatsidf>
    e808:	8809883a 	mov	r4,r17
    e80c:	800b883a 	mov	r5,r16
    e810:	100d883a 	mov	r6,r2
    e814:	180f883a 	mov	r7,r3
    e818:	00087c80 	call	87c8 <__subdf3>
    e81c:	a5000c04 	addi	r20,r20,48
    e820:	a80d883a 	mov	r6,r21
    e824:	980f883a 	mov	r7,r19
    e828:	1009883a 	mov	r4,r2
    e82c:	180b883a 	mov	r5,r3
    e830:	95000005 	stb	r20,0(r18)
    e834:	1021883a 	mov	r16,r2
    e838:	1823883a 	mov	r17,r3
    e83c:	0007fbc0 	call	7fbc <__ledf2>
    e840:	bdc00044 	addi	r23,r23,1
    e844:	800d883a 	mov	r6,r16
    e848:	880f883a 	mov	r7,r17
    e84c:	0009883a 	mov	r4,zero
    e850:	014ffc34 	movhi	r5,16368
    e854:	103fcf0e 	bge	r2,zero,e794 <__alt_data_end+0xf000e794>
    e858:	d8c01317 	ldw	r3,76(sp)
    e85c:	d8c00515 	stw	r3,20(sp)
    e860:	d9400917 	ldw	r5,36(sp)
    e864:	e009883a 	mov	r4,fp
    e868:	00102200 	call	10220 <_Bfree>
    e86c:	d9000517 	ldw	r4,20(sp)
    e870:	d9802317 	ldw	r6,140(sp)
    e874:	d9c02517 	ldw	r7,148(sp)
    e878:	b8000005 	stb	zero,0(r23)
    e87c:	20800044 	addi	r2,r4,1
    e880:	30800015 	stw	r2,0(r6)
    e884:	3802aa26 	beq	r7,zero,f330 <_dtoa_r+0x1178>
    e888:	3dc00015 	stw	r23,0(r7)
    e88c:	d8800717 	ldw	r2,28(sp)
    e890:	003e7906 	br	e278 <__alt_data_end+0xf000e278>
    e894:	00800434 	movhi	r2,16
    e898:	10bfffc4 	addi	r2,r2,-1
    e89c:	88a2703a 	and	r17,r17,r2
    e8a0:	883e851e 	bne	r17,zero,e2b8 <__alt_data_end+0xf000e2b8>
    e8a4:	00820034 	movhi	r2,2048
    e8a8:	10811c04 	addi	r2,r2,1136
    e8ac:	003e8406 	br	e2c0 <__alt_data_end+0xf000e2c0>
    e8b0:	10c00204 	addi	r3,r2,8
    e8b4:	003e8706 	br	e2d4 <__alt_data_end+0xf000e2d4>
    e8b8:	01400434 	movhi	r5,16
    e8bc:	297fffc4 	addi	r5,r5,-1
    e8c0:	994a703a 	and	r5,r19,r5
    e8c4:	9009883a 	mov	r4,r18
    e8c8:	843f0044 	addi	r16,r16,-1023
    e8cc:	294ffc34 	orhi	r5,r5,16368
    e8d0:	dd800217 	ldw	r22,8(sp)
    e8d4:	d8001115 	stw	zero,68(sp)
    e8d8:	003ea506 	br	e370 <__alt_data_end+0xf000e370>
    e8dc:	00820034 	movhi	r2,2048
    e8e0:	10811304 	addi	r2,r2,1100
    e8e4:	003e6406 	br	e278 <__alt_data_end+0xf000e278>
    e8e8:	e0001115 	stw	zero,68(fp)
    e8ec:	000b883a 	mov	r5,zero
    e8f0:	e009883a 	mov	r4,fp
    e8f4:	00101780 	call	10178 <_Balloc>
    e8f8:	01bfffc4 	movi	r6,-1
    e8fc:	01c00044 	movi	r7,1
    e900:	d8800715 	stw	r2,28(sp)
    e904:	d9800c15 	stw	r6,48(sp)
    e908:	e0801015 	stw	r2,64(fp)
    e90c:	d8000315 	stw	zero,12(sp)
    e910:	d9c00b15 	stw	r7,44(sp)
    e914:	d9800615 	stw	r6,24(sp)
    e918:	d8002215 	stw	zero,136(sp)
    e91c:	d8800117 	ldw	r2,4(sp)
    e920:	10008916 	blt	r2,zero,eb48 <_dtoa_r+0x990>
    e924:	d9000517 	ldw	r4,20(sp)
    e928:	00c00384 	movi	r3,14
    e92c:	19008616 	blt	r3,r4,eb48 <_dtoa_r+0x990>
    e930:	200490fa 	slli	r2,r4,3
    e934:	00c20034 	movhi	r3,2048
    e938:	d9802217 	ldw	r6,136(sp)
    e93c:	18c13a04 	addi	r3,r3,1256
    e940:	1885883a 	add	r2,r3,r2
    e944:	14000017 	ldw	r16,0(r2)
    e948:	14400117 	ldw	r17,4(r2)
    e94c:	30016316 	blt	r6,zero,eedc <_dtoa_r+0xd24>
    e950:	800d883a 	mov	r6,r16
    e954:	880f883a 	mov	r7,r17
    e958:	9009883a 	mov	r4,r18
    e95c:	980b883a 	mov	r5,r19
    e960:	00075f80 	call	75f8 <__divdf3>
    e964:	180b883a 	mov	r5,r3
    e968:	1009883a 	mov	r4,r2
    e96c:	00090c40 	call	90c4 <__fixdfsi>
    e970:	1009883a 	mov	r4,r2
    e974:	102b883a 	mov	r21,r2
    e978:	00091440 	call	9144 <__floatsidf>
    e97c:	800d883a 	mov	r6,r16
    e980:	880f883a 	mov	r7,r17
    e984:	1009883a 	mov	r4,r2
    e988:	180b883a 	mov	r5,r3
    e98c:	00080b00 	call	80b0 <__muldf3>
    e990:	100d883a 	mov	r6,r2
    e994:	180f883a 	mov	r7,r3
    e998:	9009883a 	mov	r4,r18
    e99c:	980b883a 	mov	r5,r19
    e9a0:	00087c80 	call	87c8 <__subdf3>
    e9a4:	d9c00717 	ldw	r7,28(sp)
    e9a8:	1009883a 	mov	r4,r2
    e9ac:	a8800c04 	addi	r2,r21,48
    e9b0:	38800005 	stb	r2,0(r7)
    e9b4:	3dc00044 	addi	r23,r7,1
    e9b8:	d9c00617 	ldw	r7,24(sp)
    e9bc:	01800044 	movi	r6,1
    e9c0:	180b883a 	mov	r5,r3
    e9c4:	2005883a 	mov	r2,r4
    e9c8:	39803826 	beq	r7,r6,eaac <_dtoa_r+0x8f4>
    e9cc:	000d883a 	mov	r6,zero
    e9d0:	01d00934 	movhi	r7,16420
    e9d4:	00080b00 	call	80b0 <__muldf3>
    e9d8:	000d883a 	mov	r6,zero
    e9dc:	000f883a 	mov	r7,zero
    e9e0:	1009883a 	mov	r4,r2
    e9e4:	180b883a 	mov	r5,r3
    e9e8:	1025883a 	mov	r18,r2
    e9ec:	1827883a 	mov	r19,r3
    e9f0:	0013f8c0 	call	13f8c <__eqdf2>
    e9f4:	103f9a26 	beq	r2,zero,e860 <__alt_data_end+0xf000e860>
    e9f8:	d9c00617 	ldw	r7,24(sp)
    e9fc:	d8c00717 	ldw	r3,28(sp)
    ea00:	b829883a 	mov	r20,r23
    ea04:	38bfffc4 	addi	r2,r7,-1
    ea08:	18ad883a 	add	r22,r3,r2
    ea0c:	00000a06 	br	ea38 <_dtoa_r+0x880>
    ea10:	00080b00 	call	80b0 <__muldf3>
    ea14:	000d883a 	mov	r6,zero
    ea18:	000f883a 	mov	r7,zero
    ea1c:	1009883a 	mov	r4,r2
    ea20:	180b883a 	mov	r5,r3
    ea24:	1025883a 	mov	r18,r2
    ea28:	1827883a 	mov	r19,r3
    ea2c:	b829883a 	mov	r20,r23
    ea30:	0013f8c0 	call	13f8c <__eqdf2>
    ea34:	103f8a26 	beq	r2,zero,e860 <__alt_data_end+0xf000e860>
    ea38:	800d883a 	mov	r6,r16
    ea3c:	880f883a 	mov	r7,r17
    ea40:	9009883a 	mov	r4,r18
    ea44:	980b883a 	mov	r5,r19
    ea48:	00075f80 	call	75f8 <__divdf3>
    ea4c:	180b883a 	mov	r5,r3
    ea50:	1009883a 	mov	r4,r2
    ea54:	00090c40 	call	90c4 <__fixdfsi>
    ea58:	1009883a 	mov	r4,r2
    ea5c:	102b883a 	mov	r21,r2
    ea60:	00091440 	call	9144 <__floatsidf>
    ea64:	800d883a 	mov	r6,r16
    ea68:	880f883a 	mov	r7,r17
    ea6c:	1009883a 	mov	r4,r2
    ea70:	180b883a 	mov	r5,r3
    ea74:	00080b00 	call	80b0 <__muldf3>
    ea78:	100d883a 	mov	r6,r2
    ea7c:	180f883a 	mov	r7,r3
    ea80:	9009883a 	mov	r4,r18
    ea84:	980b883a 	mov	r5,r19
    ea88:	00087c80 	call	87c8 <__subdf3>
    ea8c:	aa000c04 	addi	r8,r21,48
    ea90:	a2000005 	stb	r8,0(r20)
    ea94:	000d883a 	mov	r6,zero
    ea98:	01d00934 	movhi	r7,16420
    ea9c:	1009883a 	mov	r4,r2
    eaa0:	180b883a 	mov	r5,r3
    eaa4:	a5c00044 	addi	r23,r20,1
    eaa8:	b53fd91e 	bne	r22,r20,ea10 <__alt_data_end+0xf000ea10>
    eaac:	100d883a 	mov	r6,r2
    eab0:	180f883a 	mov	r7,r3
    eab4:	1009883a 	mov	r4,r2
    eab8:	180b883a 	mov	r5,r3
    eabc:	0006d4c0 	call	6d4c <__adddf3>
    eac0:	100d883a 	mov	r6,r2
    eac4:	180f883a 	mov	r7,r3
    eac8:	8009883a 	mov	r4,r16
    eacc:	880b883a 	mov	r5,r17
    ead0:	1027883a 	mov	r19,r2
    ead4:	1825883a 	mov	r18,r3
    ead8:	0007fbc0 	call	7fbc <__ledf2>
    eadc:	10000816 	blt	r2,zero,eb00 <_dtoa_r+0x948>
    eae0:	980d883a 	mov	r6,r19
    eae4:	900f883a 	mov	r7,r18
    eae8:	8009883a 	mov	r4,r16
    eaec:	880b883a 	mov	r5,r17
    eaf0:	0013f8c0 	call	13f8c <__eqdf2>
    eaf4:	103f5a1e 	bne	r2,zero,e860 <__alt_data_end+0xf000e860>
    eaf8:	ad40004c 	andi	r21,r21,1
    eafc:	a83f5826 	beq	r21,zero,e860 <__alt_data_end+0xf000e860>
    eb00:	bd3fffc3 	ldbu	r20,-1(r23)
    eb04:	b8bfffc4 	addi	r2,r23,-1
    eb08:	1007883a 	mov	r3,r2
    eb0c:	01400e44 	movi	r5,57
    eb10:	d9800717 	ldw	r6,28(sp)
    eb14:	00000506 	br	eb2c <_dtoa_r+0x974>
    eb18:	18ffffc4 	addi	r3,r3,-1
    eb1c:	11824726 	beq	r2,r6,f43c <_dtoa_r+0x1284>
    eb20:	1d000003 	ldbu	r20,0(r3)
    eb24:	102f883a 	mov	r23,r2
    eb28:	10bfffc4 	addi	r2,r2,-1
    eb2c:	a1003fcc 	andi	r4,r20,255
    eb30:	2100201c 	xori	r4,r4,128
    eb34:	213fe004 	addi	r4,r4,-128
    eb38:	217ff726 	beq	r4,r5,eb18 <__alt_data_end+0xf000eb18>
    eb3c:	a2000044 	addi	r8,r20,1
    eb40:	12000005 	stb	r8,0(r2)
    eb44:	003f4606 	br	e860 <__alt_data_end+0xf000e860>
    eb48:	d9000b17 	ldw	r4,44(sp)
    eb4c:	2000c826 	beq	r4,zero,ee70 <_dtoa_r+0xcb8>
    eb50:	d9800317 	ldw	r6,12(sp)
    eb54:	00c00044 	movi	r3,1
    eb58:	1980f90e 	bge	r3,r6,ef40 <_dtoa_r+0xd88>
    eb5c:	d8800617 	ldw	r2,24(sp)
    eb60:	d8c00a17 	ldw	r3,40(sp)
    eb64:	157fffc4 	addi	r21,r2,-1
    eb68:	1d41f316 	blt	r3,r21,f338 <_dtoa_r+0x1180>
    eb6c:	1d6bc83a 	sub	r21,r3,r21
    eb70:	d9c00617 	ldw	r7,24(sp)
    eb74:	3802aa16 	blt	r7,zero,f620 <_dtoa_r+0x1468>
    eb78:	dd000817 	ldw	r20,32(sp)
    eb7c:	d8800617 	ldw	r2,24(sp)
    eb80:	d8c00817 	ldw	r3,32(sp)
    eb84:	01400044 	movi	r5,1
    eb88:	e009883a 	mov	r4,fp
    eb8c:	1887883a 	add	r3,r3,r2
    eb90:	d8c00815 	stw	r3,32(sp)
    eb94:	b0ad883a 	add	r22,r22,r2
    eb98:	00105840 	call	10584 <__i2b>
    eb9c:	1023883a 	mov	r17,r2
    eba0:	a0000826 	beq	r20,zero,ebc4 <_dtoa_r+0xa0c>
    eba4:	0580070e 	bge	zero,r22,ebc4 <_dtoa_r+0xa0c>
    eba8:	a005883a 	mov	r2,r20
    ebac:	b500b916 	blt	r22,r20,ee94 <_dtoa_r+0xcdc>
    ebb0:	d9000817 	ldw	r4,32(sp)
    ebb4:	a0a9c83a 	sub	r20,r20,r2
    ebb8:	b0adc83a 	sub	r22,r22,r2
    ebbc:	2089c83a 	sub	r4,r4,r2
    ebc0:	d9000815 	stw	r4,32(sp)
    ebc4:	d9800a17 	ldw	r6,40(sp)
    ebc8:	0181810e 	bge	zero,r6,f1d0 <_dtoa_r+0x1018>
    ebcc:	d9c00b17 	ldw	r7,44(sp)
    ebd0:	3800b326 	beq	r7,zero,eea0 <_dtoa_r+0xce8>
    ebd4:	a800b226 	beq	r21,zero,eea0 <_dtoa_r+0xce8>
    ebd8:	880b883a 	mov	r5,r17
    ebdc:	a80d883a 	mov	r6,r21
    ebe0:	e009883a 	mov	r4,fp
    ebe4:	00107b80 	call	107b8 <__pow5mult>
    ebe8:	d9800917 	ldw	r6,36(sp)
    ebec:	100b883a 	mov	r5,r2
    ebf0:	e009883a 	mov	r4,fp
    ebf4:	1023883a 	mov	r17,r2
    ebf8:	00105c00 	call	105c0 <__multiply>
    ebfc:	1021883a 	mov	r16,r2
    ec00:	d8800a17 	ldw	r2,40(sp)
    ec04:	d9400917 	ldw	r5,36(sp)
    ec08:	e009883a 	mov	r4,fp
    ec0c:	1545c83a 	sub	r2,r2,r21
    ec10:	d8800a15 	stw	r2,40(sp)
    ec14:	00102200 	call	10220 <_Bfree>
    ec18:	d8c00a17 	ldw	r3,40(sp)
    ec1c:	18009f1e 	bne	r3,zero,ee9c <_dtoa_r+0xce4>
    ec20:	05c00044 	movi	r23,1
    ec24:	e009883a 	mov	r4,fp
    ec28:	b80b883a 	mov	r5,r23
    ec2c:	00105840 	call	10584 <__i2b>
    ec30:	d9000d17 	ldw	r4,52(sp)
    ec34:	102b883a 	mov	r21,r2
    ec38:	2000ce26 	beq	r4,zero,ef74 <_dtoa_r+0xdbc>
    ec3c:	200d883a 	mov	r6,r4
    ec40:	100b883a 	mov	r5,r2
    ec44:	e009883a 	mov	r4,fp
    ec48:	00107b80 	call	107b8 <__pow5mult>
    ec4c:	d9800317 	ldw	r6,12(sp)
    ec50:	102b883a 	mov	r21,r2
    ec54:	b981810e 	bge	r23,r6,f25c <_dtoa_r+0x10a4>
    ec58:	0027883a 	mov	r19,zero
    ec5c:	a8800417 	ldw	r2,16(r21)
    ec60:	05c00804 	movi	r23,32
    ec64:	10800104 	addi	r2,r2,4
    ec68:	1085883a 	add	r2,r2,r2
    ec6c:	1085883a 	add	r2,r2,r2
    ec70:	a885883a 	add	r2,r21,r2
    ec74:	11000017 	ldw	r4,0(r2)
    ec78:	001046c0 	call	1046c <__hi0bits>
    ec7c:	b885c83a 	sub	r2,r23,r2
    ec80:	1585883a 	add	r2,r2,r22
    ec84:	108007cc 	andi	r2,r2,31
    ec88:	1000b326 	beq	r2,zero,ef58 <_dtoa_r+0xda0>
    ec8c:	00c00804 	movi	r3,32
    ec90:	1887c83a 	sub	r3,r3,r2
    ec94:	01000104 	movi	r4,4
    ec98:	20c2cd0e 	bge	r4,r3,f7d0 <_dtoa_r+0x1618>
    ec9c:	00c00704 	movi	r3,28
    eca0:	1885c83a 	sub	r2,r3,r2
    eca4:	d8c00817 	ldw	r3,32(sp)
    eca8:	a0a9883a 	add	r20,r20,r2
    ecac:	b0ad883a 	add	r22,r22,r2
    ecb0:	1887883a 	add	r3,r3,r2
    ecb4:	d8c00815 	stw	r3,32(sp)
    ecb8:	d9800817 	ldw	r6,32(sp)
    ecbc:	0180040e 	bge	zero,r6,ecd0 <_dtoa_r+0xb18>
    ecc0:	800b883a 	mov	r5,r16
    ecc4:	e009883a 	mov	r4,fp
    ecc8:	00108f80 	call	108f8 <__lshift>
    eccc:	1021883a 	mov	r16,r2
    ecd0:	0580050e 	bge	zero,r22,ece8 <_dtoa_r+0xb30>
    ecd4:	a80b883a 	mov	r5,r21
    ecd8:	b00d883a 	mov	r6,r22
    ecdc:	e009883a 	mov	r4,fp
    ece0:	00108f80 	call	108f8 <__lshift>
    ece4:	102b883a 	mov	r21,r2
    ece8:	d9c00e17 	ldw	r7,56(sp)
    ecec:	3801211e 	bne	r7,zero,f174 <_dtoa_r+0xfbc>
    ecf0:	d9800617 	ldw	r6,24(sp)
    ecf4:	0181380e 	bge	zero,r6,f1d8 <_dtoa_r+0x1020>
    ecf8:	d8c00b17 	ldw	r3,44(sp)
    ecfc:	1800ab1e 	bne	r3,zero,efac <_dtoa_r+0xdf4>
    ed00:	dc800717 	ldw	r18,28(sp)
    ed04:	dcc00617 	ldw	r19,24(sp)
    ed08:	9029883a 	mov	r20,r18
    ed0c:	00000206 	br	ed18 <_dtoa_r+0xb60>
    ed10:	00102480 	call	10248 <__multadd>
    ed14:	1021883a 	mov	r16,r2
    ed18:	a80b883a 	mov	r5,r21
    ed1c:	8009883a 	mov	r4,r16
    ed20:	000dfb80 	call	dfb8 <quorem>
    ed24:	10800c04 	addi	r2,r2,48
    ed28:	90800005 	stb	r2,0(r18)
    ed2c:	94800044 	addi	r18,r18,1
    ed30:	9507c83a 	sub	r3,r18,r20
    ed34:	000f883a 	mov	r7,zero
    ed38:	01800284 	movi	r6,10
    ed3c:	800b883a 	mov	r5,r16
    ed40:	e009883a 	mov	r4,fp
    ed44:	1cfff216 	blt	r3,r19,ed10 <__alt_data_end+0xf000ed10>
    ed48:	1011883a 	mov	r8,r2
    ed4c:	d8800617 	ldw	r2,24(sp)
    ed50:	0082370e 	bge	zero,r2,f630 <_dtoa_r+0x1478>
    ed54:	d9000717 	ldw	r4,28(sp)
    ed58:	0025883a 	mov	r18,zero
    ed5c:	20af883a 	add	r23,r4,r2
    ed60:	01800044 	movi	r6,1
    ed64:	800b883a 	mov	r5,r16
    ed68:	e009883a 	mov	r4,fp
    ed6c:	da001715 	stw	r8,92(sp)
    ed70:	00108f80 	call	108f8 <__lshift>
    ed74:	a80b883a 	mov	r5,r21
    ed78:	1009883a 	mov	r4,r2
    ed7c:	d8800915 	stw	r2,36(sp)
    ed80:	0010a400 	call	10a40 <__mcmp>
    ed84:	da001717 	ldw	r8,92(sp)
    ed88:	0081800e 	bge	zero,r2,f38c <_dtoa_r+0x11d4>
    ed8c:	b93fffc3 	ldbu	r4,-1(r23)
    ed90:	b8bfffc4 	addi	r2,r23,-1
    ed94:	1007883a 	mov	r3,r2
    ed98:	01800e44 	movi	r6,57
    ed9c:	d9c00717 	ldw	r7,28(sp)
    eda0:	00000506 	br	edb8 <_dtoa_r+0xc00>
    eda4:	18ffffc4 	addi	r3,r3,-1
    eda8:	11c12326 	beq	r2,r7,f238 <_dtoa_r+0x1080>
    edac:	19000003 	ldbu	r4,0(r3)
    edb0:	102f883a 	mov	r23,r2
    edb4:	10bfffc4 	addi	r2,r2,-1
    edb8:	21403fcc 	andi	r5,r4,255
    edbc:	2940201c 	xori	r5,r5,128
    edc0:	297fe004 	addi	r5,r5,-128
    edc4:	29bff726 	beq	r5,r6,eda4 <__alt_data_end+0xf000eda4>
    edc8:	21000044 	addi	r4,r4,1
    edcc:	11000005 	stb	r4,0(r2)
    edd0:	a80b883a 	mov	r5,r21
    edd4:	e009883a 	mov	r4,fp
    edd8:	00102200 	call	10220 <_Bfree>
    eddc:	883ea026 	beq	r17,zero,e860 <__alt_data_end+0xf000e860>
    ede0:	90000426 	beq	r18,zero,edf4 <_dtoa_r+0xc3c>
    ede4:	94400326 	beq	r18,r17,edf4 <_dtoa_r+0xc3c>
    ede8:	900b883a 	mov	r5,r18
    edec:	e009883a 	mov	r4,fp
    edf0:	00102200 	call	10220 <_Bfree>
    edf4:	880b883a 	mov	r5,r17
    edf8:	e009883a 	mov	r4,fp
    edfc:	00102200 	call	10220 <_Bfree>
    ee00:	003e9706 	br	e860 <__alt_data_end+0xf000e860>
    ee04:	01800044 	movi	r6,1
    ee08:	d9800e15 	stw	r6,56(sp)
    ee0c:	003d9606 	br	e468 <__alt_data_end+0xf000e468>
    ee10:	d8800817 	ldw	r2,32(sp)
    ee14:	d8c00517 	ldw	r3,20(sp)
    ee18:	d8000d15 	stw	zero,52(sp)
    ee1c:	10c5c83a 	sub	r2,r2,r3
    ee20:	00c9c83a 	sub	r4,zero,r3
    ee24:	d8800815 	stw	r2,32(sp)
    ee28:	d9000a15 	stw	r4,40(sp)
    ee2c:	003d9706 	br	e48c <__alt_data_end+0xf000e48c>
    ee30:	05adc83a 	sub	r22,zero,r22
    ee34:	dd800815 	stw	r22,32(sp)
    ee38:	002d883a 	mov	r22,zero
    ee3c:	003d8e06 	br	e478 <__alt_data_end+0xf000e478>
    ee40:	d9000517 	ldw	r4,20(sp)
    ee44:	00091440 	call	9144 <__floatsidf>
    ee48:	100d883a 	mov	r6,r2
    ee4c:	180f883a 	mov	r7,r3
    ee50:	a009883a 	mov	r4,r20
    ee54:	880b883a 	mov	r5,r17
    ee58:	0013f8c0 	call	13f8c <__eqdf2>
    ee5c:	103d7126 	beq	r2,zero,e424 <__alt_data_end+0xf000e424>
    ee60:	d9c00517 	ldw	r7,20(sp)
    ee64:	39ffffc4 	addi	r7,r7,-1
    ee68:	d9c00515 	stw	r7,20(sp)
    ee6c:	003d6d06 	br	e424 <__alt_data_end+0xf000e424>
    ee70:	dd400a17 	ldw	r21,40(sp)
    ee74:	dd000817 	ldw	r20,32(sp)
    ee78:	0023883a 	mov	r17,zero
    ee7c:	003f4806 	br	eba0 <__alt_data_end+0xf000eba0>
    ee80:	10e3c83a 	sub	r17,r2,r3
    ee84:	9448983a 	sll	r4,r18,r17
    ee88:	003d3206 	br	e354 <__alt_data_end+0xf000e354>
    ee8c:	d8000e15 	stw	zero,56(sp)
    ee90:	003d7506 	br	e468 <__alt_data_end+0xf000e468>
    ee94:	b005883a 	mov	r2,r22
    ee98:	003f4506 	br	ebb0 <__alt_data_end+0xf000ebb0>
    ee9c:	dc000915 	stw	r16,36(sp)
    eea0:	d9800a17 	ldw	r6,40(sp)
    eea4:	d9400917 	ldw	r5,36(sp)
    eea8:	e009883a 	mov	r4,fp
    eeac:	00107b80 	call	107b8 <__pow5mult>
    eeb0:	1021883a 	mov	r16,r2
    eeb4:	003f5a06 	br	ec20 <__alt_data_end+0xf000ec20>
    eeb8:	01c00044 	movi	r7,1
    eebc:	d9c00b15 	stw	r7,44(sp)
    eec0:	d8802217 	ldw	r2,136(sp)
    eec4:	0081280e 	bge	zero,r2,f368 <_dtoa_r+0x11b0>
    eec8:	100d883a 	mov	r6,r2
    eecc:	1021883a 	mov	r16,r2
    eed0:	d8800c15 	stw	r2,48(sp)
    eed4:	d8800615 	stw	r2,24(sp)
    eed8:	003d8806 	br	e4fc <__alt_data_end+0xf000e4fc>
    eedc:	d8800617 	ldw	r2,24(sp)
    eee0:	00be9b16 	blt	zero,r2,e950 <__alt_data_end+0xf000e950>
    eee4:	10010f1e 	bne	r2,zero,f324 <_dtoa_r+0x116c>
    eee8:	880b883a 	mov	r5,r17
    eeec:	000d883a 	mov	r6,zero
    eef0:	01d00534 	movhi	r7,16404
    eef4:	8009883a 	mov	r4,r16
    eef8:	00080b00 	call	80b0 <__muldf3>
    eefc:	900d883a 	mov	r6,r18
    ef00:	980f883a 	mov	r7,r19
    ef04:	1009883a 	mov	r4,r2
    ef08:	180b883a 	mov	r5,r3
    ef0c:	0007ee00 	call	7ee0 <__gedf2>
    ef10:	002b883a 	mov	r21,zero
    ef14:	0023883a 	mov	r17,zero
    ef18:	1000bf16 	blt	r2,zero,f218 <_dtoa_r+0x1060>
    ef1c:	d9802217 	ldw	r6,136(sp)
    ef20:	ddc00717 	ldw	r23,28(sp)
    ef24:	018c303a 	nor	r6,zero,r6
    ef28:	d9800515 	stw	r6,20(sp)
    ef2c:	a80b883a 	mov	r5,r21
    ef30:	e009883a 	mov	r4,fp
    ef34:	00102200 	call	10220 <_Bfree>
    ef38:	883e4926 	beq	r17,zero,e860 <__alt_data_end+0xf000e860>
    ef3c:	003fad06 	br	edf4 <__alt_data_end+0xf000edf4>
    ef40:	d9c01117 	ldw	r7,68(sp)
    ef44:	3801bc26 	beq	r7,zero,f638 <_dtoa_r+0x1480>
    ef48:	10810cc4 	addi	r2,r2,1075
    ef4c:	dd400a17 	ldw	r21,40(sp)
    ef50:	dd000817 	ldw	r20,32(sp)
    ef54:	003f0a06 	br	eb80 <__alt_data_end+0xf000eb80>
    ef58:	00800704 	movi	r2,28
    ef5c:	d9000817 	ldw	r4,32(sp)
    ef60:	a0a9883a 	add	r20,r20,r2
    ef64:	b0ad883a 	add	r22,r22,r2
    ef68:	2089883a 	add	r4,r4,r2
    ef6c:	d9000815 	stw	r4,32(sp)
    ef70:	003f5106 	br	ecb8 <__alt_data_end+0xf000ecb8>
    ef74:	d8c00317 	ldw	r3,12(sp)
    ef78:	b8c1fc0e 	bge	r23,r3,f76c <_dtoa_r+0x15b4>
    ef7c:	0027883a 	mov	r19,zero
    ef80:	b805883a 	mov	r2,r23
    ef84:	003f3e06 	br	ec80 <__alt_data_end+0xf000ec80>
    ef88:	880b883a 	mov	r5,r17
    ef8c:	e009883a 	mov	r4,fp
    ef90:	000f883a 	mov	r7,zero
    ef94:	01800284 	movi	r6,10
    ef98:	00102480 	call	10248 <__multadd>
    ef9c:	d9000c17 	ldw	r4,48(sp)
    efa0:	1023883a 	mov	r17,r2
    efa4:	0102040e 	bge	zero,r4,f7b8 <_dtoa_r+0x1600>
    efa8:	d9000615 	stw	r4,24(sp)
    efac:	0500050e 	bge	zero,r20,efc4 <_dtoa_r+0xe0c>
    efb0:	880b883a 	mov	r5,r17
    efb4:	a00d883a 	mov	r6,r20
    efb8:	e009883a 	mov	r4,fp
    efbc:	00108f80 	call	108f8 <__lshift>
    efc0:	1023883a 	mov	r17,r2
    efc4:	9801241e 	bne	r19,zero,f458 <_dtoa_r+0x12a0>
    efc8:	8829883a 	mov	r20,r17
    efcc:	d9000617 	ldw	r4,24(sp)
    efd0:	dcc00717 	ldw	r19,28(sp)
    efd4:	9480004c 	andi	r18,r18,1
    efd8:	20bfffc4 	addi	r2,r4,-1
    efdc:	9885883a 	add	r2,r19,r2
    efe0:	d8800415 	stw	r2,16(sp)
    efe4:	dc800615 	stw	r18,24(sp)
    efe8:	a80b883a 	mov	r5,r21
    efec:	8009883a 	mov	r4,r16
    eff0:	000dfb80 	call	dfb8 <quorem>
    eff4:	880b883a 	mov	r5,r17
    eff8:	8009883a 	mov	r4,r16
    effc:	102f883a 	mov	r23,r2
    f000:	0010a400 	call	10a40 <__mcmp>
    f004:	a80b883a 	mov	r5,r21
    f008:	a00d883a 	mov	r6,r20
    f00c:	e009883a 	mov	r4,fp
    f010:	102d883a 	mov	r22,r2
    f014:	0010aa00 	call	10aa0 <__mdiff>
    f018:	1007883a 	mov	r3,r2
    f01c:	10800317 	ldw	r2,12(r2)
    f020:	bc800c04 	addi	r18,r23,48
    f024:	180b883a 	mov	r5,r3
    f028:	10004e1e 	bne	r2,zero,f164 <_dtoa_r+0xfac>
    f02c:	8009883a 	mov	r4,r16
    f030:	d8c01615 	stw	r3,88(sp)
    f034:	0010a400 	call	10a40 <__mcmp>
    f038:	d8c01617 	ldw	r3,88(sp)
    f03c:	e009883a 	mov	r4,fp
    f040:	d8801615 	stw	r2,88(sp)
    f044:	180b883a 	mov	r5,r3
    f048:	00102200 	call	10220 <_Bfree>
    f04c:	d8801617 	ldw	r2,88(sp)
    f050:	1000041e 	bne	r2,zero,f064 <_dtoa_r+0xeac>
    f054:	d9800317 	ldw	r6,12(sp)
    f058:	3000021e 	bne	r6,zero,f064 <_dtoa_r+0xeac>
    f05c:	d8c00617 	ldw	r3,24(sp)
    f060:	18003726 	beq	r3,zero,f140 <_dtoa_r+0xf88>
    f064:	b0002016 	blt	r22,zero,f0e8 <_dtoa_r+0xf30>
    f068:	b000041e 	bne	r22,zero,f07c <_dtoa_r+0xec4>
    f06c:	d9000317 	ldw	r4,12(sp)
    f070:	2000021e 	bne	r4,zero,f07c <_dtoa_r+0xec4>
    f074:	d8c00617 	ldw	r3,24(sp)
    f078:	18001b26 	beq	r3,zero,f0e8 <_dtoa_r+0xf30>
    f07c:	00810716 	blt	zero,r2,f49c <_dtoa_r+0x12e4>
    f080:	d8c00417 	ldw	r3,16(sp)
    f084:	9d800044 	addi	r22,r19,1
    f088:	9c800005 	stb	r18,0(r19)
    f08c:	b02f883a 	mov	r23,r22
    f090:	98c10626 	beq	r19,r3,f4ac <_dtoa_r+0x12f4>
    f094:	800b883a 	mov	r5,r16
    f098:	000f883a 	mov	r7,zero
    f09c:	01800284 	movi	r6,10
    f0a0:	e009883a 	mov	r4,fp
    f0a4:	00102480 	call	10248 <__multadd>
    f0a8:	1021883a 	mov	r16,r2
    f0ac:	000f883a 	mov	r7,zero
    f0b0:	01800284 	movi	r6,10
    f0b4:	880b883a 	mov	r5,r17
    f0b8:	e009883a 	mov	r4,fp
    f0bc:	8d002526 	beq	r17,r20,f154 <_dtoa_r+0xf9c>
    f0c0:	00102480 	call	10248 <__multadd>
    f0c4:	a00b883a 	mov	r5,r20
    f0c8:	000f883a 	mov	r7,zero
    f0cc:	01800284 	movi	r6,10
    f0d0:	e009883a 	mov	r4,fp
    f0d4:	1023883a 	mov	r17,r2
    f0d8:	00102480 	call	10248 <__multadd>
    f0dc:	1029883a 	mov	r20,r2
    f0e0:	b027883a 	mov	r19,r22
    f0e4:	003fc006 	br	efe8 <__alt_data_end+0xf000efe8>
    f0e8:	9011883a 	mov	r8,r18
    f0ec:	00800e0e 	bge	zero,r2,f128 <_dtoa_r+0xf70>
    f0f0:	800b883a 	mov	r5,r16
    f0f4:	01800044 	movi	r6,1
    f0f8:	e009883a 	mov	r4,fp
    f0fc:	da001715 	stw	r8,92(sp)
    f100:	00108f80 	call	108f8 <__lshift>
    f104:	a80b883a 	mov	r5,r21
    f108:	1009883a 	mov	r4,r2
    f10c:	1021883a 	mov	r16,r2
    f110:	0010a400 	call	10a40 <__mcmp>
    f114:	da001717 	ldw	r8,92(sp)
    f118:	0081960e 	bge	zero,r2,f774 <_dtoa_r+0x15bc>
    f11c:	00800e44 	movi	r2,57
    f120:	40817026 	beq	r8,r2,f6e4 <_dtoa_r+0x152c>
    f124:	ba000c44 	addi	r8,r23,49
    f128:	8825883a 	mov	r18,r17
    f12c:	9dc00044 	addi	r23,r19,1
    f130:	9a000005 	stb	r8,0(r19)
    f134:	a023883a 	mov	r17,r20
    f138:	dc000915 	stw	r16,36(sp)
    f13c:	003f2406 	br	edd0 <__alt_data_end+0xf000edd0>
    f140:	00800e44 	movi	r2,57
    f144:	9011883a 	mov	r8,r18
    f148:	90816626 	beq	r18,r2,f6e4 <_dtoa_r+0x152c>
    f14c:	05bff516 	blt	zero,r22,f124 <__alt_data_end+0xf000f124>
    f150:	003ff506 	br	f128 <__alt_data_end+0xf000f128>
    f154:	00102480 	call	10248 <__multadd>
    f158:	1023883a 	mov	r17,r2
    f15c:	1029883a 	mov	r20,r2
    f160:	003fdf06 	br	f0e0 <__alt_data_end+0xf000f0e0>
    f164:	e009883a 	mov	r4,fp
    f168:	00102200 	call	10220 <_Bfree>
    f16c:	00800044 	movi	r2,1
    f170:	003fbc06 	br	f064 <__alt_data_end+0xf000f064>
    f174:	a80b883a 	mov	r5,r21
    f178:	8009883a 	mov	r4,r16
    f17c:	0010a400 	call	10a40 <__mcmp>
    f180:	103edb0e 	bge	r2,zero,ecf0 <__alt_data_end+0xf000ecf0>
    f184:	800b883a 	mov	r5,r16
    f188:	000f883a 	mov	r7,zero
    f18c:	01800284 	movi	r6,10
    f190:	e009883a 	mov	r4,fp
    f194:	00102480 	call	10248 <__multadd>
    f198:	1021883a 	mov	r16,r2
    f19c:	d8800517 	ldw	r2,20(sp)
    f1a0:	d8c00b17 	ldw	r3,44(sp)
    f1a4:	10bfffc4 	addi	r2,r2,-1
    f1a8:	d8800515 	stw	r2,20(sp)
    f1ac:	183f761e 	bne	r3,zero,ef88 <__alt_data_end+0xf000ef88>
    f1b0:	d9000c17 	ldw	r4,48(sp)
    f1b4:	0101730e 	bge	zero,r4,f784 <_dtoa_r+0x15cc>
    f1b8:	d9000615 	stw	r4,24(sp)
    f1bc:	003ed006 	br	ed00 <__alt_data_end+0xf000ed00>
    f1c0:	00800084 	movi	r2,2
    f1c4:	3081861e 	bne	r6,r2,f7e0 <_dtoa_r+0x1628>
    f1c8:	d8000b15 	stw	zero,44(sp)
    f1cc:	003f3c06 	br	eec0 <__alt_data_end+0xf000eec0>
    f1d0:	dc000917 	ldw	r16,36(sp)
    f1d4:	003e9206 	br	ec20 <__alt_data_end+0xf000ec20>
    f1d8:	d9c00317 	ldw	r7,12(sp)
    f1dc:	00800084 	movi	r2,2
    f1e0:	11fec50e 	bge	r2,r7,ecf8 <__alt_data_end+0xf000ecf8>
    f1e4:	d9000617 	ldw	r4,24(sp)
    f1e8:	20013c1e 	bne	r4,zero,f6dc <_dtoa_r+0x1524>
    f1ec:	a80b883a 	mov	r5,r21
    f1f0:	000f883a 	mov	r7,zero
    f1f4:	01800144 	movi	r6,5
    f1f8:	e009883a 	mov	r4,fp
    f1fc:	00102480 	call	10248 <__multadd>
    f200:	100b883a 	mov	r5,r2
    f204:	8009883a 	mov	r4,r16
    f208:	102b883a 	mov	r21,r2
    f20c:	0010a400 	call	10a40 <__mcmp>
    f210:	dc000915 	stw	r16,36(sp)
    f214:	00bf410e 	bge	zero,r2,ef1c <__alt_data_end+0xf000ef1c>
    f218:	d9c00717 	ldw	r7,28(sp)
    f21c:	00800c44 	movi	r2,49
    f220:	38800005 	stb	r2,0(r7)
    f224:	d8800517 	ldw	r2,20(sp)
    f228:	3dc00044 	addi	r23,r7,1
    f22c:	10800044 	addi	r2,r2,1
    f230:	d8800515 	stw	r2,20(sp)
    f234:	003f3d06 	br	ef2c <__alt_data_end+0xf000ef2c>
    f238:	d9800517 	ldw	r6,20(sp)
    f23c:	d9c00717 	ldw	r7,28(sp)
    f240:	00800c44 	movi	r2,49
    f244:	31800044 	addi	r6,r6,1
    f248:	d9800515 	stw	r6,20(sp)
    f24c:	38800005 	stb	r2,0(r7)
    f250:	003edf06 	br	edd0 <__alt_data_end+0xf000edd0>
    f254:	d8000b15 	stw	zero,44(sp)
    f258:	003c9f06 	br	e4d8 <__alt_data_end+0xf000e4d8>
    f25c:	903e7e1e 	bne	r18,zero,ec58 <__alt_data_end+0xf000ec58>
    f260:	00800434 	movhi	r2,16
    f264:	10bfffc4 	addi	r2,r2,-1
    f268:	9884703a 	and	r2,r19,r2
    f26c:	1000ea1e 	bne	r2,zero,f618 <_dtoa_r+0x1460>
    f270:	9cdffc2c 	andhi	r19,r19,32752
    f274:	9800e826 	beq	r19,zero,f618 <_dtoa_r+0x1460>
    f278:	d9c00817 	ldw	r7,32(sp)
    f27c:	b5800044 	addi	r22,r22,1
    f280:	04c00044 	movi	r19,1
    f284:	39c00044 	addi	r7,r7,1
    f288:	d9c00815 	stw	r7,32(sp)
    f28c:	d8800d17 	ldw	r2,52(sp)
    f290:	103e721e 	bne	r2,zero,ec5c <__alt_data_end+0xf000ec5c>
    f294:	00800044 	movi	r2,1
    f298:	003e7906 	br	ec80 <__alt_data_end+0xf000ec80>
    f29c:	8009883a 	mov	r4,r16
    f2a0:	00091440 	call	9144 <__floatsidf>
    f2a4:	d9800f17 	ldw	r6,60(sp)
    f2a8:	d9c01017 	ldw	r7,64(sp)
    f2ac:	1009883a 	mov	r4,r2
    f2b0:	180b883a 	mov	r5,r3
    f2b4:	00080b00 	call	80b0 <__muldf3>
    f2b8:	000d883a 	mov	r6,zero
    f2bc:	01d00734 	movhi	r7,16412
    f2c0:	1009883a 	mov	r4,r2
    f2c4:	180b883a 	mov	r5,r3
    f2c8:	0006d4c0 	call	6d4c <__adddf3>
    f2cc:	047f3034 	movhi	r17,64704
    f2d0:	1021883a 	mov	r16,r2
    f2d4:	1c63883a 	add	r17,r3,r17
    f2d8:	d9000f17 	ldw	r4,60(sp)
    f2dc:	d9401017 	ldw	r5,64(sp)
    f2e0:	000d883a 	mov	r6,zero
    f2e4:	01d00534 	movhi	r7,16404
    f2e8:	00087c80 	call	87c8 <__subdf3>
    f2ec:	800d883a 	mov	r6,r16
    f2f0:	880f883a 	mov	r7,r17
    f2f4:	1009883a 	mov	r4,r2
    f2f8:	180b883a 	mov	r5,r3
    f2fc:	102b883a 	mov	r21,r2
    f300:	1829883a 	mov	r20,r3
    f304:	0007ee00 	call	7ee0 <__gedf2>
    f308:	00806c16 	blt	zero,r2,f4bc <_dtoa_r+0x1304>
    f30c:	89e0003c 	xorhi	r7,r17,32768
    f310:	800d883a 	mov	r6,r16
    f314:	a809883a 	mov	r4,r21
    f318:	a00b883a 	mov	r5,r20
    f31c:	0007fbc0 	call	7fbc <__ledf2>
    f320:	103d7e0e 	bge	r2,zero,e91c <__alt_data_end+0xf000e91c>
    f324:	002b883a 	mov	r21,zero
    f328:	0023883a 	mov	r17,zero
    f32c:	003efb06 	br	ef1c <__alt_data_end+0xf000ef1c>
    f330:	d8800717 	ldw	r2,28(sp)
    f334:	003bd006 	br	e278 <__alt_data_end+0xf000e278>
    f338:	d9000a17 	ldw	r4,40(sp)
    f33c:	d9800d17 	ldw	r6,52(sp)
    f340:	dd400a15 	stw	r21,40(sp)
    f344:	a905c83a 	sub	r2,r21,r4
    f348:	308d883a 	add	r6,r6,r2
    f34c:	d9800d15 	stw	r6,52(sp)
    f350:	002b883a 	mov	r21,zero
    f354:	003e0606 	br	eb70 <__alt_data_end+0xf000eb70>
    f358:	9023883a 	mov	r17,r18
    f35c:	9829883a 	mov	r20,r19
    f360:	04000084 	movi	r16,2
    f364:	003c9206 	br	e5b0 <__alt_data_end+0xf000e5b0>
    f368:	04000044 	movi	r16,1
    f36c:	dc000c15 	stw	r16,48(sp)
    f370:	dc000615 	stw	r16,24(sp)
    f374:	dc002215 	stw	r16,136(sp)
    f378:	e0001115 	stw	zero,68(fp)
    f37c:	000b883a 	mov	r5,zero
    f380:	003c6906 	br	e528 <__alt_data_end+0xf000e528>
    f384:	3021883a 	mov	r16,r6
    f388:	003ffb06 	br	f378 <__alt_data_end+0xf000f378>
    f38c:	1000021e 	bne	r2,zero,f398 <_dtoa_r+0x11e0>
    f390:	4200004c 	andi	r8,r8,1
    f394:	403e7d1e 	bne	r8,zero,ed8c <__alt_data_end+0xf000ed8c>
    f398:	01000c04 	movi	r4,48
    f39c:	00000106 	br	f3a4 <_dtoa_r+0x11ec>
    f3a0:	102f883a 	mov	r23,r2
    f3a4:	b8bfffc4 	addi	r2,r23,-1
    f3a8:	10c00007 	ldb	r3,0(r2)
    f3ac:	193ffc26 	beq	r3,r4,f3a0 <__alt_data_end+0xf000f3a0>
    f3b0:	003e8706 	br	edd0 <__alt_data_end+0xf000edd0>
    f3b4:	d8800517 	ldw	r2,20(sp)
    f3b8:	00a3c83a 	sub	r17,zero,r2
    f3bc:	8800a426 	beq	r17,zero,f650 <_dtoa_r+0x1498>
    f3c0:	888003cc 	andi	r2,r17,15
    f3c4:	100490fa 	slli	r2,r2,3
    f3c8:	00c20034 	movhi	r3,2048
    f3cc:	18c13a04 	addi	r3,r3,1256
    f3d0:	1885883a 	add	r2,r3,r2
    f3d4:	11800017 	ldw	r6,0(r2)
    f3d8:	11c00117 	ldw	r7,4(r2)
    f3dc:	9009883a 	mov	r4,r18
    f3e0:	980b883a 	mov	r5,r19
    f3e4:	8823d13a 	srai	r17,r17,4
    f3e8:	00080b00 	call	80b0 <__muldf3>
    f3ec:	d8800f15 	stw	r2,60(sp)
    f3f0:	d8c01015 	stw	r3,64(sp)
    f3f4:	8800e826 	beq	r17,zero,f798 <_dtoa_r+0x15e0>
    f3f8:	05020034 	movhi	r20,2048
    f3fc:	a5013004 	addi	r20,r20,1216
    f400:	04000084 	movi	r16,2
    f404:	8980004c 	andi	r6,r17,1
    f408:	1009883a 	mov	r4,r2
    f40c:	8823d07a 	srai	r17,r17,1
    f410:	180b883a 	mov	r5,r3
    f414:	30000426 	beq	r6,zero,f428 <_dtoa_r+0x1270>
    f418:	a1800017 	ldw	r6,0(r20)
    f41c:	a1c00117 	ldw	r7,4(r20)
    f420:	84000044 	addi	r16,r16,1
    f424:	00080b00 	call	80b0 <__muldf3>
    f428:	a5000204 	addi	r20,r20,8
    f42c:	883ff51e 	bne	r17,zero,f404 <__alt_data_end+0xf000f404>
    f430:	d8800f15 	stw	r2,60(sp)
    f434:	d8c01015 	stw	r3,64(sp)
    f438:	003c7606 	br	e614 <__alt_data_end+0xf000e614>
    f43c:	00c00c04 	movi	r3,48
    f440:	10c00005 	stb	r3,0(r2)
    f444:	d8c00517 	ldw	r3,20(sp)
    f448:	bd3fffc3 	ldbu	r20,-1(r23)
    f44c:	18c00044 	addi	r3,r3,1
    f450:	d8c00515 	stw	r3,20(sp)
    f454:	003db906 	br	eb3c <__alt_data_end+0xf000eb3c>
    f458:	89400117 	ldw	r5,4(r17)
    f45c:	e009883a 	mov	r4,fp
    f460:	00101780 	call	10178 <_Balloc>
    f464:	89800417 	ldw	r6,16(r17)
    f468:	89400304 	addi	r5,r17,12
    f46c:	11000304 	addi	r4,r2,12
    f470:	31800084 	addi	r6,r6,2
    f474:	318d883a 	add	r6,r6,r6
    f478:	318d883a 	add	r6,r6,r6
    f47c:	1027883a 	mov	r19,r2
    f480:	000b2b80 	call	b2b8 <memcpy>
    f484:	01800044 	movi	r6,1
    f488:	980b883a 	mov	r5,r19
    f48c:	e009883a 	mov	r4,fp
    f490:	00108f80 	call	108f8 <__lshift>
    f494:	1029883a 	mov	r20,r2
    f498:	003ecc06 	br	efcc <__alt_data_end+0xf000efcc>
    f49c:	00800e44 	movi	r2,57
    f4a0:	90809026 	beq	r18,r2,f6e4 <_dtoa_r+0x152c>
    f4a4:	92000044 	addi	r8,r18,1
    f4a8:	003f1f06 	br	f128 <__alt_data_end+0xf000f128>
    f4ac:	9011883a 	mov	r8,r18
    f4b0:	8825883a 	mov	r18,r17
    f4b4:	a023883a 	mov	r17,r20
    f4b8:	003e2906 	br	ed60 <__alt_data_end+0xf000ed60>
    f4bc:	002b883a 	mov	r21,zero
    f4c0:	0023883a 	mov	r17,zero
    f4c4:	003f5406 	br	f218 <__alt_data_end+0xf000f218>
    f4c8:	61bfffc4 	addi	r6,r12,-1
    f4cc:	300490fa 	slli	r2,r6,3
    f4d0:	00c20034 	movhi	r3,2048
    f4d4:	18c13a04 	addi	r3,r3,1256
    f4d8:	1885883a 	add	r2,r3,r2
    f4dc:	11000017 	ldw	r4,0(r2)
    f4e0:	11400117 	ldw	r5,4(r2)
    f4e4:	d8800717 	ldw	r2,28(sp)
    f4e8:	880f883a 	mov	r7,r17
    f4ec:	d9801215 	stw	r6,72(sp)
    f4f0:	800d883a 	mov	r6,r16
    f4f4:	db001615 	stw	r12,88(sp)
    f4f8:	15c00044 	addi	r23,r2,1
    f4fc:	00080b00 	call	80b0 <__muldf3>
    f500:	d9401017 	ldw	r5,64(sp)
    f504:	d9000f17 	ldw	r4,60(sp)
    f508:	d8c01515 	stw	r3,84(sp)
    f50c:	d8801415 	stw	r2,80(sp)
    f510:	00090c40 	call	90c4 <__fixdfsi>
    f514:	1009883a 	mov	r4,r2
    f518:	1021883a 	mov	r16,r2
    f51c:	00091440 	call	9144 <__floatsidf>
    f520:	d9000f17 	ldw	r4,60(sp)
    f524:	d9401017 	ldw	r5,64(sp)
    f528:	100d883a 	mov	r6,r2
    f52c:	180f883a 	mov	r7,r3
    f530:	00087c80 	call	87c8 <__subdf3>
    f534:	1829883a 	mov	r20,r3
    f538:	d8c00717 	ldw	r3,28(sp)
    f53c:	84000c04 	addi	r16,r16,48
    f540:	1023883a 	mov	r17,r2
    f544:	1c000005 	stb	r16,0(r3)
    f548:	db001617 	ldw	r12,88(sp)
    f54c:	00800044 	movi	r2,1
    f550:	60802226 	beq	r12,r2,f5dc <_dtoa_r+0x1424>
    f554:	d9c00717 	ldw	r7,28(sp)
    f558:	8805883a 	mov	r2,r17
    f55c:	b82b883a 	mov	r21,r23
    f560:	3b19883a 	add	r12,r7,r12
    f564:	6023883a 	mov	r17,r12
    f568:	a007883a 	mov	r3,r20
    f56c:	dc800f15 	stw	r18,60(sp)
    f570:	000d883a 	mov	r6,zero
    f574:	01d00934 	movhi	r7,16420
    f578:	1009883a 	mov	r4,r2
    f57c:	180b883a 	mov	r5,r3
    f580:	00080b00 	call	80b0 <__muldf3>
    f584:	180b883a 	mov	r5,r3
    f588:	1009883a 	mov	r4,r2
    f58c:	1829883a 	mov	r20,r3
    f590:	1025883a 	mov	r18,r2
    f594:	00090c40 	call	90c4 <__fixdfsi>
    f598:	1009883a 	mov	r4,r2
    f59c:	1021883a 	mov	r16,r2
    f5a0:	00091440 	call	9144 <__floatsidf>
    f5a4:	100d883a 	mov	r6,r2
    f5a8:	180f883a 	mov	r7,r3
    f5ac:	9009883a 	mov	r4,r18
    f5b0:	a00b883a 	mov	r5,r20
    f5b4:	84000c04 	addi	r16,r16,48
    f5b8:	00087c80 	call	87c8 <__subdf3>
    f5bc:	ad400044 	addi	r21,r21,1
    f5c0:	ac3fffc5 	stb	r16,-1(r21)
    f5c4:	ac7fea1e 	bne	r21,r17,f570 <__alt_data_end+0xf000f570>
    f5c8:	1023883a 	mov	r17,r2
    f5cc:	d8801217 	ldw	r2,72(sp)
    f5d0:	dc800f17 	ldw	r18,60(sp)
    f5d4:	1829883a 	mov	r20,r3
    f5d8:	b8af883a 	add	r23,r23,r2
    f5dc:	d9001417 	ldw	r4,80(sp)
    f5e0:	d9401517 	ldw	r5,84(sp)
    f5e4:	000d883a 	mov	r6,zero
    f5e8:	01cff834 	movhi	r7,16352
    f5ec:	0006d4c0 	call	6d4c <__adddf3>
    f5f0:	880d883a 	mov	r6,r17
    f5f4:	a00f883a 	mov	r7,r20
    f5f8:	1009883a 	mov	r4,r2
    f5fc:	180b883a 	mov	r5,r3
    f600:	0007fbc0 	call	7fbc <__ledf2>
    f604:	10003e0e 	bge	r2,zero,f700 <_dtoa_r+0x1548>
    f608:	d9001317 	ldw	r4,76(sp)
    f60c:	bd3fffc3 	ldbu	r20,-1(r23)
    f610:	d9000515 	stw	r4,20(sp)
    f614:	003d3b06 	br	eb04 <__alt_data_end+0xf000eb04>
    f618:	0027883a 	mov	r19,zero
    f61c:	003f1b06 	br	f28c <__alt_data_end+0xf000f28c>
    f620:	d8800817 	ldw	r2,32(sp)
    f624:	11e9c83a 	sub	r20,r2,r7
    f628:	0005883a 	mov	r2,zero
    f62c:	003d5406 	br	eb80 <__alt_data_end+0xf000eb80>
    f630:	00800044 	movi	r2,1
    f634:	003dc706 	br	ed54 <__alt_data_end+0xf000ed54>
    f638:	d8c00217 	ldw	r3,8(sp)
    f63c:	00800d84 	movi	r2,54
    f640:	dd400a17 	ldw	r21,40(sp)
    f644:	10c5c83a 	sub	r2,r2,r3
    f648:	dd000817 	ldw	r20,32(sp)
    f64c:	003d4c06 	br	eb80 <__alt_data_end+0xf000eb80>
    f650:	dc800f15 	stw	r18,60(sp)
    f654:	dcc01015 	stw	r19,64(sp)
    f658:	04000084 	movi	r16,2
    f65c:	003bed06 	br	e614 <__alt_data_end+0xf000e614>
    f660:	d9000617 	ldw	r4,24(sp)
    f664:	203f0d26 	beq	r4,zero,f29c <__alt_data_end+0xf000f29c>
    f668:	d9800c17 	ldw	r6,48(sp)
    f66c:	01bcab0e 	bge	zero,r6,e91c <__alt_data_end+0xf000e91c>
    f670:	d9401017 	ldw	r5,64(sp)
    f674:	d9000f17 	ldw	r4,60(sp)
    f678:	000d883a 	mov	r6,zero
    f67c:	01d00934 	movhi	r7,16420
    f680:	00080b00 	call	80b0 <__muldf3>
    f684:	81000044 	addi	r4,r16,1
    f688:	d8800f15 	stw	r2,60(sp)
    f68c:	d8c01015 	stw	r3,64(sp)
    f690:	00091440 	call	9144 <__floatsidf>
    f694:	d9800f17 	ldw	r6,60(sp)
    f698:	d9c01017 	ldw	r7,64(sp)
    f69c:	1009883a 	mov	r4,r2
    f6a0:	180b883a 	mov	r5,r3
    f6a4:	00080b00 	call	80b0 <__muldf3>
    f6a8:	01d00734 	movhi	r7,16412
    f6ac:	000d883a 	mov	r6,zero
    f6b0:	1009883a 	mov	r4,r2
    f6b4:	180b883a 	mov	r5,r3
    f6b8:	0006d4c0 	call	6d4c <__adddf3>
    f6bc:	d9c00517 	ldw	r7,20(sp)
    f6c0:	047f3034 	movhi	r17,64704
    f6c4:	1021883a 	mov	r16,r2
    f6c8:	39ffffc4 	addi	r7,r7,-1
    f6cc:	d9c01315 	stw	r7,76(sp)
    f6d0:	1c63883a 	add	r17,r3,r17
    f6d4:	db000c17 	ldw	r12,48(sp)
    f6d8:	003bea06 	br	e684 <__alt_data_end+0xf000e684>
    f6dc:	dc000915 	stw	r16,36(sp)
    f6e0:	003e0e06 	br	ef1c <__alt_data_end+0xf000ef1c>
    f6e4:	01000e44 	movi	r4,57
    f6e8:	8825883a 	mov	r18,r17
    f6ec:	9dc00044 	addi	r23,r19,1
    f6f0:	99000005 	stb	r4,0(r19)
    f6f4:	a023883a 	mov	r17,r20
    f6f8:	dc000915 	stw	r16,36(sp)
    f6fc:	003da406 	br	ed90 <__alt_data_end+0xf000ed90>
    f700:	d9801417 	ldw	r6,80(sp)
    f704:	d9c01517 	ldw	r7,84(sp)
    f708:	0009883a 	mov	r4,zero
    f70c:	014ff834 	movhi	r5,16352
    f710:	00087c80 	call	87c8 <__subdf3>
    f714:	880d883a 	mov	r6,r17
    f718:	a00f883a 	mov	r7,r20
    f71c:	1009883a 	mov	r4,r2
    f720:	180b883a 	mov	r5,r3
    f724:	0007ee00 	call	7ee0 <__gedf2>
    f728:	00bc7c0e 	bge	zero,r2,e91c <__alt_data_end+0xf000e91c>
    f72c:	01000c04 	movi	r4,48
    f730:	00000106 	br	f738 <_dtoa_r+0x1580>
    f734:	102f883a 	mov	r23,r2
    f738:	b8bfffc4 	addi	r2,r23,-1
    f73c:	10c00007 	ldb	r3,0(r2)
    f740:	193ffc26 	beq	r3,r4,f734 <__alt_data_end+0xf000f734>
    f744:	d9801317 	ldw	r6,76(sp)
    f748:	d9800515 	stw	r6,20(sp)
    f74c:	003c4406 	br	e860 <__alt_data_end+0xf000e860>
    f750:	d9801317 	ldw	r6,76(sp)
    f754:	d9800515 	stw	r6,20(sp)
    f758:	003cea06 	br	eb04 <__alt_data_end+0xf000eb04>
    f75c:	dd800f17 	ldw	r22,60(sp)
    f760:	dcc01017 	ldw	r19,64(sp)
    f764:	dc801217 	ldw	r18,72(sp)
    f768:	003c6c06 	br	e91c <__alt_data_end+0xf000e91c>
    f76c:	903e031e 	bne	r18,zero,ef7c <__alt_data_end+0xf000ef7c>
    f770:	003ebb06 	br	f260 <__alt_data_end+0xf000f260>
    f774:	103e6c1e 	bne	r2,zero,f128 <__alt_data_end+0xf000f128>
    f778:	4080004c 	andi	r2,r8,1
    f77c:	103e6a26 	beq	r2,zero,f128 <__alt_data_end+0xf000f128>
    f780:	003e6606 	br	f11c <__alt_data_end+0xf000f11c>
    f784:	d8c00317 	ldw	r3,12(sp)
    f788:	00800084 	movi	r2,2
    f78c:	10c02916 	blt	r2,r3,f834 <_dtoa_r+0x167c>
    f790:	d9000c17 	ldw	r4,48(sp)
    f794:	003e8806 	br	f1b8 <__alt_data_end+0xf000f1b8>
    f798:	04000084 	movi	r16,2
    f79c:	003b9d06 	br	e614 <__alt_data_end+0xf000e614>
    f7a0:	d9001317 	ldw	r4,76(sp)
    f7a4:	d9000515 	stw	r4,20(sp)
    f7a8:	003cd606 	br	eb04 <__alt_data_end+0xf000eb04>
    f7ac:	d8801317 	ldw	r2,76(sp)
    f7b0:	d8800515 	stw	r2,20(sp)
    f7b4:	003c2a06 	br	e860 <__alt_data_end+0xf000e860>
    f7b8:	d9800317 	ldw	r6,12(sp)
    f7bc:	00800084 	movi	r2,2
    f7c0:	11801516 	blt	r2,r6,f818 <_dtoa_r+0x1660>
    f7c4:	d9c00c17 	ldw	r7,48(sp)
    f7c8:	d9c00615 	stw	r7,24(sp)
    f7cc:	003df706 	br	efac <__alt_data_end+0xf000efac>
    f7d0:	193d3926 	beq	r3,r4,ecb8 <__alt_data_end+0xf000ecb8>
    f7d4:	00c00f04 	movi	r3,60
    f7d8:	1885c83a 	sub	r2,r3,r2
    f7dc:	003ddf06 	br	ef5c <__alt_data_end+0xf000ef5c>
    f7e0:	e009883a 	mov	r4,fp
    f7e4:	e0001115 	stw	zero,68(fp)
    f7e8:	000b883a 	mov	r5,zero
    f7ec:	00101780 	call	10178 <_Balloc>
    f7f0:	d8800715 	stw	r2,28(sp)
    f7f4:	d8c00717 	ldw	r3,28(sp)
    f7f8:	00bfffc4 	movi	r2,-1
    f7fc:	01000044 	movi	r4,1
    f800:	d8800c15 	stw	r2,48(sp)
    f804:	e0c01015 	stw	r3,64(fp)
    f808:	d9000b15 	stw	r4,44(sp)
    f80c:	d8800615 	stw	r2,24(sp)
    f810:	d8002215 	stw	zero,136(sp)
    f814:	003c4106 	br	e91c <__alt_data_end+0xf000e91c>
    f818:	d8c00c17 	ldw	r3,48(sp)
    f81c:	d8c00615 	stw	r3,24(sp)
    f820:	003e7006 	br	f1e4 <__alt_data_end+0xf000f1e4>
    f824:	04400044 	movi	r17,1
    f828:	003b2006 	br	e4ac <__alt_data_end+0xf000e4ac>
    f82c:	000b883a 	mov	r5,zero
    f830:	003b3d06 	br	e528 <__alt_data_end+0xf000e528>
    f834:	d8800c17 	ldw	r2,48(sp)
    f838:	d8800615 	stw	r2,24(sp)
    f83c:	003e6906 	br	f1e4 <__alt_data_end+0xf000f1e4>

0000f840 <__sflags>:
    f840:	28800007 	ldb	r2,0(r5)
    f844:	00c01c84 	movi	r3,114
    f848:	10c02426 	beq	r2,r3,f8dc <__sflags+0x9c>
    f84c:	00c01dc4 	movi	r3,119
    f850:	10c01e26 	beq	r2,r3,f8cc <__sflags+0x8c>
    f854:	00c01844 	movi	r3,97
    f858:	10c00426 	beq	r2,r3,f86c <__sflags+0x2c>
    f85c:	00800584 	movi	r2,22
    f860:	20800015 	stw	r2,0(r4)
    f864:	0005883a 	mov	r2,zero
    f868:	f800283a 	ret
    f86c:	02c08204 	movi	r11,520
    f870:	01000044 	movi	r4,1
    f874:	00804204 	movi	r2,264
    f878:	01c00ac4 	movi	r7,43
    f87c:	02bff8c4 	movi	r10,-29
    f880:	027fff04 	movi	r9,-4
    f884:	02001e04 	movi	r8,120
    f888:	29400044 	addi	r5,r5,1
    f88c:	28c00007 	ldb	r3,0(r5)
    f890:	18000626 	beq	r3,zero,f8ac <__sflags+0x6c>
    f894:	19c00826 	beq	r3,r7,f8b8 <__sflags+0x78>
    f898:	1a3ffb1e 	bne	r3,r8,f888 <__alt_data_end+0xf000f888>
    f89c:	29400044 	addi	r5,r5,1
    f8a0:	28c00007 	ldb	r3,0(r5)
    f8a4:	21020014 	ori	r4,r4,2048
    f8a8:	183ffa1e 	bne	r3,zero,f894 <__alt_data_end+0xf000f894>
    f8ac:	22c8b03a 	or	r4,r4,r11
    f8b0:	31000015 	stw	r4,0(r6)
    f8b4:	f800283a 	ret
    f8b8:	1284703a 	and	r2,r2,r10
    f8bc:	2248703a 	and	r4,r4,r9
    f8c0:	10800414 	ori	r2,r2,16
    f8c4:	21000094 	ori	r4,r4,2
    f8c8:	003fef06 	br	f888 <__alt_data_end+0xf000f888>
    f8cc:	02c18004 	movi	r11,1536
    f8d0:	01000044 	movi	r4,1
    f8d4:	00800204 	movi	r2,8
    f8d8:	003fe706 	br	f878 <__alt_data_end+0xf000f878>
    f8dc:	0017883a 	mov	r11,zero
    f8e0:	0009883a 	mov	r4,zero
    f8e4:	00800104 	movi	r2,4
    f8e8:	003fe306 	br	f878 <__alt_data_end+0xf000f878>

0000f8ec <__sfvwrite_r>:
    f8ec:	30800217 	ldw	r2,8(r6)
    f8f0:	10006726 	beq	r2,zero,fa90 <__sfvwrite_r+0x1a4>
    f8f4:	28c0030b 	ldhu	r3,12(r5)
    f8f8:	defff404 	addi	sp,sp,-48
    f8fc:	dd400715 	stw	r21,28(sp)
    f900:	dd000615 	stw	r20,24(sp)
    f904:	dc000215 	stw	r16,8(sp)
    f908:	dfc00b15 	stw	ra,44(sp)
    f90c:	df000a15 	stw	fp,40(sp)
    f910:	ddc00915 	stw	r23,36(sp)
    f914:	dd800815 	stw	r22,32(sp)
    f918:	dcc00515 	stw	r19,20(sp)
    f91c:	dc800415 	stw	r18,16(sp)
    f920:	dc400315 	stw	r17,12(sp)
    f924:	1880020c 	andi	r2,r3,8
    f928:	2821883a 	mov	r16,r5
    f92c:	202b883a 	mov	r21,r4
    f930:	3029883a 	mov	r20,r6
    f934:	10002726 	beq	r2,zero,f9d4 <__sfvwrite_r+0xe8>
    f938:	28800417 	ldw	r2,16(r5)
    f93c:	10002526 	beq	r2,zero,f9d4 <__sfvwrite_r+0xe8>
    f940:	1880008c 	andi	r2,r3,2
    f944:	a4400017 	ldw	r17,0(r20)
    f948:	10002a26 	beq	r2,zero,f9f4 <__sfvwrite_r+0x108>
    f94c:	05a00034 	movhi	r22,32768
    f950:	0027883a 	mov	r19,zero
    f954:	0025883a 	mov	r18,zero
    f958:	b5bf0004 	addi	r22,r22,-1024
    f95c:	980d883a 	mov	r6,r19
    f960:	a809883a 	mov	r4,r21
    f964:	90004626 	beq	r18,zero,fa80 <__sfvwrite_r+0x194>
    f968:	900f883a 	mov	r7,r18
    f96c:	b480022e 	bgeu	r22,r18,f978 <__sfvwrite_r+0x8c>
    f970:	01e00034 	movhi	r7,32768
    f974:	39ff0004 	addi	r7,r7,-1024
    f978:	80800917 	ldw	r2,36(r16)
    f97c:	81400717 	ldw	r5,28(r16)
    f980:	103ee83a 	callr	r2
    f984:	0080570e 	bge	zero,r2,fae4 <__sfvwrite_r+0x1f8>
    f988:	a0c00217 	ldw	r3,8(r20)
    f98c:	98a7883a 	add	r19,r19,r2
    f990:	90a5c83a 	sub	r18,r18,r2
    f994:	1885c83a 	sub	r2,r3,r2
    f998:	a0800215 	stw	r2,8(r20)
    f99c:	103fef1e 	bne	r2,zero,f95c <__alt_data_end+0xf000f95c>
    f9a0:	0005883a 	mov	r2,zero
    f9a4:	dfc00b17 	ldw	ra,44(sp)
    f9a8:	df000a17 	ldw	fp,40(sp)
    f9ac:	ddc00917 	ldw	r23,36(sp)
    f9b0:	dd800817 	ldw	r22,32(sp)
    f9b4:	dd400717 	ldw	r21,28(sp)
    f9b8:	dd000617 	ldw	r20,24(sp)
    f9bc:	dcc00517 	ldw	r19,20(sp)
    f9c0:	dc800417 	ldw	r18,16(sp)
    f9c4:	dc400317 	ldw	r17,12(sp)
    f9c8:	dc000217 	ldw	r16,8(sp)
    f9cc:	dec00c04 	addi	sp,sp,48
    f9d0:	f800283a 	ret
    f9d4:	800b883a 	mov	r5,r16
    f9d8:	a809883a 	mov	r4,r21
    f9dc:	000de100 	call	de10 <__swsetup_r>
    f9e0:	1000eb1e 	bne	r2,zero,fd90 <__sfvwrite_r+0x4a4>
    f9e4:	80c0030b 	ldhu	r3,12(r16)
    f9e8:	a4400017 	ldw	r17,0(r20)
    f9ec:	1880008c 	andi	r2,r3,2
    f9f0:	103fd61e 	bne	r2,zero,f94c <__alt_data_end+0xf000f94c>
    f9f4:	1880004c 	andi	r2,r3,1
    f9f8:	10003f1e 	bne	r2,zero,faf8 <__sfvwrite_r+0x20c>
    f9fc:	0039883a 	mov	fp,zero
    fa00:	0025883a 	mov	r18,zero
    fa04:	90001a26 	beq	r18,zero,fa70 <__sfvwrite_r+0x184>
    fa08:	1880800c 	andi	r2,r3,512
    fa0c:	84c00217 	ldw	r19,8(r16)
    fa10:	10002126 	beq	r2,zero,fa98 <__sfvwrite_r+0x1ac>
    fa14:	982f883a 	mov	r23,r19
    fa18:	94c09336 	bltu	r18,r19,fc68 <__sfvwrite_r+0x37c>
    fa1c:	1881200c 	andi	r2,r3,1152
    fa20:	10009e1e 	bne	r2,zero,fc9c <__sfvwrite_r+0x3b0>
    fa24:	81000017 	ldw	r4,0(r16)
    fa28:	b80d883a 	mov	r6,r23
    fa2c:	e00b883a 	mov	r5,fp
    fa30:	001001c0 	call	1001c <memmove>
    fa34:	80c00217 	ldw	r3,8(r16)
    fa38:	81000017 	ldw	r4,0(r16)
    fa3c:	9005883a 	mov	r2,r18
    fa40:	1ce7c83a 	sub	r19,r3,r19
    fa44:	25cf883a 	add	r7,r4,r23
    fa48:	84c00215 	stw	r19,8(r16)
    fa4c:	81c00015 	stw	r7,0(r16)
    fa50:	a0c00217 	ldw	r3,8(r20)
    fa54:	e0b9883a 	add	fp,fp,r2
    fa58:	90a5c83a 	sub	r18,r18,r2
    fa5c:	18a7c83a 	sub	r19,r3,r2
    fa60:	a4c00215 	stw	r19,8(r20)
    fa64:	983fce26 	beq	r19,zero,f9a0 <__alt_data_end+0xf000f9a0>
    fa68:	80c0030b 	ldhu	r3,12(r16)
    fa6c:	903fe61e 	bne	r18,zero,fa08 <__alt_data_end+0xf000fa08>
    fa70:	8f000017 	ldw	fp,0(r17)
    fa74:	8c800117 	ldw	r18,4(r17)
    fa78:	8c400204 	addi	r17,r17,8
    fa7c:	003fe106 	br	fa04 <__alt_data_end+0xf000fa04>
    fa80:	8cc00017 	ldw	r19,0(r17)
    fa84:	8c800117 	ldw	r18,4(r17)
    fa88:	8c400204 	addi	r17,r17,8
    fa8c:	003fb306 	br	f95c <__alt_data_end+0xf000f95c>
    fa90:	0005883a 	mov	r2,zero
    fa94:	f800283a 	ret
    fa98:	81000017 	ldw	r4,0(r16)
    fa9c:	80800417 	ldw	r2,16(r16)
    faa0:	11005736 	bltu	r2,r4,fc00 <__sfvwrite_r+0x314>
    faa4:	85c00517 	ldw	r23,20(r16)
    faa8:	95c05536 	bltu	r18,r23,fc00 <__sfvwrite_r+0x314>
    faac:	00a00034 	movhi	r2,32768
    fab0:	10bfffc4 	addi	r2,r2,-1
    fab4:	9009883a 	mov	r4,r18
    fab8:	1480012e 	bgeu	r2,r18,fac0 <__sfvwrite_r+0x1d4>
    fabc:	1009883a 	mov	r4,r2
    fac0:	b80b883a 	mov	r5,r23
    fac4:	00092840 	call	9284 <__divsi3>
    fac8:	15cf383a 	mul	r7,r2,r23
    facc:	81400717 	ldw	r5,28(r16)
    fad0:	80800917 	ldw	r2,36(r16)
    fad4:	e00d883a 	mov	r6,fp
    fad8:	a809883a 	mov	r4,r21
    fadc:	103ee83a 	callr	r2
    fae0:	00bfdb16 	blt	zero,r2,fa50 <__alt_data_end+0xf000fa50>
    fae4:	8080030b 	ldhu	r2,12(r16)
    fae8:	10801014 	ori	r2,r2,64
    faec:	8080030d 	sth	r2,12(r16)
    faf0:	00bfffc4 	movi	r2,-1
    faf4:	003fab06 	br	f9a4 <__alt_data_end+0xf000f9a4>
    faf8:	0027883a 	mov	r19,zero
    fafc:	0011883a 	mov	r8,zero
    fb00:	0039883a 	mov	fp,zero
    fb04:	0025883a 	mov	r18,zero
    fb08:	90001f26 	beq	r18,zero,fb88 <__sfvwrite_r+0x29c>
    fb0c:	40005a26 	beq	r8,zero,fc78 <__sfvwrite_r+0x38c>
    fb10:	982d883a 	mov	r22,r19
    fb14:	94c0012e 	bgeu	r18,r19,fb1c <__sfvwrite_r+0x230>
    fb18:	902d883a 	mov	r22,r18
    fb1c:	81000017 	ldw	r4,0(r16)
    fb20:	80800417 	ldw	r2,16(r16)
    fb24:	b02f883a 	mov	r23,r22
    fb28:	81c00517 	ldw	r7,20(r16)
    fb2c:	1100032e 	bgeu	r2,r4,fb3c <__sfvwrite_r+0x250>
    fb30:	80c00217 	ldw	r3,8(r16)
    fb34:	38c7883a 	add	r3,r7,r3
    fb38:	1d801816 	blt	r3,r22,fb9c <__sfvwrite_r+0x2b0>
    fb3c:	b1c03e16 	blt	r22,r7,fc38 <__sfvwrite_r+0x34c>
    fb40:	80800917 	ldw	r2,36(r16)
    fb44:	81400717 	ldw	r5,28(r16)
    fb48:	e00d883a 	mov	r6,fp
    fb4c:	da000115 	stw	r8,4(sp)
    fb50:	a809883a 	mov	r4,r21
    fb54:	103ee83a 	callr	r2
    fb58:	102f883a 	mov	r23,r2
    fb5c:	da000117 	ldw	r8,4(sp)
    fb60:	00bfe00e 	bge	zero,r2,fae4 <__alt_data_end+0xf000fae4>
    fb64:	9de7c83a 	sub	r19,r19,r23
    fb68:	98001f26 	beq	r19,zero,fbe8 <__sfvwrite_r+0x2fc>
    fb6c:	a0800217 	ldw	r2,8(r20)
    fb70:	e5f9883a 	add	fp,fp,r23
    fb74:	95e5c83a 	sub	r18,r18,r23
    fb78:	15efc83a 	sub	r23,r2,r23
    fb7c:	a5c00215 	stw	r23,8(r20)
    fb80:	b83f8726 	beq	r23,zero,f9a0 <__alt_data_end+0xf000f9a0>
    fb84:	903fe11e 	bne	r18,zero,fb0c <__alt_data_end+0xf000fb0c>
    fb88:	8f000017 	ldw	fp,0(r17)
    fb8c:	8c800117 	ldw	r18,4(r17)
    fb90:	0011883a 	mov	r8,zero
    fb94:	8c400204 	addi	r17,r17,8
    fb98:	003fdb06 	br	fb08 <__alt_data_end+0xf000fb08>
    fb9c:	180d883a 	mov	r6,r3
    fba0:	e00b883a 	mov	r5,fp
    fba4:	da000115 	stw	r8,4(sp)
    fba8:	d8c00015 	stw	r3,0(sp)
    fbac:	001001c0 	call	1001c <memmove>
    fbb0:	d8c00017 	ldw	r3,0(sp)
    fbb4:	80800017 	ldw	r2,0(r16)
    fbb8:	800b883a 	mov	r5,r16
    fbbc:	a809883a 	mov	r4,r21
    fbc0:	10c5883a 	add	r2,r2,r3
    fbc4:	80800015 	stw	r2,0(r16)
    fbc8:	d8c00015 	stw	r3,0(sp)
    fbcc:	00097580 	call	9758 <_fflush_r>
    fbd0:	d8c00017 	ldw	r3,0(sp)
    fbd4:	da000117 	ldw	r8,4(sp)
    fbd8:	103fc21e 	bne	r2,zero,fae4 <__alt_data_end+0xf000fae4>
    fbdc:	182f883a 	mov	r23,r3
    fbe0:	9de7c83a 	sub	r19,r19,r23
    fbe4:	983fe11e 	bne	r19,zero,fb6c <__alt_data_end+0xf000fb6c>
    fbe8:	800b883a 	mov	r5,r16
    fbec:	a809883a 	mov	r4,r21
    fbf0:	00097580 	call	9758 <_fflush_r>
    fbf4:	103fbb1e 	bne	r2,zero,fae4 <__alt_data_end+0xf000fae4>
    fbf8:	0011883a 	mov	r8,zero
    fbfc:	003fdb06 	br	fb6c <__alt_data_end+0xf000fb6c>
    fc00:	94c0012e 	bgeu	r18,r19,fc08 <__sfvwrite_r+0x31c>
    fc04:	9027883a 	mov	r19,r18
    fc08:	980d883a 	mov	r6,r19
    fc0c:	e00b883a 	mov	r5,fp
    fc10:	001001c0 	call	1001c <memmove>
    fc14:	80800217 	ldw	r2,8(r16)
    fc18:	80c00017 	ldw	r3,0(r16)
    fc1c:	14c5c83a 	sub	r2,r2,r19
    fc20:	1cc7883a 	add	r3,r3,r19
    fc24:	80800215 	stw	r2,8(r16)
    fc28:	80c00015 	stw	r3,0(r16)
    fc2c:	10004326 	beq	r2,zero,fd3c <__sfvwrite_r+0x450>
    fc30:	9805883a 	mov	r2,r19
    fc34:	003f8606 	br	fa50 <__alt_data_end+0xf000fa50>
    fc38:	b00d883a 	mov	r6,r22
    fc3c:	e00b883a 	mov	r5,fp
    fc40:	da000115 	stw	r8,4(sp)
    fc44:	001001c0 	call	1001c <memmove>
    fc48:	80800217 	ldw	r2,8(r16)
    fc4c:	80c00017 	ldw	r3,0(r16)
    fc50:	da000117 	ldw	r8,4(sp)
    fc54:	1585c83a 	sub	r2,r2,r22
    fc58:	1dad883a 	add	r22,r3,r22
    fc5c:	80800215 	stw	r2,8(r16)
    fc60:	85800015 	stw	r22,0(r16)
    fc64:	003fbf06 	br	fb64 <__alt_data_end+0xf000fb64>
    fc68:	81000017 	ldw	r4,0(r16)
    fc6c:	9027883a 	mov	r19,r18
    fc70:	902f883a 	mov	r23,r18
    fc74:	003f6c06 	br	fa28 <__alt_data_end+0xf000fa28>
    fc78:	900d883a 	mov	r6,r18
    fc7c:	01400284 	movi	r5,10
    fc80:	e009883a 	mov	r4,fp
    fc84:	000ff380 	call	ff38 <memchr>
    fc88:	10003e26 	beq	r2,zero,fd84 <__sfvwrite_r+0x498>
    fc8c:	10800044 	addi	r2,r2,1
    fc90:	1727c83a 	sub	r19,r2,fp
    fc94:	02000044 	movi	r8,1
    fc98:	003f9d06 	br	fb10 <__alt_data_end+0xf000fb10>
    fc9c:	80800517 	ldw	r2,20(r16)
    fca0:	81400417 	ldw	r5,16(r16)
    fca4:	81c00017 	ldw	r7,0(r16)
    fca8:	10a7883a 	add	r19,r2,r2
    fcac:	9885883a 	add	r2,r19,r2
    fcb0:	1026d7fa 	srli	r19,r2,31
    fcb4:	396dc83a 	sub	r22,r7,r5
    fcb8:	b1000044 	addi	r4,r22,1
    fcbc:	9885883a 	add	r2,r19,r2
    fcc0:	1027d07a 	srai	r19,r2,1
    fcc4:	2485883a 	add	r2,r4,r18
    fcc8:	980d883a 	mov	r6,r19
    fccc:	9880022e 	bgeu	r19,r2,fcd8 <__sfvwrite_r+0x3ec>
    fcd0:	1027883a 	mov	r19,r2
    fcd4:	100d883a 	mov	r6,r2
    fcd8:	18c1000c 	andi	r3,r3,1024
    fcdc:	18001c26 	beq	r3,zero,fd50 <__sfvwrite_r+0x464>
    fce0:	300b883a 	mov	r5,r6
    fce4:	a809883a 	mov	r4,r21
    fce8:	000aa300 	call	aa30 <_malloc_r>
    fcec:	102f883a 	mov	r23,r2
    fcf0:	10002926 	beq	r2,zero,fd98 <__sfvwrite_r+0x4ac>
    fcf4:	81400417 	ldw	r5,16(r16)
    fcf8:	b00d883a 	mov	r6,r22
    fcfc:	1009883a 	mov	r4,r2
    fd00:	000b2b80 	call	b2b8 <memcpy>
    fd04:	8080030b 	ldhu	r2,12(r16)
    fd08:	00fedfc4 	movi	r3,-1153
    fd0c:	10c4703a 	and	r2,r2,r3
    fd10:	10802014 	ori	r2,r2,128
    fd14:	8080030d 	sth	r2,12(r16)
    fd18:	bd89883a 	add	r4,r23,r22
    fd1c:	9d8fc83a 	sub	r7,r19,r22
    fd20:	85c00415 	stw	r23,16(r16)
    fd24:	84c00515 	stw	r19,20(r16)
    fd28:	81000015 	stw	r4,0(r16)
    fd2c:	9027883a 	mov	r19,r18
    fd30:	81c00215 	stw	r7,8(r16)
    fd34:	902f883a 	mov	r23,r18
    fd38:	003f3b06 	br	fa28 <__alt_data_end+0xf000fa28>
    fd3c:	800b883a 	mov	r5,r16
    fd40:	a809883a 	mov	r4,r21
    fd44:	00097580 	call	9758 <_fflush_r>
    fd48:	103fb926 	beq	r2,zero,fc30 <__alt_data_end+0xf000fc30>
    fd4c:	003f6506 	br	fae4 <__alt_data_end+0xf000fae4>
    fd50:	a809883a 	mov	r4,r21
    fd54:	00111d40 	call	111d4 <_realloc_r>
    fd58:	102f883a 	mov	r23,r2
    fd5c:	103fee1e 	bne	r2,zero,fd18 <__alt_data_end+0xf000fd18>
    fd60:	81400417 	ldw	r5,16(r16)
    fd64:	a809883a 	mov	r4,r21
    fd68:	0009e000 	call	9e00 <_free_r>
    fd6c:	8080030b 	ldhu	r2,12(r16)
    fd70:	00ffdfc4 	movi	r3,-129
    fd74:	1884703a 	and	r2,r3,r2
    fd78:	00c00304 	movi	r3,12
    fd7c:	a8c00015 	stw	r3,0(r21)
    fd80:	003f5906 	br	fae8 <__alt_data_end+0xf000fae8>
    fd84:	94c00044 	addi	r19,r18,1
    fd88:	02000044 	movi	r8,1
    fd8c:	003f6006 	br	fb10 <__alt_data_end+0xf000fb10>
    fd90:	00bfffc4 	movi	r2,-1
    fd94:	003f0306 	br	f9a4 <__alt_data_end+0xf000f9a4>
    fd98:	00800304 	movi	r2,12
    fd9c:	a8800015 	stw	r2,0(r21)
    fda0:	8080030b 	ldhu	r2,12(r16)
    fda4:	003f5006 	br	fae8 <__alt_data_end+0xf000fae8>

0000fda8 <_isatty_r>:
    fda8:	defffd04 	addi	sp,sp,-12
    fdac:	dc000015 	stw	r16,0(sp)
    fdb0:	04020034 	movhi	r16,2048
    fdb4:	dc400115 	stw	r17,4(sp)
    fdb8:	840a3204 	addi	r16,r16,10440
    fdbc:	2023883a 	mov	r17,r4
    fdc0:	2809883a 	mov	r4,r5
    fdc4:	dfc00215 	stw	ra,8(sp)
    fdc8:	80000015 	stw	zero,0(r16)
    fdcc:	001431c0 	call	1431c <isatty>
    fdd0:	00ffffc4 	movi	r3,-1
    fdd4:	10c00526 	beq	r2,r3,fdec <_isatty_r+0x44>
    fdd8:	dfc00217 	ldw	ra,8(sp)
    fddc:	dc400117 	ldw	r17,4(sp)
    fde0:	dc000017 	ldw	r16,0(sp)
    fde4:	dec00304 	addi	sp,sp,12
    fde8:	f800283a 	ret
    fdec:	80c00017 	ldw	r3,0(r16)
    fdf0:	183ff926 	beq	r3,zero,fdd8 <__alt_data_end+0xf000fdd8>
    fdf4:	88c00015 	stw	r3,0(r17)
    fdf8:	003ff706 	br	fdd8 <__alt_data_end+0xf000fdd8>

0000fdfc <_setlocale_r>:
    fdfc:	30001b26 	beq	r6,zero,fe6c <_setlocale_r+0x70>
    fe00:	01420034 	movhi	r5,2048
    fe04:	defffe04 	addi	sp,sp,-8
    fe08:	29412004 	addi	r5,r5,1152
    fe0c:	3009883a 	mov	r4,r6
    fe10:	dc000015 	stw	r16,0(sp)
    fe14:	dfc00115 	stw	ra,4(sp)
    fe18:	3021883a 	mov	r16,r6
    fe1c:	00117ac0 	call	117ac <strcmp>
    fe20:	1000061e 	bne	r2,zero,fe3c <_setlocale_r+0x40>
    fe24:	00820034 	movhi	r2,2048
    fe28:	10810104 	addi	r2,r2,1028
    fe2c:	dfc00117 	ldw	ra,4(sp)
    fe30:	dc000017 	ldw	r16,0(sp)
    fe34:	dec00204 	addi	sp,sp,8
    fe38:	f800283a 	ret
    fe3c:	01420034 	movhi	r5,2048
    fe40:	29410104 	addi	r5,r5,1028
    fe44:	8009883a 	mov	r4,r16
    fe48:	00117ac0 	call	117ac <strcmp>
    fe4c:	103ff526 	beq	r2,zero,fe24 <__alt_data_end+0xf000fe24>
    fe50:	01420034 	movhi	r5,2048
    fe54:	29410b04 	addi	r5,r5,1068
    fe58:	8009883a 	mov	r4,r16
    fe5c:	00117ac0 	call	117ac <strcmp>
    fe60:	103ff026 	beq	r2,zero,fe24 <__alt_data_end+0xf000fe24>
    fe64:	0005883a 	mov	r2,zero
    fe68:	003ff006 	br	fe2c <__alt_data_end+0xf000fe2c>
    fe6c:	00820034 	movhi	r2,2048
    fe70:	10810104 	addi	r2,r2,1028
    fe74:	f800283a 	ret

0000fe78 <__locale_charset>:
    fe78:	00820034 	movhi	r2,2048
    fe7c:	10846104 	addi	r2,r2,4484
    fe80:	f800283a 	ret

0000fe84 <__locale_mb_cur_max>:
    fe84:	00820034 	movhi	r2,2048
    fe88:	1089eb04 	addi	r2,r2,10156
    fe8c:	10800017 	ldw	r2,0(r2)
    fe90:	f800283a 	ret

0000fe94 <__locale_msgcharset>:
    fe94:	00820034 	movhi	r2,2048
    fe98:	10845904 	addi	r2,r2,4452
    fe9c:	f800283a 	ret

0000fea0 <__locale_cjk_lang>:
    fea0:	0005883a 	mov	r2,zero
    fea4:	f800283a 	ret

0000fea8 <_localeconv_r>:
    fea8:	00820034 	movhi	r2,2048
    feac:	10846904 	addi	r2,r2,4516
    feb0:	f800283a 	ret

0000feb4 <setlocale>:
    feb4:	00820034 	movhi	r2,2048
    feb8:	1089e804 	addi	r2,r2,10144
    febc:	280d883a 	mov	r6,r5
    fec0:	200b883a 	mov	r5,r4
    fec4:	11000017 	ldw	r4,0(r2)
    fec8:	000fdfc1 	jmpi	fdfc <_setlocale_r>

0000fecc <localeconv>:
    fecc:	00820034 	movhi	r2,2048
    fed0:	10846904 	addi	r2,r2,4516
    fed4:	f800283a 	ret

0000fed8 <_lseek_r>:
    fed8:	defffd04 	addi	sp,sp,-12
    fedc:	2805883a 	mov	r2,r5
    fee0:	dc000015 	stw	r16,0(sp)
    fee4:	04020034 	movhi	r16,2048
    fee8:	dc400115 	stw	r17,4(sp)
    feec:	300b883a 	mov	r5,r6
    fef0:	840a3204 	addi	r16,r16,10440
    fef4:	2023883a 	mov	r17,r4
    fef8:	380d883a 	mov	r6,r7
    fefc:	1009883a 	mov	r4,r2
    ff00:	dfc00215 	stw	ra,8(sp)
    ff04:	80000015 	stw	zero,0(r16)
    ff08:	00143fc0 	call	143fc <lseek>
    ff0c:	00ffffc4 	movi	r3,-1
    ff10:	10c00526 	beq	r2,r3,ff28 <_lseek_r+0x50>
    ff14:	dfc00217 	ldw	ra,8(sp)
    ff18:	dc400117 	ldw	r17,4(sp)
    ff1c:	dc000017 	ldw	r16,0(sp)
    ff20:	dec00304 	addi	sp,sp,12
    ff24:	f800283a 	ret
    ff28:	80c00017 	ldw	r3,0(r16)
    ff2c:	183ff926 	beq	r3,zero,ff14 <__alt_data_end+0xf000ff14>
    ff30:	88c00015 	stw	r3,0(r17)
    ff34:	003ff706 	br	ff14 <__alt_data_end+0xf000ff14>

0000ff38 <memchr>:
    ff38:	208000cc 	andi	r2,r4,3
    ff3c:	280f883a 	mov	r7,r5
    ff40:	10003426 	beq	r2,zero,10014 <memchr+0xdc>
    ff44:	30bfffc4 	addi	r2,r6,-1
    ff48:	30001a26 	beq	r6,zero,ffb4 <memchr+0x7c>
    ff4c:	20c00003 	ldbu	r3,0(r4)
    ff50:	29803fcc 	andi	r6,r5,255
    ff54:	30c0051e 	bne	r6,r3,ff6c <memchr+0x34>
    ff58:	00001806 	br	ffbc <memchr+0x84>
    ff5c:	10001526 	beq	r2,zero,ffb4 <memchr+0x7c>
    ff60:	20c00003 	ldbu	r3,0(r4)
    ff64:	10bfffc4 	addi	r2,r2,-1
    ff68:	30c01426 	beq	r6,r3,ffbc <memchr+0x84>
    ff6c:	21000044 	addi	r4,r4,1
    ff70:	20c000cc 	andi	r3,r4,3
    ff74:	183ff91e 	bne	r3,zero,ff5c <__alt_data_end+0xf000ff5c>
    ff78:	020000c4 	movi	r8,3
    ff7c:	40801136 	bltu	r8,r2,ffc4 <memchr+0x8c>
    ff80:	10000c26 	beq	r2,zero,ffb4 <memchr+0x7c>
    ff84:	20c00003 	ldbu	r3,0(r4)
    ff88:	29403fcc 	andi	r5,r5,255
    ff8c:	28c00b26 	beq	r5,r3,ffbc <memchr+0x84>
    ff90:	20c00044 	addi	r3,r4,1
    ff94:	39803fcc 	andi	r6,r7,255
    ff98:	2089883a 	add	r4,r4,r2
    ff9c:	00000306 	br	ffac <memchr+0x74>
    ffa0:	18c00044 	addi	r3,r3,1
    ffa4:	197fffc3 	ldbu	r5,-1(r3)
    ffa8:	31400526 	beq	r6,r5,ffc0 <memchr+0x88>
    ffac:	1805883a 	mov	r2,r3
    ffb0:	20fffb1e 	bne	r4,r3,ffa0 <__alt_data_end+0xf000ffa0>
    ffb4:	0005883a 	mov	r2,zero
    ffb8:	f800283a 	ret
    ffbc:	2005883a 	mov	r2,r4
    ffc0:	f800283a 	ret
    ffc4:	28c03fcc 	andi	r3,r5,255
    ffc8:	1812923a 	slli	r9,r3,8
    ffcc:	02ffbff4 	movhi	r11,65279
    ffd0:	02a02074 	movhi	r10,32897
    ffd4:	48d2b03a 	or	r9,r9,r3
    ffd8:	4806943a 	slli	r3,r9,16
    ffdc:	5affbfc4 	addi	r11,r11,-257
    ffe0:	52a02004 	addi	r10,r10,-32640
    ffe4:	48d2b03a 	or	r9,r9,r3
    ffe8:	20c00017 	ldw	r3,0(r4)
    ffec:	48c6f03a 	xor	r3,r9,r3
    fff0:	1acd883a 	add	r6,r3,r11
    fff4:	00c6303a 	nor	r3,zero,r3
    fff8:	30c6703a 	and	r3,r6,r3
    fffc:	1a86703a 	and	r3,r3,r10
   10000:	183fe01e 	bne	r3,zero,ff84 <__alt_data_end+0xf000ff84>
   10004:	10bfff04 	addi	r2,r2,-4
   10008:	21000104 	addi	r4,r4,4
   1000c:	40bff636 	bltu	r8,r2,ffe8 <__alt_data_end+0xf000ffe8>
   10010:	003fdb06 	br	ff80 <__alt_data_end+0xf000ff80>
   10014:	3005883a 	mov	r2,r6
   10018:	003fd706 	br	ff78 <__alt_data_end+0xf000ff78>

0001001c <memmove>:
   1001c:	2005883a 	mov	r2,r4
   10020:	29000b2e 	bgeu	r5,r4,10050 <memmove+0x34>
   10024:	298f883a 	add	r7,r5,r6
   10028:	21c0092e 	bgeu	r4,r7,10050 <memmove+0x34>
   1002c:	2187883a 	add	r3,r4,r6
   10030:	198bc83a 	sub	r5,r3,r6
   10034:	30004826 	beq	r6,zero,10158 <memmove+0x13c>
   10038:	39ffffc4 	addi	r7,r7,-1
   1003c:	39000003 	ldbu	r4,0(r7)
   10040:	18ffffc4 	addi	r3,r3,-1
   10044:	19000005 	stb	r4,0(r3)
   10048:	28fffb1e 	bne	r5,r3,10038 <__alt_data_end+0xf0010038>
   1004c:	f800283a 	ret
   10050:	00c003c4 	movi	r3,15
   10054:	1980412e 	bgeu	r3,r6,1015c <memmove+0x140>
   10058:	2886b03a 	or	r3,r5,r2
   1005c:	18c000cc 	andi	r3,r3,3
   10060:	1800401e 	bne	r3,zero,10164 <memmove+0x148>
   10064:	33fffc04 	addi	r15,r6,-16
   10068:	781ed13a 	srli	r15,r15,4
   1006c:	28c00104 	addi	r3,r5,4
   10070:	13400104 	addi	r13,r2,4
   10074:	781c913a 	slli	r14,r15,4
   10078:	2b000204 	addi	r12,r5,8
   1007c:	12c00204 	addi	r11,r2,8
   10080:	73800504 	addi	r14,r14,20
   10084:	2a800304 	addi	r10,r5,12
   10088:	12400304 	addi	r9,r2,12
   1008c:	2b9d883a 	add	r14,r5,r14
   10090:	2811883a 	mov	r8,r5
   10094:	100f883a 	mov	r7,r2
   10098:	41000017 	ldw	r4,0(r8)
   1009c:	39c00404 	addi	r7,r7,16
   100a0:	18c00404 	addi	r3,r3,16
   100a4:	393ffc15 	stw	r4,-16(r7)
   100a8:	193ffc17 	ldw	r4,-16(r3)
   100ac:	6b400404 	addi	r13,r13,16
   100b0:	5ac00404 	addi	r11,r11,16
   100b4:	693ffc15 	stw	r4,-16(r13)
   100b8:	61000017 	ldw	r4,0(r12)
   100bc:	4a400404 	addi	r9,r9,16
   100c0:	42000404 	addi	r8,r8,16
   100c4:	593ffc15 	stw	r4,-16(r11)
   100c8:	51000017 	ldw	r4,0(r10)
   100cc:	63000404 	addi	r12,r12,16
   100d0:	52800404 	addi	r10,r10,16
   100d4:	493ffc15 	stw	r4,-16(r9)
   100d8:	1bbfef1e 	bne	r3,r14,10098 <__alt_data_end+0xf0010098>
   100dc:	79000044 	addi	r4,r15,1
   100e0:	2008913a 	slli	r4,r4,4
   100e4:	328003cc 	andi	r10,r6,15
   100e8:	02c000c4 	movi	r11,3
   100ec:	1107883a 	add	r3,r2,r4
   100f0:	290b883a 	add	r5,r5,r4
   100f4:	5a801e2e 	bgeu	r11,r10,10170 <memmove+0x154>
   100f8:	1813883a 	mov	r9,r3
   100fc:	2811883a 	mov	r8,r5
   10100:	500f883a 	mov	r7,r10
   10104:	41000017 	ldw	r4,0(r8)
   10108:	4a400104 	addi	r9,r9,4
   1010c:	39ffff04 	addi	r7,r7,-4
   10110:	493fff15 	stw	r4,-4(r9)
   10114:	42000104 	addi	r8,r8,4
   10118:	59fffa36 	bltu	r11,r7,10104 <__alt_data_end+0xf0010104>
   1011c:	513fff04 	addi	r4,r10,-4
   10120:	2008d0ba 	srli	r4,r4,2
   10124:	318000cc 	andi	r6,r6,3
   10128:	21000044 	addi	r4,r4,1
   1012c:	2109883a 	add	r4,r4,r4
   10130:	2109883a 	add	r4,r4,r4
   10134:	1907883a 	add	r3,r3,r4
   10138:	290b883a 	add	r5,r5,r4
   1013c:	30000b26 	beq	r6,zero,1016c <memmove+0x150>
   10140:	198d883a 	add	r6,r3,r6
   10144:	29c00003 	ldbu	r7,0(r5)
   10148:	18c00044 	addi	r3,r3,1
   1014c:	29400044 	addi	r5,r5,1
   10150:	19ffffc5 	stb	r7,-1(r3)
   10154:	19bffb1e 	bne	r3,r6,10144 <__alt_data_end+0xf0010144>
   10158:	f800283a 	ret
   1015c:	1007883a 	mov	r3,r2
   10160:	003ff606 	br	1013c <__alt_data_end+0xf001013c>
   10164:	1007883a 	mov	r3,r2
   10168:	003ff506 	br	10140 <__alt_data_end+0xf0010140>
   1016c:	f800283a 	ret
   10170:	500d883a 	mov	r6,r10
   10174:	003ff106 	br	1013c <__alt_data_end+0xf001013c>

00010178 <_Balloc>:
   10178:	20801317 	ldw	r2,76(r4)
   1017c:	defffc04 	addi	sp,sp,-16
   10180:	dc400115 	stw	r17,4(sp)
   10184:	dc000015 	stw	r16,0(sp)
   10188:	dfc00315 	stw	ra,12(sp)
   1018c:	dc800215 	stw	r18,8(sp)
   10190:	2023883a 	mov	r17,r4
   10194:	2821883a 	mov	r16,r5
   10198:	10000f26 	beq	r2,zero,101d8 <_Balloc+0x60>
   1019c:	8407883a 	add	r3,r16,r16
   101a0:	18c7883a 	add	r3,r3,r3
   101a4:	10c7883a 	add	r3,r2,r3
   101a8:	18800017 	ldw	r2,0(r3)
   101ac:	10001126 	beq	r2,zero,101f4 <_Balloc+0x7c>
   101b0:	11000017 	ldw	r4,0(r2)
   101b4:	19000015 	stw	r4,0(r3)
   101b8:	10000415 	stw	zero,16(r2)
   101bc:	10000315 	stw	zero,12(r2)
   101c0:	dfc00317 	ldw	ra,12(sp)
   101c4:	dc800217 	ldw	r18,8(sp)
   101c8:	dc400117 	ldw	r17,4(sp)
   101cc:	dc000017 	ldw	r16,0(sp)
   101d0:	dec00404 	addi	sp,sp,16
   101d4:	f800283a 	ret
   101d8:	01800844 	movi	r6,33
   101dc:	01400104 	movi	r5,4
   101e0:	0012ed00 	call	12ed0 <_calloc_r>
   101e4:	88801315 	stw	r2,76(r17)
   101e8:	103fec1e 	bne	r2,zero,1019c <__alt_data_end+0xf001019c>
   101ec:	0005883a 	mov	r2,zero
   101f0:	003ff306 	br	101c0 <__alt_data_end+0xf00101c0>
   101f4:	01400044 	movi	r5,1
   101f8:	2c24983a 	sll	r18,r5,r16
   101fc:	8809883a 	mov	r4,r17
   10200:	91800144 	addi	r6,r18,5
   10204:	318d883a 	add	r6,r6,r6
   10208:	318d883a 	add	r6,r6,r6
   1020c:	0012ed00 	call	12ed0 <_calloc_r>
   10210:	103ff626 	beq	r2,zero,101ec <__alt_data_end+0xf00101ec>
   10214:	14000115 	stw	r16,4(r2)
   10218:	14800215 	stw	r18,8(r2)
   1021c:	003fe606 	br	101b8 <__alt_data_end+0xf00101b8>

00010220 <_Bfree>:
   10220:	28000826 	beq	r5,zero,10244 <_Bfree+0x24>
   10224:	28c00117 	ldw	r3,4(r5)
   10228:	20801317 	ldw	r2,76(r4)
   1022c:	18c7883a 	add	r3,r3,r3
   10230:	18c7883a 	add	r3,r3,r3
   10234:	10c5883a 	add	r2,r2,r3
   10238:	10c00017 	ldw	r3,0(r2)
   1023c:	28c00015 	stw	r3,0(r5)
   10240:	11400015 	stw	r5,0(r2)
   10244:	f800283a 	ret

00010248 <__multadd>:
   10248:	defffa04 	addi	sp,sp,-24
   1024c:	dc800315 	stw	r18,12(sp)
   10250:	dc400215 	stw	r17,8(sp)
   10254:	dc000115 	stw	r16,4(sp)
   10258:	2823883a 	mov	r17,r5
   1025c:	2c000417 	ldw	r16,16(r5)
   10260:	dfc00515 	stw	ra,20(sp)
   10264:	dcc00415 	stw	r19,16(sp)
   10268:	2025883a 	mov	r18,r4
   1026c:	29400504 	addi	r5,r5,20
   10270:	0011883a 	mov	r8,zero
   10274:	28c00017 	ldw	r3,0(r5)
   10278:	29400104 	addi	r5,r5,4
   1027c:	42000044 	addi	r8,r8,1
   10280:	18bfffcc 	andi	r2,r3,65535
   10284:	1185383a 	mul	r2,r2,r6
   10288:	1806d43a 	srli	r3,r3,16
   1028c:	11cf883a 	add	r7,r2,r7
   10290:	3808d43a 	srli	r4,r7,16
   10294:	1987383a 	mul	r3,r3,r6
   10298:	38bfffcc 	andi	r2,r7,65535
   1029c:	1907883a 	add	r3,r3,r4
   102a0:	1808943a 	slli	r4,r3,16
   102a4:	180ed43a 	srli	r7,r3,16
   102a8:	2085883a 	add	r2,r4,r2
   102ac:	28bfff15 	stw	r2,-4(r5)
   102b0:	443ff016 	blt	r8,r16,10274 <__alt_data_end+0xf0010274>
   102b4:	38000926 	beq	r7,zero,102dc <__multadd+0x94>
   102b8:	88800217 	ldw	r2,8(r17)
   102bc:	80800f0e 	bge	r16,r2,102fc <__multadd+0xb4>
   102c0:	80800144 	addi	r2,r16,5
   102c4:	1085883a 	add	r2,r2,r2
   102c8:	1085883a 	add	r2,r2,r2
   102cc:	8885883a 	add	r2,r17,r2
   102d0:	11c00015 	stw	r7,0(r2)
   102d4:	84000044 	addi	r16,r16,1
   102d8:	8c000415 	stw	r16,16(r17)
   102dc:	8805883a 	mov	r2,r17
   102e0:	dfc00517 	ldw	ra,20(sp)
   102e4:	dcc00417 	ldw	r19,16(sp)
   102e8:	dc800317 	ldw	r18,12(sp)
   102ec:	dc400217 	ldw	r17,8(sp)
   102f0:	dc000117 	ldw	r16,4(sp)
   102f4:	dec00604 	addi	sp,sp,24
   102f8:	f800283a 	ret
   102fc:	89400117 	ldw	r5,4(r17)
   10300:	9009883a 	mov	r4,r18
   10304:	d9c00015 	stw	r7,0(sp)
   10308:	29400044 	addi	r5,r5,1
   1030c:	00101780 	call	10178 <_Balloc>
   10310:	89800417 	ldw	r6,16(r17)
   10314:	89400304 	addi	r5,r17,12
   10318:	11000304 	addi	r4,r2,12
   1031c:	31800084 	addi	r6,r6,2
   10320:	318d883a 	add	r6,r6,r6
   10324:	318d883a 	add	r6,r6,r6
   10328:	1027883a 	mov	r19,r2
   1032c:	000b2b80 	call	b2b8 <memcpy>
   10330:	d9c00017 	ldw	r7,0(sp)
   10334:	88000a26 	beq	r17,zero,10360 <__multadd+0x118>
   10338:	88c00117 	ldw	r3,4(r17)
   1033c:	90801317 	ldw	r2,76(r18)
   10340:	18c7883a 	add	r3,r3,r3
   10344:	18c7883a 	add	r3,r3,r3
   10348:	10c5883a 	add	r2,r2,r3
   1034c:	10c00017 	ldw	r3,0(r2)
   10350:	88c00015 	stw	r3,0(r17)
   10354:	14400015 	stw	r17,0(r2)
   10358:	9823883a 	mov	r17,r19
   1035c:	003fd806 	br	102c0 <__alt_data_end+0xf00102c0>
   10360:	9823883a 	mov	r17,r19
   10364:	003fd606 	br	102c0 <__alt_data_end+0xf00102c0>

00010368 <__s2b>:
   10368:	defff904 	addi	sp,sp,-28
   1036c:	dc400115 	stw	r17,4(sp)
   10370:	dc000015 	stw	r16,0(sp)
   10374:	2023883a 	mov	r17,r4
   10378:	2821883a 	mov	r16,r5
   1037c:	39000204 	addi	r4,r7,8
   10380:	01400244 	movi	r5,9
   10384:	dcc00315 	stw	r19,12(sp)
   10388:	dc800215 	stw	r18,8(sp)
   1038c:	dfc00615 	stw	ra,24(sp)
   10390:	dd400515 	stw	r21,20(sp)
   10394:	dd000415 	stw	r20,16(sp)
   10398:	3825883a 	mov	r18,r7
   1039c:	3027883a 	mov	r19,r6
   103a0:	00092840 	call	9284 <__divsi3>
   103a4:	00c00044 	movi	r3,1
   103a8:	000b883a 	mov	r5,zero
   103ac:	1880030e 	bge	r3,r2,103bc <__s2b+0x54>
   103b0:	18c7883a 	add	r3,r3,r3
   103b4:	29400044 	addi	r5,r5,1
   103b8:	18bffd16 	blt	r3,r2,103b0 <__alt_data_end+0xf00103b0>
   103bc:	8809883a 	mov	r4,r17
   103c0:	00101780 	call	10178 <_Balloc>
   103c4:	d8c00717 	ldw	r3,28(sp)
   103c8:	10c00515 	stw	r3,20(r2)
   103cc:	00c00044 	movi	r3,1
   103d0:	10c00415 	stw	r3,16(r2)
   103d4:	00c00244 	movi	r3,9
   103d8:	1cc0210e 	bge	r3,r19,10460 <__s2b+0xf8>
   103dc:	80eb883a 	add	r21,r16,r3
   103e0:	a829883a 	mov	r20,r21
   103e4:	84e1883a 	add	r16,r16,r19
   103e8:	a1c00007 	ldb	r7,0(r20)
   103ec:	01800284 	movi	r6,10
   103f0:	a5000044 	addi	r20,r20,1
   103f4:	100b883a 	mov	r5,r2
   103f8:	39fff404 	addi	r7,r7,-48
   103fc:	8809883a 	mov	r4,r17
   10400:	00102480 	call	10248 <__multadd>
   10404:	a43ff81e 	bne	r20,r16,103e8 <__alt_data_end+0xf00103e8>
   10408:	ace1883a 	add	r16,r21,r19
   1040c:	843ffe04 	addi	r16,r16,-8
   10410:	9c800a0e 	bge	r19,r18,1043c <__s2b+0xd4>
   10414:	94e5c83a 	sub	r18,r18,r19
   10418:	84a5883a 	add	r18,r16,r18
   1041c:	81c00007 	ldb	r7,0(r16)
   10420:	01800284 	movi	r6,10
   10424:	84000044 	addi	r16,r16,1
   10428:	100b883a 	mov	r5,r2
   1042c:	39fff404 	addi	r7,r7,-48
   10430:	8809883a 	mov	r4,r17
   10434:	00102480 	call	10248 <__multadd>
   10438:	84bff81e 	bne	r16,r18,1041c <__alt_data_end+0xf001041c>
   1043c:	dfc00617 	ldw	ra,24(sp)
   10440:	dd400517 	ldw	r21,20(sp)
   10444:	dd000417 	ldw	r20,16(sp)
   10448:	dcc00317 	ldw	r19,12(sp)
   1044c:	dc800217 	ldw	r18,8(sp)
   10450:	dc400117 	ldw	r17,4(sp)
   10454:	dc000017 	ldw	r16,0(sp)
   10458:	dec00704 	addi	sp,sp,28
   1045c:	f800283a 	ret
   10460:	84000284 	addi	r16,r16,10
   10464:	1827883a 	mov	r19,r3
   10468:	003fe906 	br	10410 <__alt_data_end+0xf0010410>

0001046c <__hi0bits>:
   1046c:	20bfffec 	andhi	r2,r4,65535
   10470:	1000141e 	bne	r2,zero,104c4 <__hi0bits+0x58>
   10474:	2008943a 	slli	r4,r4,16
   10478:	00800404 	movi	r2,16
   1047c:	20ffc02c 	andhi	r3,r4,65280
   10480:	1800021e 	bne	r3,zero,1048c <__hi0bits+0x20>
   10484:	2008923a 	slli	r4,r4,8
   10488:	10800204 	addi	r2,r2,8
   1048c:	20fc002c 	andhi	r3,r4,61440
   10490:	1800021e 	bne	r3,zero,1049c <__hi0bits+0x30>
   10494:	2008913a 	slli	r4,r4,4
   10498:	10800104 	addi	r2,r2,4
   1049c:	20f0002c 	andhi	r3,r4,49152
   104a0:	1800031e 	bne	r3,zero,104b0 <__hi0bits+0x44>
   104a4:	2109883a 	add	r4,r4,r4
   104a8:	10800084 	addi	r2,r2,2
   104ac:	2109883a 	add	r4,r4,r4
   104b0:	20000316 	blt	r4,zero,104c0 <__hi0bits+0x54>
   104b4:	2110002c 	andhi	r4,r4,16384
   104b8:	2000041e 	bne	r4,zero,104cc <__hi0bits+0x60>
   104bc:	00800804 	movi	r2,32
   104c0:	f800283a 	ret
   104c4:	0005883a 	mov	r2,zero
   104c8:	003fec06 	br	1047c <__alt_data_end+0xf001047c>
   104cc:	10800044 	addi	r2,r2,1
   104d0:	f800283a 	ret

000104d4 <__lo0bits>:
   104d4:	20c00017 	ldw	r3,0(r4)
   104d8:	188001cc 	andi	r2,r3,7
   104dc:	10000826 	beq	r2,zero,10500 <__lo0bits+0x2c>
   104e0:	1880004c 	andi	r2,r3,1
   104e4:	1000211e 	bne	r2,zero,1056c <__lo0bits+0x98>
   104e8:	1880008c 	andi	r2,r3,2
   104ec:	1000211e 	bne	r2,zero,10574 <__lo0bits+0xa0>
   104f0:	1806d0ba 	srli	r3,r3,2
   104f4:	00800084 	movi	r2,2
   104f8:	20c00015 	stw	r3,0(r4)
   104fc:	f800283a 	ret
   10500:	18bfffcc 	andi	r2,r3,65535
   10504:	10001326 	beq	r2,zero,10554 <__lo0bits+0x80>
   10508:	0005883a 	mov	r2,zero
   1050c:	19403fcc 	andi	r5,r3,255
   10510:	2800021e 	bne	r5,zero,1051c <__lo0bits+0x48>
   10514:	1806d23a 	srli	r3,r3,8
   10518:	10800204 	addi	r2,r2,8
   1051c:	194003cc 	andi	r5,r3,15
   10520:	2800021e 	bne	r5,zero,1052c <__lo0bits+0x58>
   10524:	1806d13a 	srli	r3,r3,4
   10528:	10800104 	addi	r2,r2,4
   1052c:	194000cc 	andi	r5,r3,3
   10530:	2800021e 	bne	r5,zero,1053c <__lo0bits+0x68>
   10534:	1806d0ba 	srli	r3,r3,2
   10538:	10800084 	addi	r2,r2,2
   1053c:	1940004c 	andi	r5,r3,1
   10540:	2800081e 	bne	r5,zero,10564 <__lo0bits+0x90>
   10544:	1806d07a 	srli	r3,r3,1
   10548:	1800051e 	bne	r3,zero,10560 <__lo0bits+0x8c>
   1054c:	00800804 	movi	r2,32
   10550:	f800283a 	ret
   10554:	1806d43a 	srli	r3,r3,16
   10558:	00800404 	movi	r2,16
   1055c:	003feb06 	br	1050c <__alt_data_end+0xf001050c>
   10560:	10800044 	addi	r2,r2,1
   10564:	20c00015 	stw	r3,0(r4)
   10568:	f800283a 	ret
   1056c:	0005883a 	mov	r2,zero
   10570:	f800283a 	ret
   10574:	1806d07a 	srli	r3,r3,1
   10578:	00800044 	movi	r2,1
   1057c:	20c00015 	stw	r3,0(r4)
   10580:	f800283a 	ret

00010584 <__i2b>:
   10584:	defffd04 	addi	sp,sp,-12
   10588:	dc000015 	stw	r16,0(sp)
   1058c:	04000044 	movi	r16,1
   10590:	dc400115 	stw	r17,4(sp)
   10594:	2823883a 	mov	r17,r5
   10598:	800b883a 	mov	r5,r16
   1059c:	dfc00215 	stw	ra,8(sp)
   105a0:	00101780 	call	10178 <_Balloc>
   105a4:	14400515 	stw	r17,20(r2)
   105a8:	14000415 	stw	r16,16(r2)
   105ac:	dfc00217 	ldw	ra,8(sp)
   105b0:	dc400117 	ldw	r17,4(sp)
   105b4:	dc000017 	ldw	r16,0(sp)
   105b8:	dec00304 	addi	sp,sp,12
   105bc:	f800283a 	ret

000105c0 <__multiply>:
   105c0:	defffa04 	addi	sp,sp,-24
   105c4:	dcc00315 	stw	r19,12(sp)
   105c8:	dc800215 	stw	r18,8(sp)
   105cc:	34c00417 	ldw	r19,16(r6)
   105d0:	2c800417 	ldw	r18,16(r5)
   105d4:	dd000415 	stw	r20,16(sp)
   105d8:	dc400115 	stw	r17,4(sp)
   105dc:	dfc00515 	stw	ra,20(sp)
   105e0:	dc000015 	stw	r16,0(sp)
   105e4:	2829883a 	mov	r20,r5
   105e8:	3023883a 	mov	r17,r6
   105ec:	94c0050e 	bge	r18,r19,10604 <__multiply+0x44>
   105f0:	9007883a 	mov	r3,r18
   105f4:	3029883a 	mov	r20,r6
   105f8:	9825883a 	mov	r18,r19
   105fc:	2823883a 	mov	r17,r5
   10600:	1827883a 	mov	r19,r3
   10604:	a0800217 	ldw	r2,8(r20)
   10608:	94e1883a 	add	r16,r18,r19
   1060c:	a1400117 	ldw	r5,4(r20)
   10610:	1400010e 	bge	r2,r16,10618 <__multiply+0x58>
   10614:	29400044 	addi	r5,r5,1
   10618:	00101780 	call	10178 <_Balloc>
   1061c:	8415883a 	add	r10,r16,r16
   10620:	12c00504 	addi	r11,r2,20
   10624:	5295883a 	add	r10,r10,r10
   10628:	5a95883a 	add	r10,r11,r10
   1062c:	5807883a 	mov	r3,r11
   10630:	5a80032e 	bgeu	r11,r10,10640 <__multiply+0x80>
   10634:	18000015 	stw	zero,0(r3)
   10638:	18c00104 	addi	r3,r3,4
   1063c:	1abffd36 	bltu	r3,r10,10634 <__alt_data_end+0xf0010634>
   10640:	9ce7883a 	add	r19,r19,r19
   10644:	94a5883a 	add	r18,r18,r18
   10648:	89800504 	addi	r6,r17,20
   1064c:	9ce7883a 	add	r19,r19,r19
   10650:	a3400504 	addi	r13,r20,20
   10654:	94a5883a 	add	r18,r18,r18
   10658:	34d9883a 	add	r12,r6,r19
   1065c:	6c93883a 	add	r9,r13,r18
   10660:	3300422e 	bgeu	r6,r12,1076c <__multiply+0x1ac>
   10664:	37c00017 	ldw	ra,0(r6)
   10668:	fbffffcc 	andi	r15,ra,65535
   1066c:	78001b26 	beq	r15,zero,106dc <__multiply+0x11c>
   10670:	5811883a 	mov	r8,r11
   10674:	681d883a 	mov	r14,r13
   10678:	000f883a 	mov	r7,zero
   1067c:	71000017 	ldw	r4,0(r14)
   10680:	40c00017 	ldw	r3,0(r8)
   10684:	73800104 	addi	r14,r14,4
   10688:	217fffcc 	andi	r5,r4,65535
   1068c:	2bcb383a 	mul	r5,r5,r15
   10690:	2008d43a 	srli	r4,r4,16
   10694:	1c7fffcc 	andi	r17,r3,65535
   10698:	2c4b883a 	add	r5,r5,r17
   1069c:	29cb883a 	add	r5,r5,r7
   106a0:	23c9383a 	mul	r4,r4,r15
   106a4:	1806d43a 	srli	r3,r3,16
   106a8:	280ed43a 	srli	r7,r5,16
   106ac:	297fffcc 	andi	r5,r5,65535
   106b0:	20c7883a 	add	r3,r4,r3
   106b4:	19c7883a 	add	r3,r3,r7
   106b8:	1808943a 	slli	r4,r3,16
   106bc:	4023883a 	mov	r17,r8
   106c0:	180ed43a 	srli	r7,r3,16
   106c4:	214ab03a 	or	r5,r4,r5
   106c8:	41400015 	stw	r5,0(r8)
   106cc:	42000104 	addi	r8,r8,4
   106d0:	727fea36 	bltu	r14,r9,1067c <__alt_data_end+0xf001067c>
   106d4:	89c00115 	stw	r7,4(r17)
   106d8:	37c00017 	ldw	ra,0(r6)
   106dc:	f83ed43a 	srli	ra,ra,16
   106e0:	f8001f26 	beq	ra,zero,10760 <__multiply+0x1a0>
   106e4:	58c00017 	ldw	r3,0(r11)
   106e8:	681d883a 	mov	r14,r13
   106ec:	581f883a 	mov	r15,r11
   106f0:	1811883a 	mov	r8,r3
   106f4:	5825883a 	mov	r18,r11
   106f8:	000f883a 	mov	r7,zero
   106fc:	00000106 	br	10704 <__multiply+0x144>
   10700:	8825883a 	mov	r18,r17
   10704:	7140000b 	ldhu	r5,0(r14)
   10708:	4010d43a 	srli	r8,r8,16
   1070c:	193fffcc 	andi	r4,r3,65535
   10710:	2fcb383a 	mul	r5,r5,ra
   10714:	7bc00104 	addi	r15,r15,4
   10718:	73800104 	addi	r14,r14,4
   1071c:	2a0b883a 	add	r5,r5,r8
   10720:	29cb883a 	add	r5,r5,r7
   10724:	2806943a 	slli	r3,r5,16
   10728:	94400104 	addi	r17,r18,4
   1072c:	280ad43a 	srli	r5,r5,16
   10730:	1908b03a 	or	r4,r3,r4
   10734:	793fff15 	stw	r4,-4(r15)
   10738:	70ffff17 	ldw	r3,-4(r14)
   1073c:	8a000017 	ldw	r8,0(r17)
   10740:	1806d43a 	srli	r3,r3,16
   10744:	413fffcc 	andi	r4,r8,65535
   10748:	1fc7383a 	mul	r3,r3,ra
   1074c:	1907883a 	add	r3,r3,r4
   10750:	1947883a 	add	r3,r3,r5
   10754:	180ed43a 	srli	r7,r3,16
   10758:	727fe936 	bltu	r14,r9,10700 <__alt_data_end+0xf0010700>
   1075c:	90c00115 	stw	r3,4(r18)
   10760:	31800104 	addi	r6,r6,4
   10764:	5ac00104 	addi	r11,r11,4
   10768:	333fbe36 	bltu	r6,r12,10664 <__alt_data_end+0xf0010664>
   1076c:	0400090e 	bge	zero,r16,10794 <__multiply+0x1d4>
   10770:	50ffff17 	ldw	r3,-4(r10)
   10774:	52bfff04 	addi	r10,r10,-4
   10778:	18000326 	beq	r3,zero,10788 <__multiply+0x1c8>
   1077c:	00000506 	br	10794 <__multiply+0x1d4>
   10780:	50c00017 	ldw	r3,0(r10)
   10784:	1800031e 	bne	r3,zero,10794 <__multiply+0x1d4>
   10788:	843fffc4 	addi	r16,r16,-1
   1078c:	52bfff04 	addi	r10,r10,-4
   10790:	803ffb1e 	bne	r16,zero,10780 <__alt_data_end+0xf0010780>
   10794:	14000415 	stw	r16,16(r2)
   10798:	dfc00517 	ldw	ra,20(sp)
   1079c:	dd000417 	ldw	r20,16(sp)
   107a0:	dcc00317 	ldw	r19,12(sp)
   107a4:	dc800217 	ldw	r18,8(sp)
   107a8:	dc400117 	ldw	r17,4(sp)
   107ac:	dc000017 	ldw	r16,0(sp)
   107b0:	dec00604 	addi	sp,sp,24
   107b4:	f800283a 	ret

000107b8 <__pow5mult>:
   107b8:	defffa04 	addi	sp,sp,-24
   107bc:	dcc00315 	stw	r19,12(sp)
   107c0:	dc000015 	stw	r16,0(sp)
   107c4:	dfc00515 	stw	ra,20(sp)
   107c8:	dd000415 	stw	r20,16(sp)
   107cc:	dc800215 	stw	r18,8(sp)
   107d0:	dc400115 	stw	r17,4(sp)
   107d4:	308000cc 	andi	r2,r6,3
   107d8:	3021883a 	mov	r16,r6
   107dc:	2027883a 	mov	r19,r4
   107e0:	10002f1e 	bne	r2,zero,108a0 <__pow5mult+0xe8>
   107e4:	2825883a 	mov	r18,r5
   107e8:	8021d0ba 	srai	r16,r16,2
   107ec:	80001a26 	beq	r16,zero,10858 <__pow5mult+0xa0>
   107f0:	9c401217 	ldw	r17,72(r19)
   107f4:	8800061e 	bne	r17,zero,10810 <__pow5mult+0x58>
   107f8:	00003406 	br	108cc <__pow5mult+0x114>
   107fc:	8021d07a 	srai	r16,r16,1
   10800:	80001526 	beq	r16,zero,10858 <__pow5mult+0xa0>
   10804:	88800017 	ldw	r2,0(r17)
   10808:	10001c26 	beq	r2,zero,1087c <__pow5mult+0xc4>
   1080c:	1023883a 	mov	r17,r2
   10810:	8080004c 	andi	r2,r16,1
   10814:	103ff926 	beq	r2,zero,107fc <__alt_data_end+0xf00107fc>
   10818:	880d883a 	mov	r6,r17
   1081c:	900b883a 	mov	r5,r18
   10820:	9809883a 	mov	r4,r19
   10824:	00105c00 	call	105c0 <__multiply>
   10828:	90001b26 	beq	r18,zero,10898 <__pow5mult+0xe0>
   1082c:	91000117 	ldw	r4,4(r18)
   10830:	98c01317 	ldw	r3,76(r19)
   10834:	8021d07a 	srai	r16,r16,1
   10838:	2109883a 	add	r4,r4,r4
   1083c:	2109883a 	add	r4,r4,r4
   10840:	1907883a 	add	r3,r3,r4
   10844:	19000017 	ldw	r4,0(r3)
   10848:	91000015 	stw	r4,0(r18)
   1084c:	1c800015 	stw	r18,0(r3)
   10850:	1025883a 	mov	r18,r2
   10854:	803feb1e 	bne	r16,zero,10804 <__alt_data_end+0xf0010804>
   10858:	9005883a 	mov	r2,r18
   1085c:	dfc00517 	ldw	ra,20(sp)
   10860:	dd000417 	ldw	r20,16(sp)
   10864:	dcc00317 	ldw	r19,12(sp)
   10868:	dc800217 	ldw	r18,8(sp)
   1086c:	dc400117 	ldw	r17,4(sp)
   10870:	dc000017 	ldw	r16,0(sp)
   10874:	dec00604 	addi	sp,sp,24
   10878:	f800283a 	ret
   1087c:	880d883a 	mov	r6,r17
   10880:	880b883a 	mov	r5,r17
   10884:	9809883a 	mov	r4,r19
   10888:	00105c00 	call	105c0 <__multiply>
   1088c:	88800015 	stw	r2,0(r17)
   10890:	10000015 	stw	zero,0(r2)
   10894:	003fdd06 	br	1080c <__alt_data_end+0xf001080c>
   10898:	1025883a 	mov	r18,r2
   1089c:	003fd706 	br	107fc <__alt_data_end+0xf00107fc>
   108a0:	10bfffc4 	addi	r2,r2,-1
   108a4:	1085883a 	add	r2,r2,r2
   108a8:	00c20034 	movhi	r3,2048
   108ac:	18c12304 	addi	r3,r3,1164
   108b0:	1085883a 	add	r2,r2,r2
   108b4:	1885883a 	add	r2,r3,r2
   108b8:	11800017 	ldw	r6,0(r2)
   108bc:	000f883a 	mov	r7,zero
   108c0:	00102480 	call	10248 <__multadd>
   108c4:	1025883a 	mov	r18,r2
   108c8:	003fc706 	br	107e8 <__alt_data_end+0xf00107e8>
   108cc:	05000044 	movi	r20,1
   108d0:	a00b883a 	mov	r5,r20
   108d4:	9809883a 	mov	r4,r19
   108d8:	00101780 	call	10178 <_Balloc>
   108dc:	1023883a 	mov	r17,r2
   108e0:	00809c44 	movi	r2,625
   108e4:	88800515 	stw	r2,20(r17)
   108e8:	8d000415 	stw	r20,16(r17)
   108ec:	9c401215 	stw	r17,72(r19)
   108f0:	88000015 	stw	zero,0(r17)
   108f4:	003fc606 	br	10810 <__alt_data_end+0xf0010810>

000108f8 <__lshift>:
   108f8:	defff904 	addi	sp,sp,-28
   108fc:	dd400515 	stw	r21,20(sp)
   10900:	dcc00315 	stw	r19,12(sp)
   10904:	302bd17a 	srai	r21,r6,5
   10908:	2cc00417 	ldw	r19,16(r5)
   1090c:	28800217 	ldw	r2,8(r5)
   10910:	dd000415 	stw	r20,16(sp)
   10914:	ace7883a 	add	r19,r21,r19
   10918:	dc800215 	stw	r18,8(sp)
   1091c:	dc400115 	stw	r17,4(sp)
   10920:	dc000015 	stw	r16,0(sp)
   10924:	dfc00615 	stw	ra,24(sp)
   10928:	9c000044 	addi	r16,r19,1
   1092c:	2823883a 	mov	r17,r5
   10930:	3029883a 	mov	r20,r6
   10934:	2025883a 	mov	r18,r4
   10938:	29400117 	ldw	r5,4(r5)
   1093c:	1400030e 	bge	r2,r16,1094c <__lshift+0x54>
   10940:	1085883a 	add	r2,r2,r2
   10944:	29400044 	addi	r5,r5,1
   10948:	143ffd16 	blt	r2,r16,10940 <__alt_data_end+0xf0010940>
   1094c:	9009883a 	mov	r4,r18
   10950:	00101780 	call	10178 <_Balloc>
   10954:	10c00504 	addi	r3,r2,20
   10958:	0540070e 	bge	zero,r21,10978 <__lshift+0x80>
   1095c:	ad6b883a 	add	r21,r21,r21
   10960:	ad6b883a 	add	r21,r21,r21
   10964:	1809883a 	mov	r4,r3
   10968:	1d47883a 	add	r3,r3,r21
   1096c:	20000015 	stw	zero,0(r4)
   10970:	21000104 	addi	r4,r4,4
   10974:	193ffd1e 	bne	r3,r4,1096c <__alt_data_end+0xf001096c>
   10978:	8a000417 	ldw	r8,16(r17)
   1097c:	89000504 	addi	r4,r17,20
   10980:	a18007cc 	andi	r6,r20,31
   10984:	4211883a 	add	r8,r8,r8
   10988:	4211883a 	add	r8,r8,r8
   1098c:	2211883a 	add	r8,r4,r8
   10990:	30002326 	beq	r6,zero,10a20 <__lshift+0x128>
   10994:	02400804 	movi	r9,32
   10998:	4993c83a 	sub	r9,r9,r6
   1099c:	000b883a 	mov	r5,zero
   109a0:	21c00017 	ldw	r7,0(r4)
   109a4:	1815883a 	mov	r10,r3
   109a8:	18c00104 	addi	r3,r3,4
   109ac:	398e983a 	sll	r7,r7,r6
   109b0:	21000104 	addi	r4,r4,4
   109b4:	394ab03a 	or	r5,r7,r5
   109b8:	197fff15 	stw	r5,-4(r3)
   109bc:	217fff17 	ldw	r5,-4(r4)
   109c0:	2a4ad83a 	srl	r5,r5,r9
   109c4:	223ff636 	bltu	r4,r8,109a0 <__alt_data_end+0xf00109a0>
   109c8:	51400115 	stw	r5,4(r10)
   109cc:	28001a1e 	bne	r5,zero,10a38 <__lshift+0x140>
   109d0:	843fffc4 	addi	r16,r16,-1
   109d4:	14000415 	stw	r16,16(r2)
   109d8:	88000826 	beq	r17,zero,109fc <__lshift+0x104>
   109dc:	89000117 	ldw	r4,4(r17)
   109e0:	90c01317 	ldw	r3,76(r18)
   109e4:	2109883a 	add	r4,r4,r4
   109e8:	2109883a 	add	r4,r4,r4
   109ec:	1907883a 	add	r3,r3,r4
   109f0:	19000017 	ldw	r4,0(r3)
   109f4:	89000015 	stw	r4,0(r17)
   109f8:	1c400015 	stw	r17,0(r3)
   109fc:	dfc00617 	ldw	ra,24(sp)
   10a00:	dd400517 	ldw	r21,20(sp)
   10a04:	dd000417 	ldw	r20,16(sp)
   10a08:	dcc00317 	ldw	r19,12(sp)
   10a0c:	dc800217 	ldw	r18,8(sp)
   10a10:	dc400117 	ldw	r17,4(sp)
   10a14:	dc000017 	ldw	r16,0(sp)
   10a18:	dec00704 	addi	sp,sp,28
   10a1c:	f800283a 	ret
   10a20:	21400017 	ldw	r5,0(r4)
   10a24:	18c00104 	addi	r3,r3,4
   10a28:	21000104 	addi	r4,r4,4
   10a2c:	197fff15 	stw	r5,-4(r3)
   10a30:	223ffb36 	bltu	r4,r8,10a20 <__alt_data_end+0xf0010a20>
   10a34:	003fe606 	br	109d0 <__alt_data_end+0xf00109d0>
   10a38:	9c000084 	addi	r16,r19,2
   10a3c:	003fe406 	br	109d0 <__alt_data_end+0xf00109d0>

00010a40 <__mcmp>:
   10a40:	20800417 	ldw	r2,16(r4)
   10a44:	28c00417 	ldw	r3,16(r5)
   10a48:	10c5c83a 	sub	r2,r2,r3
   10a4c:	1000111e 	bne	r2,zero,10a94 <__mcmp+0x54>
   10a50:	18c7883a 	add	r3,r3,r3
   10a54:	18c7883a 	add	r3,r3,r3
   10a58:	21000504 	addi	r4,r4,20
   10a5c:	29400504 	addi	r5,r5,20
   10a60:	20c5883a 	add	r2,r4,r3
   10a64:	28cb883a 	add	r5,r5,r3
   10a68:	00000106 	br	10a70 <__mcmp+0x30>
   10a6c:	20800a2e 	bgeu	r4,r2,10a98 <__mcmp+0x58>
   10a70:	10bfff04 	addi	r2,r2,-4
   10a74:	297fff04 	addi	r5,r5,-4
   10a78:	11800017 	ldw	r6,0(r2)
   10a7c:	28c00017 	ldw	r3,0(r5)
   10a80:	30fffa26 	beq	r6,r3,10a6c <__alt_data_end+0xf0010a6c>
   10a84:	30c00236 	bltu	r6,r3,10a90 <__mcmp+0x50>
   10a88:	00800044 	movi	r2,1
   10a8c:	f800283a 	ret
   10a90:	00bfffc4 	movi	r2,-1
   10a94:	f800283a 	ret
   10a98:	0005883a 	mov	r2,zero
   10a9c:	f800283a 	ret

00010aa0 <__mdiff>:
   10aa0:	28c00417 	ldw	r3,16(r5)
   10aa4:	30800417 	ldw	r2,16(r6)
   10aa8:	defffa04 	addi	sp,sp,-24
   10aac:	dcc00315 	stw	r19,12(sp)
   10ab0:	dc800215 	stw	r18,8(sp)
   10ab4:	dfc00515 	stw	ra,20(sp)
   10ab8:	dd000415 	stw	r20,16(sp)
   10abc:	dc400115 	stw	r17,4(sp)
   10ac0:	dc000015 	stw	r16,0(sp)
   10ac4:	1887c83a 	sub	r3,r3,r2
   10ac8:	2825883a 	mov	r18,r5
   10acc:	3027883a 	mov	r19,r6
   10ad0:	1800141e 	bne	r3,zero,10b24 <__mdiff+0x84>
   10ad4:	1085883a 	add	r2,r2,r2
   10ad8:	1085883a 	add	r2,r2,r2
   10adc:	2a000504 	addi	r8,r5,20
   10ae0:	34000504 	addi	r16,r6,20
   10ae4:	4087883a 	add	r3,r8,r2
   10ae8:	8085883a 	add	r2,r16,r2
   10aec:	00000106 	br	10af4 <__mdiff+0x54>
   10af0:	40c0592e 	bgeu	r8,r3,10c58 <__mdiff+0x1b8>
   10af4:	18ffff04 	addi	r3,r3,-4
   10af8:	10bfff04 	addi	r2,r2,-4
   10afc:	19c00017 	ldw	r7,0(r3)
   10b00:	11400017 	ldw	r5,0(r2)
   10b04:	397ffa26 	beq	r7,r5,10af0 <__alt_data_end+0xf0010af0>
   10b08:	3940592e 	bgeu	r7,r5,10c70 <__mdiff+0x1d0>
   10b0c:	9005883a 	mov	r2,r18
   10b10:	4023883a 	mov	r17,r8
   10b14:	9825883a 	mov	r18,r19
   10b18:	05000044 	movi	r20,1
   10b1c:	1027883a 	mov	r19,r2
   10b20:	00000406 	br	10b34 <__mdiff+0x94>
   10b24:	18005616 	blt	r3,zero,10c80 <__mdiff+0x1e0>
   10b28:	34400504 	addi	r17,r6,20
   10b2c:	2c000504 	addi	r16,r5,20
   10b30:	0029883a 	mov	r20,zero
   10b34:	91400117 	ldw	r5,4(r18)
   10b38:	00101780 	call	10178 <_Balloc>
   10b3c:	92400417 	ldw	r9,16(r18)
   10b40:	9b000417 	ldw	r12,16(r19)
   10b44:	12c00504 	addi	r11,r2,20
   10b48:	4a51883a 	add	r8,r9,r9
   10b4c:	6319883a 	add	r12,r12,r12
   10b50:	4211883a 	add	r8,r8,r8
   10b54:	6319883a 	add	r12,r12,r12
   10b58:	15000315 	stw	r20,12(r2)
   10b5c:	8211883a 	add	r8,r16,r8
   10b60:	8b19883a 	add	r12,r17,r12
   10b64:	0007883a 	mov	r3,zero
   10b68:	81400017 	ldw	r5,0(r16)
   10b6c:	89c00017 	ldw	r7,0(r17)
   10b70:	59800104 	addi	r6,r11,4
   10b74:	293fffcc 	andi	r4,r5,65535
   10b78:	20c7883a 	add	r3,r4,r3
   10b7c:	393fffcc 	andi	r4,r7,65535
   10b80:	1909c83a 	sub	r4,r3,r4
   10b84:	280ad43a 	srli	r5,r5,16
   10b88:	380ed43a 	srli	r7,r7,16
   10b8c:	2007d43a 	srai	r3,r4,16
   10b90:	213fffcc 	andi	r4,r4,65535
   10b94:	29cbc83a 	sub	r5,r5,r7
   10b98:	28c7883a 	add	r3,r5,r3
   10b9c:	180a943a 	slli	r5,r3,16
   10ba0:	8c400104 	addi	r17,r17,4
   10ba4:	84000104 	addi	r16,r16,4
   10ba8:	2908b03a 	or	r4,r5,r4
   10bac:	59000015 	stw	r4,0(r11)
   10bb0:	1807d43a 	srai	r3,r3,16
   10bb4:	3015883a 	mov	r10,r6
   10bb8:	3017883a 	mov	r11,r6
   10bbc:	8b3fea36 	bltu	r17,r12,10b68 <__alt_data_end+0xf0010b68>
   10bc0:	8200162e 	bgeu	r16,r8,10c1c <__mdiff+0x17c>
   10bc4:	8017883a 	mov	r11,r16
   10bc8:	59400017 	ldw	r5,0(r11)
   10bcc:	31800104 	addi	r6,r6,4
   10bd0:	5ac00104 	addi	r11,r11,4
   10bd4:	293fffcc 	andi	r4,r5,65535
   10bd8:	20c7883a 	add	r3,r4,r3
   10bdc:	280ed43a 	srli	r7,r5,16
   10be0:	180bd43a 	srai	r5,r3,16
   10be4:	193fffcc 	andi	r4,r3,65535
   10be8:	3947883a 	add	r3,r7,r5
   10bec:	180a943a 	slli	r5,r3,16
   10bf0:	1807d43a 	srai	r3,r3,16
   10bf4:	2908b03a 	or	r4,r5,r4
   10bf8:	313fff15 	stw	r4,-4(r6)
   10bfc:	5a3ff236 	bltu	r11,r8,10bc8 <__alt_data_end+0xf0010bc8>
   10c00:	0406303a 	nor	r3,zero,r16
   10c04:	1a07883a 	add	r3,r3,r8
   10c08:	1806d0ba 	srli	r3,r3,2
   10c0c:	18c00044 	addi	r3,r3,1
   10c10:	18c7883a 	add	r3,r3,r3
   10c14:	18c7883a 	add	r3,r3,r3
   10c18:	50d5883a 	add	r10,r10,r3
   10c1c:	50ffff04 	addi	r3,r10,-4
   10c20:	2000041e 	bne	r4,zero,10c34 <__mdiff+0x194>
   10c24:	18ffff04 	addi	r3,r3,-4
   10c28:	19000017 	ldw	r4,0(r3)
   10c2c:	4a7fffc4 	addi	r9,r9,-1
   10c30:	203ffc26 	beq	r4,zero,10c24 <__alt_data_end+0xf0010c24>
   10c34:	12400415 	stw	r9,16(r2)
   10c38:	dfc00517 	ldw	ra,20(sp)
   10c3c:	dd000417 	ldw	r20,16(sp)
   10c40:	dcc00317 	ldw	r19,12(sp)
   10c44:	dc800217 	ldw	r18,8(sp)
   10c48:	dc400117 	ldw	r17,4(sp)
   10c4c:	dc000017 	ldw	r16,0(sp)
   10c50:	dec00604 	addi	sp,sp,24
   10c54:	f800283a 	ret
   10c58:	000b883a 	mov	r5,zero
   10c5c:	00101780 	call	10178 <_Balloc>
   10c60:	00c00044 	movi	r3,1
   10c64:	10c00415 	stw	r3,16(r2)
   10c68:	10000515 	stw	zero,20(r2)
   10c6c:	003ff206 	br	10c38 <__alt_data_end+0xf0010c38>
   10c70:	8023883a 	mov	r17,r16
   10c74:	0029883a 	mov	r20,zero
   10c78:	4021883a 	mov	r16,r8
   10c7c:	003fad06 	br	10b34 <__alt_data_end+0xf0010b34>
   10c80:	9005883a 	mov	r2,r18
   10c84:	94400504 	addi	r17,r18,20
   10c88:	9c000504 	addi	r16,r19,20
   10c8c:	9825883a 	mov	r18,r19
   10c90:	05000044 	movi	r20,1
   10c94:	1027883a 	mov	r19,r2
   10c98:	003fa606 	br	10b34 <__alt_data_end+0xf0010b34>

00010c9c <__ulp>:
   10c9c:	295ffc2c 	andhi	r5,r5,32752
   10ca0:	00bf3034 	movhi	r2,64704
   10ca4:	2887883a 	add	r3,r5,r2
   10ca8:	00c0020e 	bge	zero,r3,10cb4 <__ulp+0x18>
   10cac:	0005883a 	mov	r2,zero
   10cb0:	f800283a 	ret
   10cb4:	00c7c83a 	sub	r3,zero,r3
   10cb8:	1807d53a 	srai	r3,r3,20
   10cbc:	008004c4 	movi	r2,19
   10cc0:	10c00b0e 	bge	r2,r3,10cf0 <__ulp+0x54>
   10cc4:	18bffb04 	addi	r2,r3,-20
   10cc8:	01000784 	movi	r4,30
   10ccc:	0007883a 	mov	r3,zero
   10cd0:	20800516 	blt	r4,r2,10ce8 <__ulp+0x4c>
   10cd4:	010007c4 	movi	r4,31
   10cd8:	2089c83a 	sub	r4,r4,r2
   10cdc:	00800044 	movi	r2,1
   10ce0:	1104983a 	sll	r2,r2,r4
   10ce4:	f800283a 	ret
   10ce8:	00800044 	movi	r2,1
   10cec:	f800283a 	ret
   10cf0:	01400234 	movhi	r5,8
   10cf4:	28c7d83a 	sra	r3,r5,r3
   10cf8:	0005883a 	mov	r2,zero
   10cfc:	f800283a 	ret

00010d00 <__b2d>:
   10d00:	defffa04 	addi	sp,sp,-24
   10d04:	dc000015 	stw	r16,0(sp)
   10d08:	24000417 	ldw	r16,16(r4)
   10d0c:	dc400115 	stw	r17,4(sp)
   10d10:	24400504 	addi	r17,r4,20
   10d14:	8421883a 	add	r16,r16,r16
   10d18:	8421883a 	add	r16,r16,r16
   10d1c:	8c21883a 	add	r16,r17,r16
   10d20:	dc800215 	stw	r18,8(sp)
   10d24:	84bfff17 	ldw	r18,-4(r16)
   10d28:	dd000415 	stw	r20,16(sp)
   10d2c:	dcc00315 	stw	r19,12(sp)
   10d30:	9009883a 	mov	r4,r18
   10d34:	2829883a 	mov	r20,r5
   10d38:	dfc00515 	stw	ra,20(sp)
   10d3c:	001046c0 	call	1046c <__hi0bits>
   10d40:	00c00804 	movi	r3,32
   10d44:	1889c83a 	sub	r4,r3,r2
   10d48:	a1000015 	stw	r4,0(r20)
   10d4c:	01000284 	movi	r4,10
   10d50:	84ffff04 	addi	r19,r16,-4
   10d54:	20801216 	blt	r4,r2,10da0 <__b2d+0xa0>
   10d58:	018002c4 	movi	r6,11
   10d5c:	308dc83a 	sub	r6,r6,r2
   10d60:	9186d83a 	srl	r3,r18,r6
   10d64:	18cffc34 	orhi	r3,r3,16368
   10d68:	8cc0212e 	bgeu	r17,r19,10df0 <__b2d+0xf0>
   10d6c:	813ffe17 	ldw	r4,-8(r16)
   10d70:	218cd83a 	srl	r6,r4,r6
   10d74:	10800544 	addi	r2,r2,21
   10d78:	9084983a 	sll	r2,r18,r2
   10d7c:	1184b03a 	or	r2,r2,r6
   10d80:	dfc00517 	ldw	ra,20(sp)
   10d84:	dd000417 	ldw	r20,16(sp)
   10d88:	dcc00317 	ldw	r19,12(sp)
   10d8c:	dc800217 	ldw	r18,8(sp)
   10d90:	dc400117 	ldw	r17,4(sp)
   10d94:	dc000017 	ldw	r16,0(sp)
   10d98:	dec00604 	addi	sp,sp,24
   10d9c:	f800283a 	ret
   10da0:	8cc00f2e 	bgeu	r17,r19,10de0 <__b2d+0xe0>
   10da4:	117ffd44 	addi	r5,r2,-11
   10da8:	80bffe17 	ldw	r2,-8(r16)
   10dac:	28000e26 	beq	r5,zero,10de8 <__b2d+0xe8>
   10db0:	1949c83a 	sub	r4,r3,r5
   10db4:	9164983a 	sll	r18,r18,r5
   10db8:	1106d83a 	srl	r3,r2,r4
   10dbc:	81bffe04 	addi	r6,r16,-8
   10dc0:	948ffc34 	orhi	r18,r18,16368
   10dc4:	90c6b03a 	or	r3,r18,r3
   10dc8:	89800e2e 	bgeu	r17,r6,10e04 <__b2d+0x104>
   10dcc:	81bffd17 	ldw	r6,-12(r16)
   10dd0:	1144983a 	sll	r2,r2,r5
   10dd4:	310ad83a 	srl	r5,r6,r4
   10dd8:	2884b03a 	or	r2,r5,r2
   10ddc:	003fe806 	br	10d80 <__alt_data_end+0xf0010d80>
   10de0:	10bffd44 	addi	r2,r2,-11
   10de4:	1000041e 	bne	r2,zero,10df8 <__b2d+0xf8>
   10de8:	90cffc34 	orhi	r3,r18,16368
   10dec:	003fe406 	br	10d80 <__alt_data_end+0xf0010d80>
   10df0:	000d883a 	mov	r6,zero
   10df4:	003fdf06 	br	10d74 <__alt_data_end+0xf0010d74>
   10df8:	90a4983a 	sll	r18,r18,r2
   10dfc:	0005883a 	mov	r2,zero
   10e00:	003ff906 	br	10de8 <__alt_data_end+0xf0010de8>
   10e04:	1144983a 	sll	r2,r2,r5
   10e08:	003fdd06 	br	10d80 <__alt_data_end+0xf0010d80>

00010e0c <__d2b>:
   10e0c:	defff804 	addi	sp,sp,-32
   10e10:	dc000215 	stw	r16,8(sp)
   10e14:	3021883a 	mov	r16,r6
   10e18:	dc400315 	stw	r17,12(sp)
   10e1c:	8022907a 	slli	r17,r16,1
   10e20:	dd000615 	stw	r20,24(sp)
   10e24:	2829883a 	mov	r20,r5
   10e28:	01400044 	movi	r5,1
   10e2c:	dcc00515 	stw	r19,20(sp)
   10e30:	dc800415 	stw	r18,16(sp)
   10e34:	dfc00715 	stw	ra,28(sp)
   10e38:	3825883a 	mov	r18,r7
   10e3c:	8822d57a 	srli	r17,r17,21
   10e40:	00101780 	call	10178 <_Balloc>
   10e44:	1027883a 	mov	r19,r2
   10e48:	00800434 	movhi	r2,16
   10e4c:	10bfffc4 	addi	r2,r2,-1
   10e50:	808c703a 	and	r6,r16,r2
   10e54:	88000126 	beq	r17,zero,10e5c <__d2b+0x50>
   10e58:	31800434 	orhi	r6,r6,16
   10e5c:	d9800015 	stw	r6,0(sp)
   10e60:	a0002426 	beq	r20,zero,10ef4 <__d2b+0xe8>
   10e64:	d9000104 	addi	r4,sp,4
   10e68:	dd000115 	stw	r20,4(sp)
   10e6c:	00104d40 	call	104d4 <__lo0bits>
   10e70:	d8c00017 	ldw	r3,0(sp)
   10e74:	10002f1e 	bne	r2,zero,10f34 <__d2b+0x128>
   10e78:	d9000117 	ldw	r4,4(sp)
   10e7c:	99000515 	stw	r4,20(r19)
   10e80:	1821003a 	cmpeq	r16,r3,zero
   10e84:	01000084 	movi	r4,2
   10e88:	2421c83a 	sub	r16,r4,r16
   10e8c:	98c00615 	stw	r3,24(r19)
   10e90:	9c000415 	stw	r16,16(r19)
   10e94:	88001f1e 	bne	r17,zero,10f14 <__d2b+0x108>
   10e98:	10bef384 	addi	r2,r2,-1074
   10e9c:	90800015 	stw	r2,0(r18)
   10ea0:	00900034 	movhi	r2,16384
   10ea4:	10bfffc4 	addi	r2,r2,-1
   10ea8:	8085883a 	add	r2,r16,r2
   10eac:	1085883a 	add	r2,r2,r2
   10eb0:	1085883a 	add	r2,r2,r2
   10eb4:	9885883a 	add	r2,r19,r2
   10eb8:	11000517 	ldw	r4,20(r2)
   10ebc:	8020917a 	slli	r16,r16,5
   10ec0:	001046c0 	call	1046c <__hi0bits>
   10ec4:	d8c00817 	ldw	r3,32(sp)
   10ec8:	8085c83a 	sub	r2,r16,r2
   10ecc:	18800015 	stw	r2,0(r3)
   10ed0:	9805883a 	mov	r2,r19
   10ed4:	dfc00717 	ldw	ra,28(sp)
   10ed8:	dd000617 	ldw	r20,24(sp)
   10edc:	dcc00517 	ldw	r19,20(sp)
   10ee0:	dc800417 	ldw	r18,16(sp)
   10ee4:	dc400317 	ldw	r17,12(sp)
   10ee8:	dc000217 	ldw	r16,8(sp)
   10eec:	dec00804 	addi	sp,sp,32
   10ef0:	f800283a 	ret
   10ef4:	d809883a 	mov	r4,sp
   10ef8:	00104d40 	call	104d4 <__lo0bits>
   10efc:	d8c00017 	ldw	r3,0(sp)
   10f00:	04000044 	movi	r16,1
   10f04:	9c000415 	stw	r16,16(r19)
   10f08:	98c00515 	stw	r3,20(r19)
   10f0c:	10800804 	addi	r2,r2,32
   10f10:	883fe126 	beq	r17,zero,10e98 <__alt_data_end+0xf0010e98>
   10f14:	00c00d44 	movi	r3,53
   10f18:	8c7ef344 	addi	r17,r17,-1075
   10f1c:	88a3883a 	add	r17,r17,r2
   10f20:	1885c83a 	sub	r2,r3,r2
   10f24:	d8c00817 	ldw	r3,32(sp)
   10f28:	94400015 	stw	r17,0(r18)
   10f2c:	18800015 	stw	r2,0(r3)
   10f30:	003fe706 	br	10ed0 <__alt_data_end+0xf0010ed0>
   10f34:	01000804 	movi	r4,32
   10f38:	2089c83a 	sub	r4,r4,r2
   10f3c:	1908983a 	sll	r4,r3,r4
   10f40:	d9400117 	ldw	r5,4(sp)
   10f44:	1886d83a 	srl	r3,r3,r2
   10f48:	2148b03a 	or	r4,r4,r5
   10f4c:	99000515 	stw	r4,20(r19)
   10f50:	d8c00015 	stw	r3,0(sp)
   10f54:	003fca06 	br	10e80 <__alt_data_end+0xf0010e80>

00010f58 <__ratio>:
   10f58:	defff904 	addi	sp,sp,-28
   10f5c:	dc400315 	stw	r17,12(sp)
   10f60:	2823883a 	mov	r17,r5
   10f64:	d9400104 	addi	r5,sp,4
   10f68:	dfc00615 	stw	ra,24(sp)
   10f6c:	dcc00515 	stw	r19,20(sp)
   10f70:	dc800415 	stw	r18,16(sp)
   10f74:	2027883a 	mov	r19,r4
   10f78:	dc000215 	stw	r16,8(sp)
   10f7c:	0010d000 	call	10d00 <__b2d>
   10f80:	d80b883a 	mov	r5,sp
   10f84:	8809883a 	mov	r4,r17
   10f88:	1025883a 	mov	r18,r2
   10f8c:	1821883a 	mov	r16,r3
   10f90:	0010d000 	call	10d00 <__b2d>
   10f94:	8a000417 	ldw	r8,16(r17)
   10f98:	99000417 	ldw	r4,16(r19)
   10f9c:	d9400117 	ldw	r5,4(sp)
   10fa0:	2209c83a 	sub	r4,r4,r8
   10fa4:	2010917a 	slli	r8,r4,5
   10fa8:	d9000017 	ldw	r4,0(sp)
   10fac:	2909c83a 	sub	r4,r5,r4
   10fb0:	4109883a 	add	r4,r8,r4
   10fb4:	01000e0e 	bge	zero,r4,10ff0 <__ratio+0x98>
   10fb8:	2008953a 	slli	r4,r4,20
   10fbc:	2421883a 	add	r16,r4,r16
   10fc0:	100d883a 	mov	r6,r2
   10fc4:	180f883a 	mov	r7,r3
   10fc8:	9009883a 	mov	r4,r18
   10fcc:	800b883a 	mov	r5,r16
   10fd0:	00075f80 	call	75f8 <__divdf3>
   10fd4:	dfc00617 	ldw	ra,24(sp)
   10fd8:	dcc00517 	ldw	r19,20(sp)
   10fdc:	dc800417 	ldw	r18,16(sp)
   10fe0:	dc400317 	ldw	r17,12(sp)
   10fe4:	dc000217 	ldw	r16,8(sp)
   10fe8:	dec00704 	addi	sp,sp,28
   10fec:	f800283a 	ret
   10ff0:	2008953a 	slli	r4,r4,20
   10ff4:	1907c83a 	sub	r3,r3,r4
   10ff8:	003ff106 	br	10fc0 <__alt_data_end+0xf0010fc0>

00010ffc <_mprec_log10>:
   10ffc:	defffe04 	addi	sp,sp,-8
   11000:	dc000015 	stw	r16,0(sp)
   11004:	dfc00115 	stw	ra,4(sp)
   11008:	008005c4 	movi	r2,23
   1100c:	2021883a 	mov	r16,r4
   11010:	11000d0e 	bge	r2,r4,11048 <_mprec_log10+0x4c>
   11014:	0005883a 	mov	r2,zero
   11018:	00cffc34 	movhi	r3,16368
   1101c:	843fffc4 	addi	r16,r16,-1
   11020:	000d883a 	mov	r6,zero
   11024:	01d00934 	movhi	r7,16420
   11028:	1009883a 	mov	r4,r2
   1102c:	180b883a 	mov	r5,r3
   11030:	00080b00 	call	80b0 <__muldf3>
   11034:	803ff91e 	bne	r16,zero,1101c <__alt_data_end+0xf001101c>
   11038:	dfc00117 	ldw	ra,4(sp)
   1103c:	dc000017 	ldw	r16,0(sp)
   11040:	dec00204 	addi	sp,sp,8
   11044:	f800283a 	ret
   11048:	202090fa 	slli	r16,r4,3
   1104c:	00820034 	movhi	r2,2048
   11050:	10813a04 	addi	r2,r2,1256
   11054:	1421883a 	add	r16,r2,r16
   11058:	80800017 	ldw	r2,0(r16)
   1105c:	80c00117 	ldw	r3,4(r16)
   11060:	dfc00117 	ldw	ra,4(sp)
   11064:	dc000017 	ldw	r16,0(sp)
   11068:	dec00204 	addi	sp,sp,8
   1106c:	f800283a 	ret

00011070 <__copybits>:
   11070:	297fffc4 	addi	r5,r5,-1
   11074:	280fd17a 	srai	r7,r5,5
   11078:	30c00417 	ldw	r3,16(r6)
   1107c:	30800504 	addi	r2,r6,20
   11080:	39c00044 	addi	r7,r7,1
   11084:	18c7883a 	add	r3,r3,r3
   11088:	39cf883a 	add	r7,r7,r7
   1108c:	18c7883a 	add	r3,r3,r3
   11090:	39cf883a 	add	r7,r7,r7
   11094:	10c7883a 	add	r3,r2,r3
   11098:	21cf883a 	add	r7,r4,r7
   1109c:	10c00d2e 	bgeu	r2,r3,110d4 <__copybits+0x64>
   110a0:	200b883a 	mov	r5,r4
   110a4:	12000017 	ldw	r8,0(r2)
   110a8:	29400104 	addi	r5,r5,4
   110ac:	10800104 	addi	r2,r2,4
   110b0:	2a3fff15 	stw	r8,-4(r5)
   110b4:	10fffb36 	bltu	r2,r3,110a4 <__alt_data_end+0xf00110a4>
   110b8:	1985c83a 	sub	r2,r3,r6
   110bc:	10bffac4 	addi	r2,r2,-21
   110c0:	1004d0ba 	srli	r2,r2,2
   110c4:	10800044 	addi	r2,r2,1
   110c8:	1085883a 	add	r2,r2,r2
   110cc:	1085883a 	add	r2,r2,r2
   110d0:	2089883a 	add	r4,r4,r2
   110d4:	21c0032e 	bgeu	r4,r7,110e4 <__copybits+0x74>
   110d8:	20000015 	stw	zero,0(r4)
   110dc:	21000104 	addi	r4,r4,4
   110e0:	21fffd36 	bltu	r4,r7,110d8 <__alt_data_end+0xf00110d8>
   110e4:	f800283a 	ret

000110e8 <__any_on>:
   110e8:	20c00417 	ldw	r3,16(r4)
   110ec:	2805d17a 	srai	r2,r5,5
   110f0:	21000504 	addi	r4,r4,20
   110f4:	18800d0e 	bge	r3,r2,1112c <__any_on+0x44>
   110f8:	18c7883a 	add	r3,r3,r3
   110fc:	18c7883a 	add	r3,r3,r3
   11100:	20c7883a 	add	r3,r4,r3
   11104:	20c0192e 	bgeu	r4,r3,1116c <__any_on+0x84>
   11108:	18bfff17 	ldw	r2,-4(r3)
   1110c:	18ffff04 	addi	r3,r3,-4
   11110:	1000041e 	bne	r2,zero,11124 <__any_on+0x3c>
   11114:	20c0142e 	bgeu	r4,r3,11168 <__any_on+0x80>
   11118:	18ffff04 	addi	r3,r3,-4
   1111c:	19400017 	ldw	r5,0(r3)
   11120:	283ffc26 	beq	r5,zero,11114 <__alt_data_end+0xf0011114>
   11124:	00800044 	movi	r2,1
   11128:	f800283a 	ret
   1112c:	10c00a0e 	bge	r2,r3,11158 <__any_on+0x70>
   11130:	1085883a 	add	r2,r2,r2
   11134:	1085883a 	add	r2,r2,r2
   11138:	294007cc 	andi	r5,r5,31
   1113c:	2087883a 	add	r3,r4,r2
   11140:	283ff026 	beq	r5,zero,11104 <__alt_data_end+0xf0011104>
   11144:	19800017 	ldw	r6,0(r3)
   11148:	3144d83a 	srl	r2,r6,r5
   1114c:	114a983a 	sll	r5,r2,r5
   11150:	317ff41e 	bne	r6,r5,11124 <__alt_data_end+0xf0011124>
   11154:	003feb06 	br	11104 <__alt_data_end+0xf0011104>
   11158:	1085883a 	add	r2,r2,r2
   1115c:	1085883a 	add	r2,r2,r2
   11160:	2087883a 	add	r3,r4,r2
   11164:	003fe706 	br	11104 <__alt_data_end+0xf0011104>
   11168:	f800283a 	ret
   1116c:	0005883a 	mov	r2,zero
   11170:	f800283a 	ret

00011174 <_read_r>:
   11174:	defffd04 	addi	sp,sp,-12
   11178:	2805883a 	mov	r2,r5
   1117c:	dc000015 	stw	r16,0(sp)
   11180:	04020034 	movhi	r16,2048
   11184:	dc400115 	stw	r17,4(sp)
   11188:	300b883a 	mov	r5,r6
   1118c:	840a3204 	addi	r16,r16,10440
   11190:	2023883a 	mov	r17,r4
   11194:	380d883a 	mov	r6,r7
   11198:	1009883a 	mov	r4,r2
   1119c:	dfc00215 	stw	ra,8(sp)
   111a0:	80000015 	stw	zero,0(r16)
   111a4:	00148240 	call	14824 <read>
   111a8:	00ffffc4 	movi	r3,-1
   111ac:	10c00526 	beq	r2,r3,111c4 <_read_r+0x50>
   111b0:	dfc00217 	ldw	ra,8(sp)
   111b4:	dc400117 	ldw	r17,4(sp)
   111b8:	dc000017 	ldw	r16,0(sp)
   111bc:	dec00304 	addi	sp,sp,12
   111c0:	f800283a 	ret
   111c4:	80c00017 	ldw	r3,0(r16)
   111c8:	183ff926 	beq	r3,zero,111b0 <__alt_data_end+0xf00111b0>
   111cc:	88c00015 	stw	r3,0(r17)
   111d0:	003ff706 	br	111b0 <__alt_data_end+0xf00111b0>

000111d4 <_realloc_r>:
   111d4:	defff604 	addi	sp,sp,-40
   111d8:	dc800215 	stw	r18,8(sp)
   111dc:	dfc00915 	stw	ra,36(sp)
   111e0:	df000815 	stw	fp,32(sp)
   111e4:	ddc00715 	stw	r23,28(sp)
   111e8:	dd800615 	stw	r22,24(sp)
   111ec:	dd400515 	stw	r21,20(sp)
   111f0:	dd000415 	stw	r20,16(sp)
   111f4:	dcc00315 	stw	r19,12(sp)
   111f8:	dc400115 	stw	r17,4(sp)
   111fc:	dc000015 	stw	r16,0(sp)
   11200:	3025883a 	mov	r18,r6
   11204:	2800b726 	beq	r5,zero,114e4 <_realloc_r+0x310>
   11208:	282b883a 	mov	r21,r5
   1120c:	2029883a 	mov	r20,r4
   11210:	001454c0 	call	1454c <__malloc_lock>
   11214:	a8bfff17 	ldw	r2,-4(r21)
   11218:	043fff04 	movi	r16,-4
   1121c:	90c002c4 	addi	r3,r18,11
   11220:	01000584 	movi	r4,22
   11224:	acfffe04 	addi	r19,r21,-8
   11228:	1420703a 	and	r16,r2,r16
   1122c:	20c0332e 	bgeu	r4,r3,112fc <_realloc_r+0x128>
   11230:	047ffe04 	movi	r17,-8
   11234:	1c62703a 	and	r17,r3,r17
   11238:	8807883a 	mov	r3,r17
   1123c:	88005816 	blt	r17,zero,113a0 <_realloc_r+0x1cc>
   11240:	8c805736 	bltu	r17,r18,113a0 <_realloc_r+0x1cc>
   11244:	80c0300e 	bge	r16,r3,11308 <_realloc_r+0x134>
   11248:	07020034 	movhi	fp,2048
   1124c:	e7035704 	addi	fp,fp,3420
   11250:	e1c00217 	ldw	r7,8(fp)
   11254:	9c09883a 	add	r4,r19,r16
   11258:	22000117 	ldw	r8,4(r4)
   1125c:	21c06326 	beq	r4,r7,113ec <_realloc_r+0x218>
   11260:	017fff84 	movi	r5,-2
   11264:	414a703a 	and	r5,r8,r5
   11268:	214b883a 	add	r5,r4,r5
   1126c:	29800117 	ldw	r6,4(r5)
   11270:	3180004c 	andi	r6,r6,1
   11274:	30003f26 	beq	r6,zero,11374 <_realloc_r+0x1a0>
   11278:	1080004c 	andi	r2,r2,1
   1127c:	10008326 	beq	r2,zero,1148c <_realloc_r+0x2b8>
   11280:	900b883a 	mov	r5,r18
   11284:	a009883a 	mov	r4,r20
   11288:	000aa300 	call	aa30 <_malloc_r>
   1128c:	1025883a 	mov	r18,r2
   11290:	10011e26 	beq	r2,zero,1170c <_realloc_r+0x538>
   11294:	a93fff17 	ldw	r4,-4(r21)
   11298:	10fffe04 	addi	r3,r2,-8
   1129c:	00bfff84 	movi	r2,-2
   112a0:	2084703a 	and	r2,r4,r2
   112a4:	9885883a 	add	r2,r19,r2
   112a8:	1880ee26 	beq	r3,r2,11664 <_realloc_r+0x490>
   112ac:	81bfff04 	addi	r6,r16,-4
   112b0:	00800904 	movi	r2,36
   112b4:	1180b836 	bltu	r2,r6,11598 <_realloc_r+0x3c4>
   112b8:	00c004c4 	movi	r3,19
   112bc:	19809636 	bltu	r3,r6,11518 <_realloc_r+0x344>
   112c0:	9005883a 	mov	r2,r18
   112c4:	a807883a 	mov	r3,r21
   112c8:	19000017 	ldw	r4,0(r3)
   112cc:	11000015 	stw	r4,0(r2)
   112d0:	19000117 	ldw	r4,4(r3)
   112d4:	11000115 	stw	r4,4(r2)
   112d8:	18c00217 	ldw	r3,8(r3)
   112dc:	10c00215 	stw	r3,8(r2)
   112e0:	a80b883a 	mov	r5,r21
   112e4:	a009883a 	mov	r4,r20
   112e8:	0009e000 	call	9e00 <_free_r>
   112ec:	a009883a 	mov	r4,r20
   112f0:	00145700 	call	14570 <__malloc_unlock>
   112f4:	9005883a 	mov	r2,r18
   112f8:	00001206 	br	11344 <_realloc_r+0x170>
   112fc:	00c00404 	movi	r3,16
   11300:	1823883a 	mov	r17,r3
   11304:	003fce06 	br	11240 <__alt_data_end+0xf0011240>
   11308:	a825883a 	mov	r18,r21
   1130c:	8445c83a 	sub	r2,r16,r17
   11310:	00c003c4 	movi	r3,15
   11314:	18802636 	bltu	r3,r2,113b0 <_realloc_r+0x1dc>
   11318:	99800117 	ldw	r6,4(r19)
   1131c:	9c07883a 	add	r3,r19,r16
   11320:	3180004c 	andi	r6,r6,1
   11324:	3420b03a 	or	r16,r6,r16
   11328:	9c000115 	stw	r16,4(r19)
   1132c:	18800117 	ldw	r2,4(r3)
   11330:	10800054 	ori	r2,r2,1
   11334:	18800115 	stw	r2,4(r3)
   11338:	a009883a 	mov	r4,r20
   1133c:	00145700 	call	14570 <__malloc_unlock>
   11340:	9005883a 	mov	r2,r18
   11344:	dfc00917 	ldw	ra,36(sp)
   11348:	df000817 	ldw	fp,32(sp)
   1134c:	ddc00717 	ldw	r23,28(sp)
   11350:	dd800617 	ldw	r22,24(sp)
   11354:	dd400517 	ldw	r21,20(sp)
   11358:	dd000417 	ldw	r20,16(sp)
   1135c:	dcc00317 	ldw	r19,12(sp)
   11360:	dc800217 	ldw	r18,8(sp)
   11364:	dc400117 	ldw	r17,4(sp)
   11368:	dc000017 	ldw	r16,0(sp)
   1136c:	dec00a04 	addi	sp,sp,40
   11370:	f800283a 	ret
   11374:	017fff04 	movi	r5,-4
   11378:	414a703a 	and	r5,r8,r5
   1137c:	814d883a 	add	r6,r16,r5
   11380:	30c01f16 	blt	r6,r3,11400 <_realloc_r+0x22c>
   11384:	20800317 	ldw	r2,12(r4)
   11388:	20c00217 	ldw	r3,8(r4)
   1138c:	a825883a 	mov	r18,r21
   11390:	3021883a 	mov	r16,r6
   11394:	18800315 	stw	r2,12(r3)
   11398:	10c00215 	stw	r3,8(r2)
   1139c:	003fdb06 	br	1130c <__alt_data_end+0xf001130c>
   113a0:	00800304 	movi	r2,12
   113a4:	a0800015 	stw	r2,0(r20)
   113a8:	0005883a 	mov	r2,zero
   113ac:	003fe506 	br	11344 <__alt_data_end+0xf0011344>
   113b0:	98c00117 	ldw	r3,4(r19)
   113b4:	9c4b883a 	add	r5,r19,r17
   113b8:	11000054 	ori	r4,r2,1
   113bc:	18c0004c 	andi	r3,r3,1
   113c0:	1c62b03a 	or	r17,r3,r17
   113c4:	9c400115 	stw	r17,4(r19)
   113c8:	29000115 	stw	r4,4(r5)
   113cc:	2885883a 	add	r2,r5,r2
   113d0:	10c00117 	ldw	r3,4(r2)
   113d4:	29400204 	addi	r5,r5,8
   113d8:	a009883a 	mov	r4,r20
   113dc:	18c00054 	ori	r3,r3,1
   113e0:	10c00115 	stw	r3,4(r2)
   113e4:	0009e000 	call	9e00 <_free_r>
   113e8:	003fd306 	br	11338 <__alt_data_end+0xf0011338>
   113ec:	017fff04 	movi	r5,-4
   113f0:	414a703a 	and	r5,r8,r5
   113f4:	89800404 	addi	r6,r17,16
   113f8:	8151883a 	add	r8,r16,r5
   113fc:	4180590e 	bge	r8,r6,11564 <_realloc_r+0x390>
   11400:	1080004c 	andi	r2,r2,1
   11404:	103f9e1e 	bne	r2,zero,11280 <__alt_data_end+0xf0011280>
   11408:	adbffe17 	ldw	r22,-8(r21)
   1140c:	00bfff04 	movi	r2,-4
   11410:	9dadc83a 	sub	r22,r19,r22
   11414:	b1800117 	ldw	r6,4(r22)
   11418:	3084703a 	and	r2,r6,r2
   1141c:	20002026 	beq	r4,zero,114a0 <_realloc_r+0x2cc>
   11420:	80af883a 	add	r23,r16,r2
   11424:	b96f883a 	add	r23,r23,r5
   11428:	21c05f26 	beq	r4,r7,115a8 <_realloc_r+0x3d4>
   1142c:	b8c01c16 	blt	r23,r3,114a0 <_realloc_r+0x2cc>
   11430:	20800317 	ldw	r2,12(r4)
   11434:	20c00217 	ldw	r3,8(r4)
   11438:	81bfff04 	addi	r6,r16,-4
   1143c:	01000904 	movi	r4,36
   11440:	18800315 	stw	r2,12(r3)
   11444:	10c00215 	stw	r3,8(r2)
   11448:	b0c00217 	ldw	r3,8(r22)
   1144c:	b0800317 	ldw	r2,12(r22)
   11450:	b4800204 	addi	r18,r22,8
   11454:	18800315 	stw	r2,12(r3)
   11458:	10c00215 	stw	r3,8(r2)
   1145c:	21801b36 	bltu	r4,r6,114cc <_realloc_r+0x2f8>
   11460:	008004c4 	movi	r2,19
   11464:	1180352e 	bgeu	r2,r6,1153c <_realloc_r+0x368>
   11468:	a8800017 	ldw	r2,0(r21)
   1146c:	b0800215 	stw	r2,8(r22)
   11470:	a8800117 	ldw	r2,4(r21)
   11474:	b0800315 	stw	r2,12(r22)
   11478:	008006c4 	movi	r2,27
   1147c:	11807f36 	bltu	r2,r6,1167c <_realloc_r+0x4a8>
   11480:	b0800404 	addi	r2,r22,16
   11484:	ad400204 	addi	r21,r21,8
   11488:	00002d06 	br	11540 <_realloc_r+0x36c>
   1148c:	adbffe17 	ldw	r22,-8(r21)
   11490:	00bfff04 	movi	r2,-4
   11494:	9dadc83a 	sub	r22,r19,r22
   11498:	b1000117 	ldw	r4,4(r22)
   1149c:	2084703a 	and	r2,r4,r2
   114a0:	b03f7726 	beq	r22,zero,11280 <__alt_data_end+0xf0011280>
   114a4:	80af883a 	add	r23,r16,r2
   114a8:	b8ff7516 	blt	r23,r3,11280 <__alt_data_end+0xf0011280>
   114ac:	b0800317 	ldw	r2,12(r22)
   114b0:	b0c00217 	ldw	r3,8(r22)
   114b4:	81bfff04 	addi	r6,r16,-4
   114b8:	01000904 	movi	r4,36
   114bc:	18800315 	stw	r2,12(r3)
   114c0:	10c00215 	stw	r3,8(r2)
   114c4:	b4800204 	addi	r18,r22,8
   114c8:	21bfe52e 	bgeu	r4,r6,11460 <__alt_data_end+0xf0011460>
   114cc:	a80b883a 	mov	r5,r21
   114d0:	9009883a 	mov	r4,r18
   114d4:	001001c0 	call	1001c <memmove>
   114d8:	b821883a 	mov	r16,r23
   114dc:	b027883a 	mov	r19,r22
   114e0:	003f8a06 	br	1130c <__alt_data_end+0xf001130c>
   114e4:	300b883a 	mov	r5,r6
   114e8:	dfc00917 	ldw	ra,36(sp)
   114ec:	df000817 	ldw	fp,32(sp)
   114f0:	ddc00717 	ldw	r23,28(sp)
   114f4:	dd800617 	ldw	r22,24(sp)
   114f8:	dd400517 	ldw	r21,20(sp)
   114fc:	dd000417 	ldw	r20,16(sp)
   11500:	dcc00317 	ldw	r19,12(sp)
   11504:	dc800217 	ldw	r18,8(sp)
   11508:	dc400117 	ldw	r17,4(sp)
   1150c:	dc000017 	ldw	r16,0(sp)
   11510:	dec00a04 	addi	sp,sp,40
   11514:	000aa301 	jmpi	aa30 <_malloc_r>
   11518:	a8c00017 	ldw	r3,0(r21)
   1151c:	90c00015 	stw	r3,0(r18)
   11520:	a8c00117 	ldw	r3,4(r21)
   11524:	90c00115 	stw	r3,4(r18)
   11528:	00c006c4 	movi	r3,27
   1152c:	19804536 	bltu	r3,r6,11644 <_realloc_r+0x470>
   11530:	90800204 	addi	r2,r18,8
   11534:	a8c00204 	addi	r3,r21,8
   11538:	003f6306 	br	112c8 <__alt_data_end+0xf00112c8>
   1153c:	9005883a 	mov	r2,r18
   11540:	a8c00017 	ldw	r3,0(r21)
   11544:	b821883a 	mov	r16,r23
   11548:	b027883a 	mov	r19,r22
   1154c:	10c00015 	stw	r3,0(r2)
   11550:	a8c00117 	ldw	r3,4(r21)
   11554:	10c00115 	stw	r3,4(r2)
   11558:	a8c00217 	ldw	r3,8(r21)
   1155c:	10c00215 	stw	r3,8(r2)
   11560:	003f6a06 	br	1130c <__alt_data_end+0xf001130c>
   11564:	9c67883a 	add	r19,r19,r17
   11568:	4445c83a 	sub	r2,r8,r17
   1156c:	e4c00215 	stw	r19,8(fp)
   11570:	10800054 	ori	r2,r2,1
   11574:	98800115 	stw	r2,4(r19)
   11578:	a8bfff17 	ldw	r2,-4(r21)
   1157c:	a009883a 	mov	r4,r20
   11580:	1080004c 	andi	r2,r2,1
   11584:	1462b03a 	or	r17,r2,r17
   11588:	ac7fff15 	stw	r17,-4(r21)
   1158c:	00145700 	call	14570 <__malloc_unlock>
   11590:	a805883a 	mov	r2,r21
   11594:	003f6b06 	br	11344 <__alt_data_end+0xf0011344>
   11598:	a80b883a 	mov	r5,r21
   1159c:	9009883a 	mov	r4,r18
   115a0:	001001c0 	call	1001c <memmove>
   115a4:	003f4e06 	br	112e0 <__alt_data_end+0xf00112e0>
   115a8:	89000404 	addi	r4,r17,16
   115ac:	b93fbc16 	blt	r23,r4,114a0 <__alt_data_end+0xf00114a0>
   115b0:	b0800317 	ldw	r2,12(r22)
   115b4:	b0c00217 	ldw	r3,8(r22)
   115b8:	81bfff04 	addi	r6,r16,-4
   115bc:	01000904 	movi	r4,36
   115c0:	18800315 	stw	r2,12(r3)
   115c4:	10c00215 	stw	r3,8(r2)
   115c8:	b4800204 	addi	r18,r22,8
   115cc:	21804336 	bltu	r4,r6,116dc <_realloc_r+0x508>
   115d0:	008004c4 	movi	r2,19
   115d4:	11803f2e 	bgeu	r2,r6,116d4 <_realloc_r+0x500>
   115d8:	a8800017 	ldw	r2,0(r21)
   115dc:	b0800215 	stw	r2,8(r22)
   115e0:	a8800117 	ldw	r2,4(r21)
   115e4:	b0800315 	stw	r2,12(r22)
   115e8:	008006c4 	movi	r2,27
   115ec:	11803f36 	bltu	r2,r6,116ec <_realloc_r+0x518>
   115f0:	b0800404 	addi	r2,r22,16
   115f4:	ad400204 	addi	r21,r21,8
   115f8:	a8c00017 	ldw	r3,0(r21)
   115fc:	10c00015 	stw	r3,0(r2)
   11600:	a8c00117 	ldw	r3,4(r21)
   11604:	10c00115 	stw	r3,4(r2)
   11608:	a8c00217 	ldw	r3,8(r21)
   1160c:	10c00215 	stw	r3,8(r2)
   11610:	b447883a 	add	r3,r22,r17
   11614:	bc45c83a 	sub	r2,r23,r17
   11618:	e0c00215 	stw	r3,8(fp)
   1161c:	10800054 	ori	r2,r2,1
   11620:	18800115 	stw	r2,4(r3)
   11624:	b0800117 	ldw	r2,4(r22)
   11628:	a009883a 	mov	r4,r20
   1162c:	1080004c 	andi	r2,r2,1
   11630:	1462b03a 	or	r17,r2,r17
   11634:	b4400115 	stw	r17,4(r22)
   11638:	00145700 	call	14570 <__malloc_unlock>
   1163c:	9005883a 	mov	r2,r18
   11640:	003f4006 	br	11344 <__alt_data_end+0xf0011344>
   11644:	a8c00217 	ldw	r3,8(r21)
   11648:	90c00215 	stw	r3,8(r18)
   1164c:	a8c00317 	ldw	r3,12(r21)
   11650:	90c00315 	stw	r3,12(r18)
   11654:	30801126 	beq	r6,r2,1169c <_realloc_r+0x4c8>
   11658:	90800404 	addi	r2,r18,16
   1165c:	a8c00404 	addi	r3,r21,16
   11660:	003f1906 	br	112c8 <__alt_data_end+0xf00112c8>
   11664:	90ffff17 	ldw	r3,-4(r18)
   11668:	00bfff04 	movi	r2,-4
   1166c:	a825883a 	mov	r18,r21
   11670:	1884703a 	and	r2,r3,r2
   11674:	80a1883a 	add	r16,r16,r2
   11678:	003f2406 	br	1130c <__alt_data_end+0xf001130c>
   1167c:	a8800217 	ldw	r2,8(r21)
   11680:	b0800415 	stw	r2,16(r22)
   11684:	a8800317 	ldw	r2,12(r21)
   11688:	b0800515 	stw	r2,20(r22)
   1168c:	31000a26 	beq	r6,r4,116b8 <_realloc_r+0x4e4>
   11690:	b0800604 	addi	r2,r22,24
   11694:	ad400404 	addi	r21,r21,16
   11698:	003fa906 	br	11540 <__alt_data_end+0xf0011540>
   1169c:	a9000417 	ldw	r4,16(r21)
   116a0:	90800604 	addi	r2,r18,24
   116a4:	a8c00604 	addi	r3,r21,24
   116a8:	91000415 	stw	r4,16(r18)
   116ac:	a9000517 	ldw	r4,20(r21)
   116b0:	91000515 	stw	r4,20(r18)
   116b4:	003f0406 	br	112c8 <__alt_data_end+0xf00112c8>
   116b8:	a8c00417 	ldw	r3,16(r21)
   116bc:	ad400604 	addi	r21,r21,24
   116c0:	b0800804 	addi	r2,r22,32
   116c4:	b0c00615 	stw	r3,24(r22)
   116c8:	a8ffff17 	ldw	r3,-4(r21)
   116cc:	b0c00715 	stw	r3,28(r22)
   116d0:	003f9b06 	br	11540 <__alt_data_end+0xf0011540>
   116d4:	9005883a 	mov	r2,r18
   116d8:	003fc706 	br	115f8 <__alt_data_end+0xf00115f8>
   116dc:	a80b883a 	mov	r5,r21
   116e0:	9009883a 	mov	r4,r18
   116e4:	001001c0 	call	1001c <memmove>
   116e8:	003fc906 	br	11610 <__alt_data_end+0xf0011610>
   116ec:	a8800217 	ldw	r2,8(r21)
   116f0:	b0800415 	stw	r2,16(r22)
   116f4:	a8800317 	ldw	r2,12(r21)
   116f8:	b0800515 	stw	r2,20(r22)
   116fc:	31000726 	beq	r6,r4,1171c <_realloc_r+0x548>
   11700:	b0800604 	addi	r2,r22,24
   11704:	ad400404 	addi	r21,r21,16
   11708:	003fbb06 	br	115f8 <__alt_data_end+0xf00115f8>
   1170c:	a009883a 	mov	r4,r20
   11710:	00145700 	call	14570 <__malloc_unlock>
   11714:	0005883a 	mov	r2,zero
   11718:	003f0a06 	br	11344 <__alt_data_end+0xf0011344>
   1171c:	a8c00417 	ldw	r3,16(r21)
   11720:	ad400604 	addi	r21,r21,24
   11724:	b0800804 	addi	r2,r22,32
   11728:	b0c00615 	stw	r3,24(r22)
   1172c:	a8ffff17 	ldw	r3,-4(r21)
   11730:	b0c00715 	stw	r3,28(r22)
   11734:	003fb006 	br	115f8 <__alt_data_end+0xf00115f8>

00011738 <__fpclassifyd>:
   11738:	00a00034 	movhi	r2,32768
   1173c:	10bfffc4 	addi	r2,r2,-1
   11740:	2884703a 	and	r2,r5,r2
   11744:	10000726 	beq	r2,zero,11764 <__fpclassifyd+0x2c>
   11748:	00fffc34 	movhi	r3,65520
   1174c:	019ff834 	movhi	r6,32736
   11750:	28c7883a 	add	r3,r5,r3
   11754:	31bfffc4 	addi	r6,r6,-1
   11758:	30c00536 	bltu	r6,r3,11770 <__fpclassifyd+0x38>
   1175c:	00800104 	movi	r2,4
   11760:	f800283a 	ret
   11764:	2000021e 	bne	r4,zero,11770 <__fpclassifyd+0x38>
   11768:	00800084 	movi	r2,2
   1176c:	f800283a 	ret
   11770:	00dffc34 	movhi	r3,32752
   11774:	019ff834 	movhi	r6,32736
   11778:	28cb883a 	add	r5,r5,r3
   1177c:	31bfffc4 	addi	r6,r6,-1
   11780:	317ff62e 	bgeu	r6,r5,1175c <__alt_data_end+0xf001175c>
   11784:	01400434 	movhi	r5,16
   11788:	297fffc4 	addi	r5,r5,-1
   1178c:	28800236 	bltu	r5,r2,11798 <__fpclassifyd+0x60>
   11790:	008000c4 	movi	r2,3
   11794:	f800283a 	ret
   11798:	10c00226 	beq	r2,r3,117a4 <__fpclassifyd+0x6c>
   1179c:	0005883a 	mov	r2,zero
   117a0:	f800283a 	ret
   117a4:	2005003a 	cmpeq	r2,r4,zero
   117a8:	f800283a 	ret

000117ac <strcmp>:
   117ac:	2144b03a 	or	r2,r4,r5
   117b0:	108000cc 	andi	r2,r2,3
   117b4:	1000171e 	bne	r2,zero,11814 <strcmp+0x68>
   117b8:	20800017 	ldw	r2,0(r4)
   117bc:	28c00017 	ldw	r3,0(r5)
   117c0:	10c0141e 	bne	r2,r3,11814 <strcmp+0x68>
   117c4:	027fbff4 	movhi	r9,65279
   117c8:	4a7fbfc4 	addi	r9,r9,-257
   117cc:	0086303a 	nor	r3,zero,r2
   117d0:	02202074 	movhi	r8,32897
   117d4:	1245883a 	add	r2,r2,r9
   117d8:	42202004 	addi	r8,r8,-32640
   117dc:	10c4703a 	and	r2,r2,r3
   117e0:	1204703a 	and	r2,r2,r8
   117e4:	10000226 	beq	r2,zero,117f0 <strcmp+0x44>
   117e8:	00002306 	br	11878 <strcmp+0xcc>
   117ec:	1000221e 	bne	r2,zero,11878 <strcmp+0xcc>
   117f0:	21000104 	addi	r4,r4,4
   117f4:	20c00017 	ldw	r3,0(r4)
   117f8:	29400104 	addi	r5,r5,4
   117fc:	29800017 	ldw	r6,0(r5)
   11800:	1a4f883a 	add	r7,r3,r9
   11804:	00c4303a 	nor	r2,zero,r3
   11808:	3884703a 	and	r2,r7,r2
   1180c:	1204703a 	and	r2,r2,r8
   11810:	19bff626 	beq	r3,r6,117ec <__alt_data_end+0xf00117ec>
   11814:	20800003 	ldbu	r2,0(r4)
   11818:	10c03fcc 	andi	r3,r2,255
   1181c:	18c0201c 	xori	r3,r3,128
   11820:	18ffe004 	addi	r3,r3,-128
   11824:	18000c26 	beq	r3,zero,11858 <strcmp+0xac>
   11828:	29800007 	ldb	r6,0(r5)
   1182c:	19800326 	beq	r3,r6,1183c <strcmp+0x90>
   11830:	00001306 	br	11880 <strcmp+0xd4>
   11834:	29800007 	ldb	r6,0(r5)
   11838:	11800b1e 	bne	r2,r6,11868 <strcmp+0xbc>
   1183c:	21000044 	addi	r4,r4,1
   11840:	20c00003 	ldbu	r3,0(r4)
   11844:	29400044 	addi	r5,r5,1
   11848:	18803fcc 	andi	r2,r3,255
   1184c:	1080201c 	xori	r2,r2,128
   11850:	10bfe004 	addi	r2,r2,-128
   11854:	103ff71e 	bne	r2,zero,11834 <__alt_data_end+0xf0011834>
   11858:	0007883a 	mov	r3,zero
   1185c:	28800003 	ldbu	r2,0(r5)
   11860:	1885c83a 	sub	r2,r3,r2
   11864:	f800283a 	ret
   11868:	28800003 	ldbu	r2,0(r5)
   1186c:	18c03fcc 	andi	r3,r3,255
   11870:	1885c83a 	sub	r2,r3,r2
   11874:	f800283a 	ret
   11878:	0005883a 	mov	r2,zero
   1187c:	f800283a 	ret
   11880:	10c03fcc 	andi	r3,r2,255
   11884:	003ff506 	br	1185c <__alt_data_end+0xf001185c>

00011888 <__sprint_r.part.0>:
   11888:	28801917 	ldw	r2,100(r5)
   1188c:	defff604 	addi	sp,sp,-40
   11890:	dd400515 	stw	r21,20(sp)
   11894:	dfc00915 	stw	ra,36(sp)
   11898:	df000815 	stw	fp,32(sp)
   1189c:	ddc00715 	stw	r23,28(sp)
   118a0:	dd800615 	stw	r22,24(sp)
   118a4:	dd000415 	stw	r20,16(sp)
   118a8:	dcc00315 	stw	r19,12(sp)
   118ac:	dc800215 	stw	r18,8(sp)
   118b0:	dc400115 	stw	r17,4(sp)
   118b4:	dc000015 	stw	r16,0(sp)
   118b8:	1088000c 	andi	r2,r2,8192
   118bc:	302b883a 	mov	r21,r6
   118c0:	10002e26 	beq	r2,zero,1197c <__sprint_r.part.0+0xf4>
   118c4:	30800217 	ldw	r2,8(r6)
   118c8:	35800017 	ldw	r22,0(r6)
   118cc:	10002926 	beq	r2,zero,11974 <__sprint_r.part.0+0xec>
   118d0:	2827883a 	mov	r19,r5
   118d4:	2029883a 	mov	r20,r4
   118d8:	b5c00104 	addi	r23,r22,4
   118dc:	04bfffc4 	movi	r18,-1
   118e0:	bc400017 	ldw	r17,0(r23)
   118e4:	b4000017 	ldw	r16,0(r22)
   118e8:	0039883a 	mov	fp,zero
   118ec:	8822d0ba 	srli	r17,r17,2
   118f0:	8800031e 	bne	r17,zero,11900 <__sprint_r.part.0+0x78>
   118f4:	00001806 	br	11958 <__sprint_r.part.0+0xd0>
   118f8:	84000104 	addi	r16,r16,4
   118fc:	8f001526 	beq	r17,fp,11954 <__sprint_r.part.0+0xcc>
   11900:	81400017 	ldw	r5,0(r16)
   11904:	980d883a 	mov	r6,r19
   11908:	a009883a 	mov	r4,r20
   1190c:	00130f80 	call	130f8 <_fputwc_r>
   11910:	e7000044 	addi	fp,fp,1
   11914:	14bff81e 	bne	r2,r18,118f8 <__alt_data_end+0xf00118f8>
   11918:	9005883a 	mov	r2,r18
   1191c:	a8000215 	stw	zero,8(r21)
   11920:	a8000115 	stw	zero,4(r21)
   11924:	dfc00917 	ldw	ra,36(sp)
   11928:	df000817 	ldw	fp,32(sp)
   1192c:	ddc00717 	ldw	r23,28(sp)
   11930:	dd800617 	ldw	r22,24(sp)
   11934:	dd400517 	ldw	r21,20(sp)
   11938:	dd000417 	ldw	r20,16(sp)
   1193c:	dcc00317 	ldw	r19,12(sp)
   11940:	dc800217 	ldw	r18,8(sp)
   11944:	dc400117 	ldw	r17,4(sp)
   11948:	dc000017 	ldw	r16,0(sp)
   1194c:	dec00a04 	addi	sp,sp,40
   11950:	f800283a 	ret
   11954:	a8800217 	ldw	r2,8(r21)
   11958:	8c63883a 	add	r17,r17,r17
   1195c:	8c63883a 	add	r17,r17,r17
   11960:	1445c83a 	sub	r2,r2,r17
   11964:	a8800215 	stw	r2,8(r21)
   11968:	b5800204 	addi	r22,r22,8
   1196c:	bdc00204 	addi	r23,r23,8
   11970:	103fdb1e 	bne	r2,zero,118e0 <__alt_data_end+0xf00118e0>
   11974:	0005883a 	mov	r2,zero
   11978:	003fe806 	br	1191c <__alt_data_end+0xf001191c>
   1197c:	000f8ec0 	call	f8ec <__sfvwrite_r>
   11980:	003fe606 	br	1191c <__alt_data_end+0xf001191c>

00011984 <__sprint_r>:
   11984:	30c00217 	ldw	r3,8(r6)
   11988:	18000126 	beq	r3,zero,11990 <__sprint_r+0xc>
   1198c:	00118881 	jmpi	11888 <__sprint_r.part.0>
   11990:	30000115 	stw	zero,4(r6)
   11994:	0005883a 	mov	r2,zero
   11998:	f800283a 	ret

0001199c <___vfiprintf_internal_r>:
   1199c:	deffc904 	addi	sp,sp,-220
   119a0:	df003515 	stw	fp,212(sp)
   119a4:	dd003115 	stw	r20,196(sp)
   119a8:	dfc03615 	stw	ra,216(sp)
   119ac:	ddc03415 	stw	r23,208(sp)
   119b0:	dd803315 	stw	r22,204(sp)
   119b4:	dd403215 	stw	r21,200(sp)
   119b8:	dcc03015 	stw	r19,192(sp)
   119bc:	dc802f15 	stw	r18,188(sp)
   119c0:	dc402e15 	stw	r17,184(sp)
   119c4:	dc002d15 	stw	r16,180(sp)
   119c8:	d9002015 	stw	r4,128(sp)
   119cc:	d9c02215 	stw	r7,136(sp)
   119d0:	2829883a 	mov	r20,r5
   119d4:	3039883a 	mov	fp,r6
   119d8:	20000226 	beq	r4,zero,119e4 <___vfiprintf_internal_r+0x48>
   119dc:	20800e17 	ldw	r2,56(r4)
   119e0:	1000cf26 	beq	r2,zero,11d20 <___vfiprintf_internal_r+0x384>
   119e4:	a080030b 	ldhu	r2,12(r20)
   119e8:	10c8000c 	andi	r3,r2,8192
   119ec:	1800061e 	bne	r3,zero,11a08 <___vfiprintf_internal_r+0x6c>
   119f0:	a1001917 	ldw	r4,100(r20)
   119f4:	00f7ffc4 	movi	r3,-8193
   119f8:	10880014 	ori	r2,r2,8192
   119fc:	20c6703a 	and	r3,r4,r3
   11a00:	a080030d 	sth	r2,12(r20)
   11a04:	a0c01915 	stw	r3,100(r20)
   11a08:	10c0020c 	andi	r3,r2,8
   11a0c:	1800a926 	beq	r3,zero,11cb4 <___vfiprintf_internal_r+0x318>
   11a10:	a0c00417 	ldw	r3,16(r20)
   11a14:	1800a726 	beq	r3,zero,11cb4 <___vfiprintf_internal_r+0x318>
   11a18:	1080068c 	andi	r2,r2,26
   11a1c:	00c00284 	movi	r3,10
   11a20:	10c0ac26 	beq	r2,r3,11cd4 <___vfiprintf_internal_r+0x338>
   11a24:	da801a04 	addi	r10,sp,104
   11a28:	da801e15 	stw	r10,120(sp)
   11a2c:	d8801e17 	ldw	r2,120(sp)
   11a30:	da8019c4 	addi	r10,sp,103
   11a34:	05820034 	movhi	r22,2048
   11a38:	05c20034 	movhi	r23,2048
   11a3c:	da801f15 	stw	r10,124(sp)
   11a40:	1295c83a 	sub	r10,r2,r10
   11a44:	b5817004 	addi	r22,r22,1472
   11a48:	bdc16c04 	addi	r23,r23,1456
   11a4c:	dec01a15 	stw	sp,104(sp)
   11a50:	d8001c15 	stw	zero,112(sp)
   11a54:	d8001b15 	stw	zero,108(sp)
   11a58:	d8002615 	stw	zero,152(sp)
   11a5c:	d8002315 	stw	zero,140(sp)
   11a60:	da802715 	stw	r10,156(sp)
   11a64:	d811883a 	mov	r8,sp
   11a68:	dd002115 	stw	r20,132(sp)
   11a6c:	e021883a 	mov	r16,fp
   11a70:	80800007 	ldb	r2,0(r16)
   11a74:	1003ea26 	beq	r2,zero,12a20 <___vfiprintf_internal_r+0x1084>
   11a78:	00c00944 	movi	r3,37
   11a7c:	8025883a 	mov	r18,r16
   11a80:	10c0021e 	bne	r2,r3,11a8c <___vfiprintf_internal_r+0xf0>
   11a84:	00001606 	br	11ae0 <___vfiprintf_internal_r+0x144>
   11a88:	10c00326 	beq	r2,r3,11a98 <___vfiprintf_internal_r+0xfc>
   11a8c:	94800044 	addi	r18,r18,1
   11a90:	90800007 	ldb	r2,0(r18)
   11a94:	103ffc1e 	bne	r2,zero,11a88 <__alt_data_end+0xf0011a88>
   11a98:	9423c83a 	sub	r17,r18,r16
   11a9c:	88001026 	beq	r17,zero,11ae0 <___vfiprintf_internal_r+0x144>
   11aa0:	d8c01c17 	ldw	r3,112(sp)
   11aa4:	d8801b17 	ldw	r2,108(sp)
   11aa8:	44000015 	stw	r16,0(r8)
   11aac:	88c7883a 	add	r3,r17,r3
   11ab0:	10800044 	addi	r2,r2,1
   11ab4:	44400115 	stw	r17,4(r8)
   11ab8:	d8c01c15 	stw	r3,112(sp)
   11abc:	d8801b15 	stw	r2,108(sp)
   11ac0:	010001c4 	movi	r4,7
   11ac4:	2080760e 	bge	r4,r2,11ca0 <___vfiprintf_internal_r+0x304>
   11ac8:	1803821e 	bne	r3,zero,128d4 <___vfiprintf_internal_r+0xf38>
   11acc:	da802317 	ldw	r10,140(sp)
   11ad0:	d8001b15 	stw	zero,108(sp)
   11ad4:	d811883a 	mov	r8,sp
   11ad8:	5455883a 	add	r10,r10,r17
   11adc:	da802315 	stw	r10,140(sp)
   11ae0:	90800007 	ldb	r2,0(r18)
   11ae4:	10044626 	beq	r2,zero,12c00 <___vfiprintf_internal_r+0x1264>
   11ae8:	90c00047 	ldb	r3,1(r18)
   11aec:	94000044 	addi	r16,r18,1
   11af0:	d8001d85 	stb	zero,118(sp)
   11af4:	0009883a 	mov	r4,zero
   11af8:	000f883a 	mov	r7,zero
   11afc:	027fffc4 	movi	r9,-1
   11b00:	0023883a 	mov	r17,zero
   11b04:	0029883a 	mov	r20,zero
   11b08:	01401604 	movi	r5,88
   11b0c:	01800244 	movi	r6,9
   11b10:	03400a84 	movi	r13,42
   11b14:	03001b04 	movi	r12,108
   11b18:	84000044 	addi	r16,r16,1
   11b1c:	18bff804 	addi	r2,r3,-32
   11b20:	28827336 	bltu	r5,r2,124f0 <___vfiprintf_internal_r+0xb54>
   11b24:	100490ba 	slli	r2,r2,2
   11b28:	02800074 	movhi	r10,1
   11b2c:	5286cf04 	addi	r10,r10,6972
   11b30:	1285883a 	add	r2,r2,r10
   11b34:	10800017 	ldw	r2,0(r2)
   11b38:	1000683a 	jmp	r2
   11b3c:	00012224 	muli	zero,zero,1160
   11b40:	000124f0 	cmpltui	zero,zero,1171
   11b44:	000124f0 	cmpltui	zero,zero,1171
   11b48:	00012244 	movi	zero,1161
   11b4c:	000124f0 	cmpltui	zero,zero,1171
   11b50:	000124f0 	cmpltui	zero,zero,1171
   11b54:	000124f0 	cmpltui	zero,zero,1171
   11b58:	000124f0 	cmpltui	zero,zero,1171
   11b5c:	000124f0 	cmpltui	zero,zero,1171
   11b60:	000124f0 	cmpltui	zero,zero,1171
   11b64:	0001242c 	andhi	zero,zero,1168
   11b68:	00012448 	cmpgei	zero,zero,1169
   11b6c:	000124f0 	cmpltui	zero,zero,1171
   11b70:	00011d30 	cmpltui	zero,zero,1140
   11b74:	00012458 	cmpnei	zero,zero,1169
   11b78:	000124f0 	cmpltui	zero,zero,1171
   11b7c:	00012250 	cmplti	zero,zero,1161
   11b80:	0001225c 	xori	zero,zero,1161
   11b84:	0001225c 	xori	zero,zero,1161
   11b88:	0001225c 	xori	zero,zero,1161
   11b8c:	0001225c 	xori	zero,zero,1161
   11b90:	0001225c 	xori	zero,zero,1161
   11b94:	0001225c 	xori	zero,zero,1161
   11b98:	0001225c 	xori	zero,zero,1161
   11b9c:	0001225c 	xori	zero,zero,1161
   11ba0:	0001225c 	xori	zero,zero,1161
   11ba4:	000124f0 	cmpltui	zero,zero,1171
   11ba8:	000124f0 	cmpltui	zero,zero,1171
   11bac:	000124f0 	cmpltui	zero,zero,1171
   11bb0:	000124f0 	cmpltui	zero,zero,1171
   11bb4:	000124f0 	cmpltui	zero,zero,1171
   11bb8:	000124f0 	cmpltui	zero,zero,1171
   11bbc:	000124f0 	cmpltui	zero,zero,1171
   11bc0:	000124f0 	cmpltui	zero,zero,1171
   11bc4:	000124f0 	cmpltui	zero,zero,1171
   11bc8:	000124f0 	cmpltui	zero,zero,1171
   11bcc:	00012288 	cmpgei	zero,zero,1162
   11bd0:	000124f0 	cmpltui	zero,zero,1171
   11bd4:	000124f0 	cmpltui	zero,zero,1171
   11bd8:	000124f0 	cmpltui	zero,zero,1171
   11bdc:	000124f0 	cmpltui	zero,zero,1171
   11be0:	000124f0 	cmpltui	zero,zero,1171
   11be4:	000124f0 	cmpltui	zero,zero,1171
   11be8:	000124f0 	cmpltui	zero,zero,1171
   11bec:	000124f0 	cmpltui	zero,zero,1171
   11bf0:	000124f0 	cmpltui	zero,zero,1171
   11bf4:	000124f0 	cmpltui	zero,zero,1171
   11bf8:	000122c0 	call	122c <prvHeapInit+0x1c>
   11bfc:	000124f0 	cmpltui	zero,zero,1171
   11c00:	000124f0 	cmpltui	zero,zero,1171
   11c04:	000124f0 	cmpltui	zero,zero,1171
   11c08:	000124f0 	cmpltui	zero,zero,1171
   11c0c:	000124f0 	cmpltui	zero,zero,1171
   11c10:	00012318 	cmpnei	zero,zero,1164
   11c14:	000124f0 	cmpltui	zero,zero,1171
   11c18:	000124f0 	cmpltui	zero,zero,1171
   11c1c:	00012388 	cmpgei	zero,zero,1166
   11c20:	000124f0 	cmpltui	zero,zero,1171
   11c24:	000124f0 	cmpltui	zero,zero,1171
   11c28:	000124f0 	cmpltui	zero,zero,1171
   11c2c:	000124f0 	cmpltui	zero,zero,1171
   11c30:	000124f0 	cmpltui	zero,zero,1171
   11c34:	000124f0 	cmpltui	zero,zero,1171
   11c38:	000124f0 	cmpltui	zero,zero,1171
   11c3c:	000124f0 	cmpltui	zero,zero,1171
   11c40:	000124f0 	cmpltui	zero,zero,1171
   11c44:	000124f0 	cmpltui	zero,zero,1171
   11c48:	00012134 	movhi	zero,1156
   11c4c:	00012160 	cmpeqi	zero,zero,1157
   11c50:	000124f0 	cmpltui	zero,zero,1171
   11c54:	000124f0 	cmpltui	zero,zero,1171
   11c58:	000124f0 	cmpltui	zero,zero,1171
   11c5c:	00012498 	cmpnei	zero,zero,1170
   11c60:	00012160 	cmpeqi	zero,zero,1157
   11c64:	000124f0 	cmpltui	zero,zero,1171
   11c68:	000124f0 	cmpltui	zero,zero,1171
   11c6c:	00011ff4 	movhi	zero,1151
   11c70:	000124f0 	cmpltui	zero,zero,1171
   11c74:	00012004 	movi	zero,1152
   11c78:	00012040 	call	1204 <vPortInitialiseBlocks+0x14>
   11c7c:	00011d3c 	xorhi	zero,zero,1140
   11c80:	00011fe8 	cmpgeui	zero,zero,1151
   11c84:	000124f0 	cmpltui	zero,zero,1171
   11c88:	000123c4 	movi	zero,1167
   11c8c:	000124f0 	cmpltui	zero,zero,1171
   11c90:	0001241c 	xori	zero,zero,1168
   11c94:	000124f0 	cmpltui	zero,zero,1171
   11c98:	000124f0 	cmpltui	zero,zero,1171
   11c9c:	000120e0 	cmpeqi	zero,zero,1155
   11ca0:	42000204 	addi	r8,r8,8
   11ca4:	da802317 	ldw	r10,140(sp)
   11ca8:	5455883a 	add	r10,r10,r17
   11cac:	da802315 	stw	r10,140(sp)
   11cb0:	003f8b06 	br	11ae0 <__alt_data_end+0xf0011ae0>
   11cb4:	d9002017 	ldw	r4,128(sp)
   11cb8:	a00b883a 	mov	r5,r20
   11cbc:	000de100 	call	de10 <__swsetup_r>
   11cc0:	1003b11e 	bne	r2,zero,12b88 <___vfiprintf_internal_r+0x11ec>
   11cc4:	a080030b 	ldhu	r2,12(r20)
   11cc8:	00c00284 	movi	r3,10
   11ccc:	1080068c 	andi	r2,r2,26
   11cd0:	10ff541e 	bne	r2,r3,11a24 <__alt_data_end+0xf0011a24>
   11cd4:	a080038f 	ldh	r2,14(r20)
   11cd8:	103f5216 	blt	r2,zero,11a24 <__alt_data_end+0xf0011a24>
   11cdc:	d9c02217 	ldw	r7,136(sp)
   11ce0:	d9002017 	ldw	r4,128(sp)
   11ce4:	e00d883a 	mov	r6,fp
   11ce8:	a00b883a 	mov	r5,r20
   11cec:	0012e140 	call	12e14 <__sbprintf>
   11cf0:	dfc03617 	ldw	ra,216(sp)
   11cf4:	df003517 	ldw	fp,212(sp)
   11cf8:	ddc03417 	ldw	r23,208(sp)
   11cfc:	dd803317 	ldw	r22,204(sp)
   11d00:	dd403217 	ldw	r21,200(sp)
   11d04:	dd003117 	ldw	r20,196(sp)
   11d08:	dcc03017 	ldw	r19,192(sp)
   11d0c:	dc802f17 	ldw	r18,188(sp)
   11d10:	dc402e17 	ldw	r17,184(sp)
   11d14:	dc002d17 	ldw	r16,180(sp)
   11d18:	dec03704 	addi	sp,sp,220
   11d1c:	f800283a 	ret
   11d20:	0009b340 	call	9b34 <__sinit>
   11d24:	003f2f06 	br	119e4 <__alt_data_end+0xf00119e4>
   11d28:	0463c83a 	sub	r17,zero,r17
   11d2c:	d8802215 	stw	r2,136(sp)
   11d30:	a5000114 	ori	r20,r20,4
   11d34:	80c00007 	ldb	r3,0(r16)
   11d38:	003f7706 	br	11b18 <__alt_data_end+0xf0011b18>
   11d3c:	00800c04 	movi	r2,48
   11d40:	da802217 	ldw	r10,136(sp)
   11d44:	d8801d05 	stb	r2,116(sp)
   11d48:	00801e04 	movi	r2,120
   11d4c:	d8801d45 	stb	r2,117(sp)
   11d50:	d8001d85 	stb	zero,118(sp)
   11d54:	50c00104 	addi	r3,r10,4
   11d58:	54800017 	ldw	r18,0(r10)
   11d5c:	0027883a 	mov	r19,zero
   11d60:	a0800094 	ori	r2,r20,2
   11d64:	48030b16 	blt	r9,zero,12994 <___vfiprintf_internal_r+0xff8>
   11d68:	00bfdfc4 	movi	r2,-129
   11d6c:	a096703a 	and	r11,r20,r2
   11d70:	d8c02215 	stw	r3,136(sp)
   11d74:	5d000094 	ori	r20,r11,2
   11d78:	90032b1e 	bne	r18,zero,12a28 <___vfiprintf_internal_r+0x108c>
   11d7c:	00820034 	movhi	r2,2048
   11d80:	10810c04 	addi	r2,r2,1072
   11d84:	d8802615 	stw	r2,152(sp)
   11d88:	0039883a 	mov	fp,zero
   11d8c:	48017b1e 	bne	r9,zero,1237c <___vfiprintf_internal_r+0x9e0>
   11d90:	0013883a 	mov	r9,zero
   11d94:	0027883a 	mov	r19,zero
   11d98:	dd401a04 	addi	r21,sp,104
   11d9c:	4825883a 	mov	r18,r9
   11da0:	4cc0010e 	bge	r9,r19,11da8 <___vfiprintf_internal_r+0x40c>
   11da4:	9825883a 	mov	r18,r19
   11da8:	e7003fcc 	andi	fp,fp,255
   11dac:	e700201c 	xori	fp,fp,128
   11db0:	e73fe004 	addi	fp,fp,-128
   11db4:	e0000126 	beq	fp,zero,11dbc <___vfiprintf_internal_r+0x420>
   11db8:	94800044 	addi	r18,r18,1
   11dbc:	a380008c 	andi	r14,r20,2
   11dc0:	70000126 	beq	r14,zero,11dc8 <___vfiprintf_internal_r+0x42c>
   11dc4:	94800084 	addi	r18,r18,2
   11dc8:	a700210c 	andi	fp,r20,132
   11dcc:	e001df1e 	bne	fp,zero,1254c <___vfiprintf_internal_r+0xbb0>
   11dd0:	8c87c83a 	sub	r3,r17,r18
   11dd4:	00c1dd0e 	bge	zero,r3,1254c <___vfiprintf_internal_r+0xbb0>
   11dd8:	01c00404 	movi	r7,16
   11ddc:	d8801c17 	ldw	r2,112(sp)
   11de0:	38c3ad0e 	bge	r7,r3,12c98 <___vfiprintf_internal_r+0x12fc>
   11de4:	02820034 	movhi	r10,2048
   11de8:	52817004 	addi	r10,r10,1472
   11dec:	dc002915 	stw	r16,164(sp)
   11df0:	d9801b17 	ldw	r6,108(sp)
   11df4:	da802415 	stw	r10,144(sp)
   11df8:	03c001c4 	movi	r15,7
   11dfc:	da402515 	stw	r9,148(sp)
   11e00:	db802815 	stw	r14,160(sp)
   11e04:	1821883a 	mov	r16,r3
   11e08:	00000506 	br	11e20 <___vfiprintf_internal_r+0x484>
   11e0c:	31400084 	addi	r5,r6,2
   11e10:	42000204 	addi	r8,r8,8
   11e14:	200d883a 	mov	r6,r4
   11e18:	843ffc04 	addi	r16,r16,-16
   11e1c:	3c000d0e 	bge	r7,r16,11e54 <___vfiprintf_internal_r+0x4b8>
   11e20:	10800404 	addi	r2,r2,16
   11e24:	31000044 	addi	r4,r6,1
   11e28:	45800015 	stw	r22,0(r8)
   11e2c:	41c00115 	stw	r7,4(r8)
   11e30:	d8801c15 	stw	r2,112(sp)
   11e34:	d9001b15 	stw	r4,108(sp)
   11e38:	793ff40e 	bge	r15,r4,11e0c <__alt_data_end+0xf0011e0c>
   11e3c:	1001b51e 	bne	r2,zero,12514 <___vfiprintf_internal_r+0xb78>
   11e40:	843ffc04 	addi	r16,r16,-16
   11e44:	000d883a 	mov	r6,zero
   11e48:	01400044 	movi	r5,1
   11e4c:	d811883a 	mov	r8,sp
   11e50:	3c3ff316 	blt	r7,r16,11e20 <__alt_data_end+0xf0011e20>
   11e54:	8007883a 	mov	r3,r16
   11e58:	da402517 	ldw	r9,148(sp)
   11e5c:	db802817 	ldw	r14,160(sp)
   11e60:	dc002917 	ldw	r16,164(sp)
   11e64:	da802417 	ldw	r10,144(sp)
   11e68:	1885883a 	add	r2,r3,r2
   11e6c:	40c00115 	stw	r3,4(r8)
   11e70:	42800015 	stw	r10,0(r8)
   11e74:	d8801c15 	stw	r2,112(sp)
   11e78:	d9401b15 	stw	r5,108(sp)
   11e7c:	00c001c4 	movi	r3,7
   11e80:	19426016 	blt	r3,r5,12804 <___vfiprintf_internal_r+0xe68>
   11e84:	d8c01d87 	ldb	r3,118(sp)
   11e88:	42000204 	addi	r8,r8,8
   11e8c:	29000044 	addi	r4,r5,1
   11e90:	1801b31e 	bne	r3,zero,12560 <___vfiprintf_internal_r+0xbc4>
   11e94:	7001c026 	beq	r14,zero,12598 <___vfiprintf_internal_r+0xbfc>
   11e98:	d8c01d04 	addi	r3,sp,116
   11e9c:	10800084 	addi	r2,r2,2
   11ea0:	40c00015 	stw	r3,0(r8)
   11ea4:	00c00084 	movi	r3,2
   11ea8:	40c00115 	stw	r3,4(r8)
   11eac:	d8801c15 	stw	r2,112(sp)
   11eb0:	d9001b15 	stw	r4,108(sp)
   11eb4:	00c001c4 	movi	r3,7
   11eb8:	1902650e 	bge	r3,r4,12850 <___vfiprintf_internal_r+0xeb4>
   11ebc:	10029a1e 	bne	r2,zero,12928 <___vfiprintf_internal_r+0xf8c>
   11ec0:	00c02004 	movi	r3,128
   11ec4:	01000044 	movi	r4,1
   11ec8:	000b883a 	mov	r5,zero
   11ecc:	d811883a 	mov	r8,sp
   11ed0:	e0c1b31e 	bne	fp,r3,125a0 <___vfiprintf_internal_r+0xc04>
   11ed4:	8cb9c83a 	sub	fp,r17,r18
   11ed8:	0701b10e 	bge	zero,fp,125a0 <___vfiprintf_internal_r+0xc04>
   11edc:	01c00404 	movi	r7,16
   11ee0:	3f03890e 	bge	r7,fp,12d08 <___vfiprintf_internal_r+0x136c>
   11ee4:	00c20034 	movhi	r3,2048
   11ee8:	18c16c04 	addi	r3,r3,1456
   11eec:	d8c02415 	stw	r3,144(sp)
   11ef0:	8007883a 	mov	r3,r16
   11ef4:	034001c4 	movi	r13,7
   11ef8:	e021883a 	mov	r16,fp
   11efc:	da402515 	stw	r9,148(sp)
   11f00:	1839883a 	mov	fp,r3
   11f04:	00000506 	br	11f1c <___vfiprintf_internal_r+0x580>
   11f08:	29800084 	addi	r6,r5,2
   11f0c:	42000204 	addi	r8,r8,8
   11f10:	180b883a 	mov	r5,r3
   11f14:	843ffc04 	addi	r16,r16,-16
   11f18:	3c000d0e 	bge	r7,r16,11f50 <___vfiprintf_internal_r+0x5b4>
   11f1c:	10800404 	addi	r2,r2,16
   11f20:	28c00044 	addi	r3,r5,1
   11f24:	45c00015 	stw	r23,0(r8)
   11f28:	41c00115 	stw	r7,4(r8)
   11f2c:	d8801c15 	stw	r2,112(sp)
   11f30:	d8c01b15 	stw	r3,108(sp)
   11f34:	68fff40e 	bge	r13,r3,11f08 <__alt_data_end+0xf0011f08>
   11f38:	1002241e 	bne	r2,zero,127cc <___vfiprintf_internal_r+0xe30>
   11f3c:	843ffc04 	addi	r16,r16,-16
   11f40:	01800044 	movi	r6,1
   11f44:	000b883a 	mov	r5,zero
   11f48:	d811883a 	mov	r8,sp
   11f4c:	3c3ff316 	blt	r7,r16,11f1c <__alt_data_end+0xf0011f1c>
   11f50:	da402517 	ldw	r9,148(sp)
   11f54:	e007883a 	mov	r3,fp
   11f58:	8039883a 	mov	fp,r16
   11f5c:	1821883a 	mov	r16,r3
   11f60:	d8c02417 	ldw	r3,144(sp)
   11f64:	1705883a 	add	r2,r2,fp
   11f68:	47000115 	stw	fp,4(r8)
   11f6c:	40c00015 	stw	r3,0(r8)
   11f70:	d8801c15 	stw	r2,112(sp)
   11f74:	d9801b15 	stw	r6,108(sp)
   11f78:	00c001c4 	movi	r3,7
   11f7c:	19827616 	blt	r3,r6,12958 <___vfiprintf_internal_r+0xfbc>
   11f80:	4cf9c83a 	sub	fp,r9,r19
   11f84:	42000204 	addi	r8,r8,8
   11f88:	31000044 	addi	r4,r6,1
   11f8c:	300b883a 	mov	r5,r6
   11f90:	07018516 	blt	zero,fp,125a8 <___vfiprintf_internal_r+0xc0c>
   11f94:	9885883a 	add	r2,r19,r2
   11f98:	45400015 	stw	r21,0(r8)
   11f9c:	44c00115 	stw	r19,4(r8)
   11fa0:	d8801c15 	stw	r2,112(sp)
   11fa4:	d9001b15 	stw	r4,108(sp)
   11fa8:	00c001c4 	movi	r3,7
   11fac:	1901dd0e 	bge	r3,r4,12724 <___vfiprintf_internal_r+0xd88>
   11fb0:	1002401e 	bne	r2,zero,128b4 <___vfiprintf_internal_r+0xf18>
   11fb4:	d8001b15 	stw	zero,108(sp)
   11fb8:	a2c0010c 	andi	r11,r20,4
   11fbc:	58000226 	beq	r11,zero,11fc8 <___vfiprintf_internal_r+0x62c>
   11fc0:	8ca7c83a 	sub	r19,r17,r18
   11fc4:	04c2f216 	blt	zero,r19,12b90 <___vfiprintf_internal_r+0x11f4>
   11fc8:	8c80010e 	bge	r17,r18,11fd0 <___vfiprintf_internal_r+0x634>
   11fcc:	9023883a 	mov	r17,r18
   11fd0:	da802317 	ldw	r10,140(sp)
   11fd4:	5455883a 	add	r10,r10,r17
   11fd8:	da802315 	stw	r10,140(sp)
   11fdc:	d8001b15 	stw	zero,108(sp)
   11fe0:	d811883a 	mov	r8,sp
   11fe4:	003ea206 	br	11a70 <__alt_data_end+0xf0011a70>
   11fe8:	a5000814 	ori	r20,r20,32
   11fec:	80c00007 	ldb	r3,0(r16)
   11ff0:	003ec906 	br	11b18 <__alt_data_end+0xf0011b18>
   11ff4:	80c00007 	ldb	r3,0(r16)
   11ff8:	1b030926 	beq	r3,r12,12c20 <___vfiprintf_internal_r+0x1284>
   11ffc:	a5000414 	ori	r20,r20,16
   12000:	003ec506 	br	11b18 <__alt_data_end+0xf0011b18>
   12004:	21003fcc 	andi	r4,r4,255
   12008:	20035e1e 	bne	r4,zero,12d84 <___vfiprintf_internal_r+0x13e8>
   1200c:	a080080c 	andi	r2,r20,32
   12010:	1002a526 	beq	r2,zero,12aa8 <___vfiprintf_internal_r+0x110c>
   12014:	da802217 	ldw	r10,136(sp)
   12018:	50800017 	ldw	r2,0(r10)
   1201c:	da802317 	ldw	r10,140(sp)
   12020:	5007d7fa 	srai	r3,r10,31
   12024:	da802217 	ldw	r10,136(sp)
   12028:	10c00115 	stw	r3,4(r2)
   1202c:	52800104 	addi	r10,r10,4
   12030:	da802215 	stw	r10,136(sp)
   12034:	da802317 	ldw	r10,140(sp)
   12038:	12800015 	stw	r10,0(r2)
   1203c:	003e8c06 	br	11a70 <__alt_data_end+0xf0011a70>
   12040:	21003fcc 	andi	r4,r4,255
   12044:	2003511e 	bne	r4,zero,12d8c <___vfiprintf_internal_r+0x13f0>
   12048:	a080080c 	andi	r2,r20,32
   1204c:	1000a126 	beq	r2,zero,122d4 <___vfiprintf_internal_r+0x938>
   12050:	da802217 	ldw	r10,136(sp)
   12054:	d8001d85 	stb	zero,118(sp)
   12058:	50800204 	addi	r2,r10,8
   1205c:	54800017 	ldw	r18,0(r10)
   12060:	54c00117 	ldw	r19,4(r10)
   12064:	4802b416 	blt	r9,zero,12b38 <___vfiprintf_internal_r+0x119c>
   12068:	013fdfc4 	movi	r4,-129
   1206c:	94c6b03a 	or	r3,r18,r19
   12070:	d8802215 	stw	r2,136(sp)
   12074:	a128703a 	and	r20,r20,r4
   12078:	1800a226 	beq	r3,zero,12304 <___vfiprintf_internal_r+0x968>
   1207c:	0039883a 	mov	fp,zero
   12080:	dd401a04 	addi	r21,sp,104
   12084:	9006d0fa 	srli	r3,r18,3
   12088:	9808977a 	slli	r4,r19,29
   1208c:	9826d0fa 	srli	r19,r19,3
   12090:	948001cc 	andi	r18,r18,7
   12094:	90800c04 	addi	r2,r18,48
   12098:	ad7fffc4 	addi	r21,r21,-1
   1209c:	20e4b03a 	or	r18,r4,r3
   120a0:	a8800005 	stb	r2,0(r21)
   120a4:	94c6b03a 	or	r3,r18,r19
   120a8:	183ff61e 	bne	r3,zero,12084 <__alt_data_end+0xf0012084>
   120ac:	a0c0004c 	andi	r3,r20,1
   120b0:	18005926 	beq	r3,zero,12218 <___vfiprintf_internal_r+0x87c>
   120b4:	10803fcc 	andi	r2,r2,255
   120b8:	1080201c 	xori	r2,r2,128
   120bc:	10bfe004 	addi	r2,r2,-128
   120c0:	00c00c04 	movi	r3,48
   120c4:	10c05426 	beq	r2,r3,12218 <___vfiprintf_internal_r+0x87c>
   120c8:	da801e17 	ldw	r10,120(sp)
   120cc:	a8bfffc4 	addi	r2,r21,-1
   120d0:	a8ffffc5 	stb	r3,-1(r21)
   120d4:	50a7c83a 	sub	r19,r10,r2
   120d8:	102b883a 	mov	r21,r2
   120dc:	003f2f06 	br	11d9c <__alt_data_end+0xf0011d9c>
   120e0:	21003fcc 	andi	r4,r4,255
   120e4:	2003421e 	bne	r4,zero,12df0 <___vfiprintf_internal_r+0x1454>
   120e8:	00820034 	movhi	r2,2048
   120ec:	10810c04 	addi	r2,r2,1072
   120f0:	d8802615 	stw	r2,152(sp)
   120f4:	a080080c 	andi	r2,r20,32
   120f8:	1000aa26 	beq	r2,zero,123a4 <___vfiprintf_internal_r+0xa08>
   120fc:	da802217 	ldw	r10,136(sp)
   12100:	54800017 	ldw	r18,0(r10)
   12104:	54c00117 	ldw	r19,4(r10)
   12108:	52800204 	addi	r10,r10,8
   1210c:	da802215 	stw	r10,136(sp)
   12110:	a080004c 	andi	r2,r20,1
   12114:	1001d226 	beq	r2,zero,12860 <___vfiprintf_internal_r+0xec4>
   12118:	94c4b03a 	or	r2,r18,r19
   1211c:	1002351e 	bne	r2,zero,129f4 <___vfiprintf_internal_r+0x1058>
   12120:	d8001d85 	stb	zero,118(sp)
   12124:	48022216 	blt	r9,zero,129b0 <___vfiprintf_internal_r+0x1014>
   12128:	00bfdfc4 	movi	r2,-129
   1212c:	a0a8703a 	and	r20,r20,r2
   12130:	003f1506 	br	11d88 <__alt_data_end+0xf0011d88>
   12134:	da802217 	ldw	r10,136(sp)
   12138:	04800044 	movi	r18,1
   1213c:	d8001d85 	stb	zero,118(sp)
   12140:	50800017 	ldw	r2,0(r10)
   12144:	52800104 	addi	r10,r10,4
   12148:	da802215 	stw	r10,136(sp)
   1214c:	d8801005 	stb	r2,64(sp)
   12150:	9027883a 	mov	r19,r18
   12154:	dd401004 	addi	r21,sp,64
   12158:	0013883a 	mov	r9,zero
   1215c:	003f1706 	br	11dbc <__alt_data_end+0xf0011dbc>
   12160:	21003fcc 	andi	r4,r4,255
   12164:	2003201e 	bne	r4,zero,12de8 <___vfiprintf_internal_r+0x144c>
   12168:	a080080c 	andi	r2,r20,32
   1216c:	10004b26 	beq	r2,zero,1229c <___vfiprintf_internal_r+0x900>
   12170:	da802217 	ldw	r10,136(sp)
   12174:	50800117 	ldw	r2,4(r10)
   12178:	54800017 	ldw	r18,0(r10)
   1217c:	52800204 	addi	r10,r10,8
   12180:	da802215 	stw	r10,136(sp)
   12184:	1027883a 	mov	r19,r2
   12188:	10022c16 	blt	r2,zero,12a3c <___vfiprintf_internal_r+0x10a0>
   1218c:	df001d83 	ldbu	fp,118(sp)
   12190:	48007216 	blt	r9,zero,1235c <___vfiprintf_internal_r+0x9c0>
   12194:	00ffdfc4 	movi	r3,-129
   12198:	94c4b03a 	or	r2,r18,r19
   1219c:	a0e8703a 	and	r20,r20,r3
   121a0:	1000cc26 	beq	r2,zero,124d4 <___vfiprintf_internal_r+0xb38>
   121a4:	98021026 	beq	r19,zero,129e8 <___vfiprintf_internal_r+0x104c>
   121a8:	dc402415 	stw	r17,144(sp)
   121ac:	dc002515 	stw	r16,148(sp)
   121b0:	9823883a 	mov	r17,r19
   121b4:	9021883a 	mov	r16,r18
   121b8:	dd401a04 	addi	r21,sp,104
   121bc:	4825883a 	mov	r18,r9
   121c0:	4027883a 	mov	r19,r8
   121c4:	8009883a 	mov	r4,r16
   121c8:	880b883a 	mov	r5,r17
   121cc:	01800284 	movi	r6,10
   121d0:	000f883a 	mov	r7,zero
   121d4:	0013a540 	call	13a54 <__umoddi3>
   121d8:	10800c04 	addi	r2,r2,48
   121dc:	ad7fffc4 	addi	r21,r21,-1
   121e0:	8009883a 	mov	r4,r16
   121e4:	880b883a 	mov	r5,r17
   121e8:	a8800005 	stb	r2,0(r21)
   121ec:	01800284 	movi	r6,10
   121f0:	000f883a 	mov	r7,zero
   121f4:	00134dc0 	call	134dc <__udivdi3>
   121f8:	1021883a 	mov	r16,r2
   121fc:	10c4b03a 	or	r2,r2,r3
   12200:	1823883a 	mov	r17,r3
   12204:	103fef1e 	bne	r2,zero,121c4 <__alt_data_end+0xf00121c4>
   12208:	dc402417 	ldw	r17,144(sp)
   1220c:	dc002517 	ldw	r16,148(sp)
   12210:	9013883a 	mov	r9,r18
   12214:	9811883a 	mov	r8,r19
   12218:	da801e17 	ldw	r10,120(sp)
   1221c:	5567c83a 	sub	r19,r10,r21
   12220:	003ede06 	br	11d9c <__alt_data_end+0xf0011d9c>
   12224:	38803fcc 	andi	r2,r7,255
   12228:	1080201c 	xori	r2,r2,128
   1222c:	10bfe004 	addi	r2,r2,-128
   12230:	1002371e 	bne	r2,zero,12b10 <___vfiprintf_internal_r+0x1174>
   12234:	01000044 	movi	r4,1
   12238:	01c00804 	movi	r7,32
   1223c:	80c00007 	ldb	r3,0(r16)
   12240:	003e3506 	br	11b18 <__alt_data_end+0xf0011b18>
   12244:	a5000054 	ori	r20,r20,1
   12248:	80c00007 	ldb	r3,0(r16)
   1224c:	003e3206 	br	11b18 <__alt_data_end+0xf0011b18>
   12250:	a5002014 	ori	r20,r20,128
   12254:	80c00007 	ldb	r3,0(r16)
   12258:	003e2f06 	br	11b18 <__alt_data_end+0xf0011b18>
   1225c:	8015883a 	mov	r10,r16
   12260:	0023883a 	mov	r17,zero
   12264:	18bff404 	addi	r2,r3,-48
   12268:	50c00007 	ldb	r3,0(r10)
   1226c:	8c4002a4 	muli	r17,r17,10
   12270:	84000044 	addi	r16,r16,1
   12274:	8015883a 	mov	r10,r16
   12278:	1463883a 	add	r17,r2,r17
   1227c:	18bff404 	addi	r2,r3,-48
   12280:	30bff92e 	bgeu	r6,r2,12268 <__alt_data_end+0xf0012268>
   12284:	003e2506 	br	11b1c <__alt_data_end+0xf0011b1c>
   12288:	21003fcc 	andi	r4,r4,255
   1228c:	2002d41e 	bne	r4,zero,12de0 <___vfiprintf_internal_r+0x1444>
   12290:	a5000414 	ori	r20,r20,16
   12294:	a080080c 	andi	r2,r20,32
   12298:	103fb51e 	bne	r2,zero,12170 <__alt_data_end+0xf0012170>
   1229c:	a080040c 	andi	r2,r20,16
   122a0:	1001f826 	beq	r2,zero,12a84 <___vfiprintf_internal_r+0x10e8>
   122a4:	da802217 	ldw	r10,136(sp)
   122a8:	54800017 	ldw	r18,0(r10)
   122ac:	52800104 	addi	r10,r10,4
   122b0:	da802215 	stw	r10,136(sp)
   122b4:	9027d7fa 	srai	r19,r18,31
   122b8:	9805883a 	mov	r2,r19
   122bc:	003fb206 	br	12188 <__alt_data_end+0xf0012188>
   122c0:	21003fcc 	andi	r4,r4,255
   122c4:	2002c41e 	bne	r4,zero,12dd8 <___vfiprintf_internal_r+0x143c>
   122c8:	a5000414 	ori	r20,r20,16
   122cc:	a080080c 	andi	r2,r20,32
   122d0:	103f5f1e 	bne	r2,zero,12050 <__alt_data_end+0xf0012050>
   122d4:	a080040c 	andi	r2,r20,16
   122d8:	10020f26 	beq	r2,zero,12b18 <___vfiprintf_internal_r+0x117c>
   122dc:	da802217 	ldw	r10,136(sp)
   122e0:	d8001d85 	stb	zero,118(sp)
   122e4:	0027883a 	mov	r19,zero
   122e8:	50800104 	addi	r2,r10,4
   122ec:	54800017 	ldw	r18,0(r10)
   122f0:	48021116 	blt	r9,zero,12b38 <___vfiprintf_internal_r+0x119c>
   122f4:	00ffdfc4 	movi	r3,-129
   122f8:	d8802215 	stw	r2,136(sp)
   122fc:	a0e8703a 	and	r20,r20,r3
   12300:	903f5e1e 	bne	r18,zero,1207c <__alt_data_end+0xf001207c>
   12304:	0039883a 	mov	fp,zero
   12308:	4802a626 	beq	r9,zero,12da4 <___vfiprintf_internal_r+0x1408>
   1230c:	0025883a 	mov	r18,zero
   12310:	0027883a 	mov	r19,zero
   12314:	003f5a06 	br	12080 <__alt_data_end+0xf0012080>
   12318:	21003fcc 	andi	r4,r4,255
   1231c:	20029f1e 	bne	r4,zero,12d9c <___vfiprintf_internal_r+0x1400>
   12320:	a5000414 	ori	r20,r20,16
   12324:	a080080c 	andi	r2,r20,32
   12328:	10005e1e 	bne	r2,zero,124a4 <___vfiprintf_internal_r+0xb08>
   1232c:	a080040c 	andi	r2,r20,16
   12330:	1001a21e 	bne	r2,zero,129bc <___vfiprintf_internal_r+0x1020>
   12334:	a080100c 	andi	r2,r20,64
   12338:	d8001d85 	stb	zero,118(sp)
   1233c:	da802217 	ldw	r10,136(sp)
   12340:	1002231e 	bne	r2,zero,12bd0 <___vfiprintf_internal_r+0x1234>
   12344:	50800104 	addi	r2,r10,4
   12348:	54800017 	ldw	r18,0(r10)
   1234c:	0027883a 	mov	r19,zero
   12350:	4801a00e 	bge	r9,zero,129d4 <___vfiprintf_internal_r+0x1038>
   12354:	d8802215 	stw	r2,136(sp)
   12358:	0039883a 	mov	fp,zero
   1235c:	94c4b03a 	or	r2,r18,r19
   12360:	103f901e 	bne	r2,zero,121a4 <__alt_data_end+0xf00121a4>
   12364:	00800044 	movi	r2,1
   12368:	10803fcc 	andi	r2,r2,255
   1236c:	00c00044 	movi	r3,1
   12370:	10c05926 	beq	r2,r3,124d8 <___vfiprintf_internal_r+0xb3c>
   12374:	00c00084 	movi	r3,2
   12378:	10ffe41e 	bne	r2,r3,1230c <__alt_data_end+0xf001230c>
   1237c:	0025883a 	mov	r18,zero
   12380:	0027883a 	mov	r19,zero
   12384:	00013d06 	br	1287c <___vfiprintf_internal_r+0xee0>
   12388:	21003fcc 	andi	r4,r4,255
   1238c:	2002811e 	bne	r4,zero,12d94 <___vfiprintf_internal_r+0x13f8>
   12390:	00820034 	movhi	r2,2048
   12394:	10810704 	addi	r2,r2,1052
   12398:	d8802615 	stw	r2,152(sp)
   1239c:	a080080c 	andi	r2,r20,32
   123a0:	103f561e 	bne	r2,zero,120fc <__alt_data_end+0xf00120fc>
   123a4:	a080040c 	andi	r2,r20,16
   123a8:	1001d126 	beq	r2,zero,12af0 <___vfiprintf_internal_r+0x1154>
   123ac:	da802217 	ldw	r10,136(sp)
   123b0:	0027883a 	mov	r19,zero
   123b4:	54800017 	ldw	r18,0(r10)
   123b8:	52800104 	addi	r10,r10,4
   123bc:	da802215 	stw	r10,136(sp)
   123c0:	003f5306 	br	12110 <__alt_data_end+0xf0012110>
   123c4:	da802217 	ldw	r10,136(sp)
   123c8:	d8001d85 	stb	zero,118(sp)
   123cc:	55400017 	ldw	r21,0(r10)
   123d0:	50c00104 	addi	r3,r10,4
   123d4:	a8024226 	beq	r21,zero,12ce0 <___vfiprintf_internal_r+0x1344>
   123d8:	48021816 	blt	r9,zero,12c3c <___vfiprintf_internal_r+0x12a0>
   123dc:	480d883a 	mov	r6,r9
   123e0:	000b883a 	mov	r5,zero
   123e4:	a809883a 	mov	r4,r21
   123e8:	d8c02a15 	stw	r3,168(sp)
   123ec:	da002b15 	stw	r8,172(sp)
   123f0:	da402c15 	stw	r9,176(sp)
   123f4:	000ff380 	call	ff38 <memchr>
   123f8:	d8c02a17 	ldw	r3,168(sp)
   123fc:	da002b17 	ldw	r8,172(sp)
   12400:	da402c17 	ldw	r9,176(sp)
   12404:	10024826 	beq	r2,zero,12d28 <___vfiprintf_internal_r+0x138c>
   12408:	1567c83a 	sub	r19,r2,r21
   1240c:	df001d83 	ldbu	fp,118(sp)
   12410:	d8c02215 	stw	r3,136(sp)
   12414:	0013883a 	mov	r9,zero
   12418:	003e6006 	br	11d9c <__alt_data_end+0xf0011d9c>
   1241c:	21003fcc 	andi	r4,r4,255
   12420:	203fc026 	beq	r4,zero,12324 <__alt_data_end+0xf0012324>
   12424:	d9c01d85 	stb	r7,118(sp)
   12428:	003fbe06 	br	12324 <__alt_data_end+0xf0012324>
   1242c:	da802217 	ldw	r10,136(sp)
   12430:	54400017 	ldw	r17,0(r10)
   12434:	50800104 	addi	r2,r10,4
   12438:	883e3b16 	blt	r17,zero,11d28 <__alt_data_end+0xf0011d28>
   1243c:	d8802215 	stw	r2,136(sp)
   12440:	80c00007 	ldb	r3,0(r16)
   12444:	003db406 	br	11b18 <__alt_data_end+0xf0011b18>
   12448:	01000044 	movi	r4,1
   1244c:	01c00ac4 	movi	r7,43
   12450:	80c00007 	ldb	r3,0(r16)
   12454:	003db006 	br	11b18 <__alt_data_end+0xf0011b18>
   12458:	80c00007 	ldb	r3,0(r16)
   1245c:	82800044 	addi	r10,r16,1
   12460:	1b423c26 	beq	r3,r13,12d54 <___vfiprintf_internal_r+0x13b8>
   12464:	18bff404 	addi	r2,r3,-48
   12468:	0013883a 	mov	r9,zero
   1246c:	30822b36 	bltu	r6,r2,12d1c <___vfiprintf_internal_r+0x1380>
   12470:	50c00007 	ldb	r3,0(r10)
   12474:	4a4002a4 	muli	r9,r9,10
   12478:	54000044 	addi	r16,r10,1
   1247c:	8015883a 	mov	r10,r16
   12480:	4893883a 	add	r9,r9,r2
   12484:	18bff404 	addi	r2,r3,-48
   12488:	30bff92e 	bgeu	r6,r2,12470 <__alt_data_end+0xf0012470>
   1248c:	483da30e 	bge	r9,zero,11b1c <__alt_data_end+0xf0011b1c>
   12490:	027fffc4 	movi	r9,-1
   12494:	003da106 	br	11b1c <__alt_data_end+0xf0011b1c>
   12498:	a5001014 	ori	r20,r20,64
   1249c:	80c00007 	ldb	r3,0(r16)
   124a0:	003d9d06 	br	11b18 <__alt_data_end+0xf0011b18>
   124a4:	da802217 	ldw	r10,136(sp)
   124a8:	d8001d85 	stb	zero,118(sp)
   124ac:	50c00204 	addi	r3,r10,8
   124b0:	54800017 	ldw	r18,0(r10)
   124b4:	54c00117 	ldw	r19,4(r10)
   124b8:	4801ca16 	blt	r9,zero,12be4 <___vfiprintf_internal_r+0x1248>
   124bc:	013fdfc4 	movi	r4,-129
   124c0:	94c4b03a 	or	r2,r18,r19
   124c4:	d8c02215 	stw	r3,136(sp)
   124c8:	a128703a 	and	r20,r20,r4
   124cc:	0039883a 	mov	fp,zero
   124d0:	103f341e 	bne	r2,zero,121a4 <__alt_data_end+0xf00121a4>
   124d4:	483e2e26 	beq	r9,zero,11d90 <__alt_data_end+0xf0011d90>
   124d8:	0025883a 	mov	r18,zero
   124dc:	94800c04 	addi	r18,r18,48
   124e0:	dc8019c5 	stb	r18,103(sp)
   124e4:	dcc02717 	ldw	r19,156(sp)
   124e8:	dd4019c4 	addi	r21,sp,103
   124ec:	003e2b06 	br	11d9c <__alt_data_end+0xf0011d9c>
   124f0:	21003fcc 	andi	r4,r4,255
   124f4:	2002361e 	bne	r4,zero,12dd0 <___vfiprintf_internal_r+0x1434>
   124f8:	1801c126 	beq	r3,zero,12c00 <___vfiprintf_internal_r+0x1264>
   124fc:	04800044 	movi	r18,1
   12500:	d8c01005 	stb	r3,64(sp)
   12504:	d8001d85 	stb	zero,118(sp)
   12508:	9027883a 	mov	r19,r18
   1250c:	dd401004 	addi	r21,sp,64
   12510:	003f1106 	br	12158 <__alt_data_end+0xf0012158>
   12514:	d9402117 	ldw	r5,132(sp)
   12518:	d9002017 	ldw	r4,128(sp)
   1251c:	d9801a04 	addi	r6,sp,104
   12520:	d9c02b15 	stw	r7,172(sp)
   12524:	dbc02a15 	stw	r15,168(sp)
   12528:	00118880 	call	11888 <__sprint_r.part.0>
   1252c:	d9c02b17 	ldw	r7,172(sp)
   12530:	dbc02a17 	ldw	r15,168(sp)
   12534:	10006d1e 	bne	r2,zero,126ec <___vfiprintf_internal_r+0xd50>
   12538:	d9801b17 	ldw	r6,108(sp)
   1253c:	d8801c17 	ldw	r2,112(sp)
   12540:	d811883a 	mov	r8,sp
   12544:	31400044 	addi	r5,r6,1
   12548:	003e3306 	br	11e18 <__alt_data_end+0xf0011e18>
   1254c:	d9401b17 	ldw	r5,108(sp)
   12550:	d8801c17 	ldw	r2,112(sp)
   12554:	29000044 	addi	r4,r5,1
   12558:	d8c01d87 	ldb	r3,118(sp)
   1255c:	183e4d26 	beq	r3,zero,11e94 <__alt_data_end+0xf0011e94>
   12560:	00c00044 	movi	r3,1
   12564:	d9401d84 	addi	r5,sp,118
   12568:	10c5883a 	add	r2,r2,r3
   1256c:	41400015 	stw	r5,0(r8)
   12570:	40c00115 	stw	r3,4(r8)
   12574:	d8801c15 	stw	r2,112(sp)
   12578:	d9001b15 	stw	r4,108(sp)
   1257c:	014001c4 	movi	r5,7
   12580:	2900a90e 	bge	r5,r4,12828 <___vfiprintf_internal_r+0xe8c>
   12584:	1000da1e 	bne	r2,zero,128f0 <___vfiprintf_internal_r+0xf54>
   12588:	7000ab1e 	bne	r14,zero,12838 <___vfiprintf_internal_r+0xe9c>
   1258c:	000b883a 	mov	r5,zero
   12590:	1809883a 	mov	r4,r3
   12594:	d811883a 	mov	r8,sp
   12598:	00c02004 	movi	r3,128
   1259c:	e0fe4d26 	beq	fp,r3,11ed4 <__alt_data_end+0xf0011ed4>
   125a0:	4cf9c83a 	sub	fp,r9,r19
   125a4:	073e7b0e 	bge	zero,fp,11f94 <__alt_data_end+0xf0011f94>
   125a8:	01c00404 	movi	r7,16
   125ac:	3f01900e 	bge	r7,fp,12bf0 <___vfiprintf_internal_r+0x1254>
   125b0:	00c20034 	movhi	r3,2048
   125b4:	18c16c04 	addi	r3,r3,1456
   125b8:	d8c02415 	stw	r3,144(sp)
   125bc:	034001c4 	movi	r13,7
   125c0:	00000506 	br	125d8 <___vfiprintf_internal_r+0xc3c>
   125c4:	29000084 	addi	r4,r5,2
   125c8:	42000204 	addi	r8,r8,8
   125cc:	180b883a 	mov	r5,r3
   125d0:	e73ffc04 	addi	fp,fp,-16
   125d4:	3f000d0e 	bge	r7,fp,1260c <___vfiprintf_internal_r+0xc70>
   125d8:	10800404 	addi	r2,r2,16
   125dc:	28c00044 	addi	r3,r5,1
   125e0:	45c00015 	stw	r23,0(r8)
   125e4:	41c00115 	stw	r7,4(r8)
   125e8:	d8801c15 	stw	r2,112(sp)
   125ec:	d8c01b15 	stw	r3,108(sp)
   125f0:	68fff40e 	bge	r13,r3,125c4 <__alt_data_end+0xf00125c4>
   125f4:	1000101e 	bne	r2,zero,12638 <___vfiprintf_internal_r+0xc9c>
   125f8:	e73ffc04 	addi	fp,fp,-16
   125fc:	01000044 	movi	r4,1
   12600:	000b883a 	mov	r5,zero
   12604:	d811883a 	mov	r8,sp
   12608:	3f3ff316 	blt	r7,fp,125d8 <__alt_data_end+0xf00125d8>
   1260c:	da802417 	ldw	r10,144(sp)
   12610:	1705883a 	add	r2,r2,fp
   12614:	47000115 	stw	fp,4(r8)
   12618:	42800015 	stw	r10,0(r8)
   1261c:	d8801c15 	stw	r2,112(sp)
   12620:	d9001b15 	stw	r4,108(sp)
   12624:	00c001c4 	movi	r3,7
   12628:	19003616 	blt	r3,r4,12704 <___vfiprintf_internal_r+0xd68>
   1262c:	42000204 	addi	r8,r8,8
   12630:	21000044 	addi	r4,r4,1
   12634:	003e5706 	br	11f94 <__alt_data_end+0xf0011f94>
   12638:	d9402117 	ldw	r5,132(sp)
   1263c:	d9002017 	ldw	r4,128(sp)
   12640:	d9801a04 	addi	r6,sp,104
   12644:	d9c02b15 	stw	r7,172(sp)
   12648:	db402a15 	stw	r13,168(sp)
   1264c:	00118880 	call	11888 <__sprint_r.part.0>
   12650:	d9c02b17 	ldw	r7,172(sp)
   12654:	db402a17 	ldw	r13,168(sp)
   12658:	1000241e 	bne	r2,zero,126ec <___vfiprintf_internal_r+0xd50>
   1265c:	d9401b17 	ldw	r5,108(sp)
   12660:	d8801c17 	ldw	r2,112(sp)
   12664:	d811883a 	mov	r8,sp
   12668:	29000044 	addi	r4,r5,1
   1266c:	003fd806 	br	125d0 <__alt_data_end+0xf00125d0>
   12670:	d9401b17 	ldw	r5,108(sp)
   12674:	00c20034 	movhi	r3,2048
   12678:	18c17004 	addi	r3,r3,1472
   1267c:	d8c02415 	stw	r3,144(sp)
   12680:	29400044 	addi	r5,r5,1
   12684:	d8c02417 	ldw	r3,144(sp)
   12688:	14c5883a 	add	r2,r2,r19
   1268c:	44c00115 	stw	r19,4(r8)
   12690:	40c00015 	stw	r3,0(r8)
   12694:	d8801c15 	stw	r2,112(sp)
   12698:	d9401b15 	stw	r5,108(sp)
   1269c:	00c001c4 	movi	r3,7
   126a0:	1940070e 	bge	r3,r5,126c0 <___vfiprintf_internal_r+0xd24>
   126a4:	103e4826 	beq	r2,zero,11fc8 <__alt_data_end+0xf0011fc8>
   126a8:	d9402117 	ldw	r5,132(sp)
   126ac:	d9002017 	ldw	r4,128(sp)
   126b0:	d9801a04 	addi	r6,sp,104
   126b4:	00118880 	call	11888 <__sprint_r.part.0>
   126b8:	10000c1e 	bne	r2,zero,126ec <___vfiprintf_internal_r+0xd50>
   126bc:	d8801c17 	ldw	r2,112(sp)
   126c0:	8c80010e 	bge	r17,r18,126c8 <___vfiprintf_internal_r+0xd2c>
   126c4:	9023883a 	mov	r17,r18
   126c8:	da802317 	ldw	r10,140(sp)
   126cc:	5455883a 	add	r10,r10,r17
   126d0:	da802315 	stw	r10,140(sp)
   126d4:	103e4126 	beq	r2,zero,11fdc <__alt_data_end+0xf0011fdc>
   126d8:	d9402117 	ldw	r5,132(sp)
   126dc:	d9002017 	ldw	r4,128(sp)
   126e0:	d9801a04 	addi	r6,sp,104
   126e4:	00118880 	call	11888 <__sprint_r.part.0>
   126e8:	103e3c26 	beq	r2,zero,11fdc <__alt_data_end+0xf0011fdc>
   126ec:	dd002117 	ldw	r20,132(sp)
   126f0:	a080030b 	ldhu	r2,12(r20)
   126f4:	1080100c 	andi	r2,r2,64
   126f8:	1001231e 	bne	r2,zero,12b88 <___vfiprintf_internal_r+0x11ec>
   126fc:	d8802317 	ldw	r2,140(sp)
   12700:	003d7b06 	br	11cf0 <__alt_data_end+0xf0011cf0>
   12704:	1000991e 	bne	r2,zero,1296c <___vfiprintf_internal_r+0xfd0>
   12708:	00c00044 	movi	r3,1
   1270c:	9805883a 	mov	r2,r19
   12710:	dd400015 	stw	r21,0(sp)
   12714:	dcc00115 	stw	r19,4(sp)
   12718:	dcc01c15 	stw	r19,112(sp)
   1271c:	d8c01b15 	stw	r3,108(sp)
   12720:	d811883a 	mov	r8,sp
   12724:	42000204 	addi	r8,r8,8
   12728:	a2c0010c 	andi	r11,r20,4
   1272c:	583fe426 	beq	r11,zero,126c0 <__alt_data_end+0xf00126c0>
   12730:	8ca7c83a 	sub	r19,r17,r18
   12734:	04ffe20e 	bge	zero,r19,126c0 <__alt_data_end+0xf00126c0>
   12738:	01c00404 	movi	r7,16
   1273c:	3cffcc0e 	bge	r7,r19,12670 <__alt_data_end+0xf0012670>
   12740:	02820034 	movhi	r10,2048
   12744:	52817004 	addi	r10,r10,1472
   12748:	d9001b17 	ldw	r4,108(sp)
   1274c:	da802415 	stw	r10,144(sp)
   12750:	382b883a 	mov	r21,r7
   12754:	050001c4 	movi	r20,7
   12758:	df002017 	ldw	fp,128(sp)
   1275c:	00000506 	br	12774 <___vfiprintf_internal_r+0xdd8>
   12760:	21400084 	addi	r5,r4,2
   12764:	42000204 	addi	r8,r8,8
   12768:	1809883a 	mov	r4,r3
   1276c:	9cfffc04 	addi	r19,r19,-16
   12770:	acffc40e 	bge	r21,r19,12684 <__alt_data_end+0xf0012684>
   12774:	10800404 	addi	r2,r2,16
   12778:	20c00044 	addi	r3,r4,1
   1277c:	45800015 	stw	r22,0(r8)
   12780:	45400115 	stw	r21,4(r8)
   12784:	d8801c15 	stw	r2,112(sp)
   12788:	d8c01b15 	stw	r3,108(sp)
   1278c:	a0fff40e 	bge	r20,r3,12760 <__alt_data_end+0xf0012760>
   12790:	1000041e 	bne	r2,zero,127a4 <___vfiprintf_internal_r+0xe08>
   12794:	01400044 	movi	r5,1
   12798:	0009883a 	mov	r4,zero
   1279c:	d811883a 	mov	r8,sp
   127a0:	003ff206 	br	1276c <__alt_data_end+0xf001276c>
   127a4:	d9402117 	ldw	r5,132(sp)
   127a8:	d9801a04 	addi	r6,sp,104
   127ac:	e009883a 	mov	r4,fp
   127b0:	00118880 	call	11888 <__sprint_r.part.0>
   127b4:	103fcd1e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   127b8:	d9001b17 	ldw	r4,108(sp)
   127bc:	d8801c17 	ldw	r2,112(sp)
   127c0:	d811883a 	mov	r8,sp
   127c4:	21400044 	addi	r5,r4,1
   127c8:	003fe806 	br	1276c <__alt_data_end+0xf001276c>
   127cc:	d9402117 	ldw	r5,132(sp)
   127d0:	d9002017 	ldw	r4,128(sp)
   127d4:	d9801a04 	addi	r6,sp,104
   127d8:	d9c02b15 	stw	r7,172(sp)
   127dc:	db402a15 	stw	r13,168(sp)
   127e0:	00118880 	call	11888 <__sprint_r.part.0>
   127e4:	d9c02b17 	ldw	r7,172(sp)
   127e8:	db402a17 	ldw	r13,168(sp)
   127ec:	103fbf1e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   127f0:	d9401b17 	ldw	r5,108(sp)
   127f4:	d8801c17 	ldw	r2,112(sp)
   127f8:	d811883a 	mov	r8,sp
   127fc:	29800044 	addi	r6,r5,1
   12800:	003dc406 	br	11f14 <__alt_data_end+0xf0011f14>
   12804:	1000d21e 	bne	r2,zero,12b50 <___vfiprintf_internal_r+0x11b4>
   12808:	d8c01d87 	ldb	r3,118(sp)
   1280c:	18009526 	beq	r3,zero,12a64 <___vfiprintf_internal_r+0x10c8>
   12810:	00800044 	movi	r2,1
   12814:	d8c01d84 	addi	r3,sp,118
   12818:	1009883a 	mov	r4,r2
   1281c:	d8c00015 	stw	r3,0(sp)
   12820:	d8800115 	stw	r2,4(sp)
   12824:	d811883a 	mov	r8,sp
   12828:	200b883a 	mov	r5,r4
   1282c:	42000204 	addi	r8,r8,8
   12830:	21000044 	addi	r4,r4,1
   12834:	003d9706 	br	11e94 <__alt_data_end+0xf0011e94>
   12838:	d9001d04 	addi	r4,sp,116
   1283c:	00800084 	movi	r2,2
   12840:	d9000015 	stw	r4,0(sp)
   12844:	d8800115 	stw	r2,4(sp)
   12848:	1809883a 	mov	r4,r3
   1284c:	d811883a 	mov	r8,sp
   12850:	200b883a 	mov	r5,r4
   12854:	42000204 	addi	r8,r8,8
   12858:	21000044 	addi	r4,r4,1
   1285c:	003f4e06 	br	12598 <__alt_data_end+0xf0012598>
   12860:	d8001d85 	stb	zero,118(sp)
   12864:	48005016 	blt	r9,zero,129a8 <___vfiprintf_internal_r+0x100c>
   12868:	00ffdfc4 	movi	r3,-129
   1286c:	94c4b03a 	or	r2,r18,r19
   12870:	a0e8703a 	and	r20,r20,r3
   12874:	103d4426 	beq	r2,zero,11d88 <__alt_data_end+0xf0011d88>
   12878:	0039883a 	mov	fp,zero
   1287c:	d9002617 	ldw	r4,152(sp)
   12880:	dd401a04 	addi	r21,sp,104
   12884:	908003cc 	andi	r2,r18,15
   12888:	9806973a 	slli	r3,r19,28
   1288c:	2085883a 	add	r2,r4,r2
   12890:	9024d13a 	srli	r18,r18,4
   12894:	10800003 	ldbu	r2,0(r2)
   12898:	9826d13a 	srli	r19,r19,4
   1289c:	ad7fffc4 	addi	r21,r21,-1
   128a0:	1ca4b03a 	or	r18,r3,r18
   128a4:	a8800005 	stb	r2,0(r21)
   128a8:	94c4b03a 	or	r2,r18,r19
   128ac:	103ff51e 	bne	r2,zero,12884 <__alt_data_end+0xf0012884>
   128b0:	003e5906 	br	12218 <__alt_data_end+0xf0012218>
   128b4:	d9402117 	ldw	r5,132(sp)
   128b8:	d9002017 	ldw	r4,128(sp)
   128bc:	d9801a04 	addi	r6,sp,104
   128c0:	00118880 	call	11888 <__sprint_r.part.0>
   128c4:	103f891e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   128c8:	d8801c17 	ldw	r2,112(sp)
   128cc:	d811883a 	mov	r8,sp
   128d0:	003f9506 	br	12728 <__alt_data_end+0xf0012728>
   128d4:	d9402117 	ldw	r5,132(sp)
   128d8:	d9002017 	ldw	r4,128(sp)
   128dc:	d9801a04 	addi	r6,sp,104
   128e0:	00118880 	call	11888 <__sprint_r.part.0>
   128e4:	103f811e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   128e8:	d811883a 	mov	r8,sp
   128ec:	003ced06 	br	11ca4 <__alt_data_end+0xf0011ca4>
   128f0:	d9402117 	ldw	r5,132(sp)
   128f4:	d9002017 	ldw	r4,128(sp)
   128f8:	d9801a04 	addi	r6,sp,104
   128fc:	da402c15 	stw	r9,176(sp)
   12900:	db802a15 	stw	r14,168(sp)
   12904:	00118880 	call	11888 <__sprint_r.part.0>
   12908:	da402c17 	ldw	r9,176(sp)
   1290c:	db802a17 	ldw	r14,168(sp)
   12910:	103f761e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   12914:	d9401b17 	ldw	r5,108(sp)
   12918:	d8801c17 	ldw	r2,112(sp)
   1291c:	d811883a 	mov	r8,sp
   12920:	29000044 	addi	r4,r5,1
   12924:	003d5b06 	br	11e94 <__alt_data_end+0xf0011e94>
   12928:	d9402117 	ldw	r5,132(sp)
   1292c:	d9002017 	ldw	r4,128(sp)
   12930:	d9801a04 	addi	r6,sp,104
   12934:	da402c15 	stw	r9,176(sp)
   12938:	00118880 	call	11888 <__sprint_r.part.0>
   1293c:	da402c17 	ldw	r9,176(sp)
   12940:	103f6a1e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   12944:	d9401b17 	ldw	r5,108(sp)
   12948:	d8801c17 	ldw	r2,112(sp)
   1294c:	d811883a 	mov	r8,sp
   12950:	29000044 	addi	r4,r5,1
   12954:	003f1006 	br	12598 <__alt_data_end+0xf0012598>
   12958:	1000c31e 	bne	r2,zero,12c68 <___vfiprintf_internal_r+0x12cc>
   1295c:	01000044 	movi	r4,1
   12960:	000b883a 	mov	r5,zero
   12964:	d811883a 	mov	r8,sp
   12968:	003f0d06 	br	125a0 <__alt_data_end+0xf00125a0>
   1296c:	d9402117 	ldw	r5,132(sp)
   12970:	d9002017 	ldw	r4,128(sp)
   12974:	d9801a04 	addi	r6,sp,104
   12978:	00118880 	call	11888 <__sprint_r.part.0>
   1297c:	103f5b1e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   12980:	d9001b17 	ldw	r4,108(sp)
   12984:	d8801c17 	ldw	r2,112(sp)
   12988:	d811883a 	mov	r8,sp
   1298c:	21000044 	addi	r4,r4,1
   12990:	003d8006 	br	11f94 <__alt_data_end+0xf0011f94>
   12994:	01020034 	movhi	r4,2048
   12998:	21010c04 	addi	r4,r4,1072
   1299c:	d9002615 	stw	r4,152(sp)
   129a0:	d8c02215 	stw	r3,136(sp)
   129a4:	1029883a 	mov	r20,r2
   129a8:	94c4b03a 	or	r2,r18,r19
   129ac:	103fb21e 	bne	r2,zero,12878 <__alt_data_end+0xf0012878>
   129b0:	0039883a 	mov	fp,zero
   129b4:	00800084 	movi	r2,2
   129b8:	003e6b06 	br	12368 <__alt_data_end+0xf0012368>
   129bc:	da802217 	ldw	r10,136(sp)
   129c0:	d8001d85 	stb	zero,118(sp)
   129c4:	0027883a 	mov	r19,zero
   129c8:	50800104 	addi	r2,r10,4
   129cc:	54800017 	ldw	r18,0(r10)
   129d0:	483e6016 	blt	r9,zero,12354 <__alt_data_end+0xf0012354>
   129d4:	00ffdfc4 	movi	r3,-129
   129d8:	d8802215 	stw	r2,136(sp)
   129dc:	a0e8703a 	and	r20,r20,r3
   129e0:	0039883a 	mov	fp,zero
   129e4:	903ebb26 	beq	r18,zero,124d4 <__alt_data_end+0xf00124d4>
   129e8:	00800244 	movi	r2,9
   129ec:	14bdee36 	bltu	r2,r18,121a8 <__alt_data_end+0xf00121a8>
   129f0:	003eba06 	br	124dc <__alt_data_end+0xf00124dc>
   129f4:	00800c04 	movi	r2,48
   129f8:	d8c01d45 	stb	r3,117(sp)
   129fc:	d8801d05 	stb	r2,116(sp)
   12a00:	d8001d85 	stb	zero,118(sp)
   12a04:	a0c00094 	ori	r3,r20,2
   12a08:	4800a916 	blt	r9,zero,12cb0 <___vfiprintf_internal_r+0x1314>
   12a0c:	00bfdfc4 	movi	r2,-129
   12a10:	a096703a 	and	r11,r20,r2
   12a14:	5d000094 	ori	r20,r11,2
   12a18:	0039883a 	mov	fp,zero
   12a1c:	003f9706 	br	1287c <__alt_data_end+0xf001287c>
   12a20:	8025883a 	mov	r18,r16
   12a24:	003c2e06 	br	11ae0 <__alt_data_end+0xf0011ae0>
   12a28:	00820034 	movhi	r2,2048
   12a2c:	10810c04 	addi	r2,r2,1072
   12a30:	0039883a 	mov	fp,zero
   12a34:	d8802615 	stw	r2,152(sp)
   12a38:	003f9006 	br	1287c <__alt_data_end+0xf001287c>
   12a3c:	04a5c83a 	sub	r18,zero,r18
   12a40:	07000b44 	movi	fp,45
   12a44:	9004c03a 	cmpne	r2,r18,zero
   12a48:	04e7c83a 	sub	r19,zero,r19
   12a4c:	df001d85 	stb	fp,118(sp)
   12a50:	98a7c83a 	sub	r19,r19,r2
   12a54:	48009f16 	blt	r9,zero,12cd4 <___vfiprintf_internal_r+0x1338>
   12a58:	00bfdfc4 	movi	r2,-129
   12a5c:	a0a8703a 	and	r20,r20,r2
   12a60:	003dd006 	br	121a4 <__alt_data_end+0xf00121a4>
   12a64:	70004c26 	beq	r14,zero,12b98 <___vfiprintf_internal_r+0x11fc>
   12a68:	00800084 	movi	r2,2
   12a6c:	d8c01d04 	addi	r3,sp,116
   12a70:	d8c00015 	stw	r3,0(sp)
   12a74:	d8800115 	stw	r2,4(sp)
   12a78:	01000044 	movi	r4,1
   12a7c:	d811883a 	mov	r8,sp
   12a80:	003f7306 	br	12850 <__alt_data_end+0xf0012850>
   12a84:	a080100c 	andi	r2,r20,64
   12a88:	da802217 	ldw	r10,136(sp)
   12a8c:	103e0626 	beq	r2,zero,122a8 <__alt_data_end+0xf00122a8>
   12a90:	5480000f 	ldh	r18,0(r10)
   12a94:	52800104 	addi	r10,r10,4
   12a98:	da802215 	stw	r10,136(sp)
   12a9c:	9027d7fa 	srai	r19,r18,31
   12aa0:	9805883a 	mov	r2,r19
   12aa4:	003db806 	br	12188 <__alt_data_end+0xf0012188>
   12aa8:	a080040c 	andi	r2,r20,16
   12aac:	1000091e 	bne	r2,zero,12ad4 <___vfiprintf_internal_r+0x1138>
   12ab0:	a2c0100c 	andi	r11,r20,64
   12ab4:	58000726 	beq	r11,zero,12ad4 <___vfiprintf_internal_r+0x1138>
   12ab8:	da802217 	ldw	r10,136(sp)
   12abc:	50800017 	ldw	r2,0(r10)
   12ac0:	52800104 	addi	r10,r10,4
   12ac4:	da802215 	stw	r10,136(sp)
   12ac8:	da802317 	ldw	r10,140(sp)
   12acc:	1280000d 	sth	r10,0(r2)
   12ad0:	003be706 	br	11a70 <__alt_data_end+0xf0011a70>
   12ad4:	da802217 	ldw	r10,136(sp)
   12ad8:	50800017 	ldw	r2,0(r10)
   12adc:	52800104 	addi	r10,r10,4
   12ae0:	da802215 	stw	r10,136(sp)
   12ae4:	da802317 	ldw	r10,140(sp)
   12ae8:	12800015 	stw	r10,0(r2)
   12aec:	003be006 	br	11a70 <__alt_data_end+0xf0011a70>
   12af0:	a080100c 	andi	r2,r20,64
   12af4:	da802217 	ldw	r10,136(sp)
   12af8:	10003026 	beq	r2,zero,12bbc <___vfiprintf_internal_r+0x1220>
   12afc:	5480000b 	ldhu	r18,0(r10)
   12b00:	52800104 	addi	r10,r10,4
   12b04:	0027883a 	mov	r19,zero
   12b08:	da802215 	stw	r10,136(sp)
   12b0c:	003d8006 	br	12110 <__alt_data_end+0xf0012110>
   12b10:	80c00007 	ldb	r3,0(r16)
   12b14:	003c0006 	br	11b18 <__alt_data_end+0xf0011b18>
   12b18:	a080100c 	andi	r2,r20,64
   12b1c:	d8001d85 	stb	zero,118(sp)
   12b20:	da802217 	ldw	r10,136(sp)
   12b24:	1000201e 	bne	r2,zero,12ba8 <___vfiprintf_internal_r+0x120c>
   12b28:	50800104 	addi	r2,r10,4
   12b2c:	54800017 	ldw	r18,0(r10)
   12b30:	0027883a 	mov	r19,zero
   12b34:	483def0e 	bge	r9,zero,122f4 <__alt_data_end+0xf00122f4>
   12b38:	94c6b03a 	or	r3,r18,r19
   12b3c:	d8802215 	stw	r2,136(sp)
   12b40:	183d4e1e 	bne	r3,zero,1207c <__alt_data_end+0xf001207c>
   12b44:	0039883a 	mov	fp,zero
   12b48:	0005883a 	mov	r2,zero
   12b4c:	003e0606 	br	12368 <__alt_data_end+0xf0012368>
   12b50:	d9402117 	ldw	r5,132(sp)
   12b54:	d9002017 	ldw	r4,128(sp)
   12b58:	d9801a04 	addi	r6,sp,104
   12b5c:	da402c15 	stw	r9,176(sp)
   12b60:	db802a15 	stw	r14,168(sp)
   12b64:	00118880 	call	11888 <__sprint_r.part.0>
   12b68:	da402c17 	ldw	r9,176(sp)
   12b6c:	db802a17 	ldw	r14,168(sp)
   12b70:	103ede1e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   12b74:	d9401b17 	ldw	r5,108(sp)
   12b78:	d8801c17 	ldw	r2,112(sp)
   12b7c:	d811883a 	mov	r8,sp
   12b80:	29000044 	addi	r4,r5,1
   12b84:	003e7406 	br	12558 <__alt_data_end+0xf0012558>
   12b88:	00bfffc4 	movi	r2,-1
   12b8c:	003c5806 	br	11cf0 <__alt_data_end+0xf0011cf0>
   12b90:	d811883a 	mov	r8,sp
   12b94:	003ee806 	br	12738 <__alt_data_end+0xf0012738>
   12b98:	000b883a 	mov	r5,zero
   12b9c:	01000044 	movi	r4,1
   12ba0:	d811883a 	mov	r8,sp
   12ba4:	003e7c06 	br	12598 <__alt_data_end+0xf0012598>
   12ba8:	50800104 	addi	r2,r10,4
   12bac:	5480000b 	ldhu	r18,0(r10)
   12bb0:	0027883a 	mov	r19,zero
   12bb4:	483dcf0e 	bge	r9,zero,122f4 <__alt_data_end+0xf00122f4>
   12bb8:	003fdf06 	br	12b38 <__alt_data_end+0xf0012b38>
   12bbc:	54800017 	ldw	r18,0(r10)
   12bc0:	52800104 	addi	r10,r10,4
   12bc4:	0027883a 	mov	r19,zero
   12bc8:	da802215 	stw	r10,136(sp)
   12bcc:	003d5006 	br	12110 <__alt_data_end+0xf0012110>
   12bd0:	50800104 	addi	r2,r10,4
   12bd4:	5480000b 	ldhu	r18,0(r10)
   12bd8:	0027883a 	mov	r19,zero
   12bdc:	483f7d0e 	bge	r9,zero,129d4 <__alt_data_end+0xf00129d4>
   12be0:	003ddc06 	br	12354 <__alt_data_end+0xf0012354>
   12be4:	d8c02215 	stw	r3,136(sp)
   12be8:	0039883a 	mov	fp,zero
   12bec:	003ddb06 	br	1235c <__alt_data_end+0xf001235c>
   12bf0:	02820034 	movhi	r10,2048
   12bf4:	52816c04 	addi	r10,r10,1456
   12bf8:	da802415 	stw	r10,144(sp)
   12bfc:	003e8306 	br	1260c <__alt_data_end+0xf001260c>
   12c00:	d8801c17 	ldw	r2,112(sp)
   12c04:	dd002117 	ldw	r20,132(sp)
   12c08:	103eb926 	beq	r2,zero,126f0 <__alt_data_end+0xf00126f0>
   12c0c:	d9002017 	ldw	r4,128(sp)
   12c10:	d9801a04 	addi	r6,sp,104
   12c14:	a00b883a 	mov	r5,r20
   12c18:	00118880 	call	11888 <__sprint_r.part.0>
   12c1c:	003eb406 	br	126f0 <__alt_data_end+0xf00126f0>
   12c20:	80c00043 	ldbu	r3,1(r16)
   12c24:	a5000814 	ori	r20,r20,32
   12c28:	84000044 	addi	r16,r16,1
   12c2c:	18c03fcc 	andi	r3,r3,255
   12c30:	18c0201c 	xori	r3,r3,128
   12c34:	18ffe004 	addi	r3,r3,-128
   12c38:	003bb706 	br	11b18 <__alt_data_end+0xf0011b18>
   12c3c:	a809883a 	mov	r4,r21
   12c40:	d8c02a15 	stw	r3,168(sp)
   12c44:	da002b15 	stw	r8,172(sp)
   12c48:	000ba480 	call	ba48 <strlen>
   12c4c:	d8c02a17 	ldw	r3,168(sp)
   12c50:	1027883a 	mov	r19,r2
   12c54:	df001d83 	ldbu	fp,118(sp)
   12c58:	d8c02215 	stw	r3,136(sp)
   12c5c:	0013883a 	mov	r9,zero
   12c60:	da002b17 	ldw	r8,172(sp)
   12c64:	003c4d06 	br	11d9c <__alt_data_end+0xf0011d9c>
   12c68:	d9402117 	ldw	r5,132(sp)
   12c6c:	d9002017 	ldw	r4,128(sp)
   12c70:	d9801a04 	addi	r6,sp,104
   12c74:	da402c15 	stw	r9,176(sp)
   12c78:	00118880 	call	11888 <__sprint_r.part.0>
   12c7c:	da402c17 	ldw	r9,176(sp)
   12c80:	103e9a1e 	bne	r2,zero,126ec <__alt_data_end+0xf00126ec>
   12c84:	d9401b17 	ldw	r5,108(sp)
   12c88:	d8801c17 	ldw	r2,112(sp)
   12c8c:	d811883a 	mov	r8,sp
   12c90:	29000044 	addi	r4,r5,1
   12c94:	003e4206 	br	125a0 <__alt_data_end+0xf00125a0>
   12c98:	d9401b17 	ldw	r5,108(sp)
   12c9c:	01020034 	movhi	r4,2048
   12ca0:	21017004 	addi	r4,r4,1472
   12ca4:	d9002415 	stw	r4,144(sp)
   12ca8:	29400044 	addi	r5,r5,1
   12cac:	003c6d06 	br	11e64 <__alt_data_end+0xf0011e64>
   12cb0:	0039883a 	mov	fp,zero
   12cb4:	00800084 	movi	r2,2
   12cb8:	10803fcc 	andi	r2,r2,255
   12cbc:	01000044 	movi	r4,1
   12cc0:	11001e26 	beq	r2,r4,12d3c <___vfiprintf_internal_r+0x13a0>
   12cc4:	01000084 	movi	r4,2
   12cc8:	11001e1e 	bne	r2,r4,12d44 <___vfiprintf_internal_r+0x13a8>
   12ccc:	1829883a 	mov	r20,r3
   12cd0:	003eea06 	br	1287c <__alt_data_end+0xf001287c>
   12cd4:	a007883a 	mov	r3,r20
   12cd8:	00800044 	movi	r2,1
   12cdc:	003ff606 	br	12cb8 <__alt_data_end+0xf0012cb8>
   12ce0:	00800184 	movi	r2,6
   12ce4:	1240012e 	bgeu	r2,r9,12cec <___vfiprintf_internal_r+0x1350>
   12ce8:	1013883a 	mov	r9,r2
   12cec:	4827883a 	mov	r19,r9
   12cf0:	4825883a 	mov	r18,r9
   12cf4:	48001516 	blt	r9,zero,12d4c <___vfiprintf_internal_r+0x13b0>
   12cf8:	05420034 	movhi	r21,2048
   12cfc:	d8c02215 	stw	r3,136(sp)
   12d00:	ad411104 	addi	r21,r21,1092
   12d04:	003d1406 	br	12158 <__alt_data_end+0xf0012158>
   12d08:	02820034 	movhi	r10,2048
   12d0c:	52816c04 	addi	r10,r10,1456
   12d10:	da802415 	stw	r10,144(sp)
   12d14:	200d883a 	mov	r6,r4
   12d18:	003c9106 	br	11f60 <__alt_data_end+0xf0011f60>
   12d1c:	5021883a 	mov	r16,r10
   12d20:	0013883a 	mov	r9,zero
   12d24:	003b7d06 	br	11b1c <__alt_data_end+0xf0011b1c>
   12d28:	4827883a 	mov	r19,r9
   12d2c:	df001d83 	ldbu	fp,118(sp)
   12d30:	d8c02215 	stw	r3,136(sp)
   12d34:	0013883a 	mov	r9,zero
   12d38:	003c1806 	br	11d9c <__alt_data_end+0xf0011d9c>
   12d3c:	1829883a 	mov	r20,r3
   12d40:	003d1806 	br	121a4 <__alt_data_end+0xf00121a4>
   12d44:	1829883a 	mov	r20,r3
   12d48:	003ccd06 	br	12080 <__alt_data_end+0xf0012080>
   12d4c:	0025883a 	mov	r18,zero
   12d50:	003fe906 	br	12cf8 <__alt_data_end+0xf0012cf8>
   12d54:	d8802217 	ldw	r2,136(sp)
   12d58:	80c00043 	ldbu	r3,1(r16)
   12d5c:	5021883a 	mov	r16,r10
   12d60:	12400017 	ldw	r9,0(r2)
   12d64:	10800104 	addi	r2,r2,4
   12d68:	d8802215 	stw	r2,136(sp)
   12d6c:	483faf0e 	bge	r9,zero,12c2c <__alt_data_end+0xf0012c2c>
   12d70:	18c03fcc 	andi	r3,r3,255
   12d74:	18c0201c 	xori	r3,r3,128
   12d78:	027fffc4 	movi	r9,-1
   12d7c:	18ffe004 	addi	r3,r3,-128
   12d80:	003b6506 	br	11b18 <__alt_data_end+0xf0011b18>
   12d84:	d9c01d85 	stb	r7,118(sp)
   12d88:	003ca006 	br	1200c <__alt_data_end+0xf001200c>
   12d8c:	d9c01d85 	stb	r7,118(sp)
   12d90:	003cad06 	br	12048 <__alt_data_end+0xf0012048>
   12d94:	d9c01d85 	stb	r7,118(sp)
   12d98:	003d7d06 	br	12390 <__alt_data_end+0xf0012390>
   12d9c:	d9c01d85 	stb	r7,118(sp)
   12da0:	003d5f06 	br	12320 <__alt_data_end+0xf0012320>
   12da4:	a080004c 	andi	r2,r20,1
   12da8:	0039883a 	mov	fp,zero
   12dac:	10000526 	beq	r2,zero,12dc4 <___vfiprintf_internal_r+0x1428>
   12db0:	00800c04 	movi	r2,48
   12db4:	d88019c5 	stb	r2,103(sp)
   12db8:	dcc02717 	ldw	r19,156(sp)
   12dbc:	dd4019c4 	addi	r21,sp,103
   12dc0:	003bf606 	br	11d9c <__alt_data_end+0xf0011d9c>
   12dc4:	0027883a 	mov	r19,zero
   12dc8:	dd401a04 	addi	r21,sp,104
   12dcc:	003bf306 	br	11d9c <__alt_data_end+0xf0011d9c>
   12dd0:	d9c01d85 	stb	r7,118(sp)
   12dd4:	003dc806 	br	124f8 <__alt_data_end+0xf00124f8>
   12dd8:	d9c01d85 	stb	r7,118(sp)
   12ddc:	003d3a06 	br	122c8 <__alt_data_end+0xf00122c8>
   12de0:	d9c01d85 	stb	r7,118(sp)
   12de4:	003d2a06 	br	12290 <__alt_data_end+0xf0012290>
   12de8:	d9c01d85 	stb	r7,118(sp)
   12dec:	003cde06 	br	12168 <__alt_data_end+0xf0012168>
   12df0:	d9c01d85 	stb	r7,118(sp)
   12df4:	003cbc06 	br	120e8 <__alt_data_end+0xf00120e8>

00012df8 <__vfiprintf_internal>:
   12df8:	00820034 	movhi	r2,2048
   12dfc:	1089e804 	addi	r2,r2,10144
   12e00:	300f883a 	mov	r7,r6
   12e04:	280d883a 	mov	r6,r5
   12e08:	200b883a 	mov	r5,r4
   12e0c:	11000017 	ldw	r4,0(r2)
   12e10:	001199c1 	jmpi	1199c <___vfiprintf_internal_r>

00012e14 <__sbprintf>:
   12e14:	2880030b 	ldhu	r2,12(r5)
   12e18:	2ac01917 	ldw	r11,100(r5)
   12e1c:	2a80038b 	ldhu	r10,14(r5)
   12e20:	2a400717 	ldw	r9,28(r5)
   12e24:	2a000917 	ldw	r8,36(r5)
   12e28:	defee204 	addi	sp,sp,-1144
   12e2c:	00c10004 	movi	r3,1024
   12e30:	dc011a15 	stw	r16,1128(sp)
   12e34:	10bfff4c 	andi	r2,r2,65533
   12e38:	2821883a 	mov	r16,r5
   12e3c:	d8cb883a 	add	r5,sp,r3
   12e40:	dc811c15 	stw	r18,1136(sp)
   12e44:	dc411b15 	stw	r17,1132(sp)
   12e48:	dfc11d15 	stw	ra,1140(sp)
   12e4c:	2025883a 	mov	r18,r4
   12e50:	d881030d 	sth	r2,1036(sp)
   12e54:	dac11915 	stw	r11,1124(sp)
   12e58:	da81038d 	sth	r10,1038(sp)
   12e5c:	da410715 	stw	r9,1052(sp)
   12e60:	da010915 	stw	r8,1060(sp)
   12e64:	dec10015 	stw	sp,1024(sp)
   12e68:	dec10415 	stw	sp,1040(sp)
   12e6c:	d8c10215 	stw	r3,1032(sp)
   12e70:	d8c10515 	stw	r3,1044(sp)
   12e74:	d8010615 	stw	zero,1048(sp)
   12e78:	001199c0 	call	1199c <___vfiprintf_internal_r>
   12e7c:	1023883a 	mov	r17,r2
   12e80:	10000416 	blt	r2,zero,12e94 <__sbprintf+0x80>
   12e84:	d9410004 	addi	r5,sp,1024
   12e88:	9009883a 	mov	r4,r18
   12e8c:	00097580 	call	9758 <_fflush_r>
   12e90:	10000d1e 	bne	r2,zero,12ec8 <__sbprintf+0xb4>
   12e94:	d881030b 	ldhu	r2,1036(sp)
   12e98:	1080100c 	andi	r2,r2,64
   12e9c:	10000326 	beq	r2,zero,12eac <__sbprintf+0x98>
   12ea0:	8080030b 	ldhu	r2,12(r16)
   12ea4:	10801014 	ori	r2,r2,64
   12ea8:	8080030d 	sth	r2,12(r16)
   12eac:	8805883a 	mov	r2,r17
   12eb0:	dfc11d17 	ldw	ra,1140(sp)
   12eb4:	dc811c17 	ldw	r18,1136(sp)
   12eb8:	dc411b17 	ldw	r17,1132(sp)
   12ebc:	dc011a17 	ldw	r16,1128(sp)
   12ec0:	dec11e04 	addi	sp,sp,1144
   12ec4:	f800283a 	ret
   12ec8:	047fffc4 	movi	r17,-1
   12ecc:	003ff106 	br	12e94 <__alt_data_end+0xf0012e94>

00012ed0 <_calloc_r>:
   12ed0:	298b383a 	mul	r5,r5,r6
   12ed4:	defffe04 	addi	sp,sp,-8
   12ed8:	dfc00115 	stw	ra,4(sp)
   12edc:	dc000015 	stw	r16,0(sp)
   12ee0:	000aa300 	call	aa30 <_malloc_r>
   12ee4:	10002926 	beq	r2,zero,12f8c <_calloc_r+0xbc>
   12ee8:	11bfff17 	ldw	r6,-4(r2)
   12eec:	1021883a 	mov	r16,r2
   12ef0:	00bfff04 	movi	r2,-4
   12ef4:	308c703a 	and	r6,r6,r2
   12ef8:	00c00904 	movi	r3,36
   12efc:	308d883a 	add	r6,r6,r2
   12f00:	19801636 	bltu	r3,r6,12f5c <_calloc_r+0x8c>
   12f04:	008004c4 	movi	r2,19
   12f08:	11800b2e 	bgeu	r2,r6,12f38 <_calloc_r+0x68>
   12f0c:	80000015 	stw	zero,0(r16)
   12f10:	80000115 	stw	zero,4(r16)
   12f14:	008006c4 	movi	r2,27
   12f18:	11801a2e 	bgeu	r2,r6,12f84 <_calloc_r+0xb4>
   12f1c:	80000215 	stw	zero,8(r16)
   12f20:	80000315 	stw	zero,12(r16)
   12f24:	30c0151e 	bne	r6,r3,12f7c <_calloc_r+0xac>
   12f28:	80000415 	stw	zero,16(r16)
   12f2c:	80800604 	addi	r2,r16,24
   12f30:	80000515 	stw	zero,20(r16)
   12f34:	00000106 	br	12f3c <_calloc_r+0x6c>
   12f38:	8005883a 	mov	r2,r16
   12f3c:	10000015 	stw	zero,0(r2)
   12f40:	10000115 	stw	zero,4(r2)
   12f44:	10000215 	stw	zero,8(r2)
   12f48:	8005883a 	mov	r2,r16
   12f4c:	dfc00117 	ldw	ra,4(sp)
   12f50:	dc000017 	ldw	r16,0(sp)
   12f54:	dec00204 	addi	sp,sp,8
   12f58:	f800283a 	ret
   12f5c:	000b883a 	mov	r5,zero
   12f60:	8009883a 	mov	r4,r16
   12f64:	000b4000 	call	b400 <memset>
   12f68:	8005883a 	mov	r2,r16
   12f6c:	dfc00117 	ldw	ra,4(sp)
   12f70:	dc000017 	ldw	r16,0(sp)
   12f74:	dec00204 	addi	sp,sp,8
   12f78:	f800283a 	ret
   12f7c:	80800404 	addi	r2,r16,16
   12f80:	003fee06 	br	12f3c <__alt_data_end+0xf0012f3c>
   12f84:	80800204 	addi	r2,r16,8
   12f88:	003fec06 	br	12f3c <__alt_data_end+0xf0012f3c>
   12f8c:	0005883a 	mov	r2,zero
   12f90:	003fee06 	br	12f4c <__alt_data_end+0xf0012f4c>

00012f94 <__fputwc>:
   12f94:	defff804 	addi	sp,sp,-32
   12f98:	dcc00415 	stw	r19,16(sp)
   12f9c:	dc800315 	stw	r18,12(sp)
   12fa0:	dc000115 	stw	r16,4(sp)
   12fa4:	dfc00715 	stw	ra,28(sp)
   12fa8:	dd400615 	stw	r21,24(sp)
   12fac:	dd000515 	stw	r20,20(sp)
   12fb0:	dc400215 	stw	r17,8(sp)
   12fb4:	2027883a 	mov	r19,r4
   12fb8:	2825883a 	mov	r18,r5
   12fbc:	3021883a 	mov	r16,r6
   12fc0:	000fe840 	call	fe84 <__locale_mb_cur_max>
   12fc4:	00c00044 	movi	r3,1
   12fc8:	10c03e26 	beq	r2,r3,130c4 <__fputwc+0x130>
   12fcc:	81c01704 	addi	r7,r16,92
   12fd0:	900d883a 	mov	r6,r18
   12fd4:	d80b883a 	mov	r5,sp
   12fd8:	9809883a 	mov	r4,r19
   12fdc:	00132f40 	call	132f4 <_wcrtomb_r>
   12fe0:	1029883a 	mov	r20,r2
   12fe4:	00bfffc4 	movi	r2,-1
   12fe8:	a0802026 	beq	r20,r2,1306c <__fputwc+0xd8>
   12fec:	d9400003 	ldbu	r5,0(sp)
   12ff0:	a0001c26 	beq	r20,zero,13064 <__fputwc+0xd0>
   12ff4:	0023883a 	mov	r17,zero
   12ff8:	05400284 	movi	r21,10
   12ffc:	00000906 	br	13024 <__fputwc+0x90>
   13000:	80800017 	ldw	r2,0(r16)
   13004:	11400005 	stb	r5,0(r2)
   13008:	80c00017 	ldw	r3,0(r16)
   1300c:	18c00044 	addi	r3,r3,1
   13010:	80c00015 	stw	r3,0(r16)
   13014:	8c400044 	addi	r17,r17,1
   13018:	dc45883a 	add	r2,sp,r17
   1301c:	8d00112e 	bgeu	r17,r20,13064 <__fputwc+0xd0>
   13020:	11400003 	ldbu	r5,0(r2)
   13024:	80c00217 	ldw	r3,8(r16)
   13028:	18ffffc4 	addi	r3,r3,-1
   1302c:	80c00215 	stw	r3,8(r16)
   13030:	183ff30e 	bge	r3,zero,13000 <__alt_data_end+0xf0013000>
   13034:	80800617 	ldw	r2,24(r16)
   13038:	18801916 	blt	r3,r2,130a0 <__fputwc+0x10c>
   1303c:	80800017 	ldw	r2,0(r16)
   13040:	11400005 	stb	r5,0(r2)
   13044:	80800017 	ldw	r2,0(r16)
   13048:	10c00003 	ldbu	r3,0(r2)
   1304c:	10800044 	addi	r2,r2,1
   13050:	1d402326 	beq	r3,r21,130e0 <__fputwc+0x14c>
   13054:	80800015 	stw	r2,0(r16)
   13058:	8c400044 	addi	r17,r17,1
   1305c:	dc45883a 	add	r2,sp,r17
   13060:	8d3fef36 	bltu	r17,r20,13020 <__alt_data_end+0xf0013020>
   13064:	9005883a 	mov	r2,r18
   13068:	00000406 	br	1307c <__fputwc+0xe8>
   1306c:	80c0030b 	ldhu	r3,12(r16)
   13070:	a005883a 	mov	r2,r20
   13074:	18c01014 	ori	r3,r3,64
   13078:	80c0030d 	sth	r3,12(r16)
   1307c:	dfc00717 	ldw	ra,28(sp)
   13080:	dd400617 	ldw	r21,24(sp)
   13084:	dd000517 	ldw	r20,20(sp)
   13088:	dcc00417 	ldw	r19,16(sp)
   1308c:	dc800317 	ldw	r18,12(sp)
   13090:	dc400217 	ldw	r17,8(sp)
   13094:	dc000117 	ldw	r16,4(sp)
   13098:	dec00804 	addi	sp,sp,32
   1309c:	f800283a 	ret
   130a0:	800d883a 	mov	r6,r16
   130a4:	29403fcc 	andi	r5,r5,255
   130a8:	9809883a 	mov	r4,r19
   130ac:	001319c0 	call	1319c <__swbuf_r>
   130b0:	10bfffe0 	cmpeqi	r2,r2,-1
   130b4:	10803fcc 	andi	r2,r2,255
   130b8:	103fd626 	beq	r2,zero,13014 <__alt_data_end+0xf0013014>
   130bc:	00bfffc4 	movi	r2,-1
   130c0:	003fee06 	br	1307c <__alt_data_end+0xf001307c>
   130c4:	90ffffc4 	addi	r3,r18,-1
   130c8:	01003f84 	movi	r4,254
   130cc:	20ffbf36 	bltu	r4,r3,12fcc <__alt_data_end+0xf0012fcc>
   130d0:	900b883a 	mov	r5,r18
   130d4:	dc800005 	stb	r18,0(sp)
   130d8:	1029883a 	mov	r20,r2
   130dc:	003fc506 	br	12ff4 <__alt_data_end+0xf0012ff4>
   130e0:	800d883a 	mov	r6,r16
   130e4:	a80b883a 	mov	r5,r21
   130e8:	9809883a 	mov	r4,r19
   130ec:	001319c0 	call	1319c <__swbuf_r>
   130f0:	10bfffe0 	cmpeqi	r2,r2,-1
   130f4:	003fef06 	br	130b4 <__alt_data_end+0xf00130b4>

000130f8 <_fputwc_r>:
   130f8:	3080030b 	ldhu	r2,12(r6)
   130fc:	10c8000c 	andi	r3,r2,8192
   13100:	1800051e 	bne	r3,zero,13118 <_fputwc_r+0x20>
   13104:	30c01917 	ldw	r3,100(r6)
   13108:	10880014 	ori	r2,r2,8192
   1310c:	3080030d 	sth	r2,12(r6)
   13110:	18880014 	ori	r2,r3,8192
   13114:	30801915 	stw	r2,100(r6)
   13118:	0012f941 	jmpi	12f94 <__fputwc>

0001311c <fputwc>:
   1311c:	00820034 	movhi	r2,2048
   13120:	defffc04 	addi	sp,sp,-16
   13124:	1089e804 	addi	r2,r2,10144
   13128:	dc000115 	stw	r16,4(sp)
   1312c:	14000017 	ldw	r16,0(r2)
   13130:	dc400215 	stw	r17,8(sp)
   13134:	dfc00315 	stw	ra,12(sp)
   13138:	2023883a 	mov	r17,r4
   1313c:	80000226 	beq	r16,zero,13148 <fputwc+0x2c>
   13140:	80800e17 	ldw	r2,56(r16)
   13144:	10001026 	beq	r2,zero,13188 <fputwc+0x6c>
   13148:	2880030b 	ldhu	r2,12(r5)
   1314c:	10c8000c 	andi	r3,r2,8192
   13150:	1800051e 	bne	r3,zero,13168 <fputwc+0x4c>
   13154:	28c01917 	ldw	r3,100(r5)
   13158:	10880014 	ori	r2,r2,8192
   1315c:	2880030d 	sth	r2,12(r5)
   13160:	18880014 	ori	r2,r3,8192
   13164:	28801915 	stw	r2,100(r5)
   13168:	280d883a 	mov	r6,r5
   1316c:	8009883a 	mov	r4,r16
   13170:	880b883a 	mov	r5,r17
   13174:	dfc00317 	ldw	ra,12(sp)
   13178:	dc400217 	ldw	r17,8(sp)
   1317c:	dc000117 	ldw	r16,4(sp)
   13180:	dec00404 	addi	sp,sp,16
   13184:	0012f941 	jmpi	12f94 <__fputwc>
   13188:	8009883a 	mov	r4,r16
   1318c:	d9400015 	stw	r5,0(sp)
   13190:	0009b340 	call	9b34 <__sinit>
   13194:	d9400017 	ldw	r5,0(sp)
   13198:	003feb06 	br	13148 <__alt_data_end+0xf0013148>

0001319c <__swbuf_r>:
   1319c:	defffb04 	addi	sp,sp,-20
   131a0:	dcc00315 	stw	r19,12(sp)
   131a4:	dc800215 	stw	r18,8(sp)
   131a8:	dc000015 	stw	r16,0(sp)
   131ac:	dfc00415 	stw	ra,16(sp)
   131b0:	dc400115 	stw	r17,4(sp)
   131b4:	2025883a 	mov	r18,r4
   131b8:	2827883a 	mov	r19,r5
   131bc:	3021883a 	mov	r16,r6
   131c0:	20000226 	beq	r4,zero,131cc <__swbuf_r+0x30>
   131c4:	20800e17 	ldw	r2,56(r4)
   131c8:	10004226 	beq	r2,zero,132d4 <__swbuf_r+0x138>
   131cc:	80800617 	ldw	r2,24(r16)
   131d0:	8100030b 	ldhu	r4,12(r16)
   131d4:	80800215 	stw	r2,8(r16)
   131d8:	2080020c 	andi	r2,r4,8
   131dc:	10003626 	beq	r2,zero,132b8 <__swbuf_r+0x11c>
   131e0:	80c00417 	ldw	r3,16(r16)
   131e4:	18003426 	beq	r3,zero,132b8 <__swbuf_r+0x11c>
   131e8:	2088000c 	andi	r2,r4,8192
   131ec:	9c403fcc 	andi	r17,r19,255
   131f0:	10001a26 	beq	r2,zero,1325c <__swbuf_r+0xc0>
   131f4:	80800017 	ldw	r2,0(r16)
   131f8:	81000517 	ldw	r4,20(r16)
   131fc:	10c7c83a 	sub	r3,r2,r3
   13200:	1900200e 	bge	r3,r4,13284 <__swbuf_r+0xe8>
   13204:	18c00044 	addi	r3,r3,1
   13208:	81000217 	ldw	r4,8(r16)
   1320c:	11400044 	addi	r5,r2,1
   13210:	81400015 	stw	r5,0(r16)
   13214:	213fffc4 	addi	r4,r4,-1
   13218:	81000215 	stw	r4,8(r16)
   1321c:	14c00005 	stb	r19,0(r2)
   13220:	80800517 	ldw	r2,20(r16)
   13224:	10c01e26 	beq	r2,r3,132a0 <__swbuf_r+0x104>
   13228:	8080030b 	ldhu	r2,12(r16)
   1322c:	1080004c 	andi	r2,r2,1
   13230:	10000226 	beq	r2,zero,1323c <__swbuf_r+0xa0>
   13234:	00800284 	movi	r2,10
   13238:	88801926 	beq	r17,r2,132a0 <__swbuf_r+0x104>
   1323c:	8805883a 	mov	r2,r17
   13240:	dfc00417 	ldw	ra,16(sp)
   13244:	dcc00317 	ldw	r19,12(sp)
   13248:	dc800217 	ldw	r18,8(sp)
   1324c:	dc400117 	ldw	r17,4(sp)
   13250:	dc000017 	ldw	r16,0(sp)
   13254:	dec00504 	addi	sp,sp,20
   13258:	f800283a 	ret
   1325c:	81401917 	ldw	r5,100(r16)
   13260:	00b7ffc4 	movi	r2,-8193
   13264:	21080014 	ori	r4,r4,8192
   13268:	2884703a 	and	r2,r5,r2
   1326c:	80801915 	stw	r2,100(r16)
   13270:	80800017 	ldw	r2,0(r16)
   13274:	8100030d 	sth	r4,12(r16)
   13278:	81000517 	ldw	r4,20(r16)
   1327c:	10c7c83a 	sub	r3,r2,r3
   13280:	193fe016 	blt	r3,r4,13204 <__alt_data_end+0xf0013204>
   13284:	800b883a 	mov	r5,r16
   13288:	9009883a 	mov	r4,r18
   1328c:	00097580 	call	9758 <_fflush_r>
   13290:	1000071e 	bne	r2,zero,132b0 <__swbuf_r+0x114>
   13294:	80800017 	ldw	r2,0(r16)
   13298:	00c00044 	movi	r3,1
   1329c:	003fda06 	br	13208 <__alt_data_end+0xf0013208>
   132a0:	800b883a 	mov	r5,r16
   132a4:	9009883a 	mov	r4,r18
   132a8:	00097580 	call	9758 <_fflush_r>
   132ac:	103fe326 	beq	r2,zero,1323c <__alt_data_end+0xf001323c>
   132b0:	00bfffc4 	movi	r2,-1
   132b4:	003fe206 	br	13240 <__alt_data_end+0xf0013240>
   132b8:	800b883a 	mov	r5,r16
   132bc:	9009883a 	mov	r4,r18
   132c0:	000de100 	call	de10 <__swsetup_r>
   132c4:	103ffa1e 	bne	r2,zero,132b0 <__alt_data_end+0xf00132b0>
   132c8:	8100030b 	ldhu	r4,12(r16)
   132cc:	80c00417 	ldw	r3,16(r16)
   132d0:	003fc506 	br	131e8 <__alt_data_end+0xf00131e8>
   132d4:	0009b340 	call	9b34 <__sinit>
   132d8:	003fbc06 	br	131cc <__alt_data_end+0xf00131cc>

000132dc <__swbuf>:
   132dc:	00820034 	movhi	r2,2048
   132e0:	1089e804 	addi	r2,r2,10144
   132e4:	280d883a 	mov	r6,r5
   132e8:	200b883a 	mov	r5,r4
   132ec:	11000017 	ldw	r4,0(r2)
   132f0:	001319c1 	jmpi	1319c <__swbuf_r>

000132f4 <_wcrtomb_r>:
   132f4:	defff604 	addi	sp,sp,-40
   132f8:	00820034 	movhi	r2,2048
   132fc:	dc800815 	stw	r18,32(sp)
   13300:	dc400715 	stw	r17,28(sp)
   13304:	dc000615 	stw	r16,24(sp)
   13308:	1089ec04 	addi	r2,r2,10160
   1330c:	dfc00915 	stw	ra,36(sp)
   13310:	2021883a 	mov	r16,r4
   13314:	3823883a 	mov	r17,r7
   13318:	14800017 	ldw	r18,0(r2)
   1331c:	28001426 	beq	r5,zero,13370 <_wcrtomb_r+0x7c>
   13320:	d9400415 	stw	r5,16(sp)
   13324:	d9800515 	stw	r6,20(sp)
   13328:	000fe780 	call	fe78 <__locale_charset>
   1332c:	d9800517 	ldw	r6,20(sp)
   13330:	d9400417 	ldw	r5,16(sp)
   13334:	100f883a 	mov	r7,r2
   13338:	dc400015 	stw	r17,0(sp)
   1333c:	8009883a 	mov	r4,r16
   13340:	903ee83a 	callr	r18
   13344:	00ffffc4 	movi	r3,-1
   13348:	10c0031e 	bne	r2,r3,13358 <_wcrtomb_r+0x64>
   1334c:	88000015 	stw	zero,0(r17)
   13350:	00c02284 	movi	r3,138
   13354:	80c00015 	stw	r3,0(r16)
   13358:	dfc00917 	ldw	ra,36(sp)
   1335c:	dc800817 	ldw	r18,32(sp)
   13360:	dc400717 	ldw	r17,28(sp)
   13364:	dc000617 	ldw	r16,24(sp)
   13368:	dec00a04 	addi	sp,sp,40
   1336c:	f800283a 	ret
   13370:	000fe780 	call	fe78 <__locale_charset>
   13374:	100f883a 	mov	r7,r2
   13378:	dc400015 	stw	r17,0(sp)
   1337c:	000d883a 	mov	r6,zero
   13380:	d9400104 	addi	r5,sp,4
   13384:	8009883a 	mov	r4,r16
   13388:	903ee83a 	callr	r18
   1338c:	003fed06 	br	13344 <__alt_data_end+0xf0013344>

00013390 <wcrtomb>:
   13390:	defff604 	addi	sp,sp,-40
   13394:	00820034 	movhi	r2,2048
   13398:	dc800615 	stw	r18,24(sp)
   1339c:	dc400515 	stw	r17,20(sp)
   133a0:	1089e804 	addi	r2,r2,10144
   133a4:	dfc00915 	stw	ra,36(sp)
   133a8:	dd000815 	stw	r20,32(sp)
   133ac:	dcc00715 	stw	r19,28(sp)
   133b0:	dc000415 	stw	r16,16(sp)
   133b4:	3025883a 	mov	r18,r6
   133b8:	14400017 	ldw	r17,0(r2)
   133bc:	20001926 	beq	r4,zero,13424 <wcrtomb+0x94>
   133c0:	00820034 	movhi	r2,2048
   133c4:	1089ec04 	addi	r2,r2,10160
   133c8:	15000017 	ldw	r20,0(r2)
   133cc:	2021883a 	mov	r16,r4
   133d0:	2827883a 	mov	r19,r5
   133d4:	000fe780 	call	fe78 <__locale_charset>
   133d8:	100f883a 	mov	r7,r2
   133dc:	dc800015 	stw	r18,0(sp)
   133e0:	980d883a 	mov	r6,r19
   133e4:	800b883a 	mov	r5,r16
   133e8:	8809883a 	mov	r4,r17
   133ec:	a03ee83a 	callr	r20
   133f0:	00ffffc4 	movi	r3,-1
   133f4:	10c0031e 	bne	r2,r3,13404 <wcrtomb+0x74>
   133f8:	90000015 	stw	zero,0(r18)
   133fc:	00c02284 	movi	r3,138
   13400:	88c00015 	stw	r3,0(r17)
   13404:	dfc00917 	ldw	ra,36(sp)
   13408:	dd000817 	ldw	r20,32(sp)
   1340c:	dcc00717 	ldw	r19,28(sp)
   13410:	dc800617 	ldw	r18,24(sp)
   13414:	dc400517 	ldw	r17,20(sp)
   13418:	dc000417 	ldw	r16,16(sp)
   1341c:	dec00a04 	addi	sp,sp,40
   13420:	f800283a 	ret
   13424:	00820034 	movhi	r2,2048
   13428:	1089ec04 	addi	r2,r2,10160
   1342c:	14000017 	ldw	r16,0(r2)
   13430:	000fe780 	call	fe78 <__locale_charset>
   13434:	100f883a 	mov	r7,r2
   13438:	dc800015 	stw	r18,0(sp)
   1343c:	000d883a 	mov	r6,zero
   13440:	d9400104 	addi	r5,sp,4
   13444:	8809883a 	mov	r4,r17
   13448:	803ee83a 	callr	r16
   1344c:	003fe806 	br	133f0 <__alt_data_end+0xf00133f0>

00013450 <__ascii_wctomb>:
   13450:	28000526 	beq	r5,zero,13468 <__ascii_wctomb+0x18>
   13454:	00803fc4 	movi	r2,255
   13458:	11800536 	bltu	r2,r6,13470 <__ascii_wctomb+0x20>
   1345c:	29800005 	stb	r6,0(r5)
   13460:	00800044 	movi	r2,1
   13464:	f800283a 	ret
   13468:	0005883a 	mov	r2,zero
   1346c:	f800283a 	ret
   13470:	00802284 	movi	r2,138
   13474:	20800015 	stw	r2,0(r4)
   13478:	00bfffc4 	movi	r2,-1
   1347c:	f800283a 	ret

00013480 <_wctomb_r>:
   13480:	00820034 	movhi	r2,2048
   13484:	defff904 	addi	sp,sp,-28
   13488:	1089ec04 	addi	r2,r2,10160
   1348c:	dfc00615 	stw	ra,24(sp)
   13490:	dc400515 	stw	r17,20(sp)
   13494:	dc000415 	stw	r16,16(sp)
   13498:	3823883a 	mov	r17,r7
   1349c:	14000017 	ldw	r16,0(r2)
   134a0:	d9000115 	stw	r4,4(sp)
   134a4:	d9400215 	stw	r5,8(sp)
   134a8:	d9800315 	stw	r6,12(sp)
   134ac:	000fe780 	call	fe78 <__locale_charset>
   134b0:	d9800317 	ldw	r6,12(sp)
   134b4:	d9400217 	ldw	r5,8(sp)
   134b8:	d9000117 	ldw	r4,4(sp)
   134bc:	100f883a 	mov	r7,r2
   134c0:	dc400015 	stw	r17,0(sp)
   134c4:	803ee83a 	callr	r16
   134c8:	dfc00617 	ldw	ra,24(sp)
   134cc:	dc400517 	ldw	r17,20(sp)
   134d0:	dc000417 	ldw	r16,16(sp)
   134d4:	dec00704 	addi	sp,sp,28
   134d8:	f800283a 	ret

000134dc <__udivdi3>:
   134dc:	defff504 	addi	sp,sp,-44
   134e0:	dcc00415 	stw	r19,16(sp)
   134e4:	dc000115 	stw	r16,4(sp)
   134e8:	dfc00a15 	stw	ra,40(sp)
   134ec:	df000915 	stw	fp,36(sp)
   134f0:	ddc00815 	stw	r23,32(sp)
   134f4:	dd800715 	stw	r22,28(sp)
   134f8:	dd400615 	stw	r21,24(sp)
   134fc:	dd000515 	stw	r20,20(sp)
   13500:	dc800315 	stw	r18,12(sp)
   13504:	dc400215 	stw	r17,8(sp)
   13508:	2027883a 	mov	r19,r4
   1350c:	2821883a 	mov	r16,r5
   13510:	3800411e 	bne	r7,zero,13618 <__udivdi3+0x13c>
   13514:	3023883a 	mov	r17,r6
   13518:	2025883a 	mov	r18,r4
   1351c:	2980522e 	bgeu	r5,r6,13668 <__udivdi3+0x18c>
   13520:	00bfffd4 	movui	r2,65535
   13524:	282d883a 	mov	r22,r5
   13528:	1180a836 	bltu	r2,r6,137cc <__udivdi3+0x2f0>
   1352c:	00803fc4 	movi	r2,255
   13530:	1185803a 	cmpltu	r2,r2,r6
   13534:	100490fa 	slli	r2,r2,3
   13538:	3086d83a 	srl	r3,r6,r2
   1353c:	01020034 	movhi	r4,2048
   13540:	2100c044 	addi	r4,r4,769
   13544:	20c7883a 	add	r3,r4,r3
   13548:	18c00003 	ldbu	r3,0(r3)
   1354c:	1885883a 	add	r2,r3,r2
   13550:	00c00804 	movi	r3,32
   13554:	1887c83a 	sub	r3,r3,r2
   13558:	18000526 	beq	r3,zero,13570 <__udivdi3+0x94>
   1355c:	80e0983a 	sll	r16,r16,r3
   13560:	9884d83a 	srl	r2,r19,r2
   13564:	30e2983a 	sll	r17,r6,r3
   13568:	98e4983a 	sll	r18,r19,r3
   1356c:	142cb03a 	or	r22,r2,r16
   13570:	882ad43a 	srli	r21,r17,16
   13574:	b009883a 	mov	r4,r22
   13578:	8d3fffcc 	andi	r20,r17,65535
   1357c:	a80b883a 	mov	r5,r21
   13580:	00093e00 	call	93e0 <__umodsi3>
   13584:	b009883a 	mov	r4,r22
   13588:	a80b883a 	mov	r5,r21
   1358c:	1027883a 	mov	r19,r2
   13590:	000937c0 	call	937c <__udivsi3>
   13594:	102d883a 	mov	r22,r2
   13598:	9826943a 	slli	r19,r19,16
   1359c:	9004d43a 	srli	r2,r18,16
   135a0:	a5a1383a 	mul	r16,r20,r22
   135a4:	14c4b03a 	or	r2,r2,r19
   135a8:	1400052e 	bgeu	r2,r16,135c0 <__udivdi3+0xe4>
   135ac:	1445883a 	add	r2,r2,r17
   135b0:	b0ffffc4 	addi	r3,r22,-1
   135b4:	14400136 	bltu	r2,r17,135bc <__udivdi3+0xe0>
   135b8:	14012336 	bltu	r2,r16,13a48 <__udivdi3+0x56c>
   135bc:	182d883a 	mov	r22,r3
   135c0:	1421c83a 	sub	r16,r2,r16
   135c4:	a80b883a 	mov	r5,r21
   135c8:	8009883a 	mov	r4,r16
   135cc:	00093e00 	call	93e0 <__umodsi3>
   135d0:	1027883a 	mov	r19,r2
   135d4:	a80b883a 	mov	r5,r21
   135d8:	8009883a 	mov	r4,r16
   135dc:	000937c0 	call	937c <__udivsi3>
   135e0:	9826943a 	slli	r19,r19,16
   135e4:	a0a9383a 	mul	r20,r20,r2
   135e8:	94bfffcc 	andi	r18,r18,65535
   135ec:	94e4b03a 	or	r18,r18,r19
   135f0:	9500052e 	bgeu	r18,r20,13608 <__udivdi3+0x12c>
   135f4:	8ca5883a 	add	r18,r17,r18
   135f8:	10ffffc4 	addi	r3,r2,-1
   135fc:	9440f136 	bltu	r18,r17,139c4 <__udivdi3+0x4e8>
   13600:	9500f02e 	bgeu	r18,r20,139c4 <__udivdi3+0x4e8>
   13604:	10bfff84 	addi	r2,r2,-2
   13608:	b00c943a 	slli	r6,r22,16
   1360c:	0007883a 	mov	r3,zero
   13610:	3084b03a 	or	r2,r6,r2
   13614:	00005906 	br	1377c <__udivdi3+0x2a0>
   13618:	29c05636 	bltu	r5,r7,13774 <__udivdi3+0x298>
   1361c:	00bfffd4 	movui	r2,65535
   13620:	11c0622e 	bgeu	r2,r7,137ac <__udivdi3+0x2d0>
   13624:	00804034 	movhi	r2,256
   13628:	10bfffc4 	addi	r2,r2,-1
   1362c:	11c0ee36 	bltu	r2,r7,139e8 <__udivdi3+0x50c>
   13630:	00800404 	movi	r2,16
   13634:	3886d83a 	srl	r3,r7,r2
   13638:	01020034 	movhi	r4,2048
   1363c:	2100c044 	addi	r4,r4,769
   13640:	20c7883a 	add	r3,r4,r3
   13644:	18c00003 	ldbu	r3,0(r3)
   13648:	05400804 	movi	r21,32
   1364c:	1885883a 	add	r2,r3,r2
   13650:	a8abc83a 	sub	r21,r21,r2
   13654:	a800621e 	bne	r21,zero,137e0 <__udivdi3+0x304>
   13658:	3c00e936 	bltu	r7,r16,13a00 <__udivdi3+0x524>
   1365c:	9985403a 	cmpgeu	r2,r19,r6
   13660:	0007883a 	mov	r3,zero
   13664:	00004506 	br	1377c <__udivdi3+0x2a0>
   13668:	3000041e 	bne	r6,zero,1367c <__udivdi3+0x1a0>
   1366c:	000b883a 	mov	r5,zero
   13670:	01000044 	movi	r4,1
   13674:	000937c0 	call	937c <__udivsi3>
   13678:	1023883a 	mov	r17,r2
   1367c:	00bfffd4 	movui	r2,65535
   13680:	14404e2e 	bgeu	r2,r17,137bc <__udivdi3+0x2e0>
   13684:	00804034 	movhi	r2,256
   13688:	10bfffc4 	addi	r2,r2,-1
   1368c:	1440d836 	bltu	r2,r17,139f0 <__udivdi3+0x514>
   13690:	00800404 	movi	r2,16
   13694:	8886d83a 	srl	r3,r17,r2
   13698:	01020034 	movhi	r4,2048
   1369c:	2100c044 	addi	r4,r4,769
   136a0:	20c7883a 	add	r3,r4,r3
   136a4:	18c00003 	ldbu	r3,0(r3)
   136a8:	1885883a 	add	r2,r3,r2
   136ac:	00c00804 	movi	r3,32
   136b0:	1887c83a 	sub	r3,r3,r2
   136b4:	18008f1e 	bne	r3,zero,138f4 <__udivdi3+0x418>
   136b8:	882ad43a 	srli	r21,r17,16
   136bc:	8461c83a 	sub	r16,r16,r17
   136c0:	8d3fffcc 	andi	r20,r17,65535
   136c4:	00c00044 	movi	r3,1
   136c8:	8009883a 	mov	r4,r16
   136cc:	a80b883a 	mov	r5,r21
   136d0:	d8c00015 	stw	r3,0(sp)
   136d4:	00093e00 	call	93e0 <__umodsi3>
   136d8:	8009883a 	mov	r4,r16
   136dc:	a80b883a 	mov	r5,r21
   136e0:	1027883a 	mov	r19,r2
   136e4:	000937c0 	call	937c <__udivsi3>
   136e8:	9826943a 	slli	r19,r19,16
   136ec:	9008d43a 	srli	r4,r18,16
   136f0:	1521383a 	mul	r16,r2,r20
   136f4:	102d883a 	mov	r22,r2
   136f8:	24c8b03a 	or	r4,r4,r19
   136fc:	d8c00017 	ldw	r3,0(sp)
   13700:	2400052e 	bgeu	r4,r16,13718 <__udivdi3+0x23c>
   13704:	2449883a 	add	r4,r4,r17
   13708:	b0bfffc4 	addi	r2,r22,-1
   1370c:	24400136 	bltu	r4,r17,13714 <__udivdi3+0x238>
   13710:	2400ca36 	bltu	r4,r16,13a3c <__udivdi3+0x560>
   13714:	102d883a 	mov	r22,r2
   13718:	2421c83a 	sub	r16,r4,r16
   1371c:	a80b883a 	mov	r5,r21
   13720:	8009883a 	mov	r4,r16
   13724:	d8c00015 	stw	r3,0(sp)
   13728:	00093e00 	call	93e0 <__umodsi3>
   1372c:	1027883a 	mov	r19,r2
   13730:	a80b883a 	mov	r5,r21
   13734:	8009883a 	mov	r4,r16
   13738:	000937c0 	call	937c <__udivsi3>
   1373c:	9826943a 	slli	r19,r19,16
   13740:	1529383a 	mul	r20,r2,r20
   13744:	94bfffcc 	andi	r18,r18,65535
   13748:	94e4b03a 	or	r18,r18,r19
   1374c:	d8c00017 	ldw	r3,0(sp)
   13750:	9500052e 	bgeu	r18,r20,13768 <__udivdi3+0x28c>
   13754:	8ca5883a 	add	r18,r17,r18
   13758:	113fffc4 	addi	r4,r2,-1
   1375c:	94409736 	bltu	r18,r17,139bc <__udivdi3+0x4e0>
   13760:	9500962e 	bgeu	r18,r20,139bc <__udivdi3+0x4e0>
   13764:	10bfff84 	addi	r2,r2,-2
   13768:	b00c943a 	slli	r6,r22,16
   1376c:	3084b03a 	or	r2,r6,r2
   13770:	00000206 	br	1377c <__udivdi3+0x2a0>
   13774:	0007883a 	mov	r3,zero
   13778:	0005883a 	mov	r2,zero
   1377c:	dfc00a17 	ldw	ra,40(sp)
   13780:	df000917 	ldw	fp,36(sp)
   13784:	ddc00817 	ldw	r23,32(sp)
   13788:	dd800717 	ldw	r22,28(sp)
   1378c:	dd400617 	ldw	r21,24(sp)
   13790:	dd000517 	ldw	r20,20(sp)
   13794:	dcc00417 	ldw	r19,16(sp)
   13798:	dc800317 	ldw	r18,12(sp)
   1379c:	dc400217 	ldw	r17,8(sp)
   137a0:	dc000117 	ldw	r16,4(sp)
   137a4:	dec00b04 	addi	sp,sp,44
   137a8:	f800283a 	ret
   137ac:	00803fc4 	movi	r2,255
   137b0:	11c5803a 	cmpltu	r2,r2,r7
   137b4:	100490fa 	slli	r2,r2,3
   137b8:	003f9e06 	br	13634 <__alt_data_end+0xf0013634>
   137bc:	00803fc4 	movi	r2,255
   137c0:	1445803a 	cmpltu	r2,r2,r17
   137c4:	100490fa 	slli	r2,r2,3
   137c8:	003fb206 	br	13694 <__alt_data_end+0xf0013694>
   137cc:	00804034 	movhi	r2,256
   137d0:	10bfffc4 	addi	r2,r2,-1
   137d4:	11808836 	bltu	r2,r6,139f8 <__udivdi3+0x51c>
   137d8:	00800404 	movi	r2,16
   137dc:	003f5606 	br	13538 <__alt_data_end+0xf0013538>
   137e0:	30aed83a 	srl	r23,r6,r2
   137e4:	3d4e983a 	sll	r7,r7,r21
   137e8:	80acd83a 	srl	r22,r16,r2
   137ec:	9884d83a 	srl	r2,r19,r2
   137f0:	3deeb03a 	or	r23,r7,r23
   137f4:	b824d43a 	srli	r18,r23,16
   137f8:	8560983a 	sll	r16,r16,r21
   137fc:	b009883a 	mov	r4,r22
   13800:	900b883a 	mov	r5,r18
   13804:	3568983a 	sll	r20,r6,r21
   13808:	1420b03a 	or	r16,r2,r16
   1380c:	00093e00 	call	93e0 <__umodsi3>
   13810:	b009883a 	mov	r4,r22
   13814:	900b883a 	mov	r5,r18
   13818:	1023883a 	mov	r17,r2
   1381c:	000937c0 	call	937c <__udivsi3>
   13820:	8808943a 	slli	r4,r17,16
   13824:	bf3fffcc 	andi	fp,r23,65535
   13828:	8006d43a 	srli	r3,r16,16
   1382c:	e0a3383a 	mul	r17,fp,r2
   13830:	100d883a 	mov	r6,r2
   13834:	1906b03a 	or	r3,r3,r4
   13838:	1c40042e 	bgeu	r3,r17,1384c <__udivdi3+0x370>
   1383c:	1dc7883a 	add	r3,r3,r23
   13840:	10bfffc4 	addi	r2,r2,-1
   13844:	1dc0752e 	bgeu	r3,r23,13a1c <__udivdi3+0x540>
   13848:	100d883a 	mov	r6,r2
   1384c:	1c63c83a 	sub	r17,r3,r17
   13850:	900b883a 	mov	r5,r18
   13854:	8809883a 	mov	r4,r17
   13858:	d9800015 	stw	r6,0(sp)
   1385c:	00093e00 	call	93e0 <__umodsi3>
   13860:	102d883a 	mov	r22,r2
   13864:	8809883a 	mov	r4,r17
   13868:	900b883a 	mov	r5,r18
   1386c:	000937c0 	call	937c <__udivsi3>
   13870:	b02c943a 	slli	r22,r22,16
   13874:	e089383a 	mul	r4,fp,r2
   13878:	843fffcc 	andi	r16,r16,65535
   1387c:	85a0b03a 	or	r16,r16,r22
   13880:	d9800017 	ldw	r6,0(sp)
   13884:	8100042e 	bgeu	r16,r4,13898 <__udivdi3+0x3bc>
   13888:	85e1883a 	add	r16,r16,r23
   1388c:	10ffffc4 	addi	r3,r2,-1
   13890:	85c05e2e 	bgeu	r16,r23,13a0c <__udivdi3+0x530>
   13894:	1805883a 	mov	r2,r3
   13898:	300c943a 	slli	r6,r6,16
   1389c:	a17fffcc 	andi	r5,r20,65535
   138a0:	a028d43a 	srli	r20,r20,16
   138a4:	3084b03a 	or	r2,r6,r2
   138a8:	10ffffcc 	andi	r3,r2,65535
   138ac:	100cd43a 	srli	r6,r2,16
   138b0:	194f383a 	mul	r7,r3,r5
   138b4:	1d07383a 	mul	r3,r3,r20
   138b8:	314b383a 	mul	r5,r6,r5
   138bc:	3810d43a 	srli	r8,r7,16
   138c0:	8121c83a 	sub	r16,r16,r4
   138c4:	1947883a 	add	r3,r3,r5
   138c8:	40c7883a 	add	r3,r8,r3
   138cc:	350d383a 	mul	r6,r6,r20
   138d0:	1940022e 	bgeu	r3,r5,138dc <__udivdi3+0x400>
   138d4:	01000074 	movhi	r4,1
   138d8:	310d883a 	add	r6,r6,r4
   138dc:	1828d43a 	srli	r20,r3,16
   138e0:	a18d883a 	add	r6,r20,r6
   138e4:	81803e36 	bltu	r16,r6,139e0 <__udivdi3+0x504>
   138e8:	81803826 	beq	r16,r6,139cc <__udivdi3+0x4f0>
   138ec:	0007883a 	mov	r3,zero
   138f0:	003fa206 	br	1377c <__alt_data_end+0xf001377c>
   138f4:	88e2983a 	sll	r17,r17,r3
   138f8:	80a8d83a 	srl	r20,r16,r2
   138fc:	80e0983a 	sll	r16,r16,r3
   13900:	882ad43a 	srli	r21,r17,16
   13904:	9884d83a 	srl	r2,r19,r2
   13908:	a009883a 	mov	r4,r20
   1390c:	a80b883a 	mov	r5,r21
   13910:	142eb03a 	or	r23,r2,r16
   13914:	98e4983a 	sll	r18,r19,r3
   13918:	00093e00 	call	93e0 <__umodsi3>
   1391c:	a009883a 	mov	r4,r20
   13920:	a80b883a 	mov	r5,r21
   13924:	1021883a 	mov	r16,r2
   13928:	000937c0 	call	937c <__udivsi3>
   1392c:	1039883a 	mov	fp,r2
   13930:	8d3fffcc 	andi	r20,r17,65535
   13934:	8020943a 	slli	r16,r16,16
   13938:	b804d43a 	srli	r2,r23,16
   1393c:	a72d383a 	mul	r22,r20,fp
   13940:	1404b03a 	or	r2,r2,r16
   13944:	1580062e 	bgeu	r2,r22,13960 <__udivdi3+0x484>
   13948:	1445883a 	add	r2,r2,r17
   1394c:	e0ffffc4 	addi	r3,fp,-1
   13950:	14403836 	bltu	r2,r17,13a34 <__udivdi3+0x558>
   13954:	1580372e 	bgeu	r2,r22,13a34 <__udivdi3+0x558>
   13958:	e73fff84 	addi	fp,fp,-2
   1395c:	1445883a 	add	r2,r2,r17
   13960:	15adc83a 	sub	r22,r2,r22
   13964:	a80b883a 	mov	r5,r21
   13968:	b009883a 	mov	r4,r22
   1396c:	00093e00 	call	93e0 <__umodsi3>
   13970:	1027883a 	mov	r19,r2
   13974:	b009883a 	mov	r4,r22
   13978:	a80b883a 	mov	r5,r21
   1397c:	000937c0 	call	937c <__udivsi3>
   13980:	9826943a 	slli	r19,r19,16
   13984:	a0a1383a 	mul	r16,r20,r2
   13988:	b93fffcc 	andi	r4,r23,65535
   1398c:	24c8b03a 	or	r4,r4,r19
   13990:	2400062e 	bgeu	r4,r16,139ac <__udivdi3+0x4d0>
   13994:	2449883a 	add	r4,r4,r17
   13998:	10ffffc4 	addi	r3,r2,-1
   1399c:	24402336 	bltu	r4,r17,13a2c <__udivdi3+0x550>
   139a0:	2400222e 	bgeu	r4,r16,13a2c <__udivdi3+0x550>
   139a4:	10bfff84 	addi	r2,r2,-2
   139a8:	2449883a 	add	r4,r4,r17
   139ac:	e038943a 	slli	fp,fp,16
   139b0:	2421c83a 	sub	r16,r4,r16
   139b4:	e086b03a 	or	r3,fp,r2
   139b8:	003f4306 	br	136c8 <__alt_data_end+0xf00136c8>
   139bc:	2005883a 	mov	r2,r4
   139c0:	003f6906 	br	13768 <__alt_data_end+0xf0013768>
   139c4:	1805883a 	mov	r2,r3
   139c8:	003f0f06 	br	13608 <__alt_data_end+0xf0013608>
   139cc:	1806943a 	slli	r3,r3,16
   139d0:	9d66983a 	sll	r19,r19,r21
   139d4:	39ffffcc 	andi	r7,r7,65535
   139d8:	19c7883a 	add	r3,r3,r7
   139dc:	98ffc32e 	bgeu	r19,r3,138ec <__alt_data_end+0xf00138ec>
   139e0:	10bfffc4 	addi	r2,r2,-1
   139e4:	003fc106 	br	138ec <__alt_data_end+0xf00138ec>
   139e8:	00800604 	movi	r2,24
   139ec:	003f1106 	br	13634 <__alt_data_end+0xf0013634>
   139f0:	00800604 	movi	r2,24
   139f4:	003f2706 	br	13694 <__alt_data_end+0xf0013694>
   139f8:	00800604 	movi	r2,24
   139fc:	003ece06 	br	13538 <__alt_data_end+0xf0013538>
   13a00:	0007883a 	mov	r3,zero
   13a04:	00800044 	movi	r2,1
   13a08:	003f5c06 	br	1377c <__alt_data_end+0xf001377c>
   13a0c:	813fa12e 	bgeu	r16,r4,13894 <__alt_data_end+0xf0013894>
   13a10:	10bfff84 	addi	r2,r2,-2
   13a14:	85e1883a 	add	r16,r16,r23
   13a18:	003f9f06 	br	13898 <__alt_data_end+0xf0013898>
   13a1c:	1c7f8a2e 	bgeu	r3,r17,13848 <__alt_data_end+0xf0013848>
   13a20:	31bfff84 	addi	r6,r6,-2
   13a24:	1dc7883a 	add	r3,r3,r23
   13a28:	003f8806 	br	1384c <__alt_data_end+0xf001384c>
   13a2c:	1805883a 	mov	r2,r3
   13a30:	003fde06 	br	139ac <__alt_data_end+0xf00139ac>
   13a34:	1839883a 	mov	fp,r3
   13a38:	003fc906 	br	13960 <__alt_data_end+0xf0013960>
   13a3c:	b5bfff84 	addi	r22,r22,-2
   13a40:	2449883a 	add	r4,r4,r17
   13a44:	003f3406 	br	13718 <__alt_data_end+0xf0013718>
   13a48:	b5bfff84 	addi	r22,r22,-2
   13a4c:	1445883a 	add	r2,r2,r17
   13a50:	003edb06 	br	135c0 <__alt_data_end+0xf00135c0>

00013a54 <__umoddi3>:
   13a54:	defff404 	addi	sp,sp,-48
   13a58:	df000a15 	stw	fp,40(sp)
   13a5c:	dc400315 	stw	r17,12(sp)
   13a60:	dc000215 	stw	r16,8(sp)
   13a64:	dfc00b15 	stw	ra,44(sp)
   13a68:	ddc00915 	stw	r23,36(sp)
   13a6c:	dd800815 	stw	r22,32(sp)
   13a70:	dd400715 	stw	r21,28(sp)
   13a74:	dd000615 	stw	r20,24(sp)
   13a78:	dcc00515 	stw	r19,20(sp)
   13a7c:	dc800415 	stw	r18,16(sp)
   13a80:	2021883a 	mov	r16,r4
   13a84:	2823883a 	mov	r17,r5
   13a88:	2839883a 	mov	fp,r5
   13a8c:	38003c1e 	bne	r7,zero,13b80 <__umoddi3+0x12c>
   13a90:	3027883a 	mov	r19,r6
   13a94:	2029883a 	mov	r20,r4
   13a98:	2980512e 	bgeu	r5,r6,13be0 <__umoddi3+0x18c>
   13a9c:	00bfffd4 	movui	r2,65535
   13aa0:	11809a36 	bltu	r2,r6,13d0c <__umoddi3+0x2b8>
   13aa4:	01003fc4 	movi	r4,255
   13aa8:	2189803a 	cmpltu	r4,r4,r6
   13aac:	200890fa 	slli	r4,r4,3
   13ab0:	3104d83a 	srl	r2,r6,r4
   13ab4:	00c20034 	movhi	r3,2048
   13ab8:	18c0c044 	addi	r3,r3,769
   13abc:	1885883a 	add	r2,r3,r2
   13ac0:	10c00003 	ldbu	r3,0(r2)
   13ac4:	00800804 	movi	r2,32
   13ac8:	1909883a 	add	r4,r3,r4
   13acc:	1125c83a 	sub	r18,r2,r4
   13ad0:	90000526 	beq	r18,zero,13ae8 <__umoddi3+0x94>
   13ad4:	8ca2983a 	sll	r17,r17,r18
   13ad8:	8108d83a 	srl	r4,r16,r4
   13adc:	34a6983a 	sll	r19,r6,r18
   13ae0:	84a8983a 	sll	r20,r16,r18
   13ae4:	2478b03a 	or	fp,r4,r17
   13ae8:	982ed43a 	srli	r23,r19,16
   13aec:	e009883a 	mov	r4,fp
   13af0:	9dbfffcc 	andi	r22,r19,65535
   13af4:	b80b883a 	mov	r5,r23
   13af8:	00093e00 	call	93e0 <__umodsi3>
   13afc:	e009883a 	mov	r4,fp
   13b00:	b80b883a 	mov	r5,r23
   13b04:	102b883a 	mov	r21,r2
   13b08:	000937c0 	call	937c <__udivsi3>
   13b0c:	a806943a 	slli	r3,r21,16
   13b10:	a008d43a 	srli	r4,r20,16
   13b14:	b085383a 	mul	r2,r22,r2
   13b18:	20c8b03a 	or	r4,r4,r3
   13b1c:	2080032e 	bgeu	r4,r2,13b2c <__umoddi3+0xd8>
   13b20:	24c9883a 	add	r4,r4,r19
   13b24:	24c00136 	bltu	r4,r19,13b2c <__umoddi3+0xd8>
   13b28:	20811036 	bltu	r4,r2,13f6c <__umoddi3+0x518>
   13b2c:	20abc83a 	sub	r21,r4,r2
   13b30:	b80b883a 	mov	r5,r23
   13b34:	a809883a 	mov	r4,r21
   13b38:	00093e00 	call	93e0 <__umodsi3>
   13b3c:	1023883a 	mov	r17,r2
   13b40:	b80b883a 	mov	r5,r23
   13b44:	a809883a 	mov	r4,r21
   13b48:	000937c0 	call	937c <__udivsi3>
   13b4c:	8822943a 	slli	r17,r17,16
   13b50:	b085383a 	mul	r2,r22,r2
   13b54:	a0ffffcc 	andi	r3,r20,65535
   13b58:	1c46b03a 	or	r3,r3,r17
   13b5c:	1880042e 	bgeu	r3,r2,13b70 <__umoddi3+0x11c>
   13b60:	1cc7883a 	add	r3,r3,r19
   13b64:	1cc00236 	bltu	r3,r19,13b70 <__umoddi3+0x11c>
   13b68:	1880012e 	bgeu	r3,r2,13b70 <__umoddi3+0x11c>
   13b6c:	1cc7883a 	add	r3,r3,r19
   13b70:	1885c83a 	sub	r2,r3,r2
   13b74:	1484d83a 	srl	r2,r2,r18
   13b78:	0007883a 	mov	r3,zero
   13b7c:	00004f06 	br	13cbc <__umoddi3+0x268>
   13b80:	29c04c36 	bltu	r5,r7,13cb4 <__umoddi3+0x260>
   13b84:	00bfffd4 	movui	r2,65535
   13b88:	11c0582e 	bgeu	r2,r7,13cec <__umoddi3+0x298>
   13b8c:	00804034 	movhi	r2,256
   13b90:	10bfffc4 	addi	r2,r2,-1
   13b94:	11c0e736 	bltu	r2,r7,13f34 <__umoddi3+0x4e0>
   13b98:	01000404 	movi	r4,16
   13b9c:	3904d83a 	srl	r2,r7,r4
   13ba0:	00c20034 	movhi	r3,2048
   13ba4:	18c0c044 	addi	r3,r3,769
   13ba8:	1885883a 	add	r2,r3,r2
   13bac:	14c00003 	ldbu	r19,0(r2)
   13bb0:	00c00804 	movi	r3,32
   13bb4:	9927883a 	add	r19,r19,r4
   13bb8:	1ce9c83a 	sub	r20,r3,r19
   13bbc:	a000581e 	bne	r20,zero,13d20 <__umoddi3+0x2cc>
   13bc0:	3c400136 	bltu	r7,r17,13bc8 <__umoddi3+0x174>
   13bc4:	8180eb36 	bltu	r16,r6,13f74 <__umoddi3+0x520>
   13bc8:	8185c83a 	sub	r2,r16,r6
   13bcc:	89e3c83a 	sub	r17,r17,r7
   13bd0:	8089803a 	cmpltu	r4,r16,r2
   13bd4:	8939c83a 	sub	fp,r17,r4
   13bd8:	e007883a 	mov	r3,fp
   13bdc:	00003706 	br	13cbc <__umoddi3+0x268>
   13be0:	3000041e 	bne	r6,zero,13bf4 <__umoddi3+0x1a0>
   13be4:	000b883a 	mov	r5,zero
   13be8:	01000044 	movi	r4,1
   13bec:	000937c0 	call	937c <__udivsi3>
   13bf0:	1027883a 	mov	r19,r2
   13bf4:	00bfffd4 	movui	r2,65535
   13bf8:	14c0402e 	bgeu	r2,r19,13cfc <__umoddi3+0x2a8>
   13bfc:	00804034 	movhi	r2,256
   13c00:	10bfffc4 	addi	r2,r2,-1
   13c04:	14c0cd36 	bltu	r2,r19,13f3c <__umoddi3+0x4e8>
   13c08:	00800404 	movi	r2,16
   13c0c:	9886d83a 	srl	r3,r19,r2
   13c10:	01020034 	movhi	r4,2048
   13c14:	2100c044 	addi	r4,r4,769
   13c18:	20c7883a 	add	r3,r4,r3
   13c1c:	18c00003 	ldbu	r3,0(r3)
   13c20:	1887883a 	add	r3,r3,r2
   13c24:	00800804 	movi	r2,32
   13c28:	10e5c83a 	sub	r18,r2,r3
   13c2c:	9000901e 	bne	r18,zero,13e70 <__umoddi3+0x41c>
   13c30:	982cd43a 	srli	r22,r19,16
   13c34:	8ce3c83a 	sub	r17,r17,r19
   13c38:	9d7fffcc 	andi	r21,r19,65535
   13c3c:	b00b883a 	mov	r5,r22
   13c40:	8809883a 	mov	r4,r17
   13c44:	00093e00 	call	93e0 <__umodsi3>
   13c48:	8809883a 	mov	r4,r17
   13c4c:	b00b883a 	mov	r5,r22
   13c50:	1021883a 	mov	r16,r2
   13c54:	000937c0 	call	937c <__udivsi3>
   13c58:	8006943a 	slli	r3,r16,16
   13c5c:	a008d43a 	srli	r4,r20,16
   13c60:	1545383a 	mul	r2,r2,r21
   13c64:	20c8b03a 	or	r4,r4,r3
   13c68:	2080042e 	bgeu	r4,r2,13c7c <__umoddi3+0x228>
   13c6c:	24c9883a 	add	r4,r4,r19
   13c70:	24c00236 	bltu	r4,r19,13c7c <__umoddi3+0x228>
   13c74:	2080012e 	bgeu	r4,r2,13c7c <__umoddi3+0x228>
   13c78:	24c9883a 	add	r4,r4,r19
   13c7c:	20a1c83a 	sub	r16,r4,r2
   13c80:	b00b883a 	mov	r5,r22
   13c84:	8009883a 	mov	r4,r16
   13c88:	00093e00 	call	93e0 <__umodsi3>
   13c8c:	1023883a 	mov	r17,r2
   13c90:	b00b883a 	mov	r5,r22
   13c94:	8009883a 	mov	r4,r16
   13c98:	000937c0 	call	937c <__udivsi3>
   13c9c:	8822943a 	slli	r17,r17,16
   13ca0:	1545383a 	mul	r2,r2,r21
   13ca4:	a53fffcc 	andi	r20,r20,65535
   13ca8:	a446b03a 	or	r3,r20,r17
   13cac:	18bfb02e 	bgeu	r3,r2,13b70 <__alt_data_end+0xf0013b70>
   13cb0:	003fab06 	br	13b60 <__alt_data_end+0xf0013b60>
   13cb4:	2005883a 	mov	r2,r4
   13cb8:	2807883a 	mov	r3,r5
   13cbc:	dfc00b17 	ldw	ra,44(sp)
   13cc0:	df000a17 	ldw	fp,40(sp)
   13cc4:	ddc00917 	ldw	r23,36(sp)
   13cc8:	dd800817 	ldw	r22,32(sp)
   13ccc:	dd400717 	ldw	r21,28(sp)
   13cd0:	dd000617 	ldw	r20,24(sp)
   13cd4:	dcc00517 	ldw	r19,20(sp)
   13cd8:	dc800417 	ldw	r18,16(sp)
   13cdc:	dc400317 	ldw	r17,12(sp)
   13ce0:	dc000217 	ldw	r16,8(sp)
   13ce4:	dec00c04 	addi	sp,sp,48
   13ce8:	f800283a 	ret
   13cec:	04c03fc4 	movi	r19,255
   13cf0:	99c9803a 	cmpltu	r4,r19,r7
   13cf4:	200890fa 	slli	r4,r4,3
   13cf8:	003fa806 	br	13b9c <__alt_data_end+0xf0013b9c>
   13cfc:	00803fc4 	movi	r2,255
   13d00:	14c5803a 	cmpltu	r2,r2,r19
   13d04:	100490fa 	slli	r2,r2,3
   13d08:	003fc006 	br	13c0c <__alt_data_end+0xf0013c0c>
   13d0c:	00804034 	movhi	r2,256
   13d10:	10bfffc4 	addi	r2,r2,-1
   13d14:	11808b36 	bltu	r2,r6,13f44 <__umoddi3+0x4f0>
   13d18:	01000404 	movi	r4,16
   13d1c:	003f6406 	br	13ab0 <__alt_data_end+0xf0013ab0>
   13d20:	34c4d83a 	srl	r2,r6,r19
   13d24:	3d0e983a 	sll	r7,r7,r20
   13d28:	8cf8d83a 	srl	fp,r17,r19
   13d2c:	8d10983a 	sll	r8,r17,r20
   13d30:	38aab03a 	or	r21,r7,r2
   13d34:	a82cd43a 	srli	r22,r21,16
   13d38:	84e2d83a 	srl	r17,r16,r19
   13d3c:	e009883a 	mov	r4,fp
   13d40:	b00b883a 	mov	r5,r22
   13d44:	8a22b03a 	or	r17,r17,r8
   13d48:	3524983a 	sll	r18,r6,r20
   13d4c:	00093e00 	call	93e0 <__umodsi3>
   13d50:	e009883a 	mov	r4,fp
   13d54:	b00b883a 	mov	r5,r22
   13d58:	102f883a 	mov	r23,r2
   13d5c:	000937c0 	call	937c <__udivsi3>
   13d60:	100d883a 	mov	r6,r2
   13d64:	b808943a 	slli	r4,r23,16
   13d68:	aa3fffcc 	andi	r8,r21,65535
   13d6c:	8804d43a 	srli	r2,r17,16
   13d70:	41af383a 	mul	r23,r8,r6
   13d74:	8520983a 	sll	r16,r16,r20
   13d78:	1104b03a 	or	r2,r2,r4
   13d7c:	15c0042e 	bgeu	r2,r23,13d90 <__umoddi3+0x33c>
   13d80:	1545883a 	add	r2,r2,r21
   13d84:	30ffffc4 	addi	r3,r6,-1
   13d88:	1540742e 	bgeu	r2,r21,13f5c <__umoddi3+0x508>
   13d8c:	180d883a 	mov	r6,r3
   13d90:	15efc83a 	sub	r23,r2,r23
   13d94:	b00b883a 	mov	r5,r22
   13d98:	b809883a 	mov	r4,r23
   13d9c:	d9800115 	stw	r6,4(sp)
   13da0:	da000015 	stw	r8,0(sp)
   13da4:	00093e00 	call	93e0 <__umodsi3>
   13da8:	b00b883a 	mov	r5,r22
   13dac:	b809883a 	mov	r4,r23
   13db0:	1039883a 	mov	fp,r2
   13db4:	000937c0 	call	937c <__udivsi3>
   13db8:	da000017 	ldw	r8,0(sp)
   13dbc:	e038943a 	slli	fp,fp,16
   13dc0:	100b883a 	mov	r5,r2
   13dc4:	4089383a 	mul	r4,r8,r2
   13dc8:	8a3fffcc 	andi	r8,r17,65535
   13dcc:	4710b03a 	or	r8,r8,fp
   13dd0:	d9800117 	ldw	r6,4(sp)
   13dd4:	4100042e 	bgeu	r8,r4,13de8 <__umoddi3+0x394>
   13dd8:	4551883a 	add	r8,r8,r21
   13ddc:	10bfffc4 	addi	r2,r2,-1
   13de0:	45405a2e 	bgeu	r8,r21,13f4c <__umoddi3+0x4f8>
   13de4:	100b883a 	mov	r5,r2
   13de8:	300c943a 	slli	r6,r6,16
   13dec:	91ffffcc 	andi	r7,r18,65535
   13df0:	9004d43a 	srli	r2,r18,16
   13df4:	314cb03a 	or	r6,r6,r5
   13df8:	317fffcc 	andi	r5,r6,65535
   13dfc:	300cd43a 	srli	r6,r6,16
   13e00:	29d3383a 	mul	r9,r5,r7
   13e04:	288b383a 	mul	r5,r5,r2
   13e08:	31cf383a 	mul	r7,r6,r7
   13e0c:	4806d43a 	srli	r3,r9,16
   13e10:	4111c83a 	sub	r8,r8,r4
   13e14:	29cb883a 	add	r5,r5,r7
   13e18:	194b883a 	add	r5,r3,r5
   13e1c:	3085383a 	mul	r2,r6,r2
   13e20:	29c0022e 	bgeu	r5,r7,13e2c <__umoddi3+0x3d8>
   13e24:	00c00074 	movhi	r3,1
   13e28:	10c5883a 	add	r2,r2,r3
   13e2c:	2808d43a 	srli	r4,r5,16
   13e30:	280a943a 	slli	r5,r5,16
   13e34:	4a7fffcc 	andi	r9,r9,65535
   13e38:	2085883a 	add	r2,r4,r2
   13e3c:	2a4b883a 	add	r5,r5,r9
   13e40:	40803636 	bltu	r8,r2,13f1c <__umoddi3+0x4c8>
   13e44:	40804d26 	beq	r8,r2,13f7c <__umoddi3+0x528>
   13e48:	4089c83a 	sub	r4,r8,r2
   13e4c:	280f883a 	mov	r7,r5
   13e50:	81cfc83a 	sub	r7,r16,r7
   13e54:	81c7803a 	cmpltu	r3,r16,r7
   13e58:	20c7c83a 	sub	r3,r4,r3
   13e5c:	1cc4983a 	sll	r2,r3,r19
   13e60:	3d0ed83a 	srl	r7,r7,r20
   13e64:	1d06d83a 	srl	r3,r3,r20
   13e68:	11c4b03a 	or	r2,r2,r7
   13e6c:	003f9306 	br	13cbc <__alt_data_end+0xf0013cbc>
   13e70:	9ca6983a 	sll	r19,r19,r18
   13e74:	88e8d83a 	srl	r20,r17,r3
   13e78:	80c4d83a 	srl	r2,r16,r3
   13e7c:	982cd43a 	srli	r22,r19,16
   13e80:	8ca2983a 	sll	r17,r17,r18
   13e84:	a009883a 	mov	r4,r20
   13e88:	b00b883a 	mov	r5,r22
   13e8c:	1478b03a 	or	fp,r2,r17
   13e90:	00093e00 	call	93e0 <__umodsi3>
   13e94:	a009883a 	mov	r4,r20
   13e98:	b00b883a 	mov	r5,r22
   13e9c:	1023883a 	mov	r17,r2
   13ea0:	000937c0 	call	937c <__udivsi3>
   13ea4:	9d7fffcc 	andi	r21,r19,65535
   13ea8:	880a943a 	slli	r5,r17,16
   13eac:	e008d43a 	srli	r4,fp,16
   13eb0:	a885383a 	mul	r2,r21,r2
   13eb4:	84a8983a 	sll	r20,r16,r18
   13eb8:	2148b03a 	or	r4,r4,r5
   13ebc:	2080042e 	bgeu	r4,r2,13ed0 <__umoddi3+0x47c>
   13ec0:	24c9883a 	add	r4,r4,r19
   13ec4:	24c00236 	bltu	r4,r19,13ed0 <__umoddi3+0x47c>
   13ec8:	2080012e 	bgeu	r4,r2,13ed0 <__umoddi3+0x47c>
   13ecc:	24c9883a 	add	r4,r4,r19
   13ed0:	20a3c83a 	sub	r17,r4,r2
   13ed4:	b00b883a 	mov	r5,r22
   13ed8:	8809883a 	mov	r4,r17
   13edc:	00093e00 	call	93e0 <__umodsi3>
   13ee0:	102f883a 	mov	r23,r2
   13ee4:	8809883a 	mov	r4,r17
   13ee8:	b00b883a 	mov	r5,r22
   13eec:	000937c0 	call	937c <__udivsi3>
   13ef0:	b82e943a 	slli	r23,r23,16
   13ef4:	a885383a 	mul	r2,r21,r2
   13ef8:	e13fffcc 	andi	r4,fp,65535
   13efc:	25c8b03a 	or	r4,r4,r23
   13f00:	2080042e 	bgeu	r4,r2,13f14 <__umoddi3+0x4c0>
   13f04:	24c9883a 	add	r4,r4,r19
   13f08:	24c00236 	bltu	r4,r19,13f14 <__umoddi3+0x4c0>
   13f0c:	2080012e 	bgeu	r4,r2,13f14 <__umoddi3+0x4c0>
   13f10:	24c9883a 	add	r4,r4,r19
   13f14:	20a3c83a 	sub	r17,r4,r2
   13f18:	003f4806 	br	13c3c <__alt_data_end+0xf0013c3c>
   13f1c:	2c8fc83a 	sub	r7,r5,r18
   13f20:	1545c83a 	sub	r2,r2,r21
   13f24:	29cb803a 	cmpltu	r5,r5,r7
   13f28:	1145c83a 	sub	r2,r2,r5
   13f2c:	4089c83a 	sub	r4,r8,r2
   13f30:	003fc706 	br	13e50 <__alt_data_end+0xf0013e50>
   13f34:	01000604 	movi	r4,24
   13f38:	003f1806 	br	13b9c <__alt_data_end+0xf0013b9c>
   13f3c:	00800604 	movi	r2,24
   13f40:	003f3206 	br	13c0c <__alt_data_end+0xf0013c0c>
   13f44:	01000604 	movi	r4,24
   13f48:	003ed906 	br	13ab0 <__alt_data_end+0xf0013ab0>
   13f4c:	413fa52e 	bgeu	r8,r4,13de4 <__alt_data_end+0xf0013de4>
   13f50:	297fff84 	addi	r5,r5,-2
   13f54:	4551883a 	add	r8,r8,r21
   13f58:	003fa306 	br	13de8 <__alt_data_end+0xf0013de8>
   13f5c:	15ff8b2e 	bgeu	r2,r23,13d8c <__alt_data_end+0xf0013d8c>
   13f60:	31bfff84 	addi	r6,r6,-2
   13f64:	1545883a 	add	r2,r2,r21
   13f68:	003f8906 	br	13d90 <__alt_data_end+0xf0013d90>
   13f6c:	24c9883a 	add	r4,r4,r19
   13f70:	003eee06 	br	13b2c <__alt_data_end+0xf0013b2c>
   13f74:	8005883a 	mov	r2,r16
   13f78:	003f1706 	br	13bd8 <__alt_data_end+0xf0013bd8>
   13f7c:	817fe736 	bltu	r16,r5,13f1c <__alt_data_end+0xf0013f1c>
   13f80:	280f883a 	mov	r7,r5
   13f84:	0009883a 	mov	r4,zero
   13f88:	003fb106 	br	13e50 <__alt_data_end+0xf0013e50>

00013f8c <__eqdf2>:
   13f8c:	2804d53a 	srli	r2,r5,20
   13f90:	3806d53a 	srli	r3,r7,20
   13f94:	02000434 	movhi	r8,16
   13f98:	423fffc4 	addi	r8,r8,-1
   13f9c:	1081ffcc 	andi	r2,r2,2047
   13fa0:	0281ffc4 	movi	r10,2047
   13fa4:	2a12703a 	and	r9,r5,r8
   13fa8:	18c1ffcc 	andi	r3,r3,2047
   13fac:	3a10703a 	and	r8,r7,r8
   13fb0:	280ad7fa 	srli	r5,r5,31
   13fb4:	380ed7fa 	srli	r7,r7,31
   13fb8:	12801026 	beq	r2,r10,13ffc <__eqdf2+0x70>
   13fbc:	0281ffc4 	movi	r10,2047
   13fc0:	1a800a26 	beq	r3,r10,13fec <__eqdf2+0x60>
   13fc4:	10c00226 	beq	r2,r3,13fd0 <__eqdf2+0x44>
   13fc8:	00800044 	movi	r2,1
   13fcc:	f800283a 	ret
   13fd0:	4a3ffd1e 	bne	r9,r8,13fc8 <__alt_data_end+0xf0013fc8>
   13fd4:	21bffc1e 	bne	r4,r6,13fc8 <__alt_data_end+0xf0013fc8>
   13fd8:	29c00c26 	beq	r5,r7,1400c <__eqdf2+0x80>
   13fdc:	103ffa1e 	bne	r2,zero,13fc8 <__alt_data_end+0xf0013fc8>
   13fe0:	2244b03a 	or	r2,r4,r9
   13fe4:	1004c03a 	cmpne	r2,r2,zero
   13fe8:	f800283a 	ret
   13fec:	3214b03a 	or	r10,r6,r8
   13ff0:	503ff426 	beq	r10,zero,13fc4 <__alt_data_end+0xf0013fc4>
   13ff4:	00800044 	movi	r2,1
   13ff8:	f800283a 	ret
   13ffc:	2254b03a 	or	r10,r4,r9
   14000:	503fee26 	beq	r10,zero,13fbc <__alt_data_end+0xf0013fbc>
   14004:	00800044 	movi	r2,1
   14008:	f800283a 	ret
   1400c:	0005883a 	mov	r2,zero
   14010:	f800283a 	ret

00014014 <__floatunsidf>:
   14014:	defffe04 	addi	sp,sp,-8
   14018:	dc000015 	stw	r16,0(sp)
   1401c:	dfc00115 	stw	ra,4(sp)
   14020:	2021883a 	mov	r16,r4
   14024:	20002226 	beq	r4,zero,140b0 <__floatunsidf+0x9c>
   14028:	00092200 	call	9220 <__clzsi2>
   1402c:	01010784 	movi	r4,1054
   14030:	2089c83a 	sub	r4,r4,r2
   14034:	01810cc4 	movi	r6,1075
   14038:	310dc83a 	sub	r6,r6,r4
   1403c:	00c007c4 	movi	r3,31
   14040:	1980120e 	bge	r3,r6,1408c <__floatunsidf+0x78>
   14044:	00c104c4 	movi	r3,1043
   14048:	1907c83a 	sub	r3,r3,r4
   1404c:	80ca983a 	sll	r5,r16,r3
   14050:	00800434 	movhi	r2,16
   14054:	10bfffc4 	addi	r2,r2,-1
   14058:	2101ffcc 	andi	r4,r4,2047
   1405c:	0021883a 	mov	r16,zero
   14060:	288a703a 	and	r5,r5,r2
   14064:	2008953a 	slli	r4,r4,20
   14068:	00c00434 	movhi	r3,16
   1406c:	18ffffc4 	addi	r3,r3,-1
   14070:	28c6703a 	and	r3,r5,r3
   14074:	8005883a 	mov	r2,r16
   14078:	1906b03a 	or	r3,r3,r4
   1407c:	dfc00117 	ldw	ra,4(sp)
   14080:	dc000017 	ldw	r16,0(sp)
   14084:	dec00204 	addi	sp,sp,8
   14088:	f800283a 	ret
   1408c:	00c002c4 	movi	r3,11
   14090:	188bc83a 	sub	r5,r3,r2
   14094:	814ad83a 	srl	r5,r16,r5
   14098:	00c00434 	movhi	r3,16
   1409c:	18ffffc4 	addi	r3,r3,-1
   140a0:	81a0983a 	sll	r16,r16,r6
   140a4:	2101ffcc 	andi	r4,r4,2047
   140a8:	28ca703a 	and	r5,r5,r3
   140ac:	003fed06 	br	14064 <__alt_data_end+0xf0014064>
   140b0:	0009883a 	mov	r4,zero
   140b4:	000b883a 	mov	r5,zero
   140b8:	003fea06 	br	14064 <__alt_data_end+0xf0014064>

000140bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   140bc:	defffe04 	addi	sp,sp,-8
   140c0:	dfc00115 	stw	ra,4(sp)
   140c4:	df000015 	stw	fp,0(sp)
   140c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   140cc:	d0a01417 	ldw	r2,-32688(gp)
   140d0:	10000326 	beq	r2,zero,140e0 <alt_get_errno+0x24>
   140d4:	d0a01417 	ldw	r2,-32688(gp)
   140d8:	103ee83a 	callr	r2
   140dc:	00000106 	br	140e4 <alt_get_errno+0x28>
   140e0:	d0a05404 	addi	r2,gp,-32432
}
   140e4:	e037883a 	mov	sp,fp
   140e8:	dfc00117 	ldw	ra,4(sp)
   140ec:	df000017 	ldw	fp,0(sp)
   140f0:	dec00204 	addi	sp,sp,8
   140f4:	f800283a 	ret

000140f8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   140f8:	defffb04 	addi	sp,sp,-20
   140fc:	dfc00415 	stw	ra,16(sp)
   14100:	df000315 	stw	fp,12(sp)
   14104:	df000304 	addi	fp,sp,12
   14108:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   1410c:	e0bfff17 	ldw	r2,-4(fp)
   14110:	10000616 	blt	r2,zero,1412c <close+0x34>
   14114:	e0bfff17 	ldw	r2,-4(fp)
   14118:	10c00324 	muli	r3,r2,12
   1411c:	00820034 	movhi	r2,2048
   14120:	10848104 	addi	r2,r2,4612
   14124:	1885883a 	add	r2,r3,r2
   14128:	00000106 	br	14130 <close+0x38>
   1412c:	0005883a 	mov	r2,zero
   14130:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   14134:	e0bffd17 	ldw	r2,-12(fp)
   14138:	10001926 	beq	r2,zero,141a0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   1413c:	e0bffd17 	ldw	r2,-12(fp)
   14140:	10800017 	ldw	r2,0(r2)
   14144:	10800417 	ldw	r2,16(r2)
   14148:	10000626 	beq	r2,zero,14164 <close+0x6c>
   1414c:	e0bffd17 	ldw	r2,-12(fp)
   14150:	10800017 	ldw	r2,0(r2)
   14154:	10800417 	ldw	r2,16(r2)
   14158:	e13ffd17 	ldw	r4,-12(fp)
   1415c:	103ee83a 	callr	r2
   14160:	00000106 	br	14168 <close+0x70>
   14164:	0005883a 	mov	r2,zero
   14168:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   1416c:	e13fff17 	ldw	r4,-4(fp)
   14170:	00149200 	call	14920 <alt_release_fd>
    if (rval < 0)
   14174:	e0bffe17 	ldw	r2,-8(fp)
   14178:	1000070e 	bge	r2,zero,14198 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   1417c:	00140bc0 	call	140bc <alt_get_errno>
   14180:	1007883a 	mov	r3,r2
   14184:	e0bffe17 	ldw	r2,-8(fp)
   14188:	0085c83a 	sub	r2,zero,r2
   1418c:	18800015 	stw	r2,0(r3)
      return -1;
   14190:	00bfffc4 	movi	r2,-1
   14194:	00000706 	br	141b4 <close+0xbc>
    }
    return 0;
   14198:	0005883a 	mov	r2,zero
   1419c:	00000506 	br	141b4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   141a0:	00140bc0 	call	140bc <alt_get_errno>
   141a4:	1007883a 	mov	r3,r2
   141a8:	00801444 	movi	r2,81
   141ac:	18800015 	stw	r2,0(r3)
    return -1;
   141b0:	00bfffc4 	movi	r2,-1
  }
}
   141b4:	e037883a 	mov	sp,fp
   141b8:	dfc00117 	ldw	ra,4(sp)
   141bc:	df000017 	ldw	fp,0(sp)
   141c0:	dec00204 	addi	sp,sp,8
   141c4:	f800283a 	ret

000141c8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   141c8:	defffc04 	addi	sp,sp,-16
   141cc:	df000315 	stw	fp,12(sp)
   141d0:	df000304 	addi	fp,sp,12
   141d4:	e13ffd15 	stw	r4,-12(fp)
   141d8:	e17ffe15 	stw	r5,-8(fp)
   141dc:	e1bfff15 	stw	r6,-4(fp)
  return len;
   141e0:	e0bfff17 	ldw	r2,-4(fp)
}
   141e4:	e037883a 	mov	sp,fp
   141e8:	df000017 	ldw	fp,0(sp)
   141ec:	dec00104 	addi	sp,sp,4
   141f0:	f800283a 	ret

000141f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   141f4:	defffe04 	addi	sp,sp,-8
   141f8:	dfc00115 	stw	ra,4(sp)
   141fc:	df000015 	stw	fp,0(sp)
   14200:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14204:	d0a01417 	ldw	r2,-32688(gp)
   14208:	10000326 	beq	r2,zero,14218 <alt_get_errno+0x24>
   1420c:	d0a01417 	ldw	r2,-32688(gp)
   14210:	103ee83a 	callr	r2
   14214:	00000106 	br	1421c <alt_get_errno+0x28>
   14218:	d0a05404 	addi	r2,gp,-32432
}
   1421c:	e037883a 	mov	sp,fp
   14220:	dfc00117 	ldw	ra,4(sp)
   14224:	df000017 	ldw	fp,0(sp)
   14228:	dec00204 	addi	sp,sp,8
   1422c:	f800283a 	ret

00014230 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   14230:	defffb04 	addi	sp,sp,-20
   14234:	dfc00415 	stw	ra,16(sp)
   14238:	df000315 	stw	fp,12(sp)
   1423c:	df000304 	addi	fp,sp,12
   14240:	e13ffe15 	stw	r4,-8(fp)
   14244:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14248:	e0bffe17 	ldw	r2,-8(fp)
   1424c:	10000616 	blt	r2,zero,14268 <fstat+0x38>
   14250:	e0bffe17 	ldw	r2,-8(fp)
   14254:	10c00324 	muli	r3,r2,12
   14258:	00820034 	movhi	r2,2048
   1425c:	10848104 	addi	r2,r2,4612
   14260:	1885883a 	add	r2,r3,r2
   14264:	00000106 	br	1426c <fstat+0x3c>
   14268:	0005883a 	mov	r2,zero
   1426c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   14270:	e0bffd17 	ldw	r2,-12(fp)
   14274:	10001026 	beq	r2,zero,142b8 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   14278:	e0bffd17 	ldw	r2,-12(fp)
   1427c:	10800017 	ldw	r2,0(r2)
   14280:	10800817 	ldw	r2,32(r2)
   14284:	10000726 	beq	r2,zero,142a4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   14288:	e0bffd17 	ldw	r2,-12(fp)
   1428c:	10800017 	ldw	r2,0(r2)
   14290:	10800817 	ldw	r2,32(r2)
   14294:	e17fff17 	ldw	r5,-4(fp)
   14298:	e13ffd17 	ldw	r4,-12(fp)
   1429c:	103ee83a 	callr	r2
   142a0:	00000a06 	br	142cc <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   142a4:	e0bfff17 	ldw	r2,-4(fp)
   142a8:	00c80004 	movi	r3,8192
   142ac:	10c00115 	stw	r3,4(r2)
      return 0;
   142b0:	0005883a 	mov	r2,zero
   142b4:	00000506 	br	142cc <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   142b8:	00141f40 	call	141f4 <alt_get_errno>
   142bc:	1007883a 	mov	r3,r2
   142c0:	00801444 	movi	r2,81
   142c4:	18800015 	stw	r2,0(r3)
    return -1;
   142c8:	00bfffc4 	movi	r2,-1
  }
}
   142cc:	e037883a 	mov	sp,fp
   142d0:	dfc00117 	ldw	ra,4(sp)
   142d4:	df000017 	ldw	fp,0(sp)
   142d8:	dec00204 	addi	sp,sp,8
   142dc:	f800283a 	ret

000142e0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   142e0:	defffe04 	addi	sp,sp,-8
   142e4:	dfc00115 	stw	ra,4(sp)
   142e8:	df000015 	stw	fp,0(sp)
   142ec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   142f0:	d0a01417 	ldw	r2,-32688(gp)
   142f4:	10000326 	beq	r2,zero,14304 <alt_get_errno+0x24>
   142f8:	d0a01417 	ldw	r2,-32688(gp)
   142fc:	103ee83a 	callr	r2
   14300:	00000106 	br	14308 <alt_get_errno+0x28>
   14304:	d0a05404 	addi	r2,gp,-32432
}
   14308:	e037883a 	mov	sp,fp
   1430c:	dfc00117 	ldw	ra,4(sp)
   14310:	df000017 	ldw	fp,0(sp)
   14314:	dec00204 	addi	sp,sp,8
   14318:	f800283a 	ret

0001431c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   1431c:	deffed04 	addi	sp,sp,-76
   14320:	dfc01215 	stw	ra,72(sp)
   14324:	df001115 	stw	fp,68(sp)
   14328:	df001104 	addi	fp,sp,68
   1432c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14330:	e0bfff17 	ldw	r2,-4(fp)
   14334:	10000616 	blt	r2,zero,14350 <isatty+0x34>
   14338:	e0bfff17 	ldw	r2,-4(fp)
   1433c:	10c00324 	muli	r3,r2,12
   14340:	00820034 	movhi	r2,2048
   14344:	10848104 	addi	r2,r2,4612
   14348:	1885883a 	add	r2,r3,r2
   1434c:	00000106 	br	14354 <isatty+0x38>
   14350:	0005883a 	mov	r2,zero
   14354:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   14358:	e0bfef17 	ldw	r2,-68(fp)
   1435c:	10000e26 	beq	r2,zero,14398 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   14360:	e0bfef17 	ldw	r2,-68(fp)
   14364:	10800017 	ldw	r2,0(r2)
   14368:	10800817 	ldw	r2,32(r2)
   1436c:	1000021e 	bne	r2,zero,14378 <isatty+0x5c>
    {
      return 1;
   14370:	00800044 	movi	r2,1
   14374:	00000d06 	br	143ac <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   14378:	e0bff004 	addi	r2,fp,-64
   1437c:	100b883a 	mov	r5,r2
   14380:	e13fff17 	ldw	r4,-4(fp)
   14384:	00142300 	call	14230 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   14388:	e0bff117 	ldw	r2,-60(fp)
   1438c:	10880020 	cmpeqi	r2,r2,8192
   14390:	10803fcc 	andi	r2,r2,255
   14394:	00000506 	br	143ac <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   14398:	00142e00 	call	142e0 <alt_get_errno>
   1439c:	1007883a 	mov	r3,r2
   143a0:	00801444 	movi	r2,81
   143a4:	18800015 	stw	r2,0(r3)
    return 0;
   143a8:	0005883a 	mov	r2,zero
  }
}
   143ac:	e037883a 	mov	sp,fp
   143b0:	dfc00117 	ldw	ra,4(sp)
   143b4:	df000017 	ldw	fp,0(sp)
   143b8:	dec00204 	addi	sp,sp,8
   143bc:	f800283a 	ret

000143c0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   143c0:	defffe04 	addi	sp,sp,-8
   143c4:	dfc00115 	stw	ra,4(sp)
   143c8:	df000015 	stw	fp,0(sp)
   143cc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   143d0:	d0a01417 	ldw	r2,-32688(gp)
   143d4:	10000326 	beq	r2,zero,143e4 <alt_get_errno+0x24>
   143d8:	d0a01417 	ldw	r2,-32688(gp)
   143dc:	103ee83a 	callr	r2
   143e0:	00000106 	br	143e8 <alt_get_errno+0x28>
   143e4:	d0a05404 	addi	r2,gp,-32432
}
   143e8:	e037883a 	mov	sp,fp
   143ec:	dfc00117 	ldw	ra,4(sp)
   143f0:	df000017 	ldw	fp,0(sp)
   143f4:	dec00204 	addi	sp,sp,8
   143f8:	f800283a 	ret

000143fc <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   143fc:	defff904 	addi	sp,sp,-28
   14400:	dfc00615 	stw	ra,24(sp)
   14404:	df000515 	stw	fp,20(sp)
   14408:	df000504 	addi	fp,sp,20
   1440c:	e13ffd15 	stw	r4,-12(fp)
   14410:	e17ffe15 	stw	r5,-8(fp)
   14414:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   14418:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1441c:	e0bffd17 	ldw	r2,-12(fp)
   14420:	10000616 	blt	r2,zero,1443c <lseek+0x40>
   14424:	e0bffd17 	ldw	r2,-12(fp)
   14428:	10c00324 	muli	r3,r2,12
   1442c:	00820034 	movhi	r2,2048
   14430:	10848104 	addi	r2,r2,4612
   14434:	1885883a 	add	r2,r3,r2
   14438:	00000106 	br	14440 <lseek+0x44>
   1443c:	0005883a 	mov	r2,zero
   14440:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   14444:	e0bffc17 	ldw	r2,-16(fp)
   14448:	10001026 	beq	r2,zero,1448c <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   1444c:	e0bffc17 	ldw	r2,-16(fp)
   14450:	10800017 	ldw	r2,0(r2)
   14454:	10800717 	ldw	r2,28(r2)
   14458:	10000926 	beq	r2,zero,14480 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   1445c:	e0bffc17 	ldw	r2,-16(fp)
   14460:	10800017 	ldw	r2,0(r2)
   14464:	10800717 	ldw	r2,28(r2)
   14468:	e1bfff17 	ldw	r6,-4(fp)
   1446c:	e17ffe17 	ldw	r5,-8(fp)
   14470:	e13ffc17 	ldw	r4,-16(fp)
   14474:	103ee83a 	callr	r2
   14478:	e0bffb15 	stw	r2,-20(fp)
   1447c:	00000506 	br	14494 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   14480:	00bfde84 	movi	r2,-134
   14484:	e0bffb15 	stw	r2,-20(fp)
   14488:	00000206 	br	14494 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   1448c:	00bfebc4 	movi	r2,-81
   14490:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   14494:	e0bffb17 	ldw	r2,-20(fp)
   14498:	1000070e 	bge	r2,zero,144b8 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   1449c:	00143c00 	call	143c0 <alt_get_errno>
   144a0:	1007883a 	mov	r3,r2
   144a4:	e0bffb17 	ldw	r2,-20(fp)
   144a8:	0085c83a 	sub	r2,zero,r2
   144ac:	18800015 	stw	r2,0(r3)
    rc = -1;
   144b0:	00bfffc4 	movi	r2,-1
   144b4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   144b8:	e0bffb17 	ldw	r2,-20(fp)
}
   144bc:	e037883a 	mov	sp,fp
   144c0:	dfc00117 	ldw	ra,4(sp)
   144c4:	df000017 	ldw	fp,0(sp)
   144c8:	dec00204 	addi	sp,sp,8
   144cc:	f800283a 	ret

000144d0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   144d0:	defffd04 	addi	sp,sp,-12
   144d4:	dfc00215 	stw	ra,8(sp)
   144d8:	df000115 	stw	fp,4(sp)
   144dc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   144e0:	0009883a 	mov	r4,zero
   144e4:	0014b9c0 	call	14b9c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   144e8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   144ec:	0014bd40 	call	14bd4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   144f0:	01820034 	movhi	r6,2048
   144f4:	31817704 	addi	r6,r6,1500
   144f8:	01420034 	movhi	r5,2048
   144fc:	29417704 	addi	r5,r5,1500
   14500:	01020034 	movhi	r4,2048
   14504:	21017704 	addi	r4,r4,1500
   14508:	001ae480 	call	1ae48 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   1450c:	001a9cc0 	call	1a9cc <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   14510:	010000b4 	movhi	r4,2
   14514:	212a8b04 	addi	r4,r4,-21972
   14518:	001baa00 	call	1baa0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   1451c:	d0a05c17 	ldw	r2,-32400(gp)
   14520:	d0e05d17 	ldw	r3,-32396(gp)
   14524:	d1205e17 	ldw	r4,-32392(gp)
   14528:	200d883a 	mov	r6,r4
   1452c:	180b883a 	mov	r5,r3
   14530:	1009883a 	mov	r4,r2
   14534:	00069180 	call	6918 <main>
   14538:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   1453c:	01000044 	movi	r4,1
   14540:	00140f80 	call	140f8 <close>
  exit (result);
   14544:	e13fff17 	ldw	r4,-4(fp)
   14548:	001bab40 	call	1bab4 <exit>

0001454c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   1454c:	defffe04 	addi	sp,sp,-8
   14550:	df000115 	stw	fp,4(sp)
   14554:	df000104 	addi	fp,sp,4
   14558:	e13fff15 	stw	r4,-4(fp)
}
   1455c:	0001883a 	nop
   14560:	e037883a 	mov	sp,fp
   14564:	df000017 	ldw	fp,0(sp)
   14568:	dec00104 	addi	sp,sp,4
   1456c:	f800283a 	ret

00014570 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   14570:	defffe04 	addi	sp,sp,-8
   14574:	df000115 	stw	fp,4(sp)
   14578:	df000104 	addi	fp,sp,4
   1457c:	e13fff15 	stw	r4,-4(fp)
}
   14580:	0001883a 	nop
   14584:	e037883a 	mov	sp,fp
   14588:	df000017 	ldw	fp,0(sp)
   1458c:	dec00104 	addi	sp,sp,4
   14590:	f800283a 	ret

00014594 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14594:	defffe04 	addi	sp,sp,-8
   14598:	dfc00115 	stw	ra,4(sp)
   1459c:	df000015 	stw	fp,0(sp)
   145a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   145a4:	d0a01417 	ldw	r2,-32688(gp)
   145a8:	10000326 	beq	r2,zero,145b8 <alt_get_errno+0x24>
   145ac:	d0a01417 	ldw	r2,-32688(gp)
   145b0:	103ee83a 	callr	r2
   145b4:	00000106 	br	145bc <alt_get_errno+0x28>
   145b8:	d0a05404 	addi	r2,gp,-32432
}
   145bc:	e037883a 	mov	sp,fp
   145c0:	dfc00117 	ldw	ra,4(sp)
   145c4:	df000017 	ldw	fp,0(sp)
   145c8:	dec00204 	addi	sp,sp,8
   145cc:	f800283a 	ret

000145d0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   145d0:	defffd04 	addi	sp,sp,-12
   145d4:	df000215 	stw	fp,8(sp)
   145d8:	df000204 	addi	fp,sp,8
   145dc:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   145e0:	e0bfff17 	ldw	r2,-4(fp)
   145e4:	10800217 	ldw	r2,8(r2)
   145e8:	10d00034 	orhi	r3,r2,16384
   145ec:	e0bfff17 	ldw	r2,-4(fp)
   145f0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   145f4:	e03ffe15 	stw	zero,-8(fp)
   145f8:	00001d06 	br	14670 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   145fc:	00820034 	movhi	r2,2048
   14600:	10848104 	addi	r2,r2,4612
   14604:	e0fffe17 	ldw	r3,-8(fp)
   14608:	18c00324 	muli	r3,r3,12
   1460c:	10c5883a 	add	r2,r2,r3
   14610:	10c00017 	ldw	r3,0(r2)
   14614:	e0bfff17 	ldw	r2,-4(fp)
   14618:	10800017 	ldw	r2,0(r2)
   1461c:	1880111e 	bne	r3,r2,14664 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   14620:	00820034 	movhi	r2,2048
   14624:	10848104 	addi	r2,r2,4612
   14628:	e0fffe17 	ldw	r3,-8(fp)
   1462c:	18c00324 	muli	r3,r3,12
   14630:	10c5883a 	add	r2,r2,r3
   14634:	10800204 	addi	r2,r2,8
   14638:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1463c:	1000090e 	bge	r2,zero,14664 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   14640:	e0bffe17 	ldw	r2,-8(fp)
   14644:	10c00324 	muli	r3,r2,12
   14648:	00820034 	movhi	r2,2048
   1464c:	10848104 	addi	r2,r2,4612
   14650:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   14654:	e0bfff17 	ldw	r2,-4(fp)
   14658:	18800226 	beq	r3,r2,14664 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1465c:	00bffcc4 	movi	r2,-13
   14660:	00000806 	br	14684 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   14664:	e0bffe17 	ldw	r2,-8(fp)
   14668:	10800044 	addi	r2,r2,1
   1466c:	e0bffe15 	stw	r2,-8(fp)
   14670:	d0a01317 	ldw	r2,-32692(gp)
   14674:	1007883a 	mov	r3,r2
   14678:	e0bffe17 	ldw	r2,-8(fp)
   1467c:	18bfdf2e 	bgeu	r3,r2,145fc <__alt_data_end+0xf00145fc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   14680:	0005883a 	mov	r2,zero
}
   14684:	e037883a 	mov	sp,fp
   14688:	df000017 	ldw	fp,0(sp)
   1468c:	dec00104 	addi	sp,sp,4
   14690:	f800283a 	ret

00014694 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   14694:	defff604 	addi	sp,sp,-40
   14698:	dfc00915 	stw	ra,36(sp)
   1469c:	df000815 	stw	fp,32(sp)
   146a0:	df000804 	addi	fp,sp,32
   146a4:	e13ffd15 	stw	r4,-12(fp)
   146a8:	e17ffe15 	stw	r5,-8(fp)
   146ac:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   146b0:	00bfffc4 	movi	r2,-1
   146b4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   146b8:	00bffb44 	movi	r2,-19
   146bc:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   146c0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   146c4:	d1601104 	addi	r5,gp,-32700
   146c8:	e13ffd17 	ldw	r4,-12(fp)
   146cc:	001aa8c0 	call	1aa8c <alt_find_dev>
   146d0:	e0bff815 	stw	r2,-32(fp)
   146d4:	e0bff817 	ldw	r2,-32(fp)
   146d8:	1000051e 	bne	r2,zero,146f0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   146dc:	e13ffd17 	ldw	r4,-12(fp)
   146e0:	001ab1c0 	call	1ab1c <alt_find_file>
   146e4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   146e8:	00800044 	movi	r2,1
   146ec:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   146f0:	e0bff817 	ldw	r2,-32(fp)
   146f4:	10002926 	beq	r2,zero,1479c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   146f8:	e13ff817 	ldw	r4,-32(fp)
   146fc:	001ace00 	call	1ace0 <alt_get_fd>
   14700:	e0bff915 	stw	r2,-28(fp)
   14704:	e0bff917 	ldw	r2,-28(fp)
   14708:	1000030e 	bge	r2,zero,14718 <open+0x84>
    {
      status = index;
   1470c:	e0bff917 	ldw	r2,-28(fp)
   14710:	e0bffa15 	stw	r2,-24(fp)
   14714:	00002306 	br	147a4 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   14718:	e0bff917 	ldw	r2,-28(fp)
   1471c:	10c00324 	muli	r3,r2,12
   14720:	00820034 	movhi	r2,2048
   14724:	10848104 	addi	r2,r2,4612
   14728:	1885883a 	add	r2,r3,r2
   1472c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   14730:	e0fffe17 	ldw	r3,-8(fp)
   14734:	00900034 	movhi	r2,16384
   14738:	10bfffc4 	addi	r2,r2,-1
   1473c:	1886703a 	and	r3,r3,r2
   14740:	e0bffc17 	ldw	r2,-16(fp)
   14744:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   14748:	e0bffb17 	ldw	r2,-20(fp)
   1474c:	1000051e 	bne	r2,zero,14764 <open+0xd0>
   14750:	e13ffc17 	ldw	r4,-16(fp)
   14754:	00145d00 	call	145d0 <alt_file_locked>
   14758:	e0bffa15 	stw	r2,-24(fp)
   1475c:	e0bffa17 	ldw	r2,-24(fp)
   14760:	10001016 	blt	r2,zero,147a4 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   14764:	e0bff817 	ldw	r2,-32(fp)
   14768:	10800317 	ldw	r2,12(r2)
   1476c:	10000826 	beq	r2,zero,14790 <open+0xfc>
   14770:	e0bff817 	ldw	r2,-32(fp)
   14774:	10800317 	ldw	r2,12(r2)
   14778:	e1ffff17 	ldw	r7,-4(fp)
   1477c:	e1bffe17 	ldw	r6,-8(fp)
   14780:	e17ffd17 	ldw	r5,-12(fp)
   14784:	e13ffc17 	ldw	r4,-16(fp)
   14788:	103ee83a 	callr	r2
   1478c:	00000106 	br	14794 <open+0x100>
   14790:	0005883a 	mov	r2,zero
   14794:	e0bffa15 	stw	r2,-24(fp)
   14798:	00000206 	br	147a4 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1479c:	00bffb44 	movi	r2,-19
   147a0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   147a4:	e0bffa17 	ldw	r2,-24(fp)
   147a8:	1000090e 	bge	r2,zero,147d0 <open+0x13c>
  {
    alt_release_fd (index);  
   147ac:	e13ff917 	ldw	r4,-28(fp)
   147b0:	00149200 	call	14920 <alt_release_fd>
    ALT_ERRNO = -status;
   147b4:	00145940 	call	14594 <alt_get_errno>
   147b8:	1007883a 	mov	r3,r2
   147bc:	e0bffa17 	ldw	r2,-24(fp)
   147c0:	0085c83a 	sub	r2,zero,r2
   147c4:	18800015 	stw	r2,0(r3)
    return -1;
   147c8:	00bfffc4 	movi	r2,-1
   147cc:	00000106 	br	147d4 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   147d0:	e0bff917 	ldw	r2,-28(fp)
}
   147d4:	e037883a 	mov	sp,fp
   147d8:	dfc00117 	ldw	ra,4(sp)
   147dc:	df000017 	ldw	fp,0(sp)
   147e0:	dec00204 	addi	sp,sp,8
   147e4:	f800283a 	ret

000147e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   147e8:	defffe04 	addi	sp,sp,-8
   147ec:	dfc00115 	stw	ra,4(sp)
   147f0:	df000015 	stw	fp,0(sp)
   147f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   147f8:	d0a01417 	ldw	r2,-32688(gp)
   147fc:	10000326 	beq	r2,zero,1480c <alt_get_errno+0x24>
   14800:	d0a01417 	ldw	r2,-32688(gp)
   14804:	103ee83a 	callr	r2
   14808:	00000106 	br	14810 <alt_get_errno+0x28>
   1480c:	d0a05404 	addi	r2,gp,-32432
}
   14810:	e037883a 	mov	sp,fp
   14814:	dfc00117 	ldw	ra,4(sp)
   14818:	df000017 	ldw	fp,0(sp)
   1481c:	dec00204 	addi	sp,sp,8
   14820:	f800283a 	ret

00014824 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   14824:	defff904 	addi	sp,sp,-28
   14828:	dfc00615 	stw	ra,24(sp)
   1482c:	df000515 	stw	fp,20(sp)
   14830:	df000504 	addi	fp,sp,20
   14834:	e13ffd15 	stw	r4,-12(fp)
   14838:	e17ffe15 	stw	r5,-8(fp)
   1483c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14840:	e0bffd17 	ldw	r2,-12(fp)
   14844:	10000616 	blt	r2,zero,14860 <read+0x3c>
   14848:	e0bffd17 	ldw	r2,-12(fp)
   1484c:	10c00324 	muli	r3,r2,12
   14850:	00820034 	movhi	r2,2048
   14854:	10848104 	addi	r2,r2,4612
   14858:	1885883a 	add	r2,r3,r2
   1485c:	00000106 	br	14864 <read+0x40>
   14860:	0005883a 	mov	r2,zero
   14864:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   14868:	e0bffb17 	ldw	r2,-20(fp)
   1486c:	10002226 	beq	r2,zero,148f8 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   14870:	e0bffb17 	ldw	r2,-20(fp)
   14874:	10800217 	ldw	r2,8(r2)
   14878:	108000cc 	andi	r2,r2,3
   1487c:	10800060 	cmpeqi	r2,r2,1
   14880:	1000181e 	bne	r2,zero,148e4 <read+0xc0>
        (fd->dev->read))
   14884:	e0bffb17 	ldw	r2,-20(fp)
   14888:	10800017 	ldw	r2,0(r2)
   1488c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   14890:	10001426 	beq	r2,zero,148e4 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   14894:	e0bffb17 	ldw	r2,-20(fp)
   14898:	10800017 	ldw	r2,0(r2)
   1489c:	10800517 	ldw	r2,20(r2)
   148a0:	e0ffff17 	ldw	r3,-4(fp)
   148a4:	180d883a 	mov	r6,r3
   148a8:	e17ffe17 	ldw	r5,-8(fp)
   148ac:	e13ffb17 	ldw	r4,-20(fp)
   148b0:	103ee83a 	callr	r2
   148b4:	e0bffc15 	stw	r2,-16(fp)
   148b8:	e0bffc17 	ldw	r2,-16(fp)
   148bc:	1000070e 	bge	r2,zero,148dc <read+0xb8>
        {
          ALT_ERRNO = -rval;
   148c0:	00147e80 	call	147e8 <alt_get_errno>
   148c4:	1007883a 	mov	r3,r2
   148c8:	e0bffc17 	ldw	r2,-16(fp)
   148cc:	0085c83a 	sub	r2,zero,r2
   148d0:	18800015 	stw	r2,0(r3)
          return -1;
   148d4:	00bfffc4 	movi	r2,-1
   148d8:	00000c06 	br	1490c <read+0xe8>
        }
        return rval;
   148dc:	e0bffc17 	ldw	r2,-16(fp)
   148e0:	00000a06 	br	1490c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   148e4:	00147e80 	call	147e8 <alt_get_errno>
   148e8:	1007883a 	mov	r3,r2
   148ec:	00800344 	movi	r2,13
   148f0:	18800015 	stw	r2,0(r3)
   148f4:	00000406 	br	14908 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   148f8:	00147e80 	call	147e8 <alt_get_errno>
   148fc:	1007883a 	mov	r3,r2
   14900:	00801444 	movi	r2,81
   14904:	18800015 	stw	r2,0(r3)
  }
  return -1;
   14908:	00bfffc4 	movi	r2,-1
}
   1490c:	e037883a 	mov	sp,fp
   14910:	dfc00117 	ldw	ra,4(sp)
   14914:	df000017 	ldw	fp,0(sp)
   14918:	dec00204 	addi	sp,sp,8
   1491c:	f800283a 	ret

00014920 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   14920:	defffe04 	addi	sp,sp,-8
   14924:	df000115 	stw	fp,4(sp)
   14928:	df000104 	addi	fp,sp,4
   1492c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   14930:	e0bfff17 	ldw	r2,-4(fp)
   14934:	108000d0 	cmplti	r2,r2,3
   14938:	10000d1e 	bne	r2,zero,14970 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   1493c:	00820034 	movhi	r2,2048
   14940:	10848104 	addi	r2,r2,4612
   14944:	e0ffff17 	ldw	r3,-4(fp)
   14948:	18c00324 	muli	r3,r3,12
   1494c:	10c5883a 	add	r2,r2,r3
   14950:	10800204 	addi	r2,r2,8
   14954:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   14958:	00820034 	movhi	r2,2048
   1495c:	10848104 	addi	r2,r2,4612
   14960:	e0ffff17 	ldw	r3,-4(fp)
   14964:	18c00324 	muli	r3,r3,12
   14968:	10c5883a 	add	r2,r2,r3
   1496c:	10000015 	stw	zero,0(r2)
  }
}
   14970:	0001883a 	nop
   14974:	e037883a 	mov	sp,fp
   14978:	df000017 	ldw	fp,0(sp)
   1497c:	dec00104 	addi	sp,sp,4
   14980:	f800283a 	ret

00014984 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   14984:	defff904 	addi	sp,sp,-28
   14988:	df000615 	stw	fp,24(sp)
   1498c:	df000604 	addi	fp,sp,24
   14990:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14994:	0005303a 	rdctl	r2,status
   14998:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1499c:	e0fffe17 	ldw	r3,-8(fp)
   149a0:	00bfff84 	movi	r2,-2
   149a4:	1884703a 	and	r2,r3,r2
   149a8:	1001703a 	wrctl	status,r2
  
  return context;
   149ac:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   149b0:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   149b4:	d0a01617 	ldw	r2,-32680(gp)
   149b8:	10c000c4 	addi	r3,r2,3
   149bc:	00bfff04 	movi	r2,-4
   149c0:	1884703a 	and	r2,r3,r2
   149c4:	d0a01615 	stw	r2,-32680(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   149c8:	d0e01617 	ldw	r3,-32680(gp)
   149cc:	e0bfff17 	ldw	r2,-4(fp)
   149d0:	1887883a 	add	r3,r3,r2
   149d4:	00840034 	movhi	r2,4096
   149d8:	10800004 	addi	r2,r2,0
   149dc:	10c0062e 	bgeu	r2,r3,149f8 <sbrk+0x74>
   149e0:	e0bffb17 	ldw	r2,-20(fp)
   149e4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   149e8:	e0bffa17 	ldw	r2,-24(fp)
   149ec:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   149f0:	00bfffc4 	movi	r2,-1
   149f4:	00000b06 	br	14a24 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   149f8:	d0a01617 	ldw	r2,-32680(gp)
   149fc:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   14a00:	d0e01617 	ldw	r3,-32680(gp)
   14a04:	e0bfff17 	ldw	r2,-4(fp)
   14a08:	1885883a 	add	r2,r3,r2
   14a0c:	d0a01615 	stw	r2,-32680(gp)
   14a10:	e0bffb17 	ldw	r2,-20(fp)
   14a14:	e0bffc15 	stw	r2,-16(fp)
   14a18:	e0bffc17 	ldw	r2,-16(fp)
   14a1c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   14a20:	e0bffd17 	ldw	r2,-12(fp)
} 
   14a24:	e037883a 	mov	sp,fp
   14a28:	df000017 	ldw	fp,0(sp)
   14a2c:	dec00104 	addi	sp,sp,4
   14a30:	f800283a 	ret

00014a34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   14a34:	defffe04 	addi	sp,sp,-8
   14a38:	dfc00115 	stw	ra,4(sp)
   14a3c:	df000015 	stw	fp,0(sp)
   14a40:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   14a44:	d0a01417 	ldw	r2,-32688(gp)
   14a48:	10000326 	beq	r2,zero,14a58 <alt_get_errno+0x24>
   14a4c:	d0a01417 	ldw	r2,-32688(gp)
   14a50:	103ee83a 	callr	r2
   14a54:	00000106 	br	14a5c <alt_get_errno+0x28>
   14a58:	d0a05404 	addi	r2,gp,-32432
}
   14a5c:	e037883a 	mov	sp,fp
   14a60:	dfc00117 	ldw	ra,4(sp)
   14a64:	df000017 	ldw	fp,0(sp)
   14a68:	dec00204 	addi	sp,sp,8
   14a6c:	f800283a 	ret

00014a70 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   14a70:	defff904 	addi	sp,sp,-28
   14a74:	dfc00615 	stw	ra,24(sp)
   14a78:	df000515 	stw	fp,20(sp)
   14a7c:	df000504 	addi	fp,sp,20
   14a80:	e13ffd15 	stw	r4,-12(fp)
   14a84:	e17ffe15 	stw	r5,-8(fp)
   14a88:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   14a8c:	e0bffd17 	ldw	r2,-12(fp)
   14a90:	10000616 	blt	r2,zero,14aac <write+0x3c>
   14a94:	e0bffd17 	ldw	r2,-12(fp)
   14a98:	10c00324 	muli	r3,r2,12
   14a9c:	00820034 	movhi	r2,2048
   14aa0:	10848104 	addi	r2,r2,4612
   14aa4:	1885883a 	add	r2,r3,r2
   14aa8:	00000106 	br	14ab0 <write+0x40>
   14aac:	0005883a 	mov	r2,zero
   14ab0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   14ab4:	e0bffb17 	ldw	r2,-20(fp)
   14ab8:	10002126 	beq	r2,zero,14b40 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   14abc:	e0bffb17 	ldw	r2,-20(fp)
   14ac0:	10800217 	ldw	r2,8(r2)
   14ac4:	108000cc 	andi	r2,r2,3
   14ac8:	10001826 	beq	r2,zero,14b2c <write+0xbc>
   14acc:	e0bffb17 	ldw	r2,-20(fp)
   14ad0:	10800017 	ldw	r2,0(r2)
   14ad4:	10800617 	ldw	r2,24(r2)
   14ad8:	10001426 	beq	r2,zero,14b2c <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   14adc:	e0bffb17 	ldw	r2,-20(fp)
   14ae0:	10800017 	ldw	r2,0(r2)
   14ae4:	10800617 	ldw	r2,24(r2)
   14ae8:	e0ffff17 	ldw	r3,-4(fp)
   14aec:	180d883a 	mov	r6,r3
   14af0:	e17ffe17 	ldw	r5,-8(fp)
   14af4:	e13ffb17 	ldw	r4,-20(fp)
   14af8:	103ee83a 	callr	r2
   14afc:	e0bffc15 	stw	r2,-16(fp)
   14b00:	e0bffc17 	ldw	r2,-16(fp)
   14b04:	1000070e 	bge	r2,zero,14b24 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   14b08:	0014a340 	call	14a34 <alt_get_errno>
   14b0c:	1007883a 	mov	r3,r2
   14b10:	e0bffc17 	ldw	r2,-16(fp)
   14b14:	0085c83a 	sub	r2,zero,r2
   14b18:	18800015 	stw	r2,0(r3)
        return -1;
   14b1c:	00bfffc4 	movi	r2,-1
   14b20:	00000c06 	br	14b54 <write+0xe4>
      }
      return rval;
   14b24:	e0bffc17 	ldw	r2,-16(fp)
   14b28:	00000a06 	br	14b54 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   14b2c:	0014a340 	call	14a34 <alt_get_errno>
   14b30:	1007883a 	mov	r3,r2
   14b34:	00800344 	movi	r2,13
   14b38:	18800015 	stw	r2,0(r3)
   14b3c:	00000406 	br	14b50 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   14b40:	0014a340 	call	14a34 <alt_get_errno>
   14b44:	1007883a 	mov	r3,r2
   14b48:	00801444 	movi	r2,81
   14b4c:	18800015 	stw	r2,0(r3)
  }
  return -1;
   14b50:	00bfffc4 	movi	r2,-1
}
   14b54:	e037883a 	mov	sp,fp
   14b58:	dfc00117 	ldw	ra,4(sp)
   14b5c:	df000017 	ldw	fp,0(sp)
   14b60:	dec00204 	addi	sp,sp,8
   14b64:	f800283a 	ret

00014b68 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   14b68:	defffd04 	addi	sp,sp,-12
   14b6c:	dfc00215 	stw	ra,8(sp)
   14b70:	df000115 	stw	fp,4(sp)
   14b74:	df000104 	addi	fp,sp,4
   14b78:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   14b7c:	d1601104 	addi	r5,gp,-32700
   14b80:	e13fff17 	ldw	r4,-4(fp)
   14b84:	001a9280 	call	1a928 <alt_dev_llist_insert>
}
   14b88:	e037883a 	mov	sp,fp
   14b8c:	dfc00117 	ldw	ra,4(sp)
   14b90:	df000017 	ldw	fp,0(sp)
   14b94:	dec00204 	addi	sp,sp,8
   14b98:	f800283a 	ret

00014b9c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   14b9c:	defffd04 	addi	sp,sp,-12
   14ba0:	dfc00215 	stw	ra,8(sp)
   14ba4:	df000115 	stw	fp,4(sp)
   14ba8:	df000104 	addi	fp,sp,4
   14bac:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   14bb0:	001b0980 	call	1b098 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   14bb4:	00800044 	movi	r2,1
   14bb8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   14bbc:	0001883a 	nop
   14bc0:	e037883a 	mov	sp,fp
   14bc4:	dfc00117 	ldw	ra,4(sp)
   14bc8:	df000017 	ldw	fp,0(sp)
   14bcc:	dec00204 	addi	sp,sp,8
   14bd0:	f800283a 	ret

00014bd4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   14bd4:	defffd04 	addi	sp,sp,-12
   14bd8:	dfc00215 	stw	ra,8(sp)
   14bdc:	df000115 	stw	fp,4(sp)
   14be0:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   14be4:	01c0fa04 	movi	r7,1000
   14be8:	000d883a 	mov	r6,zero
   14bec:	000b883a 	mov	r5,zero
   14bf0:	01000134 	movhi	r4,4
   14bf4:	210c1004 	addi	r4,r4,12352
   14bf8:	00185bc0 	call	185bc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   14bfc:	01020034 	movhi	r4,2048
   14c00:	2104e104 	addi	r4,r4,4996
   14c04:	0014f5c0 	call	14f5c <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   14c08:	01800144 	movi	r6,5
   14c0c:	000b883a 	mov	r5,zero
   14c10:	01020034 	movhi	r4,2048
   14c14:	21052204 	addi	r4,r4,5256
   14c18:	0016d6c0 	call	16d6c <altera_avalon_jtag_uart_init>
   14c1c:	01020034 	movhi	r4,2048
   14c20:	21051804 	addi	r4,r4,5216
   14c24:	0014b680 	call	14b68 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   14c28:	01020034 	movhi	r4,2048
   14c2c:	21093a04 	addi	r4,r4,9448
   14c30:	00183b00 	call	183b0 <altera_avalon_lcd_16207_init>
   14c34:	01020034 	movhi	r4,2048
   14c38:	21093004 	addi	r4,r4,9408
   14c3c:	0014b680 	call	14b68 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   14c40:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   14c44:	018000c4 	movi	r6,3
   14c48:	000b883a 	mov	r5,zero
   14c4c:	01020034 	movhi	r4,2048
   14c50:	21098204 	addi	r4,r4,9736
   14c54:	00187400 	call	18740 <altera_avalon_uart_init>
   14c58:	01020034 	movhi	r4,2048
   14c5c:	21097804 	addi	r4,r4,9696
   14c60:	0014b680 	call	14b68 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   14c64:	01020034 	movhi	r4,2048
   14c68:	2109a904 	addi	r4,r4,9892
   14c6c:	001902c0 	call	1902c <alt_up_ps2_init>
   14c70:	01020034 	movhi	r4,2048
   14c74:	2109a904 	addi	r4,r4,9892
   14c78:	0014b680 	call	14b68 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   14c7c:	00820034 	movhi	r2,2048
   14c80:	1089b704 	addi	r2,r2,9948
   14c84:	10800a17 	ldw	r2,40(r2)
   14c88:	10800104 	addi	r2,r2,4
   14c8c:	10800017 	ldw	r2,0(r2)
   14c90:	10ffffcc 	andi	r3,r2,65535
   14c94:	00820034 	movhi	r2,2048
   14c98:	1089b704 	addi	r2,r2,9948
   14c9c:	10c00c15 	stw	r3,48(r2)
   14ca0:	00820034 	movhi	r2,2048
   14ca4:	1089b704 	addi	r2,r2,9948
   14ca8:	10800a17 	ldw	r2,40(r2)
   14cac:	10800104 	addi	r2,r2,4
   14cb0:	10800017 	ldw	r2,0(r2)
   14cb4:	1006d43a 	srli	r3,r2,16
   14cb8:	00820034 	movhi	r2,2048
   14cbc:	1089b704 	addi	r2,r2,9948
   14cc0:	10c00d15 	stw	r3,52(r2)
   14cc4:	00820034 	movhi	r2,2048
   14cc8:	1089b704 	addi	r2,r2,9948
   14ccc:	10800c17 	ldw	r2,48(r2)
   14cd0:	10801068 	cmpgeui	r2,r2,65
   14cd4:	1000081e 	bne	r2,zero,14cf8 <alt_sys_init+0x124>
   14cd8:	00820034 	movhi	r2,2048
   14cdc:	1089b704 	addi	r2,r2,9948
   14ce0:	00c00fc4 	movi	r3,63
   14ce4:	10c00f15 	stw	r3,60(r2)
   14ce8:	00820034 	movhi	r2,2048
   14cec:	1089b704 	addi	r2,r2,9948
   14cf0:	00c00184 	movi	r3,6
   14cf4:	10c01015 	stw	r3,64(r2)
   14cf8:	00820034 	movhi	r2,2048
   14cfc:	1089b704 	addi	r2,r2,9948
   14d00:	10800d17 	ldw	r2,52(r2)
   14d04:	10800868 	cmpgeui	r2,r2,33
   14d08:	1000041e 	bne	r2,zero,14d1c <alt_sys_init+0x148>
   14d0c:	00820034 	movhi	r2,2048
   14d10:	1089b704 	addi	r2,r2,9948
   14d14:	00c007c4 	movi	r3,31
   14d18:	10c01115 	stw	r3,68(r2)
   14d1c:	01020034 	movhi	r4,2048
   14d20:	2109b704 	addi	r4,r4,9948
   14d24:	00195b40 	call	195b4 <alt_up_char_buffer_init>
   14d28:	01020034 	movhi	r4,2048
   14d2c:	2109b704 	addi	r4,r4,9948
   14d30:	0014b680 	call	14b68 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   14d34:	00820034 	movhi	r2,2048
   14d38:	1089c904 	addi	r2,r2,10020
   14d3c:	10800a17 	ldw	r2,40(r2)
   14d40:	10800017 	ldw	r2,0(r2)
   14d44:	1007883a 	mov	r3,r2
   14d48:	00820034 	movhi	r2,2048
   14d4c:	1089c904 	addi	r2,r2,10020
   14d50:	10c00b15 	stw	r3,44(r2)
   14d54:	00820034 	movhi	r2,2048
   14d58:	1089c904 	addi	r2,r2,10020
   14d5c:	10800a17 	ldw	r2,40(r2)
   14d60:	10800104 	addi	r2,r2,4
   14d64:	10800017 	ldw	r2,0(r2)
   14d68:	1007883a 	mov	r3,r2
   14d6c:	00820034 	movhi	r2,2048
   14d70:	1089c904 	addi	r2,r2,10020
   14d74:	10c00c15 	stw	r3,48(r2)
   14d78:	00820034 	movhi	r2,2048
   14d7c:	1089c904 	addi	r2,r2,10020
   14d80:	10800a17 	ldw	r2,40(r2)
   14d84:	10800204 	addi	r2,r2,8
   14d88:	10800017 	ldw	r2,0(r2)
   14d8c:	10ffffcc 	andi	r3,r2,65535
   14d90:	00820034 	movhi	r2,2048
   14d94:	1089c904 	addi	r2,r2,10020
   14d98:	10c00f15 	stw	r3,60(r2)
   14d9c:	00820034 	movhi	r2,2048
   14da0:	1089c904 	addi	r2,r2,10020
   14da4:	10800a17 	ldw	r2,40(r2)
   14da8:	10800204 	addi	r2,r2,8
   14dac:	10800017 	ldw	r2,0(r2)
   14db0:	1006d43a 	srli	r3,r2,16
   14db4:	00820034 	movhi	r2,2048
   14db8:	1089c904 	addi	r2,r2,10020
   14dbc:	10c01015 	stw	r3,64(r2)
   14dc0:	00820034 	movhi	r2,2048
   14dc4:	1089c904 	addi	r2,r2,10020
   14dc8:	10800a17 	ldw	r2,40(r2)
   14dcc:	10800304 	addi	r2,r2,12
   14dd0:	10800017 	ldw	r2,0(r2)
   14dd4:	1005d07a 	srai	r2,r2,1
   14dd8:	10c0004c 	andi	r3,r2,1
   14ddc:	00820034 	movhi	r2,2048
   14de0:	1089c904 	addi	r2,r2,10020
   14de4:	10c00d15 	stw	r3,52(r2)
   14de8:	00820034 	movhi	r2,2048
   14dec:	1089c904 	addi	r2,r2,10020
   14df0:	10800a17 	ldw	r2,40(r2)
   14df4:	10800304 	addi	r2,r2,12
   14df8:	10800017 	ldw	r2,0(r2)
   14dfc:	1005d13a 	srai	r2,r2,4
   14e00:	10c003cc 	andi	r3,r2,15
   14e04:	00820034 	movhi	r2,2048
   14e08:	1089c904 	addi	r2,r2,10020
   14e0c:	10c00e15 	stw	r3,56(r2)
   14e10:	00820034 	movhi	r2,2048
   14e14:	1089c904 	addi	r2,r2,10020
   14e18:	10800a17 	ldw	r2,40(r2)
   14e1c:	10800304 	addi	r2,r2,12
   14e20:	10800017 	ldw	r2,0(r2)
   14e24:	1005d43a 	srai	r2,r2,16
   14e28:	e0bfff05 	stb	r2,-4(fp)
   14e2c:	00820034 	movhi	r2,2048
   14e30:	1089c904 	addi	r2,r2,10020
   14e34:	10800a17 	ldw	r2,40(r2)
   14e38:	10800304 	addi	r2,r2,12
   14e3c:	10800017 	ldw	r2,0(r2)
   14e40:	1004d63a 	srli	r2,r2,24
   14e44:	e0bfff45 	stb	r2,-3(fp)
   14e48:	00820034 	movhi	r2,2048
   14e4c:	1089c904 	addi	r2,r2,10020
   14e50:	10800e17 	ldw	r2,56(r2)
   14e54:	10800058 	cmpnei	r2,r2,1
   14e58:	1000041e 	bne	r2,zero,14e6c <alt_sys_init+0x298>
   14e5c:	00820034 	movhi	r2,2048
   14e60:	1089c904 	addi	r2,r2,10020
   14e64:	10001115 	stw	zero,68(r2)
   14e68:	00000e06 	br	14ea4 <alt_sys_init+0x2d0>
   14e6c:	00820034 	movhi	r2,2048
   14e70:	1089c904 	addi	r2,r2,10020
   14e74:	10800e17 	ldw	r2,56(r2)
   14e78:	10800098 	cmpnei	r2,r2,2
   14e7c:	1000051e 	bne	r2,zero,14e94 <alt_sys_init+0x2c0>
   14e80:	00820034 	movhi	r2,2048
   14e84:	1089c904 	addi	r2,r2,10020
   14e88:	00c00044 	movi	r3,1
   14e8c:	10c01115 	stw	r3,68(r2)
   14e90:	00000406 	br	14ea4 <alt_sys_init+0x2d0>
   14e94:	00820034 	movhi	r2,2048
   14e98:	1089c904 	addi	r2,r2,10020
   14e9c:	00c00084 	movi	r3,2
   14ea0:	10c01115 	stw	r3,68(r2)
   14ea4:	e0bfff03 	ldbu	r2,-4(fp)
   14ea8:	00c00804 	movi	r3,32
   14eac:	1885c83a 	sub	r2,r3,r2
   14eb0:	00ffffc4 	movi	r3,-1
   14eb4:	1886d83a 	srl	r3,r3,r2
   14eb8:	00820034 	movhi	r2,2048
   14ebc:	1089c904 	addi	r2,r2,10020
   14ec0:	10c01215 	stw	r3,72(r2)
   14ec4:	e0ffff03 	ldbu	r3,-4(fp)
   14ec8:	00820034 	movhi	r2,2048
   14ecc:	1089c904 	addi	r2,r2,10020
   14ed0:	10801117 	ldw	r2,68(r2)
   14ed4:	1887883a 	add	r3,r3,r2
   14ed8:	00820034 	movhi	r2,2048
   14edc:	1089c904 	addi	r2,r2,10020
   14ee0:	10c01315 	stw	r3,76(r2)
   14ee4:	e0bfff43 	ldbu	r2,-3(fp)
   14ee8:	00c00804 	movi	r3,32
   14eec:	1885c83a 	sub	r2,r3,r2
   14ef0:	00ffffc4 	movi	r3,-1
   14ef4:	1886d83a 	srl	r3,r3,r2
   14ef8:	00820034 	movhi	r2,2048
   14efc:	1089c904 	addi	r2,r2,10020
   14f00:	10c01415 	stw	r3,80(r2)
   14f04:	01020034 	movhi	r4,2048
   14f08:	2109c904 	addi	r4,r4,10020
   14f0c:	0014b680 	call	14b68 <alt_dev_reg>
}
   14f10:	0001883a 	nop
   14f14:	e037883a 	mov	sp,fp
   14f18:	dfc00117 	ldw	ra,4(sp)
   14f1c:	df000017 	ldw	fp,0(sp)
   14f20:	dec00204 	addi	sp,sp,8
   14f24:	f800283a 	ret

00014f28 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   14f28:	defffd04 	addi	sp,sp,-12
   14f2c:	dfc00215 	stw	ra,8(sp)
   14f30:	df000115 	stw	fp,4(sp)
   14f34:	df000104 	addi	fp,sp,4
   14f38:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   14f3c:	d1601804 	addi	r5,gp,-32672
   14f40:	e13fff17 	ldw	r4,-4(fp)
   14f44:	001a9280 	call	1a928 <alt_dev_llist_insert>
}
   14f48:	e037883a 	mov	sp,fp
   14f4c:	dfc00117 	ldw	ra,4(sp)
   14f50:	df000017 	ldw	fp,0(sp)
   14f54:	dec00204 	addi	sp,sp,8
   14f58:	f800283a 	ret

00014f5c <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   14f5c:	defffc04 	addi	sp,sp,-16
   14f60:	dfc00315 	stw	ra,12(sp)
   14f64:	df000215 	stw	fp,8(sp)
   14f68:	df000204 	addi	fp,sp,8
   14f6c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   14f70:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   14f74:	e13fff17 	ldw	r4,-4(fp)
   14f78:	00163c00 	call	163c0 <alt_read_cfi_width>
   14f7c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14f80:	e0bffe17 	ldw	r2,-8(fp)
   14f84:	1000031e 	bne	r2,zero,14f94 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   14f88:	e13fff17 	ldw	r4,-4(fp)
   14f8c:	0015b180 	call	15b18 <alt_set_flash_width_func>
   14f90:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   14f94:	e0bffe17 	ldw	r2,-8(fp)
   14f98:	1000031e 	bne	r2,zero,14fa8 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   14f9c:	e13fff17 	ldw	r4,-4(fp)
   14fa0:	0015df80 	call	15df8 <alt_read_cfi_table>
   14fa4:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   14fa8:	e0bffe17 	ldw	r2,-8(fp)
   14fac:	1000031e 	bne	r2,zero,14fbc <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   14fb0:	e13fff17 	ldw	r4,-4(fp)
   14fb4:	0015cdc0 	call	15cdc <alt_set_flash_algorithm_func>
   14fb8:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   14fbc:	e0bffe17 	ldw	r2,-8(fp)
   14fc0:	1000041e 	bne	r2,zero,14fd4 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   14fc4:	e0bfff17 	ldw	r2,-4(fp)
   14fc8:	1009883a 	mov	r4,r2
   14fcc:	0014f280 	call	14f28 <alt_flash_device_register>
   14fd0:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   14fd4:	e0bffe17 	ldw	r2,-8(fp)
}
   14fd8:	e037883a 	mov	sp,fp
   14fdc:	dfc00117 	ldw	ra,4(sp)
   14fe0:	df000017 	ldw	fp,0(sp)
   14fe4:	dec00204 	addi	sp,sp,8
   14fe8:	f800283a 	ret

00014fec <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   14fec:	defff104 	addi	sp,sp,-60
   14ff0:	dfc00e15 	stw	ra,56(sp)
   14ff4:	df000d15 	stw	fp,52(sp)
   14ff8:	df000d04 	addi	fp,sp,52
   14ffc:	e13ffc15 	stw	r4,-16(fp)
   15000:	e17ffd15 	stw	r5,-12(fp)
   15004:	e1bffe15 	stw	r6,-8(fp)
   15008:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   1500c:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   15010:	e0bfff17 	ldw	r2,-4(fp)
   15014:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   15018:	e0bffd17 	ldw	r2,-12(fp)
   1501c:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   15020:	e0bffc17 	ldw	r2,-16(fp)
   15024:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   15028:	e03ff515 	stw	zero,-44(fp)
   1502c:	00008706 	br	1524c <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   15030:	e0fffa17 	ldw	r3,-24(fp)
   15034:	e0bff517 	ldw	r2,-44(fp)
   15038:	1004913a 	slli	r2,r2,4
   1503c:	1885883a 	add	r2,r3,r2
   15040:	10800d04 	addi	r2,r2,52
   15044:	10800017 	ldw	r2,0(r2)
   15048:	e0fffd17 	ldw	r3,-12(fp)
   1504c:	18807c16 	blt	r3,r2,15240 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   15050:	e0fffa17 	ldw	r3,-24(fp)
   15054:	e0bff517 	ldw	r2,-44(fp)
   15058:	1004913a 	slli	r2,r2,4
   1505c:	1885883a 	add	r2,r3,r2
   15060:	10800d04 	addi	r2,r2,52
   15064:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   15068:	e13ffa17 	ldw	r4,-24(fp)
   1506c:	e0bff517 	ldw	r2,-44(fp)
   15070:	1004913a 	slli	r2,r2,4
   15074:	2085883a 	add	r2,r4,r2
   15078:	10800e04 	addi	r2,r2,56
   1507c:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   15080:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   15084:	e0fffd17 	ldw	r3,-12(fp)
   15088:	18806d0e 	bge	r3,r2,15240 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   1508c:	e0fffa17 	ldw	r3,-24(fp)
   15090:	e0bff517 	ldw	r2,-44(fp)
   15094:	1004913a 	slli	r2,r2,4
   15098:	1885883a 	add	r2,r3,r2
   1509c:	10800d04 	addi	r2,r2,52
   150a0:	10800017 	ldw	r2,0(r2)
   150a4:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   150a8:	e03ff615 	stw	zero,-40(fp)
   150ac:	00005c06 	br	15220 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   150b0:	e0fffd17 	ldw	r3,-12(fp)
   150b4:	e0bff717 	ldw	r2,-36(fp)
   150b8:	18804d16 	blt	r3,r2,151f0 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   150bc:	e0fffa17 	ldw	r3,-24(fp)
   150c0:	e0bff517 	ldw	r2,-44(fp)
   150c4:	10800104 	addi	r2,r2,4
   150c8:	1004913a 	slli	r2,r2,4
   150cc:	1885883a 	add	r2,r3,r2
   150d0:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   150d4:	e0bff717 	ldw	r2,-36(fp)
   150d8:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   150dc:	e0fffd17 	ldw	r3,-12(fp)
   150e0:	1880430e 	bge	r3,r2,151f0 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   150e4:	e0fffa17 	ldw	r3,-24(fp)
   150e8:	e0bff517 	ldw	r2,-44(fp)
   150ec:	10800104 	addi	r2,r2,4
   150f0:	1004913a 	slli	r2,r2,4
   150f4:	1885883a 	add	r2,r3,r2
   150f8:	10c00017 	ldw	r3,0(r2)
   150fc:	e0bff717 	ldw	r2,-36(fp)
   15100:	1887883a 	add	r3,r3,r2
   15104:	e0bffd17 	ldw	r2,-12(fp)
   15108:	1885c83a 	sub	r2,r3,r2
   1510c:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   15110:	e0fffb17 	ldw	r3,-20(fp)
   15114:	e0bfff17 	ldw	r2,-4(fp)
   15118:	1880010e 	bge	r3,r2,15120 <alt_flash_cfi_write+0x134>
   1511c:	1805883a 	mov	r2,r3
   15120:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   15124:	e0bffa17 	ldw	r2,-24(fp)
   15128:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   1512c:	e0bffd17 	ldw	r2,-12(fp)
   15130:	1885883a 	add	r2,r3,r2
   15134:	e0fffb17 	ldw	r3,-20(fp)
   15138:	180d883a 	mov	r6,r3
   1513c:	100b883a 	mov	r5,r2
   15140:	e13ffe17 	ldw	r4,-8(fp)
   15144:	000b23c0 	call	b23c <memcmp>
   15148:	10001326 	beq	r2,zero,15198 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   1514c:	e0bffa17 	ldw	r2,-24(fp)
   15150:	10800817 	ldw	r2,32(r2)
   15154:	e0fffa17 	ldw	r3,-24(fp)
   15158:	e17ff717 	ldw	r5,-36(fp)
   1515c:	1809883a 	mov	r4,r3
   15160:	103ee83a 	callr	r2
   15164:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   15168:	e0bff417 	ldw	r2,-48(fp)
   1516c:	10000a1e 	bne	r2,zero,15198 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   15170:	e0bffa17 	ldw	r2,-24(fp)
   15174:	10800917 	ldw	r2,36(r2)
   15178:	e13ffa17 	ldw	r4,-24(fp)
   1517c:	e0fffb17 	ldw	r3,-20(fp)
   15180:	d8c00015 	stw	r3,0(sp)
   15184:	e1fffe17 	ldw	r7,-8(fp)
   15188:	e1bffd17 	ldw	r6,-12(fp)
   1518c:	e17ff717 	ldw	r5,-36(fp)
   15190:	103ee83a 	callr	r2
   15194:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   15198:	e0ffff17 	ldw	r3,-4(fp)
   1519c:	e0bffb17 	ldw	r2,-20(fp)
   151a0:	18802e26 	beq	r3,r2,1525c <alt_flash_cfi_write+0x270>
   151a4:	e0bff417 	ldw	r2,-48(fp)
   151a8:	10002c1e 	bne	r2,zero,1525c <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   151ac:	e0ffff17 	ldw	r3,-4(fp)
   151b0:	e0bffb17 	ldw	r2,-20(fp)
   151b4:	1885c83a 	sub	r2,r3,r2
   151b8:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   151bc:	e0fffa17 	ldw	r3,-24(fp)
   151c0:	e0bff517 	ldw	r2,-44(fp)
   151c4:	10800104 	addi	r2,r2,4
   151c8:	1004913a 	slli	r2,r2,4
   151cc:	1885883a 	add	r2,r3,r2
   151d0:	10c00017 	ldw	r3,0(r2)
   151d4:	e0bff717 	ldw	r2,-36(fp)
   151d8:	1885883a 	add	r2,r3,r2
   151dc:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   151e0:	e0bffb17 	ldw	r2,-20(fp)
   151e4:	e0fffe17 	ldw	r3,-8(fp)
   151e8:	1885883a 	add	r2,r3,r2
   151ec:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   151f0:	e0fffa17 	ldw	r3,-24(fp)
   151f4:	e0bff517 	ldw	r2,-44(fp)
   151f8:	10800104 	addi	r2,r2,4
   151fc:	1004913a 	slli	r2,r2,4
   15200:	1885883a 	add	r2,r3,r2
   15204:	10800017 	ldw	r2,0(r2)
   15208:	e0fff717 	ldw	r3,-36(fp)
   1520c:	1885883a 	add	r2,r3,r2
   15210:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   15214:	e0bff617 	ldw	r2,-40(fp)
   15218:	10800044 	addi	r2,r2,1
   1521c:	e0bff615 	stw	r2,-40(fp)
   15220:	e0fffa17 	ldw	r3,-24(fp)
   15224:	e0bff517 	ldw	r2,-44(fp)
   15228:	1004913a 	slli	r2,r2,4
   1522c:	1885883a 	add	r2,r3,r2
   15230:	10800f04 	addi	r2,r2,60
   15234:	10800017 	ldw	r2,0(r2)
   15238:	e0fff617 	ldw	r3,-40(fp)
   1523c:	18bf9c16 	blt	r3,r2,150b0 <__alt_data_end+0xf00150b0>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   15240:	e0bff517 	ldw	r2,-44(fp)
   15244:	10800044 	addi	r2,r2,1
   15248:	e0bff515 	stw	r2,-44(fp)
   1524c:	e0bffa17 	ldw	r2,-24(fp)
   15250:	10800c17 	ldw	r2,48(r2)
   15254:	e0fff517 	ldw	r3,-44(fp)
   15258:	18bf7516 	blt	r3,r2,15030 <__alt_data_end+0xf0015030>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   1525c:	e0bffa17 	ldw	r2,-24(fp)
   15260:	10c00a17 	ldw	r3,40(r2)
   15264:	e0bff917 	ldw	r2,-28(fp)
   15268:	1885883a 	add	r2,r3,r2
   1526c:	e0fff817 	ldw	r3,-32(fp)
   15270:	180b883a 	mov	r5,r3
   15274:	1009883a 	mov	r4,r2
   15278:	001a8740 	call	1a874 <alt_dcache_flush>
  return ret_code;
   1527c:	e0bff417 	ldw	r2,-48(fp)
}
   15280:	e037883a 	mov	sp,fp
   15284:	dfc00117 	ldw	ra,4(sp)
   15288:	df000017 	ldw	fp,0(sp)
   1528c:	dec00204 	addi	sp,sp,8
   15290:	f800283a 	ret

00015294 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   15294:	defffa04 	addi	sp,sp,-24
   15298:	df000515 	stw	fp,20(sp)
   1529c:	df000504 	addi	fp,sp,20
   152a0:	e13ffd15 	stw	r4,-12(fp)
   152a4:	e17ffe15 	stw	r5,-8(fp)
   152a8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   152ac:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   152b0:	e0bffd17 	ldw	r2,-12(fp)
   152b4:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   152b8:	e0bffc17 	ldw	r2,-16(fp)
   152bc:	10c00c17 	ldw	r3,48(r2)
   152c0:	e0bfff17 	ldw	r2,-4(fp)
   152c4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   152c8:	e0bffc17 	ldw	r2,-16(fp)
   152cc:	10800c17 	ldw	r2,48(r2)
   152d0:	1000031e 	bne	r2,zero,152e0 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   152d4:	00bffec4 	movi	r2,-5
   152d8:	e0bffb15 	stw	r2,-20(fp)
   152dc:	00000b06 	br	1530c <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   152e0:	e0bffc17 	ldw	r2,-16(fp)
   152e4:	10800c17 	ldw	r2,48(r2)
   152e8:	10800250 	cmplti	r2,r2,9
   152ec:	1000031e 	bne	r2,zero,152fc <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   152f0:	00bffd04 	movi	r2,-12
   152f4:	e0bffb15 	stw	r2,-20(fp)
   152f8:	00000406 	br	1530c <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   152fc:	e0bffc17 	ldw	r2,-16(fp)
   15300:	10c00d04 	addi	r3,r2,52
   15304:	e0bffe17 	ldw	r2,-8(fp)
   15308:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   1530c:	e0bffb17 	ldw	r2,-20(fp)
}
   15310:	e037883a 	mov	sp,fp
   15314:	df000017 	ldw	fp,0(sp)
   15318:	dec00104 	addi	sp,sp,4
   1531c:	f800283a 	ret

00015320 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   15320:	defff904 	addi	sp,sp,-28
   15324:	dfc00615 	stw	ra,24(sp)
   15328:	df000515 	stw	fp,20(sp)
   1532c:	df000504 	addi	fp,sp,20
   15330:	e13ffc15 	stw	r4,-16(fp)
   15334:	e17ffd15 	stw	r5,-12(fp)
   15338:	e1bffe15 	stw	r6,-8(fp)
   1533c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   15340:	e0bffc17 	ldw	r2,-16(fp)
   15344:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   15348:	e0bffb17 	ldw	r2,-20(fp)
   1534c:	10c00a17 	ldw	r3,40(r2)
   15350:	e0bffd17 	ldw	r2,-12(fp)
   15354:	1885883a 	add	r2,r3,r2
   15358:	e0ffff17 	ldw	r3,-4(fp)
   1535c:	180d883a 	mov	r6,r3
   15360:	100b883a 	mov	r5,r2
   15364:	e13ffe17 	ldw	r4,-8(fp)
   15368:	000b2b80 	call	b2b8 <memcpy>
  return 0;
   1536c:	0005883a 	mov	r2,zero
}
   15370:	e037883a 	mov	sp,fp
   15374:	dfc00117 	ldw	ra,4(sp)
   15378:	df000017 	ldw	fp,0(sp)
   1537c:	dec00204 	addi	sp,sp,8
   15380:	f800283a 	ret

00015384 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   15384:	defffa04 	addi	sp,sp,-24
   15388:	df000515 	stw	fp,20(sp)
   1538c:	df000504 	addi	fp,sp,20
   15390:	e13ffd15 	stw	r4,-12(fp)
   15394:	e17ffe15 	stw	r5,-8(fp)
   15398:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   1539c:	e0bffd17 	ldw	r2,-12(fp)
   153a0:	10802f17 	ldw	r2,188(r2)
   153a4:	10800058 	cmpnei	r2,r2,1
   153a8:	1000091e 	bne	r2,zero,153d0 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   153ac:	e0bffd17 	ldw	r2,-12(fp)
   153b0:	10c00a17 	ldw	r3,40(r2)
   153b4:	e0bffe17 	ldw	r2,-8(fp)
   153b8:	1885883a 	add	r2,r3,r2
   153bc:	e0ffff17 	ldw	r3,-4(fp)
   153c0:	18c00003 	ldbu	r3,0(r3)
   153c4:	18c03fcc 	andi	r3,r3,255
   153c8:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   153cc:	00003f06 	br	154cc <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   153d0:	e0bffd17 	ldw	r2,-12(fp)
   153d4:	10802f17 	ldw	r2,188(r2)
   153d8:	10800098 	cmpnei	r2,r2,2
   153dc:	1000141e 	bne	r2,zero,15430 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   153e0:	e0bfff17 	ldw	r2,-4(fp)
   153e4:	10800003 	ldbu	r2,0(r2)
   153e8:	10803fcc 	andi	r2,r2,255
   153ec:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   153f0:	e0bfff17 	ldw	r2,-4(fp)
   153f4:	10800044 	addi	r2,r2,1
   153f8:	10800003 	ldbu	r2,0(r2)
   153fc:	10803fcc 	andi	r2,r2,255
   15400:	1004923a 	slli	r2,r2,8
   15404:	1007883a 	mov	r3,r2
   15408:	e0bffb0b 	ldhu	r2,-20(fp)
   1540c:	1884b03a 	or	r2,r3,r2
   15410:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   15414:	e0bffd17 	ldw	r2,-12(fp)
   15418:	10c00a17 	ldw	r3,40(r2)
   1541c:	e0bffe17 	ldw	r2,-8(fp)
   15420:	1885883a 	add	r2,r3,r2
   15424:	e0fffb0b 	ldhu	r3,-20(fp)
   15428:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   1542c:	00002706 	br	154cc <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   15430:	e0bffd17 	ldw	r2,-12(fp)
   15434:	10802f17 	ldw	r2,188(r2)
   15438:	10800118 	cmpnei	r2,r2,4
   1543c:	1000231e 	bne	r2,zero,154cc <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   15440:	e0bfff17 	ldw	r2,-4(fp)
   15444:	10800003 	ldbu	r2,0(r2)
   15448:	10803fcc 	andi	r2,r2,255
   1544c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   15450:	e0bfff17 	ldw	r2,-4(fp)
   15454:	10800044 	addi	r2,r2,1
   15458:	10800003 	ldbu	r2,0(r2)
   1545c:	10803fcc 	andi	r2,r2,255
   15460:	1004923a 	slli	r2,r2,8
   15464:	e0fffc17 	ldw	r3,-16(fp)
   15468:	1884b03a 	or	r2,r3,r2
   1546c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   15470:	e0bfff17 	ldw	r2,-4(fp)
   15474:	10800084 	addi	r2,r2,2
   15478:	10800003 	ldbu	r2,0(r2)
   1547c:	10803fcc 	andi	r2,r2,255
   15480:	1004943a 	slli	r2,r2,16
   15484:	e0fffc17 	ldw	r3,-16(fp)
   15488:	1884b03a 	or	r2,r3,r2
   1548c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   15490:	e0bfff17 	ldw	r2,-4(fp)
   15494:	108000c4 	addi	r2,r2,3
   15498:	10800003 	ldbu	r2,0(r2)
   1549c:	10803fcc 	andi	r2,r2,255
   154a0:	1004963a 	slli	r2,r2,24
   154a4:	e0fffc17 	ldw	r3,-16(fp)
   154a8:	1884b03a 	or	r2,r3,r2
   154ac:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   154b0:	e0bffd17 	ldw	r2,-12(fp)
   154b4:	10c00a17 	ldw	r3,40(r2)
   154b8:	e0bffe17 	ldw	r2,-8(fp)
   154bc:	1885883a 	add	r2,r3,r2
   154c0:	e0fffc17 	ldw	r3,-16(fp)
   154c4:	10c00035 	stwio	r3,0(r2)
  }

  return;
   154c8:	0001883a 	nop
   154cc:	0001883a 	nop
}
   154d0:	e037883a 	mov	sp,fp
   154d4:	df000017 	ldw	fp,0(sp)
   154d8:	dec00104 	addi	sp,sp,4
   154dc:	f800283a 	ret

000154e0 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   154e0:	defff304 	addi	sp,sp,-52
   154e4:	dfc00c15 	stw	ra,48(sp)
   154e8:	df000b15 	stw	fp,44(sp)
   154ec:	df000b04 	addi	fp,sp,44
   154f0:	e13ffc15 	stw	r4,-16(fp)
   154f4:	e17ffd15 	stw	r5,-12(fp)
   154f8:	e1bffe15 	stw	r6,-8(fp)
   154fc:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   15500:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   15504:	e0bffc17 	ldw	r2,-16(fp)
   15508:	10c00a17 	ldw	r3,40(r2)
   1550c:	e0bffd17 	ldw	r2,-12(fp)
   15510:	1885883a 	add	r2,r3,r2
   15514:	1007883a 	mov	r3,r2
                      flash->mode_width);
   15518:	e0bffc17 	ldw	r2,-16(fp)
   1551c:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   15520:	1889283a 	div	r4,r3,r2
   15524:	2085383a 	mul	r2,r4,r2
   15528:	1885c83a 	sub	r2,r3,r2
   1552c:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   15530:	e0bff817 	ldw	r2,-32(fp)
   15534:	10003b26 	beq	r2,zero,15624 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   15538:	e0bffc17 	ldw	r2,-16(fp)
   1553c:	10c02f17 	ldw	r3,188(r2)
   15540:	e0bff817 	ldw	r2,-32(fp)
   15544:	1885c83a 	sub	r2,r3,r2
   15548:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   1554c:	e03ff615 	stw	zero,-40(fp)
   15550:	00001206 	br	1559c <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   15554:	e0bffc17 	ldw	r2,-16(fp)
   15558:	10800a17 	ldw	r2,40(r2)
   1555c:	e13ffd17 	ldw	r4,-12(fp)
   15560:	e0fff817 	ldw	r3,-32(fp)
   15564:	20c9c83a 	sub	r4,r4,r3
   15568:	e0fff617 	ldw	r3,-40(fp)
   1556c:	20c7883a 	add	r3,r4,r3
   15570:	10c5883a 	add	r2,r2,r3
   15574:	10800023 	ldbuio	r2,0(r2)
   15578:	10803fcc 	andi	r2,r2,255
   1557c:	1009883a 	mov	r4,r2
   15580:	e0fffb04 	addi	r3,fp,-20
   15584:	e0bff617 	ldw	r2,-40(fp)
   15588:	1885883a 	add	r2,r3,r2
   1558c:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   15590:	e0bff617 	ldw	r2,-40(fp)
   15594:	10800044 	addi	r2,r2,1
   15598:	e0bff615 	stw	r2,-40(fp)
   1559c:	e0fff617 	ldw	r3,-40(fp)
   155a0:	e0bff817 	ldw	r2,-32(fp)
   155a4:	18bfeb16 	blt	r3,r2,15554 <__alt_data_end+0xf0015554>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   155a8:	e03ff615 	stw	zero,-40(fp)
   155ac:	00000d06 	br	155e4 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   155b0:	e0fff817 	ldw	r3,-32(fp)
   155b4:	e0bff617 	ldw	r2,-40(fp)
   155b8:	1885883a 	add	r2,r3,r2
   155bc:	e0fff617 	ldw	r3,-40(fp)
   155c0:	e13ffe17 	ldw	r4,-8(fp)
   155c4:	20c7883a 	add	r3,r4,r3
   155c8:	18c00003 	ldbu	r3,0(r3)
   155cc:	e13ffb04 	addi	r4,fp,-20
   155d0:	2085883a 	add	r2,r4,r2
   155d4:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   155d8:	e0bff617 	ldw	r2,-40(fp)
   155dc:	10800044 	addi	r2,r2,1
   155e0:	e0bff615 	stw	r2,-40(fp)
   155e4:	e0fff617 	ldw	r3,-40(fp)
   155e8:	e0bff917 	ldw	r2,-28(fp)
   155ec:	18bff016 	blt	r3,r2,155b0 <__alt_data_end+0xf00155b0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   155f0:	e0fffd17 	ldw	r3,-12(fp)
   155f4:	e0bff817 	ldw	r2,-32(fp)
   155f8:	1887c83a 	sub	r3,r3,r2
   155fc:	e13ffb04 	addi	r4,fp,-20
   15600:	e0800217 	ldw	r2,8(fp)
   15604:	200d883a 	mov	r6,r4
   15608:	180b883a 	mov	r5,r3
   1560c:	e13ffc17 	ldw	r4,-16(fp)
   15610:	103ee83a 	callr	r2
   15614:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   15618:	e0bff917 	ldw	r2,-28(fp)
   1561c:	e0bff615 	stw	r2,-40(fp)
   15620:	00000106 	br	15628 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   15624:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   15628:	e0fffd17 	ldw	r3,-12(fp)
   1562c:	e0bfff17 	ldw	r2,-4(fp)
   15630:	1885883a 	add	r2,r3,r2
   15634:	e0fffc17 	ldw	r3,-16(fp)
   15638:	18c02f17 	ldw	r3,188(r3)
   1563c:	10c9283a 	div	r4,r2,r3
   15640:	20c7383a 	mul	r3,r4,r3
   15644:	10c5c83a 	sub	r2,r2,r3
   15648:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   1564c:	00001106 	br	15694 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   15650:	e0fffd17 	ldw	r3,-12(fp)
   15654:	e0bff617 	ldw	r2,-40(fp)
   15658:	1889883a 	add	r4,r3,r2
   1565c:	e0bff617 	ldw	r2,-40(fp)
   15660:	e0fffe17 	ldw	r3,-8(fp)
   15664:	1887883a 	add	r3,r3,r2
   15668:	e0800217 	ldw	r2,8(fp)
   1566c:	180d883a 	mov	r6,r3
   15670:	200b883a 	mov	r5,r4
   15674:	e13ffc17 	ldw	r4,-16(fp)
   15678:	103ee83a 	callr	r2
   1567c:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   15680:	e0bffc17 	ldw	r2,-16(fp)
   15684:	10802f17 	ldw	r2,188(r2)
   15688:	e0fff617 	ldw	r3,-40(fp)
   1568c:	1885883a 	add	r2,r3,r2
   15690:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   15694:	e0bff517 	ldw	r2,-44(fp)
   15698:	1000051e 	bne	r2,zero,156b0 <alt_flash_program_block+0x1d0>
   1569c:	e0ffff17 	ldw	r3,-4(fp)
   156a0:	e0bffa17 	ldw	r2,-24(fp)
   156a4:	1885c83a 	sub	r2,r3,r2
   156a8:	e0fff617 	ldw	r3,-40(fp)
   156ac:	18bfe816 	blt	r3,r2,15650 <__alt_data_end+0xf0015650>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   156b0:	e0bffa17 	ldw	r2,-24(fp)
   156b4:	10003c26 	beq	r2,zero,157a8 <alt_flash_program_block+0x2c8>
   156b8:	e0bff517 	ldw	r2,-44(fp)
   156bc:	10003a1e 	bne	r2,zero,157a8 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   156c0:	e0bffc17 	ldw	r2,-16(fp)
   156c4:	10c02f17 	ldw	r3,188(r2)
   156c8:	e0bffa17 	ldw	r2,-24(fp)
   156cc:	1885c83a 	sub	r2,r3,r2
   156d0:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   156d4:	e03ff715 	stw	zero,-36(fp)
   156d8:	00000d06 	br	15710 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   156dc:	e0fff617 	ldw	r3,-40(fp)
   156e0:	e0bff717 	ldw	r2,-36(fp)
   156e4:	1885883a 	add	r2,r3,r2
   156e8:	e0fffe17 	ldw	r3,-8(fp)
   156ec:	1885883a 	add	r2,r3,r2
   156f0:	10c00003 	ldbu	r3,0(r2)
   156f4:	e13ffb04 	addi	r4,fp,-20
   156f8:	e0bff717 	ldw	r2,-36(fp)
   156fc:	2085883a 	add	r2,r4,r2
   15700:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   15704:	e0bff717 	ldw	r2,-36(fp)
   15708:	10800044 	addi	r2,r2,1
   1570c:	e0bff715 	stw	r2,-36(fp)
   15710:	e0fff717 	ldw	r3,-36(fp)
   15714:	e0bffa17 	ldw	r2,-24(fp)
   15718:	18bff016 	blt	r3,r2,156dc <__alt_data_end+0xf00156dc>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1571c:	e03ff715 	stw	zero,-36(fp)
   15720:	00001406 	br	15774 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   15724:	e0fffa17 	ldw	r3,-24(fp)
   15728:	e0bff717 	ldw	r2,-36(fp)
   1572c:	1885883a 	add	r2,r3,r2
   15730:	e0fffc17 	ldw	r3,-16(fp)
   15734:	18c00a17 	ldw	r3,40(r3)
   15738:	e17ffd17 	ldw	r5,-12(fp)
   1573c:	e13fff17 	ldw	r4,-4(fp)
   15740:	290b883a 	add	r5,r5,r4
   15744:	e13ff717 	ldw	r4,-36(fp)
   15748:	2909883a 	add	r4,r5,r4
   1574c:	1907883a 	add	r3,r3,r4
   15750:	18c00023 	ldbuio	r3,0(r3)
   15754:	18c03fcc 	andi	r3,r3,255
   15758:	1809883a 	mov	r4,r3
   1575c:	e0fffb04 	addi	r3,fp,-20
   15760:	1885883a 	add	r2,r3,r2
   15764:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   15768:	e0bff717 	ldw	r2,-36(fp)
   1576c:	10800044 	addi	r2,r2,1
   15770:	e0bff715 	stw	r2,-36(fp)
   15774:	e0fff717 	ldw	r3,-36(fp)
   15778:	e0bff817 	ldw	r2,-32(fp)
   1577c:	18bfe916 	blt	r3,r2,15724 <__alt_data_end+0xf0015724>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   15780:	e0fffd17 	ldw	r3,-12(fp)
   15784:	e0bff617 	ldw	r2,-40(fp)
   15788:	1887883a 	add	r3,r3,r2
   1578c:	e13ffb04 	addi	r4,fp,-20
   15790:	e0800217 	ldw	r2,8(fp)
   15794:	200d883a 	mov	r6,r4
   15798:	180b883a 	mov	r5,r3
   1579c:	e13ffc17 	ldw	r4,-16(fp)
   157a0:	103ee83a 	callr	r2
   157a4:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   157a8:	e0bff517 	ldw	r2,-44(fp)
}
   157ac:	e037883a 	mov	sp,fp
   157b0:	dfc00117 	ldw	ra,4(sp)
   157b4:	df000017 	ldw	fp,0(sp)
   157b8:	dec00204 	addi	sp,sp,8
   157bc:	f800283a 	ret

000157c0 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   157c0:	defffd04 	addi	sp,sp,-12
   157c4:	df000215 	stw	fp,8(sp)
   157c8:	df000204 	addi	fp,sp,8
   157cc:	e13ffe15 	stw	r4,-8(fp)
   157d0:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   157d4:	e0bffe17 	ldw	r2,-8(fp)
   157d8:	10c00a17 	ldw	r3,40(r2)
   157dc:	e0bfff17 	ldw	r2,-4(fp)
   157e0:	1885883a 	add	r2,r3,r2
   157e4:	10800023 	ldbuio	r2,0(r2)
   157e8:	10803fcc 	andi	r2,r2,255
}
   157ec:	e037883a 	mov	sp,fp
   157f0:	df000017 	ldw	fp,0(sp)
   157f4:	dec00104 	addi	sp,sp,4
   157f8:	f800283a 	ret

000157fc <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   157fc:	defffd04 	addi	sp,sp,-12
   15800:	df000215 	stw	fp,8(sp)
   15804:	df000204 	addi	fp,sp,8
   15808:	e13ffe15 	stw	r4,-8(fp)
   1580c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   15810:	e0bffe17 	ldw	r2,-8(fp)
   15814:	10c00a17 	ldw	r3,40(r2)
   15818:	e0bfff17 	ldw	r2,-4(fp)
   1581c:	1085883a 	add	r2,r2,r2
   15820:	1885883a 	add	r2,r3,r2
   15824:	1080002b 	ldhuio	r2,0(r2)
   15828:	10bfffcc 	andi	r2,r2,65535
}
   1582c:	e037883a 	mov	sp,fp
   15830:	df000017 	ldw	fp,0(sp)
   15834:	dec00104 	addi	sp,sp,4
   15838:	f800283a 	ret

0001583c <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   1583c:	defffd04 	addi	sp,sp,-12
   15840:	df000215 	stw	fp,8(sp)
   15844:	df000204 	addi	fp,sp,8
   15848:	e13ffe15 	stw	r4,-8(fp)
   1584c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   15850:	e0bffe17 	ldw	r2,-8(fp)
   15854:	10c00a17 	ldw	r3,40(r2)
   15858:	e0bfff17 	ldw	r2,-4(fp)
   1585c:	1085883a 	add	r2,r2,r2
   15860:	1085883a 	add	r2,r2,r2
   15864:	1885883a 	add	r2,r3,r2
   15868:	10800037 	ldwio	r2,0(r2)
}
   1586c:	e037883a 	mov	sp,fp
   15870:	df000017 	ldw	fp,0(sp)
   15874:	dec00104 	addi	sp,sp,4
   15878:	f800283a 	ret

0001587c <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1587c:	defffc04 	addi	sp,sp,-16
   15880:	df000315 	stw	fp,12(sp)
   15884:	df000304 	addi	fp,sp,12
   15888:	e13ffd15 	stw	r4,-12(fp)
   1588c:	e17ffe15 	stw	r5,-8(fp)
   15890:	3005883a 	mov	r2,r6
   15894:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   15898:	e0bffe17 	ldw	r2,-8(fp)
   1589c:	e0fffd17 	ldw	r3,-12(fp)
   158a0:	1885883a 	add	r2,r3,r2
   158a4:	e0ffff03 	ldbu	r3,-4(fp)
   158a8:	10c00025 	stbio	r3,0(r2)
  return;
   158ac:	0001883a 	nop
}
   158b0:	e037883a 	mov	sp,fp
   158b4:	df000017 	ldw	fp,0(sp)
   158b8:	dec00104 	addi	sp,sp,4
   158bc:	f800283a 	ret

000158c0 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   158c0:	defffc04 	addi	sp,sp,-16
   158c4:	df000315 	stw	fp,12(sp)
   158c8:	df000304 	addi	fp,sp,12
   158cc:	e13ffd15 	stw	r4,-12(fp)
   158d0:	e17ffe15 	stw	r5,-8(fp)
   158d4:	3005883a 	mov	r2,r6
   158d8:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   158dc:	e0bffe17 	ldw	r2,-8(fp)
   158e0:	1080004c 	andi	r2,r2,1
   158e4:	10000826 	beq	r2,zero,15908 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   158e8:	e0bffe17 	ldw	r2,-8(fp)
   158ec:	1085883a 	add	r2,r2,r2
   158f0:	1007883a 	mov	r3,r2
   158f4:	e0bffd17 	ldw	r2,-12(fp)
   158f8:	10c5883a 	add	r2,r2,r3
   158fc:	e0ffff03 	ldbu	r3,-4(fp)
   15900:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   15904:	00000806 	br	15928 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   15908:	e0bffe17 	ldw	r2,-8(fp)
   1590c:	1085883a 	add	r2,r2,r2
   15910:	10800044 	addi	r2,r2,1
   15914:	e0fffd17 	ldw	r3,-12(fp)
   15918:	1885883a 	add	r2,r3,r2
   1591c:	e0ffff03 	ldbu	r3,-4(fp)
   15920:	10c00025 	stbio	r3,0(r2)
  }
  return;
   15924:	0001883a 	nop
}
   15928:	e037883a 	mov	sp,fp
   1592c:	df000017 	ldw	fp,0(sp)
   15930:	dec00104 	addi	sp,sp,4
   15934:	f800283a 	ret

00015938 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15938:	defffc04 	addi	sp,sp,-16
   1593c:	df000315 	stw	fp,12(sp)
   15940:	df000304 	addi	fp,sp,12
   15944:	e13ffd15 	stw	r4,-12(fp)
   15948:	e17ffe15 	stw	r5,-8(fp)
   1594c:	3005883a 	mov	r2,r6
   15950:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   15954:	e0bffe17 	ldw	r2,-8(fp)
   15958:	1085883a 	add	r2,r2,r2
   1595c:	1085883a 	add	r2,r2,r2
   15960:	1007883a 	mov	r3,r2
   15964:	e0bffd17 	ldw	r2,-12(fp)
   15968:	10c5883a 	add	r2,r2,r3
   1596c:	e0ffff03 	ldbu	r3,-4(fp)
   15970:	10c00025 	stbio	r3,0(r2)
  return;
   15974:	0001883a 	nop
}
   15978:	e037883a 	mov	sp,fp
   1597c:	df000017 	ldw	fp,0(sp)
   15980:	dec00104 	addi	sp,sp,4
   15984:	f800283a 	ret

00015988 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15988:	defffc04 	addi	sp,sp,-16
   1598c:	df000315 	stw	fp,12(sp)
   15990:	df000304 	addi	fp,sp,12
   15994:	e13ffd15 	stw	r4,-12(fp)
   15998:	e17ffe15 	stw	r5,-8(fp)
   1599c:	3005883a 	mov	r2,r6
   159a0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   159a4:	e0bffe17 	ldw	r2,-8(fp)
   159a8:	1085883a 	add	r2,r2,r2
   159ac:	1007883a 	mov	r3,r2
   159b0:	e0bffd17 	ldw	r2,-12(fp)
   159b4:	10c5883a 	add	r2,r2,r3
   159b8:	e0ffff03 	ldbu	r3,-4(fp)
   159bc:	10c0002d 	sthio	r3,0(r2)
  return;
   159c0:	0001883a 	nop
}
   159c4:	e037883a 	mov	sp,fp
   159c8:	df000017 	ldw	fp,0(sp)
   159cc:	dec00104 	addi	sp,sp,4
   159d0:	f800283a 	ret

000159d4 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   159d4:	defffc04 	addi	sp,sp,-16
   159d8:	df000315 	stw	fp,12(sp)
   159dc:	df000304 	addi	fp,sp,12
   159e0:	e13ffd15 	stw	r4,-12(fp)
   159e4:	e17ffe15 	stw	r5,-8(fp)
   159e8:	3005883a 	mov	r2,r6
   159ec:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   159f0:	e0bffe17 	ldw	r2,-8(fp)
   159f4:	1085883a 	add	r2,r2,r2
   159f8:	1085883a 	add	r2,r2,r2
   159fc:	1007883a 	mov	r3,r2
   15a00:	e0bffd17 	ldw	r2,-12(fp)
   15a04:	10c5883a 	add	r2,r2,r3
   15a08:	e0ffff03 	ldbu	r3,-4(fp)
   15a0c:	10c0002d 	sthio	r3,0(r2)
  return;
   15a10:	0001883a 	nop
}
   15a14:	e037883a 	mov	sp,fp
   15a18:	df000017 	ldw	fp,0(sp)
   15a1c:	dec00104 	addi	sp,sp,4
   15a20:	f800283a 	ret

00015a24 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   15a24:	defffc04 	addi	sp,sp,-16
   15a28:	df000315 	stw	fp,12(sp)
   15a2c:	df000304 	addi	fp,sp,12
   15a30:	e13ffd15 	stw	r4,-12(fp)
   15a34:	e17ffe15 	stw	r5,-8(fp)
   15a38:	3005883a 	mov	r2,r6
   15a3c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   15a40:	e0bffe17 	ldw	r2,-8(fp)
   15a44:	1085883a 	add	r2,r2,r2
   15a48:	1085883a 	add	r2,r2,r2
   15a4c:	1007883a 	mov	r3,r2
   15a50:	e0bffd17 	ldw	r2,-12(fp)
   15a54:	10c5883a 	add	r2,r2,r3
   15a58:	e0ffff03 	ldbu	r3,-4(fp)
   15a5c:	10c00035 	stwio	r3,0(r2)
  return;
   15a60:	0001883a 	nop
}
   15a64:	e037883a 	mov	sp,fp
   15a68:	df000017 	ldw	fp,0(sp)
   15a6c:	dec00104 	addi	sp,sp,4
   15a70:	f800283a 	ret

00015a74 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   15a74:	defffd04 	addi	sp,sp,-12
   15a78:	df000215 	stw	fp,8(sp)
   15a7c:	df000204 	addi	fp,sp,8
   15a80:	e13ffe15 	stw	r4,-8(fp)
   15a84:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   15a88:	e0bfff17 	ldw	r2,-4(fp)
   15a8c:	10c03fcc 	andi	r3,r2,255
   15a90:	e0bffe17 	ldw	r2,-8(fp)
   15a94:	10c00025 	stbio	r3,0(r2)
  return;
   15a98:	0001883a 	nop
}
   15a9c:	e037883a 	mov	sp,fp
   15aa0:	df000017 	ldw	fp,0(sp)
   15aa4:	dec00104 	addi	sp,sp,4
   15aa8:	f800283a 	ret

00015aac <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   15aac:	defffd04 	addi	sp,sp,-12
   15ab0:	df000215 	stw	fp,8(sp)
   15ab4:	df000204 	addi	fp,sp,8
   15ab8:	e13ffe15 	stw	r4,-8(fp)
   15abc:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   15ac0:	e0bfff17 	ldw	r2,-4(fp)
   15ac4:	10ffffcc 	andi	r3,r2,65535
   15ac8:	e0bffe17 	ldw	r2,-8(fp)
   15acc:	10c0002d 	sthio	r3,0(r2)
  return;
   15ad0:	0001883a 	nop
}
   15ad4:	e037883a 	mov	sp,fp
   15ad8:	df000017 	ldw	fp,0(sp)
   15adc:	dec00104 	addi	sp,sp,4
   15ae0:	f800283a 	ret

00015ae4 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   15ae4:	defffd04 	addi	sp,sp,-12
   15ae8:	df000215 	stw	fp,8(sp)
   15aec:	df000204 	addi	fp,sp,8
   15af0:	e13ffe15 	stw	r4,-8(fp)
   15af4:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   15af8:	e0ffff17 	ldw	r3,-4(fp)
   15afc:	e0bffe17 	ldw	r2,-8(fp)
   15b00:	10c00035 	stwio	r3,0(r2)
  return;
   15b04:	0001883a 	nop
}
   15b08:	e037883a 	mov	sp,fp
   15b0c:	df000017 	ldw	fp,0(sp)
   15b10:	dec00104 	addi	sp,sp,4
   15b14:	f800283a 	ret

00015b18 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   15b18:	defffd04 	addi	sp,sp,-12
   15b1c:	df000215 	stw	fp,8(sp)
   15b20:	df000204 	addi	fp,sp,8
   15b24:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   15b28:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   15b2c:	e0bfff17 	ldw	r2,-4(fp)
   15b30:	10802f17 	ldw	r2,188(r2)
   15b34:	10c000a0 	cmpeqi	r3,r2,2
   15b38:	1800231e 	bne	r3,zero,15bc8 <alt_set_flash_width_func+0xb0>
   15b3c:	10c00120 	cmpeqi	r3,r2,4
   15b40:	1800371e 	bne	r3,zero,15c20 <alt_set_flash_width_func+0x108>
   15b44:	10800060 	cmpeqi	r2,r2,1
   15b48:	10003e26 	beq	r2,zero,15c44 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   15b4c:	e0ffff17 	ldw	r3,-4(fp)
   15b50:	00800074 	movhi	r2,1
   15b54:	10969d04 	addi	r2,r2,23156
   15b58:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   15b5c:	e0bfff17 	ldw	r2,-4(fp)
   15b60:	10803017 	ldw	r2,192(r2)
   15b64:	10800058 	cmpnei	r2,r2,1
   15b68:	1000051e 	bne	r2,zero,15b80 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   15b6c:	e0ffff17 	ldw	r3,-4(fp)
   15b70:	00800074 	movhi	r2,1
   15b74:	10961f04 	addi	r2,r2,22652
   15b78:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15b7c:	00003406 	br	15c50 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   15b80:	e0bfff17 	ldw	r2,-4(fp)
   15b84:	10803017 	ldw	r2,192(r2)
   15b88:	10800098 	cmpnei	r2,r2,2
   15b8c:	1000051e 	bne	r2,zero,15ba4 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   15b90:	e0ffff17 	ldw	r3,-4(fp)
   15b94:	00800074 	movhi	r2,1
   15b98:	10963004 	addi	r2,r2,22720
   15b9c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15ba0:	00002b06 	br	15c50 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   15ba4:	e0bfff17 	ldw	r2,-4(fp)
   15ba8:	10803017 	ldw	r2,192(r2)
   15bac:	10800118 	cmpnei	r2,r2,4
   15bb0:	1000271e 	bne	r2,zero,15c50 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   15bb4:	e0ffff17 	ldw	r3,-4(fp)
   15bb8:	00800074 	movhi	r2,1
   15bbc:	10964e04 	addi	r2,r2,22840
   15bc0:	18803415 	stw	r2,208(r3)
      }
      break;
   15bc4:	00002206 	br	15c50 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   15bc8:	e0ffff17 	ldw	r3,-4(fp)
   15bcc:	00800074 	movhi	r2,1
   15bd0:	1096ab04 	addi	r2,r2,23212
   15bd4:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   15bd8:	e0bfff17 	ldw	r2,-4(fp)
   15bdc:	10803017 	ldw	r2,192(r2)
   15be0:	10800098 	cmpnei	r2,r2,2
   15be4:	1000051e 	bne	r2,zero,15bfc <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   15be8:	e0ffff17 	ldw	r3,-4(fp)
   15bec:	00800074 	movhi	r2,1
   15bf0:	10966204 	addi	r2,r2,22920
   15bf4:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   15bf8:	00001706 	br	15c58 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   15bfc:	e0bfff17 	ldw	r2,-4(fp)
   15c00:	10803017 	ldw	r2,192(r2)
   15c04:	10800118 	cmpnei	r2,r2,4
   15c08:	1000131e 	bne	r2,zero,15c58 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   15c0c:	e0ffff17 	ldw	r3,-4(fp)
   15c10:	00800074 	movhi	r2,1
   15c14:	10967504 	addi	r2,r2,22996
   15c18:	18803415 	stw	r2,208(r3)
      }

      break;
   15c1c:	00000e06 	br	15c58 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   15c20:	e0ffff17 	ldw	r3,-4(fp)
   15c24:	00800074 	movhi	r2,1
   15c28:	1096b904 	addi	r2,r2,23268
   15c2c:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   15c30:	e0ffff17 	ldw	r3,-4(fp)
   15c34:	00800074 	movhi	r2,1
   15c38:	10968904 	addi	r2,r2,23076
   15c3c:	18803415 	stw	r2,208(r3)
      break;
   15c40:	00000606 	br	15c5c <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   15c44:	00bffcc4 	movi	r2,-13
   15c48:	e0bffe15 	stw	r2,-8(fp)
   15c4c:	00000306 	br	15c5c <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   15c50:	0001883a 	nop
   15c54:	00000106 	br	15c5c <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   15c58:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   15c5c:	e0bffe17 	ldw	r2,-8(fp)
   15c60:	1000191e 	bne	r2,zero,15cc8 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   15c64:	e0bfff17 	ldw	r2,-4(fp)
   15c68:	10803017 	ldw	r2,192(r2)
   15c6c:	10c000a0 	cmpeqi	r3,r2,2
   15c70:	1800091e 	bne	r3,zero,15c98 <alt_set_flash_width_func+0x180>
   15c74:	10c00120 	cmpeqi	r3,r2,4
   15c78:	18000c1e 	bne	r3,zero,15cac <alt_set_flash_width_func+0x194>
   15c7c:	10800060 	cmpeqi	r2,r2,1
   15c80:	10000f26 	beq	r2,zero,15cc0 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   15c84:	e0ffff17 	ldw	r3,-4(fp)
   15c88:	00800074 	movhi	r2,1
   15c8c:	1095f004 	addi	r2,r2,22464
   15c90:	18803515 	stw	r2,212(r3)
        break;
   15c94:	00000c06 	br	15cc8 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   15c98:	e0ffff17 	ldw	r3,-4(fp)
   15c9c:	00800074 	movhi	r2,1
   15ca0:	1095ff04 	addi	r2,r2,22524
   15ca4:	18803515 	stw	r2,212(r3)
        break;
   15ca8:	00000706 	br	15cc8 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   15cac:	e0ffff17 	ldw	r3,-4(fp)
   15cb0:	00800074 	movhi	r2,1
   15cb4:	10960f04 	addi	r2,r2,22588
   15cb8:	18803515 	stw	r2,212(r3)
        break;
   15cbc:	00000206 	br	15cc8 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   15cc0:	00bffcc4 	movi	r2,-13
   15cc4:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   15cc8:	e0bffe17 	ldw	r2,-8(fp)
}
   15ccc:	e037883a 	mov	sp,fp
   15cd0:	df000017 	ldw	fp,0(sp)
   15cd4:	dec00104 	addi	sp,sp,4
   15cd8:	f800283a 	ret

00015cdc <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   15cdc:	defffd04 	addi	sp,sp,-12
   15ce0:	df000215 	stw	fp,8(sp)
   15ce4:	df000204 	addi	fp,sp,8
   15ce8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   15cec:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   15cf0:	e0bfff17 	ldw	r2,-4(fp)
   15cf4:	10802e17 	ldw	r2,184(r2)
   15cf8:	10c000a0 	cmpeqi	r3,r2,2
   15cfc:	1800051e 	bne	r3,zero,15d14 <alt_set_flash_algorithm_func+0x38>
   15d00:	10c000e0 	cmpeqi	r3,r2,3
   15d04:	18000c1e 	bne	r3,zero,15d38 <alt_set_flash_algorithm_func+0x5c>
   15d08:	10800060 	cmpeqi	r2,r2,1
   15d0c:	10000a1e 	bne	r2,zero,15d38 <alt_set_flash_algorithm_func+0x5c>
   15d10:	00001206 	br	15d5c <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   15d14:	e0ffff17 	ldw	r3,-4(fp)
   15d18:	008000b4 	movhi	r2,2
   15d1c:	10ac4904 	addi	r2,r2,-20188
   15d20:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   15d24:	e0ffff17 	ldw	r3,-4(fp)
   15d28:	008000b4 	movhi	r2,2
   15d2c:	10ac2f04 	addi	r2,r2,-20292
   15d30:	18800915 	stw	r2,36(r3)
      break;
   15d34:	00000b06 	br	15d64 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   15d38:	e0ffff17 	ldw	r3,-4(fp)
   15d3c:	008000b4 	movhi	r2,2
   15d40:	10ad6704 	addi	r2,r2,-19044
   15d44:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   15d48:	e0ffff17 	ldw	r3,-4(fp)
   15d4c:	008000b4 	movhi	r2,2
   15d50:	10ad4704 	addi	r2,r2,-19172
   15d54:	18800915 	stw	r2,36(r3)
      break;
   15d58:	00000206 	br	15d64 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   15d5c:	00bffec4 	movi	r2,-5
   15d60:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   15d64:	e0bffe17 	ldw	r2,-8(fp)
}
   15d68:	e037883a 	mov	sp,fp
   15d6c:	df000017 	ldw	fp,0(sp)
   15d70:	dec00104 	addi	sp,sp,4
   15d74:	f800283a 	ret

00015d78 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   15d78:	defffb04 	addi	sp,sp,-20
   15d7c:	dfc00415 	stw	ra,16(sp)
   15d80:	df000315 	stw	fp,12(sp)
   15d84:	df000304 	addi	fp,sp,12
   15d88:	e13ffe15 	stw	r4,-8(fp)
   15d8c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   15d90:	e0bffe17 	ldw	r2,-8(fp)
   15d94:	10803517 	ldw	r2,212(r2)
   15d98:	e17fff17 	ldw	r5,-4(fp)
   15d9c:	e13ffe17 	ldw	r4,-8(fp)
   15da0:	103ee83a 	callr	r2
   15da4:	10803fcc 	andi	r2,r2,255
   15da8:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   15dac:	e0bffe17 	ldw	r2,-8(fp)
   15db0:	10803517 	ldw	r2,212(r2)
   15db4:	e0ffff17 	ldw	r3,-4(fp)
   15db8:	18c00044 	addi	r3,r3,1
   15dbc:	180b883a 	mov	r5,r3
   15dc0:	e13ffe17 	ldw	r4,-8(fp)
   15dc4:	103ee83a 	callr	r2
   15dc8:	10803fcc 	andi	r2,r2,255
   15dcc:	1004923a 	slli	r2,r2,8
   15dd0:	1007883a 	mov	r3,r2
   15dd4:	e0bffd0b 	ldhu	r2,-12(fp)
   15dd8:	1884b03a 	or	r2,r3,r2
   15ddc:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   15de0:	e0bffd0b 	ldhu	r2,-12(fp)
}
   15de4:	e037883a 	mov	sp,fp
   15de8:	dfc00117 	ldw	ra,4(sp)
   15dec:	df000017 	ldw	fp,0(sp)
   15df0:	dec00204 	addi	sp,sp,8
   15df4:	f800283a 	ret

00015df8 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   15df8:	defff304 	addi	sp,sp,-52
   15dfc:	dfc00c15 	stw	ra,48(sp)
   15e00:	df000b15 	stw	fp,44(sp)
   15e04:	df000b04 	addi	fp,sp,44
   15e08:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   15e0c:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   15e10:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   15e14:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   15e18:	e13fff17 	ldw	r4,-4(fp)
   15e1c:	0016b300 	call	16b30 <alt_check_primary_table>
   15e20:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   15e24:	e0bff717 	ldw	r2,-36(fp)
   15e28:	10015f1e 	bne	r2,zero,163a8 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   15e2c:	e0bfff17 	ldw	r2,-4(fp)
   15e30:	10803517 	ldw	r2,212(r2)
   15e34:	014004c4 	movi	r5,19
   15e38:	e13fff17 	ldw	r4,-4(fp)
   15e3c:	103ee83a 	callr	r2
   15e40:	10c03fcc 	andi	r3,r2,255
   15e44:	e0bfff17 	ldw	r2,-4(fp)
   15e48:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   15e4c:	e0bfff17 	ldw	r2,-4(fp)
   15e50:	10803517 	ldw	r2,212(r2)
   15e54:	014007c4 	movi	r5,31
   15e58:	e13fff17 	ldw	r4,-4(fp)
   15e5c:	103ee83a 	callr	r2
   15e60:	10803fcc 	andi	r2,r2,255
   15e64:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   15e68:	e0bfff17 	ldw	r2,-4(fp)
   15e6c:	10803517 	ldw	r2,212(r2)
   15e70:	014008c4 	movi	r5,35
   15e74:	e13fff17 	ldw	r4,-4(fp)
   15e78:	103ee83a 	callr	r2
   15e7c:	10803fcc 	andi	r2,r2,255
   15e80:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15e84:	e0bffa17 	ldw	r2,-24(fp)
   15e88:	10000226 	beq	r2,zero,15e94 <alt_read_cfi_table+0x9c>
   15e8c:	e0bffb17 	ldw	r2,-20(fp)
   15e90:	1000041e 	bne	r2,zero,15ea4 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   15e94:	e0bfff17 	ldw	r2,-4(fp)
   15e98:	00c0fa04 	movi	r3,1000
   15e9c:	10c03115 	stw	r3,196(r2)
   15ea0:	00000706 	br	15ec0 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   15ea4:	00c00044 	movi	r3,1
   15ea8:	e0bffa17 	ldw	r2,-24(fp)
   15eac:	1886983a 	sll	r3,r3,r2
   15eb0:	e0bffb17 	ldw	r2,-20(fp)
   15eb4:	1886983a 	sll	r3,r3,r2
   15eb8:	e0bfff17 	ldw	r2,-4(fp)
   15ebc:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   15ec0:	e0bfff17 	ldw	r2,-4(fp)
   15ec4:	10803517 	ldw	r2,212(r2)
   15ec8:	01400844 	movi	r5,33
   15ecc:	e13fff17 	ldw	r4,-4(fp)
   15ed0:	103ee83a 	callr	r2
   15ed4:	10803fcc 	andi	r2,r2,255
   15ed8:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   15edc:	e0bfff17 	ldw	r2,-4(fp)
   15ee0:	10803517 	ldw	r2,212(r2)
   15ee4:	01400944 	movi	r5,37
   15ee8:	e13fff17 	ldw	r4,-4(fp)
   15eec:	103ee83a 	callr	r2
   15ef0:	10803fcc 	andi	r2,r2,255
   15ef4:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   15ef8:	e0bffa17 	ldw	r2,-24(fp)
   15efc:	10000226 	beq	r2,zero,15f08 <alt_read_cfi_table+0x110>
   15f00:	e0bffb17 	ldw	r2,-20(fp)
   15f04:	1000051e 	bne	r2,zero,15f1c <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   15f08:	e0ffff17 	ldw	r3,-4(fp)
   15f0c:	00804c74 	movhi	r2,305
   15f10:	108b4004 	addi	r2,r2,11520
   15f14:	18803215 	stw	r2,200(r3)
   15f18:	00000806 	br	15f3c <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   15f1c:	00c00044 	movi	r3,1
   15f20:	e0bffa17 	ldw	r2,-24(fp)
   15f24:	1886983a 	sll	r3,r3,r2
   15f28:	e0bffb17 	ldw	r2,-20(fp)
   15f2c:	1884983a 	sll	r2,r3,r2
   15f30:	10c0fa24 	muli	r3,r2,1000
   15f34:	e0bfff17 	ldw	r2,-4(fp)
   15f38:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   15f3c:	e0bfff17 	ldw	r2,-4(fp)
   15f40:	10803517 	ldw	r2,212(r2)
   15f44:	014009c4 	movi	r5,39
   15f48:	e13fff17 	ldw	r4,-4(fp)
   15f4c:	103ee83a 	callr	r2
   15f50:	10803fcc 	andi	r2,r2,255
   15f54:	00c00044 	movi	r3,1
   15f58:	1884983a 	sll	r2,r3,r2
   15f5c:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   15f60:	e0bfff17 	ldw	r2,-4(fp)
   15f64:	10803517 	ldw	r2,212(r2)
   15f68:	01400b04 	movi	r5,44
   15f6c:	e13fff17 	ldw	r4,-4(fp)
   15f70:	103ee83a 	callr	r2
   15f74:	10c03fcc 	andi	r3,r2,255
   15f78:	e0bfff17 	ldw	r2,-4(fp)
   15f7c:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   15f80:	e0bfff17 	ldw	r2,-4(fp)
   15f84:	10800c17 	ldw	r2,48(r2)
   15f88:	10800250 	cmplti	r2,r2,9
   15f8c:	1000031e 	bne	r2,zero,15f9c <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   15f90:	00bffd04 	movi	r2,-12
   15f94:	e0bff715 	stw	r2,-36(fp)
   15f98:	00006006 	br	1611c <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   15f9c:	e03ff515 	stw	zero,-44(fp)
   15fa0:	00005506 	br	160f8 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   15fa4:	e0bff517 	ldw	r2,-44(fp)
   15fa8:	1085883a 	add	r2,r2,r2
   15fac:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   15fb0:	10800b44 	addi	r2,r2,45
   15fb4:	100b883a 	mov	r5,r2
   15fb8:	e13fff17 	ldw	r4,-4(fp)
   15fbc:	0015d780 	call	15d78 <alt_read_16bit_query_entry>
   15fc0:	10ffffcc 	andi	r3,r2,65535
   15fc4:	e13fff17 	ldw	r4,-4(fp)
   15fc8:	e0bff517 	ldw	r2,-44(fp)
   15fcc:	1004913a 	slli	r2,r2,4
   15fd0:	2085883a 	add	r2,r4,r2
   15fd4:	10800f04 	addi	r2,r2,60
   15fd8:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   15fdc:	e0ffff17 	ldw	r3,-4(fp)
   15fe0:	e0bff517 	ldw	r2,-44(fp)
   15fe4:	1004913a 	slli	r2,r2,4
   15fe8:	1885883a 	add	r2,r3,r2
   15fec:	10800f04 	addi	r2,r2,60
   15ff0:	10800017 	ldw	r2,0(r2)
   15ff4:	10c00044 	addi	r3,r2,1
   15ff8:	e13fff17 	ldw	r4,-4(fp)
   15ffc:	e0bff517 	ldw	r2,-44(fp)
   16000:	1004913a 	slli	r2,r2,4
   16004:	2085883a 	add	r2,r4,r2
   16008:	10800f04 	addi	r2,r2,60
   1600c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   16010:	e0bff517 	ldw	r2,-44(fp)
   16014:	1085883a 	add	r2,r2,r2
   16018:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   1601c:	10800bc4 	addi	r2,r2,47
   16020:	100b883a 	mov	r5,r2
   16024:	e13fff17 	ldw	r4,-4(fp)
   16028:	0015d780 	call	15d78 <alt_read_16bit_query_entry>
   1602c:	10ffffcc 	andi	r3,r2,65535
   16030:	e13fff17 	ldw	r4,-4(fp)
   16034:	e0bff517 	ldw	r2,-44(fp)
   16038:	10800104 	addi	r2,r2,4
   1603c:	1004913a 	slli	r2,r2,4
   16040:	2085883a 	add	r2,r4,r2
   16044:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   16048:	e0ffff17 	ldw	r3,-4(fp)
   1604c:	e0bff517 	ldw	r2,-44(fp)
   16050:	10800104 	addi	r2,r2,4
   16054:	1004913a 	slli	r2,r2,4
   16058:	1885883a 	add	r2,r3,r2
   1605c:	10800017 	ldw	r2,0(r2)
   16060:	1006923a 	slli	r3,r2,8
   16064:	e13fff17 	ldw	r4,-4(fp)
   16068:	e0bff517 	ldw	r2,-44(fp)
   1606c:	10800104 	addi	r2,r2,4
   16070:	1004913a 	slli	r2,r2,4
   16074:	2085883a 	add	r2,r4,r2
   16078:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   1607c:	e0ffff17 	ldw	r3,-4(fp)
   16080:	e0bff517 	ldw	r2,-44(fp)
   16084:	1004913a 	slli	r2,r2,4
   16088:	1885883a 	add	r2,r3,r2
   1608c:	10800f04 	addi	r2,r2,60
   16090:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   16094:	e13fff17 	ldw	r4,-4(fp)
   16098:	e0bff517 	ldw	r2,-44(fp)
   1609c:	10800104 	addi	r2,r2,4
   160a0:	1004913a 	slli	r2,r2,4
   160a4:	2085883a 	add	r2,r4,r2
   160a8:	10800017 	ldw	r2,0(r2)
   160ac:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   160b0:	e13fff17 	ldw	r4,-4(fp)
   160b4:	e0bff517 	ldw	r2,-44(fp)
   160b8:	1004913a 	slli	r2,r2,4
   160bc:	2085883a 	add	r2,r4,r2
   160c0:	10800e04 	addi	r2,r2,56
   160c4:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   160c8:	e0ffff17 	ldw	r3,-4(fp)
   160cc:	e0bff517 	ldw	r2,-44(fp)
   160d0:	1004913a 	slli	r2,r2,4
   160d4:	1885883a 	add	r2,r3,r2
   160d8:	10800e04 	addi	r2,r2,56
   160dc:	10800017 	ldw	r2,0(r2)
   160e0:	e0fff817 	ldw	r3,-32(fp)
   160e4:	1885883a 	add	r2,r3,r2
   160e8:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   160ec:	e0bff517 	ldw	r2,-44(fp)
   160f0:	10800044 	addi	r2,r2,1
   160f4:	e0bff515 	stw	r2,-44(fp)
   160f8:	e0bfff17 	ldw	r2,-4(fp)
   160fc:	10800c17 	ldw	r2,48(r2)
   16100:	e0fff517 	ldw	r3,-44(fp)
   16104:	18bfa716 	blt	r3,r2,15fa4 <__alt_data_end+0xf0015fa4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   16108:	e0fff817 	ldw	r3,-32(fp)
   1610c:	e0bffc17 	ldw	r2,-16(fp)
   16110:	18800226 	beq	r3,r2,1611c <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   16114:	00bffb44 	movi	r2,-19
   16118:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   1611c:	e0bfff17 	ldw	r2,-4(fp)
   16120:	10803517 	ldw	r2,212(r2)
   16124:	e0ffff17 	ldw	r3,-4(fp)
   16128:	18c03317 	ldw	r3,204(r3)
   1612c:	18c003c4 	addi	r3,r3,15
   16130:	180b883a 	mov	r5,r3
   16134:	e13fff17 	ldw	r4,-4(fp)
   16138:	103ee83a 	callr	r2
   1613c:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   16140:	e0bfff17 	ldw	r2,-4(fp)
   16144:	10802e17 	ldw	r2,184(r2)
   16148:	10800098 	cmpnei	r2,r2,2
   1614c:	1000601e 	bne	r2,zero,162d0 <alt_read_cfi_table+0x4d8>
   16150:	e0bffd03 	ldbu	r2,-12(fp)
   16154:	108000d8 	cmpnei	r2,r2,3
   16158:	10005d1e 	bne	r2,zero,162d0 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   1615c:	e0bfff17 	ldw	r2,-4(fp)
   16160:	10800c17 	ldw	r2,48(r2)
   16164:	10bfffc4 	addi	r2,r2,-1
   16168:	e0bff515 	stw	r2,-44(fp)
   1616c:	e03ff615 	stw	zero,-40(fp)
   16170:	00005406 	br	162c4 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   16174:	e0ffff17 	ldw	r3,-4(fp)
   16178:	e0bff517 	ldw	r2,-44(fp)
   1617c:	1004913a 	slli	r2,r2,4
   16180:	1885883a 	add	r2,r3,r2
   16184:	10800e04 	addi	r2,r2,56
   16188:	10800017 	ldw	r2,0(r2)
   1618c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   16190:	e0ffff17 	ldw	r3,-4(fp)
   16194:	e0bff617 	ldw	r2,-40(fp)
   16198:	1004913a 	slli	r2,r2,4
   1619c:	1885883a 	add	r2,r3,r2
   161a0:	10800e04 	addi	r2,r2,56
   161a4:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   161a8:	e13fff17 	ldw	r4,-4(fp)
   161ac:	e0bff517 	ldw	r2,-44(fp)
   161b0:	1004913a 	slli	r2,r2,4
   161b4:	2085883a 	add	r2,r4,r2
   161b8:	10800e04 	addi	r2,r2,56
   161bc:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   161c0:	e0ffff17 	ldw	r3,-4(fp)
   161c4:	e0bff617 	ldw	r2,-40(fp)
   161c8:	1004913a 	slli	r2,r2,4
   161cc:	1885883a 	add	r2,r3,r2
   161d0:	10800e04 	addi	r2,r2,56
   161d4:	e0fffe17 	ldw	r3,-8(fp)
   161d8:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   161dc:	e0ffff17 	ldw	r3,-4(fp)
   161e0:	e0bff517 	ldw	r2,-44(fp)
   161e4:	10800104 	addi	r2,r2,4
   161e8:	1004913a 	slli	r2,r2,4
   161ec:	1885883a 	add	r2,r3,r2
   161f0:	10800017 	ldw	r2,0(r2)
   161f4:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   161f8:	e0ffff17 	ldw	r3,-4(fp)
   161fc:	e0bff617 	ldw	r2,-40(fp)
   16200:	10800104 	addi	r2,r2,4
   16204:	1004913a 	slli	r2,r2,4
   16208:	1885883a 	add	r2,r3,r2
   1620c:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   16210:	e13fff17 	ldw	r4,-4(fp)
   16214:	e0bff517 	ldw	r2,-44(fp)
   16218:	10800104 	addi	r2,r2,4
   1621c:	1004913a 	slli	r2,r2,4
   16220:	2085883a 	add	r2,r4,r2
   16224:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   16228:	e0ffff17 	ldw	r3,-4(fp)
   1622c:	e0bff617 	ldw	r2,-40(fp)
   16230:	10800104 	addi	r2,r2,4
   16234:	1004913a 	slli	r2,r2,4
   16238:	1885883a 	add	r2,r3,r2
   1623c:	e0fffe17 	ldw	r3,-8(fp)
   16240:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   16244:	e0ffff17 	ldw	r3,-4(fp)
   16248:	e0bff517 	ldw	r2,-44(fp)
   1624c:	1004913a 	slli	r2,r2,4
   16250:	1885883a 	add	r2,r3,r2
   16254:	10800f04 	addi	r2,r2,60
   16258:	10800017 	ldw	r2,0(r2)
   1625c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   16260:	e0ffff17 	ldw	r3,-4(fp)
   16264:	e0bff617 	ldw	r2,-40(fp)
   16268:	1004913a 	slli	r2,r2,4
   1626c:	1885883a 	add	r2,r3,r2
   16270:	10800f04 	addi	r2,r2,60
   16274:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   16278:	e13fff17 	ldw	r4,-4(fp)
   1627c:	e0bff517 	ldw	r2,-44(fp)
   16280:	1004913a 	slli	r2,r2,4
   16284:	2085883a 	add	r2,r4,r2
   16288:	10800f04 	addi	r2,r2,60
   1628c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   16290:	e0ffff17 	ldw	r3,-4(fp)
   16294:	e0bff617 	ldw	r2,-40(fp)
   16298:	1004913a 	slli	r2,r2,4
   1629c:	1885883a 	add	r2,r3,r2
   162a0:	10800f04 	addi	r2,r2,60
   162a4:	e0fffe17 	ldw	r3,-8(fp)
   162a8:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   162ac:	e0bff517 	ldw	r2,-44(fp)
   162b0:	10bfffc4 	addi	r2,r2,-1
   162b4:	e0bff515 	stw	r2,-44(fp)
   162b8:	e0bff617 	ldw	r2,-40(fp)
   162bc:	10800044 	addi	r2,r2,1
   162c0:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   162c4:	e0bff617 	ldw	r2,-40(fp)
   162c8:	e0fff517 	ldw	r3,-44(fp)
   162cc:	18bfa90e 	bge	r3,r2,16174 <__alt_data_end+0xf0016174>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   162d0:	e03ff515 	stw	zero,-44(fp)
   162d4:	00001306 	br	16324 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   162d8:	e0ffff17 	ldw	r3,-4(fp)
   162dc:	e0bff517 	ldw	r2,-44(fp)
   162e0:	1004913a 	slli	r2,r2,4
   162e4:	1885883a 	add	r2,r3,r2
   162e8:	10800d04 	addi	r2,r2,52
   162ec:	e0fff917 	ldw	r3,-28(fp)
   162f0:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   162f4:	e0ffff17 	ldw	r3,-4(fp)
   162f8:	e0bff517 	ldw	r2,-44(fp)
   162fc:	1004913a 	slli	r2,r2,4
   16300:	1885883a 	add	r2,r3,r2
   16304:	10800e04 	addi	r2,r2,56
   16308:	10800017 	ldw	r2,0(r2)
   1630c:	e0fff917 	ldw	r3,-28(fp)
   16310:	1885883a 	add	r2,r3,r2
   16314:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   16318:	e0bff517 	ldw	r2,-44(fp)
   1631c:	10800044 	addi	r2,r2,1
   16320:	e0bff515 	stw	r2,-44(fp)
   16324:	e0bfff17 	ldw	r2,-4(fp)
   16328:	10800c17 	ldw	r2,48(r2)
   1632c:	e0fff517 	ldw	r3,-44(fp)
   16330:	18bfe916 	blt	r3,r2,162d8 <__alt_data_end+0xf00162d8>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   16334:	e0bfff17 	ldw	r2,-4(fp)
   16338:	10802e17 	ldw	r2,184(r2)
   1633c:	10c000a0 	cmpeqi	r3,r2,2
   16340:	1800051e 	bne	r3,zero,16358 <alt_read_cfi_table+0x560>
   16344:	10c000e0 	cmpeqi	r3,r2,3
   16348:	18000c1e 	bne	r3,zero,1637c <alt_read_cfi_table+0x584>
   1634c:	10800060 	cmpeqi	r2,r2,1
   16350:	10000a1e 	bne	r2,zero,1637c <alt_read_cfi_table+0x584>
   16354:	00001206 	br	163a0 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   16358:	e0bfff17 	ldw	r2,-4(fp)
   1635c:	10803417 	ldw	r2,208(r2)
   16360:	e0ffff17 	ldw	r3,-4(fp)
   16364:	18c00a17 	ldw	r3,40(r3)
   16368:	01803c04 	movi	r6,240
   1636c:	01401544 	movi	r5,85
   16370:	1809883a 	mov	r4,r3
   16374:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   16378:	00000b06 	br	163a8 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   1637c:	e0bfff17 	ldw	r2,-4(fp)
   16380:	10803417 	ldw	r2,208(r2)
   16384:	e0ffff17 	ldw	r3,-4(fp)
   16388:	18c00a17 	ldw	r3,40(r3)
   1638c:	01803fc4 	movi	r6,255
   16390:	01401544 	movi	r5,85
   16394:	1809883a 	mov	r4,r3
   16398:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   1639c:	00000206 	br	163a8 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   163a0:	00bffec4 	movi	r2,-5
   163a4:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   163a8:	e0bff717 	ldw	r2,-36(fp)
}
   163ac:	e037883a 	mov	sp,fp
   163b0:	dfc00117 	ldw	ra,4(sp)
   163b4:	df000017 	ldw	fp,0(sp)
   163b8:	dec00204 	addi	sp,sp,8
   163bc:	f800283a 	ret

000163c0 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   163c0:	defff704 	addi	sp,sp,-36
   163c4:	dfc00815 	stw	ra,32(sp)
   163c8:	df000715 	stw	fp,28(sp)
   163cc:	df000704 	addi	fp,sp,28
   163d0:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   163d4:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   163d8:	e0bfff17 	ldw	r2,-4(fp)
   163dc:	10800a17 	ldw	r2,40(r2)
   163e0:	01802604 	movi	r6,152
   163e4:	01401544 	movi	r5,85
   163e8:	1009883a 	mov	r4,r2
   163ec:	001587c0 	call	1587c <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   163f0:	e03ff915 	stw	zero,-28(fp)
   163f4:	00000f06 	br	16434 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   163f8:	e0bfff17 	ldw	r2,-4(fp)
   163fc:	10800a17 	ldw	r2,40(r2)
   16400:	e0fff917 	ldw	r3,-28(fp)
   16404:	18c00404 	addi	r3,r3,16
   16408:	10c5883a 	add	r2,r2,r3
   1640c:	10800023 	ldbuio	r2,0(r2)
   16410:	10803fcc 	andi	r2,r2,255
   16414:	1009883a 	mov	r4,r2
   16418:	e0fffb84 	addi	r3,fp,-18
   1641c:	e0bff917 	ldw	r2,-28(fp)
   16420:	1885883a 	add	r2,r3,r2
   16424:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   16428:	e0bff917 	ldw	r2,-28(fp)
   1642c:	10800044 	addi	r2,r2,1
   16430:	e0bff915 	stw	r2,-28(fp)
   16434:	e0bff917 	ldw	r2,-28(fp)
   16438:	108000d0 	cmplti	r2,r2,3
   1643c:	103fee1e 	bne	r2,zero,163f8 <__alt_data_end+0xf00163f8>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   16440:	e0bffb83 	ldbu	r2,-18(fp)
   16444:	10803fcc 	andi	r2,r2,255
   16448:	10801458 	cmpnei	r2,r2,81
   1644c:	10001d1e 	bne	r2,zero,164c4 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   16450:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   16454:	10803fcc 	andi	r2,r2,255
   16458:	10801498 	cmpnei	r2,r2,82
   1645c:	1000191e 	bne	r2,zero,164c4 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   16460:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   16464:	10803fcc 	andi	r2,r2,255
   16468:	10801658 	cmpnei	r2,r2,89
   1646c:	1000151e 	bne	r2,zero,164c4 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   16470:	e0bfff17 	ldw	r2,-4(fp)
   16474:	00c00044 	movi	r3,1
   16478:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   1647c:	e0bfff17 	ldw	r2,-4(fp)
   16480:	00c00044 	movi	r3,1
   16484:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   16488:	e0bfff17 	ldw	r2,-4(fp)
   1648c:	10800a17 	ldw	r2,40(r2)
   16490:	10800a04 	addi	r2,r2,40
   16494:	1080002b 	ldhuio	r2,0(r2)
   16498:	10bfffcc 	andi	r2,r2,65535
   1649c:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   164a0:	e0bffb0b 	ldhu	r2,-20(fp)
   164a4:	10800044 	addi	r2,r2,1
   164a8:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   164ac:	e0bffb0b 	ldhu	r2,-20(fp)
   164b0:	1080004c 	andi	r2,r2,1
   164b4:	1001981e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   164b8:	00bffb44 	movi	r2,-19
   164bc:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   164c0:	00019506 	br	16b18 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   164c4:	e0bfff17 	ldw	r2,-4(fp)
   164c8:	10800a17 	ldw	r2,40(r2)
   164cc:	01802604 	movi	r6,152
   164d0:	01401544 	movi	r5,85
   164d4:	1009883a 	mov	r4,r2
   164d8:	00158c00 	call	158c0 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   164dc:	e03ff915 	stw	zero,-28(fp)
   164e0:	00000f06 	br	16520 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   164e4:	e0bfff17 	ldw	r2,-4(fp)
   164e8:	10800a17 	ldw	r2,40(r2)
   164ec:	e0fff917 	ldw	r3,-28(fp)
   164f0:	18c00804 	addi	r3,r3,32
   164f4:	10c5883a 	add	r2,r2,r3
   164f8:	10800023 	ldbuio	r2,0(r2)
   164fc:	10803fcc 	andi	r2,r2,255
   16500:	1009883a 	mov	r4,r2
   16504:	e0fffb84 	addi	r3,fp,-18
   16508:	e0bff917 	ldw	r2,-28(fp)
   1650c:	1885883a 	add	r2,r3,r2
   16510:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   16514:	e0bff917 	ldw	r2,-28(fp)
   16518:	10800044 	addi	r2,r2,1
   1651c:	e0bff915 	stw	r2,-28(fp)
   16520:	e0bff917 	ldw	r2,-28(fp)
   16524:	10800190 	cmplti	r2,r2,6
   16528:	103fee1e 	bne	r2,zero,164e4 <__alt_data_end+0xf00164e4>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   1652c:	e0bffb83 	ldbu	r2,-18(fp)
   16530:	10803fcc 	andi	r2,r2,255
   16534:	10801458 	cmpnei	r2,r2,81
   16538:	1000291e 	bne	r2,zero,165e0 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   1653c:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   16540:	10803fcc 	andi	r2,r2,255
   16544:	10801458 	cmpnei	r2,r2,81
   16548:	1000251e 	bne	r2,zero,165e0 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   1654c:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   16550:	10803fcc 	andi	r2,r2,255
   16554:	10801498 	cmpnei	r2,r2,82
   16558:	1000211e 	bne	r2,zero,165e0 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   1655c:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   16560:	10803fcc 	andi	r2,r2,255
   16564:	10801498 	cmpnei	r2,r2,82
   16568:	10001d1e 	bne	r2,zero,165e0 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   1656c:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   16570:	10803fcc 	andi	r2,r2,255
   16574:	10801658 	cmpnei	r2,r2,89
   16578:	1000191e 	bne	r2,zero,165e0 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   1657c:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   16580:	10803fcc 	andi	r2,r2,255
   16584:	10801658 	cmpnei	r2,r2,89
   16588:	1000151e 	bne	r2,zero,165e0 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   1658c:	e0bfff17 	ldw	r2,-4(fp)
   16590:	00c00044 	movi	r3,1
   16594:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   16598:	e0bfff17 	ldw	r2,-4(fp)
   1659c:	00c00084 	movi	r3,2
   165a0:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   165a4:	e0bfff17 	ldw	r2,-4(fp)
   165a8:	10800a17 	ldw	r2,40(r2)
   165ac:	10801404 	addi	r2,r2,80
   165b0:	1080002b 	ldhuio	r2,0(r2)
   165b4:	10bfffcc 	andi	r2,r2,65535
   165b8:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   165bc:	e0bffb0b 	ldhu	r2,-20(fp)
   165c0:	10800044 	addi	r2,r2,1
   165c4:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   165c8:	e0bffb0b 	ldhu	r2,-20(fp)
   165cc:	1080004c 	andi	r2,r2,1
   165d0:	1001511e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   165d4:	00bffb44 	movi	r2,-19
   165d8:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   165dc:	00014e06 	br	16b18 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   165e0:	e0bfff17 	ldw	r2,-4(fp)
   165e4:	10800a17 	ldw	r2,40(r2)
   165e8:	01802604 	movi	r6,152
   165ec:	01401544 	movi	r5,85
   165f0:	1009883a 	mov	r4,r2
   165f4:	00159880 	call	15988 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   165f8:	e03ff915 	stw	zero,-28(fp)
   165fc:	00000f06 	br	1663c <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   16600:	e0bfff17 	ldw	r2,-4(fp)
   16604:	10800a17 	ldw	r2,40(r2)
   16608:	e0fff917 	ldw	r3,-28(fp)
   1660c:	18c00804 	addi	r3,r3,32
   16610:	10c5883a 	add	r2,r2,r3
   16614:	10800023 	ldbuio	r2,0(r2)
   16618:	10803fcc 	andi	r2,r2,255
   1661c:	1009883a 	mov	r4,r2
   16620:	e0fffb84 	addi	r3,fp,-18
   16624:	e0bff917 	ldw	r2,-28(fp)
   16628:	1885883a 	add	r2,r3,r2
   1662c:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   16630:	e0bff917 	ldw	r2,-28(fp)
   16634:	10800044 	addi	r2,r2,1
   16638:	e0bff915 	stw	r2,-28(fp)
   1663c:	e0bff917 	ldw	r2,-28(fp)
   16640:	10800190 	cmplti	r2,r2,6
   16644:	103fee1e 	bne	r2,zero,16600 <__alt_data_end+0xf0016600>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   16648:	e0bffb83 	ldbu	r2,-18(fp)
   1664c:	10803fcc 	andi	r2,r2,255
   16650:	10801458 	cmpnei	r2,r2,81
   16654:	1000261e 	bne	r2,zero,166f0 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   16658:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   1665c:	10803fcc 	andi	r2,r2,255
   16660:	1000231e 	bne	r2,zero,166f0 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   16664:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   16668:	10803fcc 	andi	r2,r2,255
   1666c:	10801498 	cmpnei	r2,r2,82
   16670:	10001f1e 	bne	r2,zero,166f0 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   16674:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   16678:	10803fcc 	andi	r2,r2,255
   1667c:	10001c1e 	bne	r2,zero,166f0 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   16680:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   16684:	10803fcc 	andi	r2,r2,255
   16688:	10801658 	cmpnei	r2,r2,89
   1668c:	1000181e 	bne	r2,zero,166f0 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   16690:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   16694:	10803fcc 	andi	r2,r2,255
   16698:	1000151e 	bne	r2,zero,166f0 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   1669c:	e0bfff17 	ldw	r2,-4(fp)
   166a0:	00c00084 	movi	r3,2
   166a4:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   166a8:	e0bfff17 	ldw	r2,-4(fp)
   166ac:	00c00084 	movi	r3,2
   166b0:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   166b4:	e0bfff17 	ldw	r2,-4(fp)
   166b8:	10800a17 	ldw	r2,40(r2)
   166bc:	10801404 	addi	r2,r2,80
   166c0:	1080002b 	ldhuio	r2,0(r2)
   166c4:	10bfffcc 	andi	r2,r2,65535
   166c8:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   166cc:	e0bffb0b 	ldhu	r2,-20(fp)
   166d0:	10800044 	addi	r2,r2,1
   166d4:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   166d8:	e0bffb0b 	ldhu	r2,-20(fp)
   166dc:	1080008c 	andi	r2,r2,2
   166e0:	10010d1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   166e4:	00bffb44 	movi	r2,-19
   166e8:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   166ec:	00010a06 	br	16b18 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   166f0:	e0bfff17 	ldw	r2,-4(fp)
   166f4:	10800a17 	ldw	r2,40(r2)
   166f8:	01802604 	movi	r6,152
   166fc:	01401544 	movi	r5,85
   16700:	1009883a 	mov	r4,r2
   16704:	0015a240 	call	15a24 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   16708:	e03ff915 	stw	zero,-28(fp)
   1670c:	00000f06 	br	1674c <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16710:	e0bfff17 	ldw	r2,-4(fp)
   16714:	10800a17 	ldw	r2,40(r2)
   16718:	e0fff917 	ldw	r3,-28(fp)
   1671c:	18c01004 	addi	r3,r3,64
   16720:	10c5883a 	add	r2,r2,r3
   16724:	10800023 	ldbuio	r2,0(r2)
   16728:	10803fcc 	andi	r2,r2,255
   1672c:	1009883a 	mov	r4,r2
   16730:	e0fffb84 	addi	r3,fp,-18
   16734:	e0bff917 	ldw	r2,-28(fp)
   16738:	1885883a 	add	r2,r3,r2
   1673c:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   16740:	e0bff917 	ldw	r2,-28(fp)
   16744:	10800044 	addi	r2,r2,1
   16748:	e0bff915 	stw	r2,-28(fp)
   1674c:	e0bff917 	ldw	r2,-28(fp)
   16750:	10800310 	cmplti	r2,r2,12
   16754:	103fee1e 	bne	r2,zero,16710 <__alt_data_end+0xf0016710>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   16758:	e0bffb83 	ldbu	r2,-18(fp)
   1675c:	10803fcc 	andi	r2,r2,255
   16760:	10801458 	cmpnei	r2,r2,81
   16764:	1000371e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   16768:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   1676c:	10803fcc 	andi	r2,r2,255
   16770:	1000341e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   16774:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   16778:	10803fcc 	andi	r2,r2,255
   1677c:	1000311e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   16780:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   16784:	10803fcc 	andi	r2,r2,255
   16788:	10002e1e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   1678c:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   16790:	10803fcc 	andi	r2,r2,255
   16794:	10801498 	cmpnei	r2,r2,82
   16798:	10002a1e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   1679c:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   167a0:	10803fcc 	andi	r2,r2,255
   167a4:	1000271e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   167a8:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   167ac:	10803fcc 	andi	r2,r2,255
   167b0:	1000241e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   167b4:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   167b8:	10803fcc 	andi	r2,r2,255
   167bc:	1000211e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   167c0:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   167c4:	10803fcc 	andi	r2,r2,255
   167c8:	10801658 	cmpnei	r2,r2,89
   167cc:	10001d1e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   167d0:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   167d4:	10803fcc 	andi	r2,r2,255
   167d8:	10001a1e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   167dc:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   167e0:	10803fcc 	andi	r2,r2,255
   167e4:	1000171e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   167e8:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   167ec:	10803fcc 	andi	r2,r2,255
   167f0:	1000141e 	bne	r2,zero,16844 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   167f4:	e0bfff17 	ldw	r2,-4(fp)
   167f8:	00c00104 	movi	r3,4
   167fc:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   16800:	e0bfff17 	ldw	r2,-4(fp)
   16804:	00c00104 	movi	r3,4
   16808:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1680c:	e0bfff17 	ldw	r2,-4(fp)
   16810:	10800a17 	ldw	r2,40(r2)
   16814:	10802804 	addi	r2,r2,160
   16818:	10800037 	ldwio	r2,0(r2)
   1681c:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   16820:	e0bffb0b 	ldhu	r2,-20(fp)
   16824:	10800044 	addi	r2,r2,1
   16828:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   1682c:	e0bffb0b 	ldhu	r2,-20(fp)
   16830:	1080010c 	andi	r2,r2,4
   16834:	1000b81e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   16838:	00bffb44 	movi	r2,-19
   1683c:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   16840:	0000b506 	br	16b18 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   16844:	e0bfff17 	ldw	r2,-4(fp)
   16848:	10800a17 	ldw	r2,40(r2)
   1684c:	01802604 	movi	r6,152
   16850:	01401544 	movi	r5,85
   16854:	1009883a 	mov	r4,r2
   16858:	00159d40 	call	159d4 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   1685c:	e03ff915 	stw	zero,-28(fp)
   16860:	00000f06 	br	168a0 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   16864:	e0bfff17 	ldw	r2,-4(fp)
   16868:	10800a17 	ldw	r2,40(r2)
   1686c:	e0fff917 	ldw	r3,-28(fp)
   16870:	18c01004 	addi	r3,r3,64
   16874:	10c5883a 	add	r2,r2,r3
   16878:	10800023 	ldbuio	r2,0(r2)
   1687c:	10803fcc 	andi	r2,r2,255
   16880:	1009883a 	mov	r4,r2
   16884:	e0fffb84 	addi	r3,fp,-18
   16888:	e0bff917 	ldw	r2,-28(fp)
   1688c:	1885883a 	add	r2,r3,r2
   16890:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   16894:	e0bff917 	ldw	r2,-28(fp)
   16898:	10800044 	addi	r2,r2,1
   1689c:	e0bff915 	stw	r2,-28(fp)
   168a0:	e0bff917 	ldw	r2,-28(fp)
   168a4:	10800310 	cmplti	r2,r2,12
   168a8:	103fee1e 	bne	r2,zero,16864 <__alt_data_end+0xf0016864>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   168ac:	e0bffb83 	ldbu	r2,-18(fp)
   168b0:	10803fcc 	andi	r2,r2,255
   168b4:	10801458 	cmpnei	r2,r2,81
   168b8:	10003a1e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   168bc:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   168c0:	10803fcc 	andi	r2,r2,255
   168c4:	1000371e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   168c8:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   168cc:	10803fcc 	andi	r2,r2,255
   168d0:	10801458 	cmpnei	r2,r2,81
   168d4:	1000331e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   168d8:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   168dc:	10803fcc 	andi	r2,r2,255
   168e0:	1000301e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   168e4:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   168e8:	10803fcc 	andi	r2,r2,255
   168ec:	10801498 	cmpnei	r2,r2,82
   168f0:	10002c1e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   168f4:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   168f8:	10803fcc 	andi	r2,r2,255
   168fc:	1000291e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16900:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   16904:	10803fcc 	andi	r2,r2,255
   16908:	10801498 	cmpnei	r2,r2,82
   1690c:	1000251e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   16910:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   16914:	10803fcc 	andi	r2,r2,255
   16918:	1000221e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1691c:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   16920:	10803fcc 	andi	r2,r2,255
   16924:	10801658 	cmpnei	r2,r2,89
   16928:	10001e1e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1692c:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   16930:	10803fcc 	andi	r2,r2,255
   16934:	10001b1e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   16938:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1693c:	10803fcc 	andi	r2,r2,255
   16940:	10801658 	cmpnei	r2,r2,89
   16944:	1000171e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   16948:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   1694c:	10803fcc 	andi	r2,r2,255
   16950:	1000141e 	bne	r2,zero,169a4 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   16954:	e0bfff17 	ldw	r2,-4(fp)
   16958:	00c00084 	movi	r3,2
   1695c:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   16960:	e0bfff17 	ldw	r2,-4(fp)
   16964:	00c00104 	movi	r3,4
   16968:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1696c:	e0bfff17 	ldw	r2,-4(fp)
   16970:	10800a17 	ldw	r2,40(r2)
   16974:	10802804 	addi	r2,r2,160
   16978:	10800037 	ldwio	r2,0(r2)
   1697c:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   16980:	e0bffb0b 	ldhu	r2,-20(fp)
   16984:	10800044 	addi	r2,r2,1
   16988:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   1698c:	e0bffb0b 	ldhu	r2,-20(fp)
   16990:	1080010c 	andi	r2,r2,4
   16994:	1000601e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   16998:	00bffb44 	movi	r2,-19
   1699c:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   169a0:	00005d06 	br	16b18 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   169a4:	e0bfff17 	ldw	r2,-4(fp)
   169a8:	10800a17 	ldw	r2,40(r2)
   169ac:	01802604 	movi	r6,152
   169b0:	01401544 	movi	r5,85
   169b4:	1009883a 	mov	r4,r2
   169b8:	00159380 	call	15938 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   169bc:	e03ff915 	stw	zero,-28(fp)
   169c0:	00000f06 	br	16a00 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   169c4:	e0bfff17 	ldw	r2,-4(fp)
   169c8:	10800a17 	ldw	r2,40(r2)
   169cc:	e0fff917 	ldw	r3,-28(fp)
   169d0:	18c01004 	addi	r3,r3,64
   169d4:	10c5883a 	add	r2,r2,r3
   169d8:	10800023 	ldbuio	r2,0(r2)
   169dc:	10803fcc 	andi	r2,r2,255
   169e0:	1009883a 	mov	r4,r2
   169e4:	e0fffb84 	addi	r3,fp,-18
   169e8:	e0bff917 	ldw	r2,-28(fp)
   169ec:	1885883a 	add	r2,r3,r2
   169f0:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   169f4:	e0bff917 	ldw	r2,-28(fp)
   169f8:	10800044 	addi	r2,r2,1
   169fc:	e0bff915 	stw	r2,-28(fp)
   16a00:	e0bff917 	ldw	r2,-28(fp)
   16a04:	10800310 	cmplti	r2,r2,12
   16a08:	103fee1e 	bne	r2,zero,169c4 <__alt_data_end+0xf00169c4>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   16a0c:	e0bffb83 	ldbu	r2,-18(fp)
   16a10:	10803fcc 	andi	r2,r2,255
   16a14:	10801458 	cmpnei	r2,r2,81
   16a18:	10003f1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   16a1c:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   16a20:	10803fcc 	andi	r2,r2,255
   16a24:	10801458 	cmpnei	r2,r2,81
   16a28:	10003b1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   16a2c:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   16a30:	10803fcc 	andi	r2,r2,255
   16a34:	10801458 	cmpnei	r2,r2,81
   16a38:	1000371e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   16a3c:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   16a40:	10803fcc 	andi	r2,r2,255
   16a44:	10801458 	cmpnei	r2,r2,81
   16a48:	1000331e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   16a4c:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   16a50:	10803fcc 	andi	r2,r2,255
   16a54:	10801498 	cmpnei	r2,r2,82
   16a58:	10002f1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   16a5c:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   16a60:	10803fcc 	andi	r2,r2,255
   16a64:	10801498 	cmpnei	r2,r2,82
   16a68:	10002b1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   16a6c:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   16a70:	10803fcc 	andi	r2,r2,255
   16a74:	10801498 	cmpnei	r2,r2,82
   16a78:	1000271e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   16a7c:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   16a80:	10803fcc 	andi	r2,r2,255
   16a84:	10801498 	cmpnei	r2,r2,82
   16a88:	1000231e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   16a8c:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   16a90:	10803fcc 	andi	r2,r2,255
   16a94:	10801658 	cmpnei	r2,r2,89
   16a98:	10001f1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   16a9c:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   16aa0:	10803fcc 	andi	r2,r2,255
   16aa4:	10801658 	cmpnei	r2,r2,89
   16aa8:	10001b1e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   16aac:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   16ab0:	10803fcc 	andi	r2,r2,255
   16ab4:	10801658 	cmpnei	r2,r2,89
   16ab8:	1000171e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   16abc:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   16ac0:	10803fcc 	andi	r2,r2,255
   16ac4:	10801658 	cmpnei	r2,r2,89
   16ac8:	1000131e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   16acc:	e0bfff17 	ldw	r2,-4(fp)
   16ad0:	00c00044 	movi	r3,1
   16ad4:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   16ad8:	e0bfff17 	ldw	r2,-4(fp)
   16adc:	00c00104 	movi	r3,4
   16ae0:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   16ae4:	e0bfff17 	ldw	r2,-4(fp)
   16ae8:	10800a17 	ldw	r2,40(r2)
   16aec:	10802804 	addi	r2,r2,160
   16af0:	10800037 	ldwio	r2,0(r2)
   16af4:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   16af8:	e0bffb0b 	ldhu	r2,-20(fp)
   16afc:	10800044 	addi	r2,r2,1
   16b00:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   16b04:	e0bffb0b 	ldhu	r2,-20(fp)
   16b08:	1080010c 	andi	r2,r2,4
   16b0c:	1000021e 	bne	r2,zero,16b18 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   16b10:	00bffb44 	movi	r2,-19
   16b14:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   16b18:	e0bffa17 	ldw	r2,-24(fp)
}
   16b1c:	e037883a 	mov	sp,fp
   16b20:	dfc00117 	ldw	ra,4(sp)
   16b24:	df000017 	ldw	fp,0(sp)
   16b28:	dec00204 	addi	sp,sp,8
   16b2c:	f800283a 	ret

00016b30 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   16b30:	defffa04 	addi	sp,sp,-24
   16b34:	dfc00515 	stw	ra,20(sp)
   16b38:	df000415 	stw	fp,16(sp)
   16b3c:	df000404 	addi	fp,sp,16
   16b40:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   16b44:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   16b48:	01400544 	movi	r5,21
   16b4c:	e13fff17 	ldw	r4,-4(fp)
   16b50:	0015d780 	call	15d78 <alt_read_16bit_query_entry>
   16b54:	10ffffcc 	andi	r3,r2,65535
   16b58:	e0bfff17 	ldw	r2,-4(fp)
   16b5c:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   16b60:	e03ffc15 	stw	zero,-16(fp)
   16b64:	00001106 	br	16bac <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   16b68:	e0bfff17 	ldw	r2,-4(fp)
   16b6c:	10803517 	ldw	r2,212(r2)
   16b70:	e0ffff17 	ldw	r3,-4(fp)
   16b74:	19003317 	ldw	r4,204(r3)
   16b78:	e0fffc17 	ldw	r3,-16(fp)
   16b7c:	20c7883a 	add	r3,r4,r3
   16b80:	180b883a 	mov	r5,r3
   16b84:	e13fff17 	ldw	r4,-4(fp)
   16b88:	103ee83a 	callr	r2
   16b8c:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   16b90:	e0fffe04 	addi	r3,fp,-8
   16b94:	e0bffc17 	ldw	r2,-16(fp)
   16b98:	1885883a 	add	r2,r3,r2
   16b9c:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   16ba0:	e0bffc17 	ldw	r2,-16(fp)
   16ba4:	10800044 	addi	r2,r2,1
   16ba8:	e0bffc15 	stw	r2,-16(fp)
   16bac:	e0bffc17 	ldw	r2,-16(fp)
   16bb0:	108000d0 	cmplti	r2,r2,3
   16bb4:	103fec1e 	bne	r2,zero,16b68 <__alt_data_end+0xf0016b68>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   16bb8:	e0bffe03 	ldbu	r2,-8(fp)
   16bbc:	10803fcc 	andi	r2,r2,255
   16bc0:	10801418 	cmpnei	r2,r2,80
   16bc4:	1000081e 	bne	r2,zero,16be8 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   16bc8:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   16bcc:	10803fcc 	andi	r2,r2,255
   16bd0:	10801498 	cmpnei	r2,r2,82
   16bd4:	1000041e 	bne	r2,zero,16be8 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   16bd8:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   16bdc:	10803fcc 	andi	r2,r2,255
   16be0:	10801260 	cmpeqi	r2,r2,73
   16be4:	1000021e 	bne	r2,zero,16bf0 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   16be8:	00bffb44 	movi	r2,-19
   16bec:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   16bf0:	e0bffd17 	ldw	r2,-12(fp)
}
   16bf4:	e037883a 	mov	sp,fp
   16bf8:	dfc00117 	ldw	ra,4(sp)
   16bfc:	df000017 	ldw	fp,0(sp)
   16c00:	dec00204 	addi	sp,sp,8
   16c04:	f800283a 	ret

00016c08 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   16c08:	defffa04 	addi	sp,sp,-24
   16c0c:	dfc00515 	stw	ra,20(sp)
   16c10:	df000415 	stw	fp,16(sp)
   16c14:	df000404 	addi	fp,sp,16
   16c18:	e13ffd15 	stw	r4,-12(fp)
   16c1c:	e17ffe15 	stw	r5,-8(fp)
   16c20:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16c24:	e0bffd17 	ldw	r2,-12(fp)
   16c28:	10800017 	ldw	r2,0(r2)
   16c2c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   16c30:	e0bffc17 	ldw	r2,-16(fp)
   16c34:	10c00a04 	addi	r3,r2,40
   16c38:	e0bffd17 	ldw	r2,-12(fp)
   16c3c:	10800217 	ldw	r2,8(r2)
   16c40:	100f883a 	mov	r7,r2
   16c44:	e1bfff17 	ldw	r6,-4(fp)
   16c48:	e17ffe17 	ldw	r5,-8(fp)
   16c4c:	1809883a 	mov	r4,r3
   16c50:	00172280 	call	17228 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   16c54:	e037883a 	mov	sp,fp
   16c58:	dfc00117 	ldw	ra,4(sp)
   16c5c:	df000017 	ldw	fp,0(sp)
   16c60:	dec00204 	addi	sp,sp,8
   16c64:	f800283a 	ret

00016c68 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16c68:	defffa04 	addi	sp,sp,-24
   16c6c:	dfc00515 	stw	ra,20(sp)
   16c70:	df000415 	stw	fp,16(sp)
   16c74:	df000404 	addi	fp,sp,16
   16c78:	e13ffd15 	stw	r4,-12(fp)
   16c7c:	e17ffe15 	stw	r5,-8(fp)
   16c80:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16c84:	e0bffd17 	ldw	r2,-12(fp)
   16c88:	10800017 	ldw	r2,0(r2)
   16c8c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   16c90:	e0bffc17 	ldw	r2,-16(fp)
   16c94:	10c00a04 	addi	r3,r2,40
   16c98:	e0bffd17 	ldw	r2,-12(fp)
   16c9c:	10800217 	ldw	r2,8(r2)
   16ca0:	100f883a 	mov	r7,r2
   16ca4:	e1bfff17 	ldw	r6,-4(fp)
   16ca8:	e17ffe17 	ldw	r5,-8(fp)
   16cac:	1809883a 	mov	r4,r3
   16cb0:	00174440 	call	17444 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   16cb4:	e037883a 	mov	sp,fp
   16cb8:	dfc00117 	ldw	ra,4(sp)
   16cbc:	df000017 	ldw	fp,0(sp)
   16cc0:	dec00204 	addi	sp,sp,8
   16cc4:	f800283a 	ret

00016cc8 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   16cc8:	defffc04 	addi	sp,sp,-16
   16ccc:	dfc00315 	stw	ra,12(sp)
   16cd0:	df000215 	stw	fp,8(sp)
   16cd4:	df000204 	addi	fp,sp,8
   16cd8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   16cdc:	e0bfff17 	ldw	r2,-4(fp)
   16ce0:	10800017 	ldw	r2,0(r2)
   16ce4:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   16ce8:	e0bffe17 	ldw	r2,-8(fp)
   16cec:	10c00a04 	addi	r3,r2,40
   16cf0:	e0bfff17 	ldw	r2,-4(fp)
   16cf4:	10800217 	ldw	r2,8(r2)
   16cf8:	100b883a 	mov	r5,r2
   16cfc:	1809883a 	mov	r4,r3
   16d00:	00170d00 	call	170d0 <altera_avalon_jtag_uart_close>
}
   16d04:	e037883a 	mov	sp,fp
   16d08:	dfc00117 	ldw	ra,4(sp)
   16d0c:	df000017 	ldw	fp,0(sp)
   16d10:	dec00204 	addi	sp,sp,8
   16d14:	f800283a 	ret

00016d18 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   16d18:	defffa04 	addi	sp,sp,-24
   16d1c:	dfc00515 	stw	ra,20(sp)
   16d20:	df000415 	stw	fp,16(sp)
   16d24:	df000404 	addi	fp,sp,16
   16d28:	e13ffd15 	stw	r4,-12(fp)
   16d2c:	e17ffe15 	stw	r5,-8(fp)
   16d30:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   16d34:	e0bffd17 	ldw	r2,-12(fp)
   16d38:	10800017 	ldw	r2,0(r2)
   16d3c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   16d40:	e0bffc17 	ldw	r2,-16(fp)
   16d44:	10800a04 	addi	r2,r2,40
   16d48:	e1bfff17 	ldw	r6,-4(fp)
   16d4c:	e17ffe17 	ldw	r5,-8(fp)
   16d50:	1009883a 	mov	r4,r2
   16d54:	00171380 	call	17138 <altera_avalon_jtag_uart_ioctl>
}
   16d58:	e037883a 	mov	sp,fp
   16d5c:	dfc00117 	ldw	ra,4(sp)
   16d60:	df000017 	ldw	fp,0(sp)
   16d64:	dec00204 	addi	sp,sp,8
   16d68:	f800283a 	ret

00016d6c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   16d6c:	defffb04 	addi	sp,sp,-20
   16d70:	dfc00415 	stw	ra,16(sp)
   16d74:	df000315 	stw	fp,12(sp)
   16d78:	df000304 	addi	fp,sp,12
   16d7c:	e13ffd15 	stw	r4,-12(fp)
   16d80:	e17ffe15 	stw	r5,-8(fp)
   16d84:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16d88:	e0bffd17 	ldw	r2,-12(fp)
   16d8c:	00c00044 	movi	r3,1
   16d90:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   16d94:	e0bffd17 	ldw	r2,-12(fp)
   16d98:	10800017 	ldw	r2,0(r2)
   16d9c:	10800104 	addi	r2,r2,4
   16da0:	1007883a 	mov	r3,r2
   16da4:	e0bffd17 	ldw	r2,-12(fp)
   16da8:	10800817 	ldw	r2,32(r2)
   16dac:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   16db0:	e0bfff17 	ldw	r2,-4(fp)
   16db4:	01800074 	movhi	r6,1
   16db8:	319b8804 	addi	r6,r6,28192
   16dbc:	e17ffd17 	ldw	r5,-12(fp)
   16dc0:	1009883a 	mov	r4,r2
   16dc4:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   16dc8:	e0bffd17 	ldw	r2,-12(fp)
   16dcc:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   16dd0:	e0bffd17 	ldw	r2,-12(fp)
   16dd4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   16dd8:	d0e05f17 	ldw	r3,-32388(gp)
   16ddc:	e1fffd17 	ldw	r7,-12(fp)
   16de0:	01800074 	movhi	r6,1
   16de4:	319c0c04 	addi	r6,r6,28720
   16de8:	180b883a 	mov	r5,r3
   16dec:	1009883a 	mov	r4,r2
   16df0:	001a7480 	call	1a748 <alt_alarm_start>
   16df4:	1000040e 	bge	r2,zero,16e08 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   16df8:	e0fffd17 	ldw	r3,-12(fp)
   16dfc:	00a00034 	movhi	r2,32768
   16e00:	10bfffc4 	addi	r2,r2,-1
   16e04:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   16e08:	0001883a 	nop
   16e0c:	e037883a 	mov	sp,fp
   16e10:	dfc00117 	ldw	ra,4(sp)
   16e14:	df000017 	ldw	fp,0(sp)
   16e18:	dec00204 	addi	sp,sp,8
   16e1c:	f800283a 	ret

00016e20 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   16e20:	defff704 	addi	sp,sp,-36
   16e24:	df000815 	stw	fp,32(sp)
   16e28:	df000804 	addi	fp,sp,32
   16e2c:	e13ffe15 	stw	r4,-8(fp)
   16e30:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   16e34:	e0bffe17 	ldw	r2,-8(fp)
   16e38:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   16e3c:	e0bffa17 	ldw	r2,-24(fp)
   16e40:	10800017 	ldw	r2,0(r2)
   16e44:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16e48:	e0bffb17 	ldw	r2,-20(fp)
   16e4c:	10800104 	addi	r2,r2,4
   16e50:	10800037 	ldwio	r2,0(r2)
   16e54:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   16e58:	e0bffc17 	ldw	r2,-16(fp)
   16e5c:	1080c00c 	andi	r2,r2,768
   16e60:	10006d26 	beq	r2,zero,17018 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   16e64:	e0bffc17 	ldw	r2,-16(fp)
   16e68:	1080400c 	andi	r2,r2,256
   16e6c:	10003526 	beq	r2,zero,16f44 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   16e70:	00800074 	movhi	r2,1
   16e74:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16e78:	e0bffa17 	ldw	r2,-24(fp)
   16e7c:	10800a17 	ldw	r2,40(r2)
   16e80:	10800044 	addi	r2,r2,1
   16e84:	1081ffcc 	andi	r2,r2,2047
   16e88:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   16e8c:	e0bffa17 	ldw	r2,-24(fp)
   16e90:	10c00b17 	ldw	r3,44(r2)
   16e94:	e0bffd17 	ldw	r2,-12(fp)
   16e98:	18801526 	beq	r3,r2,16ef0 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   16e9c:	e0bffb17 	ldw	r2,-20(fp)
   16ea0:	10800037 	ldwio	r2,0(r2)
   16ea4:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   16ea8:	e0bff817 	ldw	r2,-32(fp)
   16eac:	10a0000c 	andi	r2,r2,32768
   16eb0:	10001126 	beq	r2,zero,16ef8 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   16eb4:	e0bffa17 	ldw	r2,-24(fp)
   16eb8:	10800a17 	ldw	r2,40(r2)
   16ebc:	e0fff817 	ldw	r3,-32(fp)
   16ec0:	1809883a 	mov	r4,r3
   16ec4:	e0fffa17 	ldw	r3,-24(fp)
   16ec8:	1885883a 	add	r2,r3,r2
   16ecc:	10800e04 	addi	r2,r2,56
   16ed0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16ed4:	e0bffa17 	ldw	r2,-24(fp)
   16ed8:	10800a17 	ldw	r2,40(r2)
   16edc:	10800044 	addi	r2,r2,1
   16ee0:	10c1ffcc 	andi	r3,r2,2047
   16ee4:	e0bffa17 	ldw	r2,-24(fp)
   16ee8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   16eec:	003fe206 	br	16e78 <__alt_data_end+0xf0016e78>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   16ef0:	0001883a 	nop
   16ef4:	00000106 	br	16efc <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   16ef8:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   16efc:	e0bff817 	ldw	r2,-32(fp)
   16f00:	10bfffec 	andhi	r2,r2,65535
   16f04:	10000f26 	beq	r2,zero,16f44 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   16f08:	e0bffa17 	ldw	r2,-24(fp)
   16f0c:	10c00817 	ldw	r3,32(r2)
   16f10:	00bfff84 	movi	r2,-2
   16f14:	1886703a 	and	r3,r3,r2
   16f18:	e0bffa17 	ldw	r2,-24(fp)
   16f1c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   16f20:	e0bffb17 	ldw	r2,-20(fp)
   16f24:	10800104 	addi	r2,r2,4
   16f28:	1007883a 	mov	r3,r2
   16f2c:	e0bffa17 	ldw	r2,-24(fp)
   16f30:	10800817 	ldw	r2,32(r2)
   16f34:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   16f38:	e0bffb17 	ldw	r2,-20(fp)
   16f3c:	10800104 	addi	r2,r2,4
   16f40:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   16f44:	e0bffc17 	ldw	r2,-16(fp)
   16f48:	1080800c 	andi	r2,r2,512
   16f4c:	103fbe26 	beq	r2,zero,16e48 <__alt_data_end+0xf0016e48>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   16f50:	e0bffc17 	ldw	r2,-16(fp)
   16f54:	1004d43a 	srli	r2,r2,16
   16f58:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   16f5c:	00001406 	br	16fb0 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   16f60:	e0bffb17 	ldw	r2,-20(fp)
   16f64:	e0fffa17 	ldw	r3,-24(fp)
   16f68:	18c00d17 	ldw	r3,52(r3)
   16f6c:	e13ffa17 	ldw	r4,-24(fp)
   16f70:	20c7883a 	add	r3,r4,r3
   16f74:	18c20e04 	addi	r3,r3,2104
   16f78:	18c00003 	ldbu	r3,0(r3)
   16f7c:	18c03fcc 	andi	r3,r3,255
   16f80:	18c0201c 	xori	r3,r3,128
   16f84:	18ffe004 	addi	r3,r3,-128
   16f88:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   16f8c:	e0bffa17 	ldw	r2,-24(fp)
   16f90:	10800d17 	ldw	r2,52(r2)
   16f94:	10800044 	addi	r2,r2,1
   16f98:	10c1ffcc 	andi	r3,r2,2047
   16f9c:	e0bffa17 	ldw	r2,-24(fp)
   16fa0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   16fa4:	e0bff917 	ldw	r2,-28(fp)
   16fa8:	10bfffc4 	addi	r2,r2,-1
   16fac:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   16fb0:	e0bff917 	ldw	r2,-28(fp)
   16fb4:	10000526 	beq	r2,zero,16fcc <altera_avalon_jtag_uart_irq+0x1ac>
   16fb8:	e0bffa17 	ldw	r2,-24(fp)
   16fbc:	10c00d17 	ldw	r3,52(r2)
   16fc0:	e0bffa17 	ldw	r2,-24(fp)
   16fc4:	10800c17 	ldw	r2,48(r2)
   16fc8:	18bfe51e 	bne	r3,r2,16f60 <__alt_data_end+0xf0016f60>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   16fcc:	e0bff917 	ldw	r2,-28(fp)
   16fd0:	103f9d26 	beq	r2,zero,16e48 <__alt_data_end+0xf0016e48>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   16fd4:	e0bffa17 	ldw	r2,-24(fp)
   16fd8:	10c00817 	ldw	r3,32(r2)
   16fdc:	00bfff44 	movi	r2,-3
   16fe0:	1886703a 	and	r3,r3,r2
   16fe4:	e0bffa17 	ldw	r2,-24(fp)
   16fe8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   16fec:	e0bffa17 	ldw	r2,-24(fp)
   16ff0:	10800017 	ldw	r2,0(r2)
   16ff4:	10800104 	addi	r2,r2,4
   16ff8:	1007883a 	mov	r3,r2
   16ffc:	e0bffa17 	ldw	r2,-24(fp)
   17000:	10800817 	ldw	r2,32(r2)
   17004:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   17008:	e0bffb17 	ldw	r2,-20(fp)
   1700c:	10800104 	addi	r2,r2,4
   17010:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   17014:	003f8c06 	br	16e48 <__alt_data_end+0xf0016e48>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   17018:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   1701c:	0001883a 	nop
   17020:	e037883a 	mov	sp,fp
   17024:	df000017 	ldw	fp,0(sp)
   17028:	dec00104 	addi	sp,sp,4
   1702c:	f800283a 	ret

00017030 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   17030:	defff804 	addi	sp,sp,-32
   17034:	df000715 	stw	fp,28(sp)
   17038:	df000704 	addi	fp,sp,28
   1703c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   17040:	e0bffb17 	ldw	r2,-20(fp)
   17044:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   17048:	e0bff917 	ldw	r2,-28(fp)
   1704c:	10800017 	ldw	r2,0(r2)
   17050:	10800104 	addi	r2,r2,4
   17054:	10800037 	ldwio	r2,0(r2)
   17058:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   1705c:	e0bffa17 	ldw	r2,-24(fp)
   17060:	1081000c 	andi	r2,r2,1024
   17064:	10000b26 	beq	r2,zero,17094 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   17068:	e0bff917 	ldw	r2,-28(fp)
   1706c:	10800017 	ldw	r2,0(r2)
   17070:	10800104 	addi	r2,r2,4
   17074:	1007883a 	mov	r3,r2
   17078:	e0bff917 	ldw	r2,-28(fp)
   1707c:	10800817 	ldw	r2,32(r2)
   17080:	10810014 	ori	r2,r2,1024
   17084:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   17088:	e0bff917 	ldw	r2,-28(fp)
   1708c:	10000915 	stw	zero,36(r2)
   17090:	00000a06 	br	170bc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   17094:	e0bff917 	ldw	r2,-28(fp)
   17098:	10c00917 	ldw	r3,36(r2)
   1709c:	00a00034 	movhi	r2,32768
   170a0:	10bfff04 	addi	r2,r2,-4
   170a4:	10c00536 	bltu	r2,r3,170bc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   170a8:	e0bff917 	ldw	r2,-28(fp)
   170ac:	10800917 	ldw	r2,36(r2)
   170b0:	10c00044 	addi	r3,r2,1
   170b4:	e0bff917 	ldw	r2,-28(fp)
   170b8:	10c00915 	stw	r3,36(r2)
   170bc:	d0a05f17 	ldw	r2,-32388(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   170c0:	e037883a 	mov	sp,fp
   170c4:	df000017 	ldw	fp,0(sp)
   170c8:	dec00104 	addi	sp,sp,4
   170cc:	f800283a 	ret

000170d0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   170d0:	defffd04 	addi	sp,sp,-12
   170d4:	df000215 	stw	fp,8(sp)
   170d8:	df000204 	addi	fp,sp,8
   170dc:	e13ffe15 	stw	r4,-8(fp)
   170e0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   170e4:	00000506 	br	170fc <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   170e8:	e0bfff17 	ldw	r2,-4(fp)
   170ec:	1090000c 	andi	r2,r2,16384
   170f0:	10000226 	beq	r2,zero,170fc <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   170f4:	00bffd44 	movi	r2,-11
   170f8:	00000b06 	br	17128 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   170fc:	e0bffe17 	ldw	r2,-8(fp)
   17100:	10c00d17 	ldw	r3,52(r2)
   17104:	e0bffe17 	ldw	r2,-8(fp)
   17108:	10800c17 	ldw	r2,48(r2)
   1710c:	18800526 	beq	r3,r2,17124 <altera_avalon_jtag_uart_close+0x54>
   17110:	e0bffe17 	ldw	r2,-8(fp)
   17114:	10c00917 	ldw	r3,36(r2)
   17118:	e0bffe17 	ldw	r2,-8(fp)
   1711c:	10800117 	ldw	r2,4(r2)
   17120:	18bff136 	bltu	r3,r2,170e8 <__alt_data_end+0xf00170e8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   17124:	0005883a 	mov	r2,zero
}
   17128:	e037883a 	mov	sp,fp
   1712c:	df000017 	ldw	fp,0(sp)
   17130:	dec00104 	addi	sp,sp,4
   17134:	f800283a 	ret

00017138 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   17138:	defffa04 	addi	sp,sp,-24
   1713c:	df000515 	stw	fp,20(sp)
   17140:	df000504 	addi	fp,sp,20
   17144:	e13ffd15 	stw	r4,-12(fp)
   17148:	e17ffe15 	stw	r5,-8(fp)
   1714c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   17150:	00bff9c4 	movi	r2,-25
   17154:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   17158:	e0bffe17 	ldw	r2,-8(fp)
   1715c:	10da8060 	cmpeqi	r3,r2,27137
   17160:	1800031e 	bne	r3,zero,17170 <altera_avalon_jtag_uart_ioctl+0x38>
   17164:	109a80a0 	cmpeqi	r2,r2,27138
   17168:	1000181e 	bne	r2,zero,171cc <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   1716c:	00002906 	br	17214 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   17170:	e0bffd17 	ldw	r2,-12(fp)
   17174:	10c00117 	ldw	r3,4(r2)
   17178:	00a00034 	movhi	r2,32768
   1717c:	10bfffc4 	addi	r2,r2,-1
   17180:	18802126 	beq	r3,r2,17208 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   17184:	e0bfff17 	ldw	r2,-4(fp)
   17188:	10800017 	ldw	r2,0(r2)
   1718c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   17190:	e0bffc17 	ldw	r2,-16(fp)
   17194:	10800090 	cmplti	r2,r2,2
   17198:	1000061e 	bne	r2,zero,171b4 <altera_avalon_jtag_uart_ioctl+0x7c>
   1719c:	e0fffc17 	ldw	r3,-16(fp)
   171a0:	00a00034 	movhi	r2,32768
   171a4:	10bfffc4 	addi	r2,r2,-1
   171a8:	18800226 	beq	r3,r2,171b4 <altera_avalon_jtag_uart_ioctl+0x7c>
   171ac:	e0bffc17 	ldw	r2,-16(fp)
   171b0:	00000206 	br	171bc <altera_avalon_jtag_uart_ioctl+0x84>
   171b4:	00a00034 	movhi	r2,32768
   171b8:	10bfff84 	addi	r2,r2,-2
   171bc:	e0fffd17 	ldw	r3,-12(fp)
   171c0:	18800115 	stw	r2,4(r3)
      rc = 0;
   171c4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   171c8:	00000f06 	br	17208 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   171cc:	e0bffd17 	ldw	r2,-12(fp)
   171d0:	10c00117 	ldw	r3,4(r2)
   171d4:	00a00034 	movhi	r2,32768
   171d8:	10bfffc4 	addi	r2,r2,-1
   171dc:	18800c26 	beq	r3,r2,17210 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   171e0:	e0bffd17 	ldw	r2,-12(fp)
   171e4:	10c00917 	ldw	r3,36(r2)
   171e8:	e0bffd17 	ldw	r2,-12(fp)
   171ec:	10800117 	ldw	r2,4(r2)
   171f0:	1885803a 	cmpltu	r2,r3,r2
   171f4:	10c03fcc 	andi	r3,r2,255
   171f8:	e0bfff17 	ldw	r2,-4(fp)
   171fc:	10c00015 	stw	r3,0(r2)
      rc = 0;
   17200:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   17204:	00000206 	br	17210 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   17208:	0001883a 	nop
   1720c:	00000106 	br	17214 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   17210:	0001883a 	nop

  default:
    break;
  }

  return rc;
   17214:	e0bffb17 	ldw	r2,-20(fp)
}
   17218:	e037883a 	mov	sp,fp
   1721c:	df000017 	ldw	fp,0(sp)
   17220:	dec00104 	addi	sp,sp,4
   17224:	f800283a 	ret

00017228 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   17228:	defff304 	addi	sp,sp,-52
   1722c:	dfc00c15 	stw	ra,48(sp)
   17230:	df000b15 	stw	fp,44(sp)
   17234:	df000b04 	addi	fp,sp,44
   17238:	e13ffc15 	stw	r4,-16(fp)
   1723c:	e17ffd15 	stw	r5,-12(fp)
   17240:	e1bffe15 	stw	r6,-8(fp)
   17244:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   17248:	e0bffd17 	ldw	r2,-12(fp)
   1724c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   17250:	00004706 	br	17370 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   17254:	e0bffc17 	ldw	r2,-16(fp)
   17258:	10800a17 	ldw	r2,40(r2)
   1725c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   17260:	e0bffc17 	ldw	r2,-16(fp)
   17264:	10800b17 	ldw	r2,44(r2)
   17268:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   1726c:	e0fff717 	ldw	r3,-36(fp)
   17270:	e0bff817 	ldw	r2,-32(fp)
   17274:	18800536 	bltu	r3,r2,1728c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   17278:	e0fff717 	ldw	r3,-36(fp)
   1727c:	e0bff817 	ldw	r2,-32(fp)
   17280:	1885c83a 	sub	r2,r3,r2
   17284:	e0bff615 	stw	r2,-40(fp)
   17288:	00000406 	br	1729c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   1728c:	00c20004 	movi	r3,2048
   17290:	e0bff817 	ldw	r2,-32(fp)
   17294:	1885c83a 	sub	r2,r3,r2
   17298:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   1729c:	e0bff617 	ldw	r2,-40(fp)
   172a0:	10001e26 	beq	r2,zero,1731c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   172a4:	e0fffe17 	ldw	r3,-8(fp)
   172a8:	e0bff617 	ldw	r2,-40(fp)
   172ac:	1880022e 	bgeu	r3,r2,172b8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   172b0:	e0bffe17 	ldw	r2,-8(fp)
   172b4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   172b8:	e0bffc17 	ldw	r2,-16(fp)
   172bc:	10c00e04 	addi	r3,r2,56
   172c0:	e0bff817 	ldw	r2,-32(fp)
   172c4:	1885883a 	add	r2,r3,r2
   172c8:	e1bff617 	ldw	r6,-40(fp)
   172cc:	100b883a 	mov	r5,r2
   172d0:	e13ff517 	ldw	r4,-44(fp)
   172d4:	000b2b80 	call	b2b8 <memcpy>
      ptr   += n;
   172d8:	e0fff517 	ldw	r3,-44(fp)
   172dc:	e0bff617 	ldw	r2,-40(fp)
   172e0:	1885883a 	add	r2,r3,r2
   172e4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   172e8:	e0fffe17 	ldw	r3,-8(fp)
   172ec:	e0bff617 	ldw	r2,-40(fp)
   172f0:	1885c83a 	sub	r2,r3,r2
   172f4:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   172f8:	e0fff817 	ldw	r3,-32(fp)
   172fc:	e0bff617 	ldw	r2,-40(fp)
   17300:	1885883a 	add	r2,r3,r2
   17304:	10c1ffcc 	andi	r3,r2,2047
   17308:	e0bffc17 	ldw	r2,-16(fp)
   1730c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   17310:	e0bffe17 	ldw	r2,-8(fp)
   17314:	00bfcf16 	blt	zero,r2,17254 <__alt_data_end+0xf0017254>
   17318:	00000106 	br	17320 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   1731c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   17320:	e0fff517 	ldw	r3,-44(fp)
   17324:	e0bffd17 	ldw	r2,-12(fp)
   17328:	1880141e 	bne	r3,r2,1737c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   1732c:	e0bfff17 	ldw	r2,-4(fp)
   17330:	1090000c 	andi	r2,r2,16384
   17334:	1000131e 	bne	r2,zero,17384 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   17338:	0001883a 	nop
   1733c:	e0bffc17 	ldw	r2,-16(fp)
   17340:	10c00a17 	ldw	r3,40(r2)
   17344:	e0bff717 	ldw	r2,-36(fp)
   17348:	1880051e 	bne	r3,r2,17360 <altera_avalon_jtag_uart_read+0x138>
   1734c:	e0bffc17 	ldw	r2,-16(fp)
   17350:	10c00917 	ldw	r3,36(r2)
   17354:	e0bffc17 	ldw	r2,-16(fp)
   17358:	10800117 	ldw	r2,4(r2)
   1735c:	18bff736 	bltu	r3,r2,1733c <__alt_data_end+0xf001733c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   17360:	e0bffc17 	ldw	r2,-16(fp)
   17364:	10c00a17 	ldw	r3,40(r2)
   17368:	e0bff717 	ldw	r2,-36(fp)
   1736c:	18800726 	beq	r3,r2,1738c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   17370:	e0bffe17 	ldw	r2,-8(fp)
   17374:	00bfb716 	blt	zero,r2,17254 <__alt_data_end+0xf0017254>
   17378:	00000506 	br	17390 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   1737c:	0001883a 	nop
   17380:	00000306 	br	17390 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   17384:	0001883a 	nop
   17388:	00000106 	br	17390 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   1738c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   17390:	e0fff517 	ldw	r3,-44(fp)
   17394:	e0bffd17 	ldw	r2,-12(fp)
   17398:	18801826 	beq	r3,r2,173fc <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1739c:	0005303a 	rdctl	r2,status
   173a0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   173a4:	e0fffb17 	ldw	r3,-20(fp)
   173a8:	00bfff84 	movi	r2,-2
   173ac:	1884703a 	and	r2,r3,r2
   173b0:	1001703a 	wrctl	status,r2
  
  return context;
   173b4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   173b8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   173bc:	e0bffc17 	ldw	r2,-16(fp)
   173c0:	10800817 	ldw	r2,32(r2)
   173c4:	10c00054 	ori	r3,r2,1
   173c8:	e0bffc17 	ldw	r2,-16(fp)
   173cc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   173d0:	e0bffc17 	ldw	r2,-16(fp)
   173d4:	10800017 	ldw	r2,0(r2)
   173d8:	10800104 	addi	r2,r2,4
   173dc:	1007883a 	mov	r3,r2
   173e0:	e0bffc17 	ldw	r2,-16(fp)
   173e4:	10800817 	ldw	r2,32(r2)
   173e8:	18800035 	stwio	r2,0(r3)
   173ec:	e0bffa17 	ldw	r2,-24(fp)
   173f0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   173f4:	e0bff917 	ldw	r2,-28(fp)
   173f8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   173fc:	e0fff517 	ldw	r3,-44(fp)
   17400:	e0bffd17 	ldw	r2,-12(fp)
   17404:	18800426 	beq	r3,r2,17418 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   17408:	e0fff517 	ldw	r3,-44(fp)
   1740c:	e0bffd17 	ldw	r2,-12(fp)
   17410:	1885c83a 	sub	r2,r3,r2
   17414:	00000606 	br	17430 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   17418:	e0bfff17 	ldw	r2,-4(fp)
   1741c:	1090000c 	andi	r2,r2,16384
   17420:	10000226 	beq	r2,zero,1742c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   17424:	00bffd44 	movi	r2,-11
   17428:	00000106 	br	17430 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   1742c:	00bffec4 	movi	r2,-5
}
   17430:	e037883a 	mov	sp,fp
   17434:	dfc00117 	ldw	ra,4(sp)
   17438:	df000017 	ldw	fp,0(sp)
   1743c:	dec00204 	addi	sp,sp,8
   17440:	f800283a 	ret

00017444 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   17444:	defff304 	addi	sp,sp,-52
   17448:	dfc00c15 	stw	ra,48(sp)
   1744c:	df000b15 	stw	fp,44(sp)
   17450:	df000b04 	addi	fp,sp,44
   17454:	e13ffc15 	stw	r4,-16(fp)
   17458:	e17ffd15 	stw	r5,-12(fp)
   1745c:	e1bffe15 	stw	r6,-8(fp)
   17460:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   17464:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   17468:	e0bffd17 	ldw	r2,-12(fp)
   1746c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   17470:	00003706 	br	17550 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   17474:	e0bffc17 	ldw	r2,-16(fp)
   17478:	10800c17 	ldw	r2,48(r2)
   1747c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   17480:	e0bffc17 	ldw	r2,-16(fp)
   17484:	10800d17 	ldw	r2,52(r2)
   17488:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   1748c:	e0fff917 	ldw	r3,-28(fp)
   17490:	e0bff517 	ldw	r2,-44(fp)
   17494:	1880062e 	bgeu	r3,r2,174b0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   17498:	e0fff517 	ldw	r3,-44(fp)
   1749c:	e0bff917 	ldw	r2,-28(fp)
   174a0:	1885c83a 	sub	r2,r3,r2
   174a4:	10bfffc4 	addi	r2,r2,-1
   174a8:	e0bff615 	stw	r2,-40(fp)
   174ac:	00000b06 	br	174dc <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   174b0:	e0bff517 	ldw	r2,-44(fp)
   174b4:	10000526 	beq	r2,zero,174cc <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   174b8:	00c20004 	movi	r3,2048
   174bc:	e0bff917 	ldw	r2,-28(fp)
   174c0:	1885c83a 	sub	r2,r3,r2
   174c4:	e0bff615 	stw	r2,-40(fp)
   174c8:	00000406 	br	174dc <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   174cc:	00c1ffc4 	movi	r3,2047
   174d0:	e0bff917 	ldw	r2,-28(fp)
   174d4:	1885c83a 	sub	r2,r3,r2
   174d8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   174dc:	e0bff617 	ldw	r2,-40(fp)
   174e0:	10001e26 	beq	r2,zero,1755c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   174e4:	e0fffe17 	ldw	r3,-8(fp)
   174e8:	e0bff617 	ldw	r2,-40(fp)
   174ec:	1880022e 	bgeu	r3,r2,174f8 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   174f0:	e0bffe17 	ldw	r2,-8(fp)
   174f4:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   174f8:	e0bffc17 	ldw	r2,-16(fp)
   174fc:	10c20e04 	addi	r3,r2,2104
   17500:	e0bff917 	ldw	r2,-28(fp)
   17504:	1885883a 	add	r2,r3,r2
   17508:	e1bff617 	ldw	r6,-40(fp)
   1750c:	e17ffd17 	ldw	r5,-12(fp)
   17510:	1009883a 	mov	r4,r2
   17514:	000b2b80 	call	b2b8 <memcpy>
      ptr   += n;
   17518:	e0fffd17 	ldw	r3,-12(fp)
   1751c:	e0bff617 	ldw	r2,-40(fp)
   17520:	1885883a 	add	r2,r3,r2
   17524:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   17528:	e0fffe17 	ldw	r3,-8(fp)
   1752c:	e0bff617 	ldw	r2,-40(fp)
   17530:	1885c83a 	sub	r2,r3,r2
   17534:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   17538:	e0fff917 	ldw	r3,-28(fp)
   1753c:	e0bff617 	ldw	r2,-40(fp)
   17540:	1885883a 	add	r2,r3,r2
   17544:	10c1ffcc 	andi	r3,r2,2047
   17548:	e0bffc17 	ldw	r2,-16(fp)
   1754c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   17550:	e0bffe17 	ldw	r2,-8(fp)
   17554:	00bfc716 	blt	zero,r2,17474 <__alt_data_end+0xf0017474>
   17558:	00000106 	br	17560 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   1755c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17560:	0005303a 	rdctl	r2,status
   17564:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17568:	e0fffb17 	ldw	r3,-20(fp)
   1756c:	00bfff84 	movi	r2,-2
   17570:	1884703a 	and	r2,r3,r2
   17574:	1001703a 	wrctl	status,r2
  
  return context;
   17578:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   1757c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   17580:	e0bffc17 	ldw	r2,-16(fp)
   17584:	10800817 	ldw	r2,32(r2)
   17588:	10c00094 	ori	r3,r2,2
   1758c:	e0bffc17 	ldw	r2,-16(fp)
   17590:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   17594:	e0bffc17 	ldw	r2,-16(fp)
   17598:	10800017 	ldw	r2,0(r2)
   1759c:	10800104 	addi	r2,r2,4
   175a0:	1007883a 	mov	r3,r2
   175a4:	e0bffc17 	ldw	r2,-16(fp)
   175a8:	10800817 	ldw	r2,32(r2)
   175ac:	18800035 	stwio	r2,0(r3)
   175b0:	e0bffa17 	ldw	r2,-24(fp)
   175b4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   175b8:	e0bff817 	ldw	r2,-32(fp)
   175bc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   175c0:	e0bffe17 	ldw	r2,-8(fp)
   175c4:	0080100e 	bge	zero,r2,17608 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   175c8:	e0bfff17 	ldw	r2,-4(fp)
   175cc:	1090000c 	andi	r2,r2,16384
   175d0:	1000101e 	bne	r2,zero,17614 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   175d4:	0001883a 	nop
   175d8:	e0bffc17 	ldw	r2,-16(fp)
   175dc:	10c00d17 	ldw	r3,52(r2)
   175e0:	e0bff517 	ldw	r2,-44(fp)
   175e4:	1880051e 	bne	r3,r2,175fc <altera_avalon_jtag_uart_write+0x1b8>
   175e8:	e0bffc17 	ldw	r2,-16(fp)
   175ec:	10c00917 	ldw	r3,36(r2)
   175f0:	e0bffc17 	ldw	r2,-16(fp)
   175f4:	10800117 	ldw	r2,4(r2)
   175f8:	18bff736 	bltu	r3,r2,175d8 <__alt_data_end+0xf00175d8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   175fc:	e0bffc17 	ldw	r2,-16(fp)
   17600:	10800917 	ldw	r2,36(r2)
   17604:	1000051e 	bne	r2,zero,1761c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   17608:	e0bffe17 	ldw	r2,-8(fp)
   1760c:	00bfd016 	blt	zero,r2,17550 <__alt_data_end+0xf0017550>
   17610:	00000306 	br	17620 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   17614:	0001883a 	nop
   17618:	00000106 	br	17620 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   1761c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   17620:	e0fffd17 	ldw	r3,-12(fp)
   17624:	e0bff717 	ldw	r2,-36(fp)
   17628:	18800426 	beq	r3,r2,1763c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   1762c:	e0fffd17 	ldw	r3,-12(fp)
   17630:	e0bff717 	ldw	r2,-36(fp)
   17634:	1885c83a 	sub	r2,r3,r2
   17638:	00000606 	br	17654 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   1763c:	e0bfff17 	ldw	r2,-4(fp)
   17640:	1090000c 	andi	r2,r2,16384
   17644:	10000226 	beq	r2,zero,17650 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   17648:	00bffd44 	movi	r2,-11
   1764c:	00000106 	br	17654 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   17650:	00bffec4 	movi	r2,-5
}
   17654:	e037883a 	mov	sp,fp
   17658:	dfc00117 	ldw	ra,4(sp)
   1765c:	df000017 	ldw	fp,0(sp)
   17660:	dec00204 	addi	sp,sp,8
   17664:	f800283a 	ret

00017668 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   17668:	defffa04 	addi	sp,sp,-24
   1766c:	dfc00515 	stw	ra,20(sp)
   17670:	df000415 	stw	fp,16(sp)
   17674:	df000404 	addi	fp,sp,16
   17678:	e13ffe15 	stw	r4,-8(fp)
   1767c:	2805883a 	mov	r2,r5
   17680:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   17684:	e0bffe17 	ldw	r2,-8(fp)
   17688:	10800017 	ldw	r2,0(r2)
   1768c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   17690:	008003f4 	movhi	r2,15
   17694:	10909004 	addi	r2,r2,16960
   17698:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   1769c:	e0bffe17 	ldw	r2,-8(fp)
   176a0:	10800803 	ldbu	r2,32(r2)
   176a4:	10803fcc 	andi	r2,r2,255
   176a8:	1080201c 	xori	r2,r2,128
   176ac:	10bfe004 	addi	r2,r2,-128
   176b0:	1000151e 	bne	r2,zero,17708 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   176b4:	00000906 	br	176dc <lcd_write_command+0x74>
    if (--i == 0)
   176b8:	e0bffc17 	ldw	r2,-16(fp)
   176bc:	10bfffc4 	addi	r2,r2,-1
   176c0:	e0bffc15 	stw	r2,-16(fp)
   176c4:	e0bffc17 	ldw	r2,-16(fp)
   176c8:	1000041e 	bne	r2,zero,176dc <lcd_write_command+0x74>
    {
      sp->broken = 1;
   176cc:	e0bffe17 	ldw	r2,-8(fp)
   176d0:	00c00044 	movi	r3,1
   176d4:	10c00805 	stb	r3,32(r2)
      return;
   176d8:	00000c06 	br	1770c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   176dc:	e0bffd17 	ldw	r2,-12(fp)
   176e0:	10800104 	addi	r2,r2,4
   176e4:	10800037 	ldwio	r2,0(r2)
   176e8:	1080200c 	andi	r2,r2,128
   176ec:	103ff21e 	bne	r2,zero,176b8 <__alt_data_end+0xf00176b8>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   176f0:	01001904 	movi	r4,100
   176f4:	001b0680 	call	1b068 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   176f8:	e0bffd17 	ldw	r2,-12(fp)
   176fc:	e0ffff03 	ldbu	r3,-4(fp)
   17700:	10c00035 	stwio	r3,0(r2)
   17704:	00000106 	br	1770c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   17708:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   1770c:	e037883a 	mov	sp,fp
   17710:	dfc00117 	ldw	ra,4(sp)
   17714:	df000017 	ldw	fp,0(sp)
   17718:	dec00204 	addi	sp,sp,8
   1771c:	f800283a 	ret

00017720 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   17720:	defffa04 	addi	sp,sp,-24
   17724:	dfc00515 	stw	ra,20(sp)
   17728:	df000415 	stw	fp,16(sp)
   1772c:	df000404 	addi	fp,sp,16
   17730:	e13ffe15 	stw	r4,-8(fp)
   17734:	2805883a 	mov	r2,r5
   17738:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   1773c:	e0bffe17 	ldw	r2,-8(fp)
   17740:	10800017 	ldw	r2,0(r2)
   17744:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   17748:	008003f4 	movhi	r2,15
   1774c:	10909004 	addi	r2,r2,16960
   17750:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   17754:	e0bffe17 	ldw	r2,-8(fp)
   17758:	10800803 	ldbu	r2,32(r2)
   1775c:	10803fcc 	andi	r2,r2,255
   17760:	1080201c 	xori	r2,r2,128
   17764:	10bfe004 	addi	r2,r2,-128
   17768:	10001d1e 	bne	r2,zero,177e0 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   1776c:	00000906 	br	17794 <lcd_write_data+0x74>
    if (--i == 0)
   17770:	e0bffc17 	ldw	r2,-16(fp)
   17774:	10bfffc4 	addi	r2,r2,-1
   17778:	e0bffc15 	stw	r2,-16(fp)
   1777c:	e0bffc17 	ldw	r2,-16(fp)
   17780:	1000041e 	bne	r2,zero,17794 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   17784:	e0bffe17 	ldw	r2,-8(fp)
   17788:	00c00044 	movi	r3,1
   1778c:	10c00805 	stb	r3,32(r2)
      return;
   17790:	00001406 	br	177e4 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   17794:	e0bffd17 	ldw	r2,-12(fp)
   17798:	10800104 	addi	r2,r2,4
   1779c:	10800037 	ldwio	r2,0(r2)
   177a0:	1080200c 	andi	r2,r2,128
   177a4:	103ff21e 	bne	r2,zero,17770 <__alt_data_end+0xf0017770>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   177a8:	01001904 	movi	r4,100
   177ac:	001b0680 	call	1b068 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   177b0:	e0bffd17 	ldw	r2,-12(fp)
   177b4:	10800204 	addi	r2,r2,8
   177b8:	1007883a 	mov	r3,r2
   177bc:	e0bfff03 	ldbu	r2,-4(fp)
   177c0:	18800035 	stwio	r2,0(r3)

  sp->address++;
   177c4:	e0bffe17 	ldw	r2,-8(fp)
   177c8:	108008c3 	ldbu	r2,35(r2)
   177cc:	10800044 	addi	r2,r2,1
   177d0:	1007883a 	mov	r3,r2
   177d4:	e0bffe17 	ldw	r2,-8(fp)
   177d8:	10c008c5 	stb	r3,35(r2)
   177dc:	00000106 	br	177e4 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   177e0:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   177e4:	e037883a 	mov	sp,fp
   177e8:	dfc00117 	ldw	ra,4(sp)
   177ec:	df000017 	ldw	fp,0(sp)
   177f0:	dec00204 	addi	sp,sp,8
   177f4:	f800283a 	ret

000177f8 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   177f8:	defffc04 	addi	sp,sp,-16
   177fc:	dfc00315 	stw	ra,12(sp)
   17800:	df000215 	stw	fp,8(sp)
   17804:	df000204 	addi	fp,sp,8
   17808:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1780c:	01400044 	movi	r5,1
   17810:	e13fff17 	ldw	r4,-4(fp)
   17814:	00176680 	call	17668 <lcd_write_command>

  sp->x = 0;
   17818:	e0bfff17 	ldw	r2,-4(fp)
   1781c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   17820:	e0bfff17 	ldw	r2,-4(fp)
   17824:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   17828:	e0bfff17 	ldw	r2,-4(fp)
   1782c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17830:	e03ffe15 	stw	zero,-8(fp)
   17834:	00001b06 	br	178a4 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   17838:	e0bffe17 	ldw	r2,-8(fp)
   1783c:	108018e4 	muli	r2,r2,99
   17840:	10801004 	addi	r2,r2,64
   17844:	e0ffff17 	ldw	r3,-4(fp)
   17848:	1885883a 	add	r2,r3,r2
   1784c:	01801444 	movi	r6,81
   17850:	01400804 	movi	r5,32
   17854:	1009883a 	mov	r4,r2
   17858:	000b4000 	call	b400 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   1785c:	e0bffe17 	ldw	r2,-8(fp)
   17860:	108018e4 	muli	r2,r2,99
   17864:	10800c04 	addi	r2,r2,48
   17868:	e0ffff17 	ldw	r3,-4(fp)
   1786c:	1885883a 	add	r2,r3,r2
   17870:	01800404 	movi	r6,16
   17874:	01400804 	movi	r5,32
   17878:	1009883a 	mov	r4,r2
   1787c:	000b4000 	call	b400 <memset>
    sp->line[y].width = 0;
   17880:	e0ffff17 	ldw	r3,-4(fp)
   17884:	e0bffe17 	ldw	r2,-8(fp)
   17888:	108018e4 	muli	r2,r2,99
   1788c:	1885883a 	add	r2,r3,r2
   17890:	10802444 	addi	r2,r2,145
   17894:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17898:	e0bffe17 	ldw	r2,-8(fp)
   1789c:	10800044 	addi	r2,r2,1
   178a0:	e0bffe15 	stw	r2,-8(fp)
   178a4:	e0bffe17 	ldw	r2,-8(fp)
   178a8:	10800090 	cmplti	r2,r2,2
   178ac:	103fe21e 	bne	r2,zero,17838 <__alt_data_end+0xf0017838>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   178b0:	0001883a 	nop
   178b4:	e037883a 	mov	sp,fp
   178b8:	dfc00117 	ldw	ra,4(sp)
   178bc:	df000017 	ldw	fp,0(sp)
   178c0:	dec00204 	addi	sp,sp,8
   178c4:	f800283a 	ret

000178c8 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   178c8:	defff704 	addi	sp,sp,-36
   178cc:	dfc00815 	stw	ra,32(sp)
   178d0:	df000715 	stw	fp,28(sp)
   178d4:	df000704 	addi	fp,sp,28
   178d8:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   178dc:	e0bfff17 	ldw	r2,-4(fp)
   178e0:	10800943 	ldbu	r2,37(r2)
   178e4:	10803fcc 	andi	r2,r2,255
   178e8:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   178ec:	e03ff915 	stw	zero,-28(fp)
   178f0:	00006806 	br	17a94 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   178f4:	e0ffff17 	ldw	r3,-4(fp)
   178f8:	e0bff917 	ldw	r2,-28(fp)
   178fc:	108018e4 	muli	r2,r2,99
   17900:	1885883a 	add	r2,r3,r2
   17904:	10802444 	addi	r2,r2,145
   17908:	10800003 	ldbu	r2,0(r2)
   1790c:	10803fcc 	andi	r2,r2,255
   17910:	1080201c 	xori	r2,r2,128
   17914:	10bfe004 	addi	r2,r2,-128
   17918:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1791c:	e0ffff17 	ldw	r3,-4(fp)
   17920:	e0bff917 	ldw	r2,-28(fp)
   17924:	108018e4 	muli	r2,r2,99
   17928:	1885883a 	add	r2,r3,r2
   1792c:	10802484 	addi	r2,r2,146
   17930:	10800003 	ldbu	r2,0(r2)
   17934:	10c03fcc 	andi	r3,r2,255
   17938:	e0bffc17 	ldw	r2,-16(fp)
   1793c:	1885383a 	mul	r2,r3,r2
   17940:	1005d23a 	srai	r2,r2,8
   17944:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   17948:	e0fffb17 	ldw	r3,-20(fp)
   1794c:	e0bffd17 	ldw	r2,-12(fp)
   17950:	18800116 	blt	r3,r2,17958 <lcd_repaint_screen+0x90>
      offset = 0;
   17954:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   17958:	e03ffa15 	stw	zero,-24(fp)
   1795c:	00004706 	br	17a7c <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   17960:	e0fffa17 	ldw	r3,-24(fp)
   17964:	e0bffb17 	ldw	r2,-20(fp)
   17968:	1885883a 	add	r2,r3,r2
   1796c:	e0fffd17 	ldw	r3,-12(fp)
   17970:	10c9283a 	div	r4,r2,r3
   17974:	e0fffd17 	ldw	r3,-12(fp)
   17978:	20c7383a 	mul	r3,r4,r3
   1797c:	10c5c83a 	sub	r2,r2,r3
   17980:	e13fff17 	ldw	r4,-4(fp)
   17984:	e0fff917 	ldw	r3,-28(fp)
   17988:	18c018e4 	muli	r3,r3,99
   1798c:	20c7883a 	add	r3,r4,r3
   17990:	1885883a 	add	r2,r3,r2
   17994:	10801004 	addi	r2,r2,64
   17998:	10800003 	ldbu	r2,0(r2)
   1799c:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   179a0:	e0ffff17 	ldw	r3,-4(fp)
   179a4:	e0bff917 	ldw	r2,-28(fp)
   179a8:	108018e4 	muli	r2,r2,99
   179ac:	1887883a 	add	r3,r3,r2
   179b0:	e0bffa17 	ldw	r2,-24(fp)
   179b4:	1885883a 	add	r2,r3,r2
   179b8:	10800c04 	addi	r2,r2,48
   179bc:	10800003 	ldbu	r2,0(r2)
   179c0:	10c03fcc 	andi	r3,r2,255
   179c4:	18c0201c 	xori	r3,r3,128
   179c8:	18ffe004 	addi	r3,r3,-128
   179cc:	e0bffe07 	ldb	r2,-8(fp)
   179d0:	18802726 	beq	r3,r2,17a70 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   179d4:	e0fff917 	ldw	r3,-28(fp)
   179d8:	d0a01704 	addi	r2,gp,-32676
   179dc:	1885883a 	add	r2,r3,r2
   179e0:	10800003 	ldbu	r2,0(r2)
   179e4:	1007883a 	mov	r3,r2
   179e8:	e0bffa17 	ldw	r2,-24(fp)
   179ec:	1885883a 	add	r2,r3,r2
   179f0:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   179f4:	e0fffe43 	ldbu	r3,-7(fp)
   179f8:	e0bfff17 	ldw	r2,-4(fp)
   179fc:	108008c3 	ldbu	r2,35(r2)
   17a00:	10803fcc 	andi	r2,r2,255
   17a04:	1080201c 	xori	r2,r2,128
   17a08:	10bfe004 	addi	r2,r2,-128
   17a0c:	18800a26 	beq	r3,r2,17a38 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   17a10:	e0fffe43 	ldbu	r3,-7(fp)
   17a14:	00bfe004 	movi	r2,-128
   17a18:	1884b03a 	or	r2,r3,r2
   17a1c:	10803fcc 	andi	r2,r2,255
   17a20:	100b883a 	mov	r5,r2
   17a24:	e13fff17 	ldw	r4,-4(fp)
   17a28:	00176680 	call	17668 <lcd_write_command>
          sp->address = address;
   17a2c:	e0fffe43 	ldbu	r3,-7(fp)
   17a30:	e0bfff17 	ldw	r2,-4(fp)
   17a34:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   17a38:	e0bffe03 	ldbu	r2,-8(fp)
   17a3c:	10803fcc 	andi	r2,r2,255
   17a40:	100b883a 	mov	r5,r2
   17a44:	e13fff17 	ldw	r4,-4(fp)
   17a48:	00177200 	call	17720 <lcd_write_data>
        sp->line[y].visible[x] = c;
   17a4c:	e0ffff17 	ldw	r3,-4(fp)
   17a50:	e0bff917 	ldw	r2,-28(fp)
   17a54:	108018e4 	muli	r2,r2,99
   17a58:	1887883a 	add	r3,r3,r2
   17a5c:	e0bffa17 	ldw	r2,-24(fp)
   17a60:	1885883a 	add	r2,r3,r2
   17a64:	10800c04 	addi	r2,r2,48
   17a68:	e0fffe03 	ldbu	r3,-8(fp)
   17a6c:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   17a70:	e0bffa17 	ldw	r2,-24(fp)
   17a74:	10800044 	addi	r2,r2,1
   17a78:	e0bffa15 	stw	r2,-24(fp)
   17a7c:	e0bffa17 	ldw	r2,-24(fp)
   17a80:	10800410 	cmplti	r2,r2,16
   17a84:	103fb61e 	bne	r2,zero,17960 <__alt_data_end+0xf0017960>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17a88:	e0bff917 	ldw	r2,-28(fp)
   17a8c:	10800044 	addi	r2,r2,1
   17a90:	e0bff915 	stw	r2,-28(fp)
   17a94:	e0bff917 	ldw	r2,-28(fp)
   17a98:	10800090 	cmplti	r2,r2,2
   17a9c:	103f951e 	bne	r2,zero,178f4 <__alt_data_end+0xf00178f4>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   17aa0:	0001883a 	nop
   17aa4:	e037883a 	mov	sp,fp
   17aa8:	dfc00117 	ldw	ra,4(sp)
   17aac:	df000017 	ldw	fp,0(sp)
   17ab0:	dec00204 	addi	sp,sp,8
   17ab4:	f800283a 	ret

00017ab8 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   17ab8:	defffc04 	addi	sp,sp,-16
   17abc:	dfc00315 	stw	ra,12(sp)
   17ac0:	df000215 	stw	fp,8(sp)
   17ac4:	df000204 	addi	fp,sp,8
   17ac8:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17acc:	e03ffe15 	stw	zero,-8(fp)
   17ad0:	00001d06 	br	17b48 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   17ad4:	e0bffe17 	ldw	r2,-8(fp)
   17ad8:	00800f16 	blt	zero,r2,17b18 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   17adc:	e0bffe17 	ldw	r2,-8(fp)
   17ae0:	108018e4 	muli	r2,r2,99
   17ae4:	10801004 	addi	r2,r2,64
   17ae8:	e0ffff17 	ldw	r3,-4(fp)
   17aec:	1889883a 	add	r4,r3,r2
   17af0:	e0bffe17 	ldw	r2,-8(fp)
   17af4:	10800044 	addi	r2,r2,1
   17af8:	108018e4 	muli	r2,r2,99
   17afc:	10801004 	addi	r2,r2,64
   17b00:	e0ffff17 	ldw	r3,-4(fp)
   17b04:	1885883a 	add	r2,r3,r2
   17b08:	01801404 	movi	r6,80
   17b0c:	100b883a 	mov	r5,r2
   17b10:	000b2b80 	call	b2b8 <memcpy>
   17b14:	00000906 	br	17b3c <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   17b18:	e0bffe17 	ldw	r2,-8(fp)
   17b1c:	108018e4 	muli	r2,r2,99
   17b20:	10801004 	addi	r2,r2,64
   17b24:	e0ffff17 	ldw	r3,-4(fp)
   17b28:	1885883a 	add	r2,r3,r2
   17b2c:	01801404 	movi	r6,80
   17b30:	01400804 	movi	r5,32
   17b34:	1009883a 	mov	r4,r2
   17b38:	000b4000 	call	b400 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   17b3c:	e0bffe17 	ldw	r2,-8(fp)
   17b40:	10800044 	addi	r2,r2,1
   17b44:	e0bffe15 	stw	r2,-8(fp)
   17b48:	e0bffe17 	ldw	r2,-8(fp)
   17b4c:	10800090 	cmplti	r2,r2,2
   17b50:	103fe01e 	bne	r2,zero,17ad4 <__alt_data_end+0xf0017ad4>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   17b54:	e0bfff17 	ldw	r2,-4(fp)
   17b58:	10800883 	ldbu	r2,34(r2)
   17b5c:	10bfffc4 	addi	r2,r2,-1
   17b60:	1007883a 	mov	r3,r2
   17b64:	e0bfff17 	ldw	r2,-4(fp)
   17b68:	10c00885 	stb	r3,34(r2)
}
   17b6c:	0001883a 	nop
   17b70:	e037883a 	mov	sp,fp
   17b74:	dfc00117 	ldw	ra,4(sp)
   17b78:	df000017 	ldw	fp,0(sp)
   17b7c:	dec00204 	addi	sp,sp,8
   17b80:	f800283a 	ret

00017b84 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   17b84:	defff904 	addi	sp,sp,-28
   17b88:	dfc00615 	stw	ra,24(sp)
   17b8c:	df000515 	stw	fp,20(sp)
   17b90:	df000504 	addi	fp,sp,20
   17b94:	e13ffe15 	stw	r4,-8(fp)
   17b98:	2805883a 	mov	r2,r5
   17b9c:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   17ba0:	e03ffb15 	stw	zero,-20(fp)
   17ba4:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   17ba8:	e0bffe17 	ldw	r2,-8(fp)
   17bac:	10800a03 	ldbu	r2,40(r2)
   17bb0:	10803fcc 	andi	r2,r2,255
   17bb4:	1080201c 	xori	r2,r2,128
   17bb8:	10bfe004 	addi	r2,r2,-128
   17bbc:	108016d8 	cmpnei	r2,r2,91
   17bc0:	1000411e 	bne	r2,zero,17cc8 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   17bc4:	e0bffe17 	ldw	r2,-8(fp)
   17bc8:	10800a04 	addi	r2,r2,40
   17bcc:	10800044 	addi	r2,r2,1
   17bd0:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   17bd4:	00000c06 	br	17c08 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   17bd8:	e0bffb17 	ldw	r2,-20(fp)
   17bdc:	10c002a4 	muli	r3,r2,10
   17be0:	e0bffd17 	ldw	r2,-12(fp)
   17be4:	11000044 	addi	r4,r2,1
   17be8:	e13ffd15 	stw	r4,-12(fp)
   17bec:	10800003 	ldbu	r2,0(r2)
   17bf0:	10803fcc 	andi	r2,r2,255
   17bf4:	1080201c 	xori	r2,r2,128
   17bf8:	10bfe004 	addi	r2,r2,-128
   17bfc:	10bff404 	addi	r2,r2,-48
   17c00:	1885883a 	add	r2,r3,r2
   17c04:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   17c08:	d0e01c17 	ldw	r3,-32656(gp)
   17c0c:	e0bffd17 	ldw	r2,-12(fp)
   17c10:	10800003 	ldbu	r2,0(r2)
   17c14:	10803fcc 	andi	r2,r2,255
   17c18:	1080201c 	xori	r2,r2,128
   17c1c:	10bfe004 	addi	r2,r2,-128
   17c20:	10800044 	addi	r2,r2,1
   17c24:	1885883a 	add	r2,r3,r2
   17c28:	10800003 	ldbu	r2,0(r2)
   17c2c:	10803fcc 	andi	r2,r2,255
   17c30:	1080010c 	andi	r2,r2,4
   17c34:	103fe81e 	bne	r2,zero,17bd8 <__alt_data_end+0xf0017bd8>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   17c38:	e0bffd17 	ldw	r2,-12(fp)
   17c3c:	10800003 	ldbu	r2,0(r2)
   17c40:	10803fcc 	andi	r2,r2,255
   17c44:	1080201c 	xori	r2,r2,128
   17c48:	10bfe004 	addi	r2,r2,-128
   17c4c:	10800ed8 	cmpnei	r2,r2,59
   17c50:	10001f1e 	bne	r2,zero,17cd0 <lcd_handle_escape+0x14c>
    {
      ptr++;
   17c54:	e0bffd17 	ldw	r2,-12(fp)
   17c58:	10800044 	addi	r2,r2,1
   17c5c:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   17c60:	00000c06 	br	17c94 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   17c64:	e0bffc17 	ldw	r2,-16(fp)
   17c68:	10c002a4 	muli	r3,r2,10
   17c6c:	e0bffd17 	ldw	r2,-12(fp)
   17c70:	11000044 	addi	r4,r2,1
   17c74:	e13ffd15 	stw	r4,-12(fp)
   17c78:	10800003 	ldbu	r2,0(r2)
   17c7c:	10803fcc 	andi	r2,r2,255
   17c80:	1080201c 	xori	r2,r2,128
   17c84:	10bfe004 	addi	r2,r2,-128
   17c88:	10bff404 	addi	r2,r2,-48
   17c8c:	1885883a 	add	r2,r3,r2
   17c90:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   17c94:	d0e01c17 	ldw	r3,-32656(gp)
   17c98:	e0bffd17 	ldw	r2,-12(fp)
   17c9c:	10800003 	ldbu	r2,0(r2)
   17ca0:	10803fcc 	andi	r2,r2,255
   17ca4:	1080201c 	xori	r2,r2,128
   17ca8:	10bfe004 	addi	r2,r2,-128
   17cac:	10800044 	addi	r2,r2,1
   17cb0:	1885883a 	add	r2,r3,r2
   17cb4:	10800003 	ldbu	r2,0(r2)
   17cb8:	10803fcc 	andi	r2,r2,255
   17cbc:	1080010c 	andi	r2,r2,4
   17cc0:	103fe81e 	bne	r2,zero,17c64 <__alt_data_end+0xf0017c64>
   17cc4:	00000206 	br	17cd0 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   17cc8:	00bfffc4 	movi	r2,-1
   17ccc:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   17cd0:	e0bfff07 	ldb	r2,-4(fp)
   17cd4:	10c012a0 	cmpeqi	r3,r2,74
   17cd8:	1800291e 	bne	r3,zero,17d80 <lcd_handle_escape+0x1fc>
   17cdc:	10c012c8 	cmpgei	r3,r2,75
   17ce0:	1800031e 	bne	r3,zero,17cf0 <lcd_handle_escape+0x16c>
   17ce4:	10801220 	cmpeqi	r2,r2,72
   17ce8:	1000061e 	bne	r2,zero,17d04 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17cec:	00004a06 	br	17e18 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   17cf0:	10c012e0 	cmpeqi	r3,r2,75
   17cf4:	1800281e 	bne	r3,zero,17d98 <lcd_handle_escape+0x214>
   17cf8:	108019a0 	cmpeqi	r2,r2,102
   17cfc:	1000011e 	bne	r2,zero,17d04 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   17d00:	00004506 	br	17e18 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   17d04:	e0bffc17 	ldw	r2,-16(fp)
   17d08:	0080050e 	bge	zero,r2,17d20 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   17d0c:	e0bffc17 	ldw	r2,-16(fp)
   17d10:	10bfffc4 	addi	r2,r2,-1
   17d14:	1007883a 	mov	r3,r2
   17d18:	e0bffe17 	ldw	r2,-8(fp)
   17d1c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   17d20:	e0bffb17 	ldw	r2,-20(fp)
   17d24:	0080370e 	bge	zero,r2,17e04 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   17d28:	e0bffb17 	ldw	r2,-20(fp)
   17d2c:	10bfffc4 	addi	r2,r2,-1
   17d30:	1007883a 	mov	r3,r2
   17d34:	e0bffe17 	ldw	r2,-8(fp)
   17d38:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   17d3c:	e0bffe17 	ldw	r2,-8(fp)
   17d40:	10800883 	ldbu	r2,34(r2)
   17d44:	10803fcc 	andi	r2,r2,255
   17d48:	10800170 	cmpltui	r2,r2,5
   17d4c:	1000061e 	bne	r2,zero,17d68 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   17d50:	e0bffe17 	ldw	r2,-8(fp)
   17d54:	00c00104 	movi	r3,4
   17d58:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   17d5c:	00000206 	br	17d68 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   17d60:	e13ffe17 	ldw	r4,-8(fp)
   17d64:	0017ab80 	call	17ab8 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   17d68:	e0bffe17 	ldw	r2,-8(fp)
   17d6c:	10800883 	ldbu	r2,34(r2)
   17d70:	10803fcc 	andi	r2,r2,255
   17d74:	108000e8 	cmpgeui	r2,r2,3
   17d78:	103ff91e 	bne	r2,zero,17d60 <__alt_data_end+0xf0017d60>
        lcd_scroll_up(sp);
    }
    break;
   17d7c:	00002106 	br	17e04 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   17d80:	e0bffb17 	ldw	r2,-20(fp)
   17d84:	10800098 	cmpnei	r2,r2,2
   17d88:	1000201e 	bne	r2,zero,17e0c <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   17d8c:	e13ffe17 	ldw	r4,-8(fp)
   17d90:	00177f80 	call	177f8 <lcd_clear_screen>
    break;
   17d94:	00001d06 	br	17e0c <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   17d98:	e0bffb17 	ldw	r2,-20(fp)
   17d9c:	00801d16 	blt	zero,r2,17e14 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   17da0:	e0bffe17 	ldw	r2,-8(fp)
   17da4:	10800843 	ldbu	r2,33(r2)
   17da8:	10803fcc 	andi	r2,r2,255
   17dac:	10801428 	cmpgeui	r2,r2,80
   17db0:	1000181e 	bne	r2,zero,17e14 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   17db4:	e0bffe17 	ldw	r2,-8(fp)
   17db8:	10800883 	ldbu	r2,34(r2)
   17dbc:	10803fcc 	andi	r2,r2,255
   17dc0:	108018e4 	muli	r2,r2,99
   17dc4:	10801004 	addi	r2,r2,64
   17dc8:	e0fffe17 	ldw	r3,-8(fp)
   17dcc:	1887883a 	add	r3,r3,r2
   17dd0:	e0bffe17 	ldw	r2,-8(fp)
   17dd4:	10800843 	ldbu	r2,33(r2)
   17dd8:	10803fcc 	andi	r2,r2,255
   17ddc:	1889883a 	add	r4,r3,r2
   17de0:	e0bffe17 	ldw	r2,-8(fp)
   17de4:	10800843 	ldbu	r2,33(r2)
   17de8:	10803fcc 	andi	r2,r2,255
   17dec:	00c01404 	movi	r3,80
   17df0:	1885c83a 	sub	r2,r3,r2
   17df4:	100d883a 	mov	r6,r2
   17df8:	01400804 	movi	r5,32
   17dfc:	000b4000 	call	b400 <memset>
    }
    break;
   17e00:	00000406 	br	17e14 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   17e04:	0001883a 	nop
   17e08:	00000306 	br	17e18 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   17e0c:	0001883a 	nop
   17e10:	00000106 	br	17e18 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   17e14:	0001883a 	nop
  }
}
   17e18:	0001883a 	nop
   17e1c:	e037883a 	mov	sp,fp
   17e20:	dfc00117 	ldw	ra,4(sp)
   17e24:	df000017 	ldw	fp,0(sp)
   17e28:	dec00204 	addi	sp,sp,8
   17e2c:	f800283a 	ret

00017e30 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   17e30:	defff304 	addi	sp,sp,-52
   17e34:	dfc00c15 	stw	ra,48(sp)
   17e38:	df000b15 	stw	fp,44(sp)
   17e3c:	df000b04 	addi	fp,sp,44
   17e40:	e13ffc15 	stw	r4,-16(fp)
   17e44:	e17ffd15 	stw	r5,-12(fp)
   17e48:	e1bffe15 	stw	r6,-8(fp)
   17e4c:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   17e50:	e0bffe17 	ldw	r2,-8(fp)
   17e54:	e0fffd17 	ldw	r3,-12(fp)
   17e58:	1885883a 	add	r2,r3,r2
   17e5c:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   17e60:	e0bffc17 	ldw	r2,-16(fp)
   17e64:	00c00044 	movi	r3,1
   17e68:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   17e6c:	00009906 	br	180d4 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   17e70:	e0bffd17 	ldw	r2,-12(fp)
   17e74:	10800003 	ldbu	r2,0(r2)
   17e78:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   17e7c:	e0bffc17 	ldw	r2,-16(fp)
   17e80:	10800903 	ldbu	r2,36(r2)
   17e84:	10803fcc 	andi	r2,r2,255
   17e88:	1080201c 	xori	r2,r2,128
   17e8c:	10bfe004 	addi	r2,r2,-128
   17e90:	10003716 	blt	r2,zero,17f70 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   17e94:	e0bffc17 	ldw	r2,-16(fp)
   17e98:	10800903 	ldbu	r2,36(r2)
   17e9c:	10803fcc 	andi	r2,r2,255
   17ea0:	1080201c 	xori	r2,r2,128
   17ea4:	10bfe004 	addi	r2,r2,-128
   17ea8:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   17eac:	e0bffa17 	ldw	r2,-24(fp)
   17eb0:	1000031e 	bne	r2,zero,17ec0 <altera_avalon_lcd_16207_write+0x90>
   17eb4:	e0bff907 	ldb	r2,-28(fp)
   17eb8:	108016d8 	cmpnei	r2,r2,91
   17ebc:	10000d1e 	bne	r2,zero,17ef4 <altera_avalon_lcd_16207_write+0xc4>
   17ec0:	e0bffa17 	ldw	r2,-24(fp)
   17ec4:	10001826 	beq	r2,zero,17f28 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   17ec8:	d0e01c17 	ldw	r3,-32656(gp)
   17ecc:	e0bff907 	ldb	r2,-28(fp)
   17ed0:	10800044 	addi	r2,r2,1
   17ed4:	1885883a 	add	r2,r3,r2
   17ed8:	10800003 	ldbu	r2,0(r2)
   17edc:	10803fcc 	andi	r2,r2,255
   17ee0:	1080010c 	andi	r2,r2,4
   17ee4:	1000101e 	bne	r2,zero,17f28 <altera_avalon_lcd_16207_write+0xf8>
   17ee8:	e0bff907 	ldb	r2,-28(fp)
   17eec:	10800ee0 	cmpeqi	r2,r2,59
   17ef0:	10000d1e 	bne	r2,zero,17f28 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   17ef4:	e0fffc17 	ldw	r3,-16(fp)
   17ef8:	e0bffa17 	ldw	r2,-24(fp)
   17efc:	1885883a 	add	r2,r3,r2
   17f00:	10800a04 	addi	r2,r2,40
   17f04:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   17f08:	e0bff907 	ldb	r2,-28(fp)
   17f0c:	100b883a 	mov	r5,r2
   17f10:	e13ffc17 	ldw	r4,-16(fp)
   17f14:	0017b840 	call	17b84 <lcd_handle_escape>

        sp->esccount = -1;
   17f18:	e0bffc17 	ldw	r2,-16(fp)
   17f1c:	00ffffc4 	movi	r3,-1
   17f20:	10c00905 	stb	r3,36(r2)
   17f24:	00006806 	br	180c8 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   17f28:	e0bffc17 	ldw	r2,-16(fp)
   17f2c:	10800903 	ldbu	r2,36(r2)
   17f30:	10803fcc 	andi	r2,r2,255
   17f34:	108001e8 	cmpgeui	r2,r2,7
   17f38:	1000631e 	bne	r2,zero,180c8 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   17f3c:	e0fffc17 	ldw	r3,-16(fp)
   17f40:	e0bffa17 	ldw	r2,-24(fp)
   17f44:	1885883a 	add	r2,r3,r2
   17f48:	10800a04 	addi	r2,r2,40
   17f4c:	e0fff903 	ldbu	r3,-28(fp)
   17f50:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   17f54:	e0bffc17 	ldw	r2,-16(fp)
   17f58:	10800903 	ldbu	r2,36(r2)
   17f5c:	10800044 	addi	r2,r2,1
   17f60:	1007883a 	mov	r3,r2
   17f64:	e0bffc17 	ldw	r2,-16(fp)
   17f68:	10c00905 	stb	r3,36(r2)
   17f6c:	00005606 	br	180c8 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   17f70:	e0bff907 	ldb	r2,-28(fp)
   17f74:	108006d8 	cmpnei	r2,r2,27
   17f78:	1000031e 	bne	r2,zero,17f88 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   17f7c:	e0bffc17 	ldw	r2,-16(fp)
   17f80:	10000905 	stb	zero,36(r2)
   17f84:	00005006 	br	180c8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   17f88:	e0bff907 	ldb	r2,-28(fp)
   17f8c:	10800358 	cmpnei	r2,r2,13
   17f90:	1000031e 	bne	r2,zero,17fa0 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   17f94:	e0bffc17 	ldw	r2,-16(fp)
   17f98:	10000845 	stb	zero,33(r2)
   17f9c:	00004a06 	br	180c8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   17fa0:	e0bff907 	ldb	r2,-28(fp)
   17fa4:	10800298 	cmpnei	r2,r2,10
   17fa8:	1000101e 	bne	r2,zero,17fec <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   17fac:	e0bffc17 	ldw	r2,-16(fp)
   17fb0:	10000845 	stb	zero,33(r2)
      sp->y++;
   17fb4:	e0bffc17 	ldw	r2,-16(fp)
   17fb8:	10800883 	ldbu	r2,34(r2)
   17fbc:	10800044 	addi	r2,r2,1
   17fc0:	1007883a 	mov	r3,r2
   17fc4:	e0bffc17 	ldw	r2,-16(fp)
   17fc8:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   17fcc:	e0bffc17 	ldw	r2,-16(fp)
   17fd0:	10800883 	ldbu	r2,34(r2)
   17fd4:	10803fcc 	andi	r2,r2,255
   17fd8:	108000f0 	cmpltui	r2,r2,3
   17fdc:	10003a1e 	bne	r2,zero,180c8 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   17fe0:	e13ffc17 	ldw	r4,-16(fp)
   17fe4:	0017ab80 	call	17ab8 <lcd_scroll_up>
   17fe8:	00003706 	br	180c8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   17fec:	e0bff907 	ldb	r2,-28(fp)
   17ff0:	10800218 	cmpnei	r2,r2,8
   17ff4:	10000b1e 	bne	r2,zero,18024 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   17ff8:	e0bffc17 	ldw	r2,-16(fp)
   17ffc:	10800843 	ldbu	r2,33(r2)
   18000:	10803fcc 	andi	r2,r2,255
   18004:	10003026 	beq	r2,zero,180c8 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   18008:	e0bffc17 	ldw	r2,-16(fp)
   1800c:	10800843 	ldbu	r2,33(r2)
   18010:	10bfffc4 	addi	r2,r2,-1
   18014:	1007883a 	mov	r3,r2
   18018:	e0bffc17 	ldw	r2,-16(fp)
   1801c:	10c00845 	stb	r3,33(r2)
   18020:	00002906 	br	180c8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   18024:	d0e01c17 	ldw	r3,-32656(gp)
   18028:	e0bff907 	ldb	r2,-28(fp)
   1802c:	10800044 	addi	r2,r2,1
   18030:	1885883a 	add	r2,r3,r2
   18034:	10800003 	ldbu	r2,0(r2)
   18038:	10803fcc 	andi	r2,r2,255
   1803c:	1080201c 	xori	r2,r2,128
   18040:	10bfe004 	addi	r2,r2,-128
   18044:	108025cc 	andi	r2,r2,151
   18048:	10001f26 	beq	r2,zero,180c8 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   1804c:	e0bffc17 	ldw	r2,-16(fp)
   18050:	10800883 	ldbu	r2,34(r2)
   18054:	10803fcc 	andi	r2,r2,255
   18058:	108000b0 	cmpltui	r2,r2,2
   1805c:	1000021e 	bne	r2,zero,18068 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   18060:	e13ffc17 	ldw	r4,-16(fp)
   18064:	0017ab80 	call	17ab8 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   18068:	e0bffc17 	ldw	r2,-16(fp)
   1806c:	10800843 	ldbu	r2,33(r2)
   18070:	10803fcc 	andi	r2,r2,255
   18074:	10801428 	cmpgeui	r2,r2,80
   18078:	10000d1e 	bne	r2,zero,180b0 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   1807c:	e0bffc17 	ldw	r2,-16(fp)
   18080:	10800883 	ldbu	r2,34(r2)
   18084:	10c03fcc 	andi	r3,r2,255
   18088:	e0bffc17 	ldw	r2,-16(fp)
   1808c:	10800843 	ldbu	r2,33(r2)
   18090:	10803fcc 	andi	r2,r2,255
   18094:	e13ffc17 	ldw	r4,-16(fp)
   18098:	18c018e4 	muli	r3,r3,99
   1809c:	20c7883a 	add	r3,r4,r3
   180a0:	1885883a 	add	r2,r3,r2
   180a4:	10801004 	addi	r2,r2,64
   180a8:	e0fff903 	ldbu	r3,-28(fp)
   180ac:	10c00005 	stb	r3,0(r2)

      sp->x++;
   180b0:	e0bffc17 	ldw	r2,-16(fp)
   180b4:	10800843 	ldbu	r2,33(r2)
   180b8:	10800044 	addi	r2,r2,1
   180bc:	1007883a 	mov	r3,r2
   180c0:	e0bffc17 	ldw	r2,-16(fp)
   180c4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   180c8:	e0bffd17 	ldw	r2,-12(fp)
   180cc:	10800044 	addi	r2,r2,1
   180d0:	e0bffd15 	stw	r2,-12(fp)
   180d4:	e0fffd17 	ldw	r3,-12(fp)
   180d8:	e0bff817 	ldw	r2,-32(fp)
   180dc:	18bf6436 	bltu	r3,r2,17e70 <__alt_data_end+0xf0017e70>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   180e0:	00800404 	movi	r2,16
   180e4:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   180e8:	e03ff515 	stw	zero,-44(fp)
   180ec:	00003706 	br	181cc <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   180f0:	00801404 	movi	r2,80
   180f4:	e0bff715 	stw	r2,-36(fp)
   180f8:	00001106 	br	18140 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   180fc:	e0bff717 	ldw	r2,-36(fp)
   18100:	10bfffc4 	addi	r2,r2,-1
   18104:	e13ffc17 	ldw	r4,-16(fp)
   18108:	e0fff517 	ldw	r3,-44(fp)
   1810c:	18c018e4 	muli	r3,r3,99
   18110:	20c7883a 	add	r3,r4,r3
   18114:	1885883a 	add	r2,r3,r2
   18118:	10801004 	addi	r2,r2,64
   1811c:	10800003 	ldbu	r2,0(r2)
   18120:	10803fcc 	andi	r2,r2,255
   18124:	1080201c 	xori	r2,r2,128
   18128:	10bfe004 	addi	r2,r2,-128
   1812c:	10800820 	cmpeqi	r2,r2,32
   18130:	10000626 	beq	r2,zero,1814c <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   18134:	e0bff717 	ldw	r2,-36(fp)
   18138:	10bfffc4 	addi	r2,r2,-1
   1813c:	e0bff715 	stw	r2,-36(fp)
   18140:	e0bff717 	ldw	r2,-36(fp)
   18144:	00bfed16 	blt	zero,r2,180fc <__alt_data_end+0xf00180fc>
   18148:	00000106 	br	18150 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   1814c:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   18150:	e0bff717 	ldw	r2,-36(fp)
   18154:	10800448 	cmpgei	r2,r2,17
   18158:	1000031e 	bne	r2,zero,18168 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   1815c:	00800404 	movi	r2,16
   18160:	e0bff715 	stw	r2,-36(fp)
   18164:	00000306 	br	18174 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   18168:	e0bff717 	ldw	r2,-36(fp)
   1816c:	10800044 	addi	r2,r2,1
   18170:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   18174:	e0bff717 	ldw	r2,-36(fp)
   18178:	1009883a 	mov	r4,r2
   1817c:	e0fffc17 	ldw	r3,-16(fp)
   18180:	e0bff517 	ldw	r2,-44(fp)
   18184:	108018e4 	muli	r2,r2,99
   18188:	1885883a 	add	r2,r3,r2
   1818c:	10802444 	addi	r2,r2,145
   18190:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   18194:	e0fff617 	ldw	r3,-40(fp)
   18198:	e0bff717 	ldw	r2,-36(fp)
   1819c:	1880020e 	bge	r3,r2,181a8 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   181a0:	e0bff717 	ldw	r2,-36(fp)
   181a4:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   181a8:	e0fffc17 	ldw	r3,-16(fp)
   181ac:	e0bff517 	ldw	r2,-44(fp)
   181b0:	108018e4 	muli	r2,r2,99
   181b4:	1885883a 	add	r2,r3,r2
   181b8:	10802484 	addi	r2,r2,146
   181bc:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   181c0:	e0bff517 	ldw	r2,-44(fp)
   181c4:	10800044 	addi	r2,r2,1
   181c8:	e0bff515 	stw	r2,-44(fp)
   181cc:	e0bff517 	ldw	r2,-44(fp)
   181d0:	10800090 	cmplti	r2,r2,2
   181d4:	103fc61e 	bne	r2,zero,180f0 <__alt_data_end+0xf00180f0>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   181d8:	e0bff617 	ldw	r2,-40(fp)
   181dc:	10800448 	cmpgei	r2,r2,17
   181e0:	1000031e 	bne	r2,zero,181f0 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   181e4:	e0bffc17 	ldw	r2,-16(fp)
   181e8:	10000985 	stb	zero,38(r2)
   181ec:	00002d06 	br	182a4 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   181f0:	e0bff617 	ldw	r2,-40(fp)
   181f4:	1085883a 	add	r2,r2,r2
   181f8:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   181fc:	e0bff617 	ldw	r2,-40(fp)
   18200:	1007883a 	mov	r3,r2
   18204:	e0bffc17 	ldw	r2,-16(fp)
   18208:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1820c:	e03ff515 	stw	zero,-44(fp)
   18210:	00002106 	br	18298 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   18214:	e0fffc17 	ldw	r3,-16(fp)
   18218:	e0bff517 	ldw	r2,-44(fp)
   1821c:	108018e4 	muli	r2,r2,99
   18220:	1885883a 	add	r2,r3,r2
   18224:	10802444 	addi	r2,r2,145
   18228:	10800003 	ldbu	r2,0(r2)
   1822c:	10803fcc 	andi	r2,r2,255
   18230:	1080201c 	xori	r2,r2,128
   18234:	10bfe004 	addi	r2,r2,-128
   18238:	10800450 	cmplti	r2,r2,17
   1823c:	1000131e 	bne	r2,zero,1828c <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   18240:	e0fffc17 	ldw	r3,-16(fp)
   18244:	e0bff517 	ldw	r2,-44(fp)
   18248:	108018e4 	muli	r2,r2,99
   1824c:	1885883a 	add	r2,r3,r2
   18250:	10802444 	addi	r2,r2,145
   18254:	10800003 	ldbu	r2,0(r2)
   18258:	10803fcc 	andi	r2,r2,255
   1825c:	1080201c 	xori	r2,r2,128
   18260:	10bfe004 	addi	r2,r2,-128
   18264:	1006923a 	slli	r3,r2,8
   18268:	e0bff617 	ldw	r2,-40(fp)
   1826c:	1885283a 	div	r2,r3,r2
   18270:	1009883a 	mov	r4,r2
   18274:	e0fffc17 	ldw	r3,-16(fp)
   18278:	e0bff517 	ldw	r2,-44(fp)
   1827c:	108018e4 	muli	r2,r2,99
   18280:	1885883a 	add	r2,r3,r2
   18284:	10802484 	addi	r2,r2,146
   18288:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1828c:	e0bff517 	ldw	r2,-44(fp)
   18290:	10800044 	addi	r2,r2,1
   18294:	e0bff515 	stw	r2,-44(fp)
   18298:	e0bff517 	ldw	r2,-44(fp)
   1829c:	10800090 	cmplti	r2,r2,2
   182a0:	103fdc1e 	bne	r2,zero,18214 <__alt_data_end+0xf0018214>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   182a4:	e0bffc17 	ldw	r2,-16(fp)
   182a8:	10800943 	ldbu	r2,37(r2)
   182ac:	10803fcc 	andi	r2,r2,255
   182b0:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   182b4:	e13ffc17 	ldw	r4,-16(fp)
   182b8:	00178c80 	call	178c8 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   182bc:	e0bffc17 	ldw	r2,-16(fp)
   182c0:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   182c4:	e0bffc17 	ldw	r2,-16(fp)
   182c8:	10800943 	ldbu	r2,37(r2)
   182cc:	10c03fcc 	andi	r3,r2,255
   182d0:	e0bffb17 	ldw	r2,-20(fp)
   182d4:	18800426 	beq	r3,r2,182e8 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   182d8:	e0bffc17 	ldw	r2,-16(fp)
   182dc:	00c00044 	movi	r3,1
   182e0:	10c009c5 	stb	r3,39(r2)
  }
   182e4:	003fef06 	br	182a4 <__alt_data_end+0xf00182a4>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   182e8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   182ec:	e0bffe17 	ldw	r2,-8(fp)
}
   182f0:	e037883a 	mov	sp,fp
   182f4:	dfc00117 	ldw	ra,4(sp)
   182f8:	df000017 	ldw	fp,0(sp)
   182fc:	dec00204 	addi	sp,sp,8
   18300:	f800283a 	ret

00018304 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   18304:	defffc04 	addi	sp,sp,-16
   18308:	dfc00315 	stw	ra,12(sp)
   1830c:	df000215 	stw	fp,8(sp)
   18310:	df000204 	addi	fp,sp,8
   18314:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   18318:	e0bfff17 	ldw	r2,-4(fp)
   1831c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   18320:	e0bffe17 	ldw	r2,-8(fp)
   18324:	10800943 	ldbu	r2,37(r2)
   18328:	10803fcc 	andi	r2,r2,255
   1832c:	10c00044 	addi	r3,r2,1
   18330:	e0bffe17 	ldw	r2,-8(fp)
   18334:	10800983 	ldbu	r2,38(r2)
   18338:	10803fcc 	andi	r2,r2,255
   1833c:	18800316 	blt	r3,r2,1834c <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   18340:	e0bffe17 	ldw	r2,-8(fp)
   18344:	10000945 	stb	zero,37(r2)
   18348:	00000606 	br	18364 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   1834c:	e0bffe17 	ldw	r2,-8(fp)
   18350:	10800943 	ldbu	r2,37(r2)
   18354:	10800044 	addi	r2,r2,1
   18358:	1007883a 	mov	r3,r2
   1835c:	e0bffe17 	ldw	r2,-8(fp)
   18360:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   18364:	e0bffe17 	ldw	r2,-8(fp)
   18368:	10800983 	ldbu	r2,38(r2)
   1836c:	10803fcc 	andi	r2,r2,255
   18370:	10000826 	beq	r2,zero,18394 <alt_lcd_16207_timeout+0x90>
   18374:	e0bffe17 	ldw	r2,-8(fp)
   18378:	108009c3 	ldbu	r2,39(r2)
   1837c:	10803fcc 	andi	r2,r2,255
   18380:	1080201c 	xori	r2,r2,128
   18384:	10bfe004 	addi	r2,r2,-128
   18388:	1000021e 	bne	r2,zero,18394 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   1838c:	e13ffe17 	ldw	r4,-8(fp)
   18390:	00178c80 	call	178c8 <lcd_repaint_screen>

  return sp->period;
   18394:	e0bffe17 	ldw	r2,-8(fp)
   18398:	10800717 	ldw	r2,28(r2)
}
   1839c:	e037883a 	mov	sp,fp
   183a0:	dfc00117 	ldw	ra,4(sp)
   183a4:	df000017 	ldw	fp,0(sp)
   183a8:	dec00204 	addi	sp,sp,8
   183ac:	f800283a 	ret

000183b0 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   183b0:	defffc04 	addi	sp,sp,-16
   183b4:	dfc00315 	stw	ra,12(sp)
   183b8:	df000215 	stw	fp,8(sp)
   183bc:	df000204 	addi	fp,sp,8
   183c0:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   183c4:	e0bfff17 	ldw	r2,-4(fp)
   183c8:	10800017 	ldw	r2,0(r2)
   183cc:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   183d0:	e0bfff17 	ldw	r2,-4(fp)
   183d4:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   183d8:	010ea604 	movi	r4,15000
   183dc:	001b0680 	call	1b068 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   183e0:	e0bffe17 	ldw	r2,-8(fp)
   183e4:	00c00c04 	movi	r3,48
   183e8:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   183ec:	01040104 	movi	r4,4100
   183f0:	001b0680 	call	1b068 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   183f4:	e0bffe17 	ldw	r2,-8(fp)
   183f8:	00c00c04 	movi	r3,48
   183fc:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   18400:	0100fa04 	movi	r4,1000
   18404:	001b0680 	call	1b068 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   18408:	e0bffe17 	ldw	r2,-8(fp)
   1840c:	00c00c04 	movi	r3,48
   18410:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   18414:	01400e04 	movi	r5,56
   18418:	e13fff17 	ldw	r4,-4(fp)
   1841c:	00176680 	call	17668 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   18420:	01400204 	movi	r5,8
   18424:	e13fff17 	ldw	r4,-4(fp)
   18428:	00176680 	call	17668 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   1842c:	e13fff17 	ldw	r4,-4(fp)
   18430:	00177f80 	call	177f8 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   18434:	01400184 	movi	r5,6
   18438:	e13fff17 	ldw	r4,-4(fp)
   1843c:	00176680 	call	17668 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   18440:	01400304 	movi	r5,12
   18444:	e13fff17 	ldw	r4,-4(fp)
   18448:	00176680 	call	17668 <lcd_write_command>

  sp->esccount = -1;
   1844c:	e0bfff17 	ldw	r2,-4(fp)
   18450:	00ffffc4 	movi	r3,-1
   18454:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   18458:	e0bfff17 	ldw	r2,-4(fp)
   1845c:	10800a04 	addi	r2,r2,40
   18460:	01800204 	movi	r6,8
   18464:	000b883a 	mov	r5,zero
   18468:	1009883a 	mov	r4,r2
   1846c:	000b4000 	call	b400 <memset>

  sp->scrollpos = 0;
   18470:	e0bfff17 	ldw	r2,-4(fp)
   18474:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   18478:	e0bfff17 	ldw	r2,-4(fp)
   1847c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   18480:	e0bfff17 	ldw	r2,-4(fp)
   18484:	100009c5 	stb	zero,39(r2)
   18488:	d0e05f17 	ldw	r3,-32388(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   1848c:	00800284 	movi	r2,10
   18490:	1885203a 	divu	r2,r3,r2
   18494:	1007883a 	mov	r3,r2
   18498:	e0bfff17 	ldw	r2,-4(fp)
   1849c:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   184a0:	e0bfff17 	ldw	r2,-4(fp)
   184a4:	10c00104 	addi	r3,r2,4
   184a8:	e0bfff17 	ldw	r2,-4(fp)
   184ac:	10800717 	ldw	r2,28(r2)
   184b0:	e1ffff17 	ldw	r7,-4(fp)
   184b4:	018000b4 	movhi	r6,2
   184b8:	31a0c104 	addi	r6,r6,-31996
   184bc:	100b883a 	mov	r5,r2
   184c0:	1809883a 	mov	r4,r3
   184c4:	001a7480 	call	1a748 <alt_alarm_start>
}
   184c8:	0001883a 	nop
   184cc:	e037883a 	mov	sp,fp
   184d0:	dfc00117 	ldw	ra,4(sp)
   184d4:	df000017 	ldw	fp,0(sp)
   184d8:	dec00204 	addi	sp,sp,8
   184dc:	f800283a 	ret

000184e0 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   184e0:	defffa04 	addi	sp,sp,-24
   184e4:	dfc00515 	stw	ra,20(sp)
   184e8:	df000415 	stw	fp,16(sp)
   184ec:	df000404 	addi	fp,sp,16
   184f0:	e13ffd15 	stw	r4,-12(fp)
   184f4:	e17ffe15 	stw	r5,-8(fp)
   184f8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   184fc:	e0bffd17 	ldw	r2,-12(fp)
   18500:	10800017 	ldw	r2,0(r2)
   18504:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   18508:	e0bffc17 	ldw	r2,-16(fp)
   1850c:	10c00a04 	addi	r3,r2,40
   18510:	e0bffd17 	ldw	r2,-12(fp)
   18514:	10800217 	ldw	r2,8(r2)
   18518:	100f883a 	mov	r7,r2
   1851c:	e1bfff17 	ldw	r6,-4(fp)
   18520:	e17ffe17 	ldw	r5,-8(fp)
   18524:	1809883a 	mov	r4,r3
   18528:	0017e300 	call	17e30 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   1852c:	e037883a 	mov	sp,fp
   18530:	dfc00117 	ldw	ra,4(sp)
   18534:	df000017 	ldw	fp,0(sp)
   18538:	dec00204 	addi	sp,sp,8
   1853c:	f800283a 	ret

00018540 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   18540:	defff904 	addi	sp,sp,-28
   18544:	dfc00615 	stw	ra,24(sp)
   18548:	df000515 	stw	fp,20(sp)
   1854c:	df000504 	addi	fp,sp,20
   18550:	e13ffe15 	stw	r4,-8(fp)
   18554:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   18558:	0007883a 	mov	r3,zero
   1855c:	e0bffe17 	ldw	r2,-8(fp)
   18560:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   18564:	e0bffe17 	ldw	r2,-8(fp)
   18568:	10800104 	addi	r2,r2,4
   1856c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18570:	0005303a 	rdctl	r2,status
   18574:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18578:	e0fffc17 	ldw	r3,-16(fp)
   1857c:	00bfff84 	movi	r2,-2
   18580:	1884703a 	and	r2,r3,r2
   18584:	1001703a 	wrctl	status,r2
  
  return context;
   18588:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   1858c:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   18590:	001af600 	call	1af60 <alt_tick>
   18594:	e0bffb17 	ldw	r2,-20(fp)
   18598:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1859c:	e0bffd17 	ldw	r2,-12(fp)
   185a0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   185a4:	0001883a 	nop
   185a8:	e037883a 	mov	sp,fp
   185ac:	dfc00117 	ldw	ra,4(sp)
   185b0:	df000017 	ldw	fp,0(sp)
   185b4:	dec00204 	addi	sp,sp,8
   185b8:	f800283a 	ret

000185bc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   185bc:	defff904 	addi	sp,sp,-28
   185c0:	dfc00615 	stw	ra,24(sp)
   185c4:	df000515 	stw	fp,20(sp)
   185c8:	df000504 	addi	fp,sp,20
   185cc:	e13ffc15 	stw	r4,-16(fp)
   185d0:	e17ffd15 	stw	r5,-12(fp)
   185d4:	e1bffe15 	stw	r6,-8(fp)
   185d8:	e1ffff15 	stw	r7,-4(fp)
   185dc:	e0bfff17 	ldw	r2,-4(fp)
   185e0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   185e4:	d0a05f17 	ldw	r2,-32388(gp)
   185e8:	1000021e 	bne	r2,zero,185f4 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   185ec:	e0bffb17 	ldw	r2,-20(fp)
   185f0:	d0a05f15 	stw	r2,-32388(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   185f4:	e0bffc17 	ldw	r2,-16(fp)
   185f8:	10800104 	addi	r2,r2,4
   185fc:	00c001c4 	movi	r3,7
   18600:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   18604:	018000b4 	movhi	r6,2
   18608:	31a15004 	addi	r6,r6,-31424
   1860c:	e17ffc17 	ldw	r5,-16(fp)
   18610:	e13ffe17 	ldw	r4,-8(fp)
   18614:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   18618:	0001883a 	nop
   1861c:	e037883a 	mov	sp,fp
   18620:	dfc00117 	ldw	ra,4(sp)
   18624:	df000017 	ldw	fp,0(sp)
   18628:	dec00204 	addi	sp,sp,8
   1862c:	f800283a 	ret

00018630 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   18630:	defffa04 	addi	sp,sp,-24
   18634:	dfc00515 	stw	ra,20(sp)
   18638:	df000415 	stw	fp,16(sp)
   1863c:	df000404 	addi	fp,sp,16
   18640:	e13ffd15 	stw	r4,-12(fp)
   18644:	e17ffe15 	stw	r5,-8(fp)
   18648:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   1864c:	e0bffd17 	ldw	r2,-12(fp)
   18650:	10800017 	ldw	r2,0(r2)
   18654:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   18658:	e0bffc17 	ldw	r2,-16(fp)
   1865c:	10c00a04 	addi	r3,r2,40
   18660:	e0bffd17 	ldw	r2,-12(fp)
   18664:	10800217 	ldw	r2,8(r2)
   18668:	100f883a 	mov	r7,r2
   1866c:	e1bfff17 	ldw	r6,-4(fp)
   18670:	e17ffe17 	ldw	r5,-8(fp)
   18674:	1809883a 	mov	r4,r3
   18678:	0018b400 	call	18b40 <altera_avalon_uart_read>
      fd->fd_flags);
}
   1867c:	e037883a 	mov	sp,fp
   18680:	dfc00117 	ldw	ra,4(sp)
   18684:	df000017 	ldw	fp,0(sp)
   18688:	dec00204 	addi	sp,sp,8
   1868c:	f800283a 	ret

00018690 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   18690:	defffa04 	addi	sp,sp,-24
   18694:	dfc00515 	stw	ra,20(sp)
   18698:	df000415 	stw	fp,16(sp)
   1869c:	df000404 	addi	fp,sp,16
   186a0:	e13ffd15 	stw	r4,-12(fp)
   186a4:	e17ffe15 	stw	r5,-8(fp)
   186a8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   186ac:	e0bffd17 	ldw	r2,-12(fp)
   186b0:	10800017 	ldw	r2,0(r2)
   186b4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   186b8:	e0bffc17 	ldw	r2,-16(fp)
   186bc:	10c00a04 	addi	r3,r2,40
   186c0:	e0bffd17 	ldw	r2,-12(fp)
   186c4:	10800217 	ldw	r2,8(r2)
   186c8:	100f883a 	mov	r7,r2
   186cc:	e1bfff17 	ldw	r6,-4(fp)
   186d0:	e17ffe17 	ldw	r5,-8(fp)
   186d4:	1809883a 	mov	r4,r3
   186d8:	0018d580 	call	18d58 <altera_avalon_uart_write>
      fd->fd_flags);
}
   186dc:	e037883a 	mov	sp,fp
   186e0:	dfc00117 	ldw	ra,4(sp)
   186e4:	df000017 	ldw	fp,0(sp)
   186e8:	dec00204 	addi	sp,sp,8
   186ec:	f800283a 	ret

000186f0 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   186f0:	defffc04 	addi	sp,sp,-16
   186f4:	dfc00315 	stw	ra,12(sp)
   186f8:	df000215 	stw	fp,8(sp)
   186fc:	df000204 	addi	fp,sp,8
   18700:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   18704:	e0bfff17 	ldw	r2,-4(fp)
   18708:	10800017 	ldw	r2,0(r2)
   1870c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   18710:	e0bffe17 	ldw	r2,-8(fp)
   18714:	10c00a04 	addi	r3,r2,40
   18718:	e0bfff17 	ldw	r2,-4(fp)
   1871c:	10800217 	ldw	r2,8(r2)
   18720:	100b883a 	mov	r5,r2
   18724:	1809883a 	mov	r4,r3
   18728:	0018ab00 	call	18ab0 <altera_avalon_uart_close>
}
   1872c:	e037883a 	mov	sp,fp
   18730:	dfc00117 	ldw	ra,4(sp)
   18734:	df000017 	ldw	fp,0(sp)
   18738:	dec00204 	addi	sp,sp,8
   1873c:	f800283a 	ret

00018740 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   18740:	defff904 	addi	sp,sp,-28
   18744:	dfc00615 	stw	ra,24(sp)
   18748:	df000515 	stw	fp,20(sp)
   1874c:	df000504 	addi	fp,sp,20
   18750:	e13ffd15 	stw	r4,-12(fp)
   18754:	e17ffe15 	stw	r5,-8(fp)
   18758:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   1875c:	e0bffd17 	ldw	r2,-12(fp)
   18760:	10800017 	ldw	r2,0(r2)
   18764:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   18768:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1876c:	1000041e 	bne	r2,zero,18780 <altera_avalon_uart_init+0x40>
   18770:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   18774:	1000021e 	bne	r2,zero,18780 <altera_avalon_uart_init+0x40>
   18778:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   1877c:	10000226 	beq	r2,zero,18788 <altera_avalon_uart_init+0x48>
   18780:	00800044 	movi	r2,1
   18784:	00000106 	br	1878c <altera_avalon_uart_init+0x4c>
   18788:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   1878c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   18790:	e0bffc17 	ldw	r2,-16(fp)
   18794:	10000d1e 	bne	r2,zero,187cc <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   18798:	e0bffd17 	ldw	r2,-12(fp)
   1879c:	00c32004 	movi	r3,3200
   187a0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   187a4:	e0bffb17 	ldw	r2,-20(fp)
   187a8:	10800304 	addi	r2,r2,12
   187ac:	e0fffd17 	ldw	r3,-12(fp)
   187b0:	18c00117 	ldw	r3,4(r3)
   187b4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   187b8:	018000b4 	movhi	r6,2
   187bc:	31a1f904 	addi	r6,r6,-30748
   187c0:	e17ffd17 	ldw	r5,-12(fp)
   187c4:	e13fff17 	ldw	r4,-4(fp)
   187c8:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   187cc:	0001883a 	nop
   187d0:	e037883a 	mov	sp,fp
   187d4:	dfc00117 	ldw	ra,4(sp)
   187d8:	df000017 	ldw	fp,0(sp)
   187dc:	dec00204 	addi	sp,sp,8
   187e0:	f800283a 	ret

000187e4 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   187e4:	defff904 	addi	sp,sp,-28
   187e8:	dfc00615 	stw	ra,24(sp)
   187ec:	df000515 	stw	fp,20(sp)
   187f0:	df000504 	addi	fp,sp,20
   187f4:	e13ffe15 	stw	r4,-8(fp)
   187f8:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   187fc:	e0bffe17 	ldw	r2,-8(fp)
   18800:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   18804:	e0bffb17 	ldw	r2,-20(fp)
   18808:	10800017 	ldw	r2,0(r2)
   1880c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   18810:	e0bffc17 	ldw	r2,-16(fp)
   18814:	10800204 	addi	r2,r2,8
   18818:	10800037 	ldwio	r2,0(r2)
   1881c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   18820:	e0bffc17 	ldw	r2,-16(fp)
   18824:	10800204 	addi	r2,r2,8
   18828:	0007883a 	mov	r3,zero
   1882c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   18830:	e0bffc17 	ldw	r2,-16(fp)
   18834:	10800204 	addi	r2,r2,8
   18838:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1883c:	e0bffd17 	ldw	r2,-12(fp)
   18840:	1080200c 	andi	r2,r2,128
   18844:	10000326 	beq	r2,zero,18854 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   18848:	e17ffd17 	ldw	r5,-12(fp)
   1884c:	e13ffb17 	ldw	r4,-20(fp)
   18850:	00188840 	call	18884 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   18854:	e0bffd17 	ldw	r2,-12(fp)
   18858:	1081100c 	andi	r2,r2,1088
   1885c:	10000326 	beq	r2,zero,1886c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   18860:	e17ffd17 	ldw	r5,-12(fp)
   18864:	e13ffb17 	ldw	r4,-20(fp)
   18868:	00189680 	call	18968 <altera_avalon_uart_txirq>
  }
  

}
   1886c:	0001883a 	nop
   18870:	e037883a 	mov	sp,fp
   18874:	dfc00117 	ldw	ra,4(sp)
   18878:	df000017 	ldw	fp,0(sp)
   1887c:	dec00204 	addi	sp,sp,8
   18880:	f800283a 	ret

00018884 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   18884:	defffc04 	addi	sp,sp,-16
   18888:	df000315 	stw	fp,12(sp)
   1888c:	df000304 	addi	fp,sp,12
   18890:	e13ffe15 	stw	r4,-8(fp)
   18894:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   18898:	e0bfff17 	ldw	r2,-4(fp)
   1889c:	108000cc 	andi	r2,r2,3
   188a0:	10002c1e 	bne	r2,zero,18954 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   188a4:	e0bffe17 	ldw	r2,-8(fp)
   188a8:	10800317 	ldw	r2,12(r2)
   188ac:	e0bffe17 	ldw	r2,-8(fp)
   188b0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   188b4:	e0bffe17 	ldw	r2,-8(fp)
   188b8:	10800317 	ldw	r2,12(r2)
   188bc:	10800044 	addi	r2,r2,1
   188c0:	10800fcc 	andi	r2,r2,63
   188c4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   188c8:	e0bffe17 	ldw	r2,-8(fp)
   188cc:	10800317 	ldw	r2,12(r2)
   188d0:	e0fffe17 	ldw	r3,-8(fp)
   188d4:	18c00017 	ldw	r3,0(r3)
   188d8:	18c00037 	ldwio	r3,0(r3)
   188dc:	1809883a 	mov	r4,r3
   188e0:	e0fffe17 	ldw	r3,-8(fp)
   188e4:	1885883a 	add	r2,r3,r2
   188e8:	10800704 	addi	r2,r2,28
   188ec:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   188f0:	e0bffe17 	ldw	r2,-8(fp)
   188f4:	e0fffd17 	ldw	r3,-12(fp)
   188f8:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   188fc:	e0bffe17 	ldw	r2,-8(fp)
   18900:	10800317 	ldw	r2,12(r2)
   18904:	10800044 	addi	r2,r2,1
   18908:	10800fcc 	andi	r2,r2,63
   1890c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   18910:	e0bffe17 	ldw	r2,-8(fp)
   18914:	10c00217 	ldw	r3,8(r2)
   18918:	e0bffd17 	ldw	r2,-12(fp)
   1891c:	18800e1e 	bne	r3,r2,18958 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   18920:	e0bffe17 	ldw	r2,-8(fp)
   18924:	10c00117 	ldw	r3,4(r2)
   18928:	00bfdfc4 	movi	r2,-129
   1892c:	1886703a 	and	r3,r3,r2
   18930:	e0bffe17 	ldw	r2,-8(fp)
   18934:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   18938:	e0bffe17 	ldw	r2,-8(fp)
   1893c:	10800017 	ldw	r2,0(r2)
   18940:	10800304 	addi	r2,r2,12
   18944:	e0fffe17 	ldw	r3,-8(fp)
   18948:	18c00117 	ldw	r3,4(r3)
   1894c:	10c00035 	stwio	r3,0(r2)
   18950:	00000106 	br	18958 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   18954:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   18958:	e037883a 	mov	sp,fp
   1895c:	df000017 	ldw	fp,0(sp)
   18960:	dec00104 	addi	sp,sp,4
   18964:	f800283a 	ret

00018968 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   18968:	defffb04 	addi	sp,sp,-20
   1896c:	df000415 	stw	fp,16(sp)
   18970:	df000404 	addi	fp,sp,16
   18974:	e13ffc15 	stw	r4,-16(fp)
   18978:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   1897c:	e0bffc17 	ldw	r2,-16(fp)
   18980:	10c00417 	ldw	r3,16(r2)
   18984:	e0bffc17 	ldw	r2,-16(fp)
   18988:	10800517 	ldw	r2,20(r2)
   1898c:	18803226 	beq	r3,r2,18a58 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   18990:	e0bffc17 	ldw	r2,-16(fp)
   18994:	10800617 	ldw	r2,24(r2)
   18998:	1080008c 	andi	r2,r2,2
   1899c:	10000326 	beq	r2,zero,189ac <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   189a0:	e0bffd17 	ldw	r2,-12(fp)
   189a4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   189a8:	10001d26 	beq	r2,zero,18a20 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   189ac:	e0bffc17 	ldw	r2,-16(fp)
   189b0:	10800417 	ldw	r2,16(r2)
   189b4:	e0bffc17 	ldw	r2,-16(fp)
   189b8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   189bc:	e0bffc17 	ldw	r2,-16(fp)
   189c0:	10800017 	ldw	r2,0(r2)
   189c4:	10800104 	addi	r2,r2,4
   189c8:	e0fffc17 	ldw	r3,-16(fp)
   189cc:	18c00417 	ldw	r3,16(r3)
   189d0:	e13ffc17 	ldw	r4,-16(fp)
   189d4:	20c7883a 	add	r3,r4,r3
   189d8:	18c01704 	addi	r3,r3,92
   189dc:	18c00003 	ldbu	r3,0(r3)
   189e0:	18c03fcc 	andi	r3,r3,255
   189e4:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   189e8:	e0bffc17 	ldw	r2,-16(fp)
   189ec:	10800417 	ldw	r2,16(r2)
   189f0:	10800044 	addi	r2,r2,1
   189f4:	e0fffc17 	ldw	r3,-16(fp)
   189f8:	18800415 	stw	r2,16(r3)
   189fc:	10c00fcc 	andi	r3,r2,63
   18a00:	e0bffc17 	ldw	r2,-16(fp)
   18a04:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   18a08:	e0bffc17 	ldw	r2,-16(fp)
   18a0c:	10800117 	ldw	r2,4(r2)
   18a10:	10c01014 	ori	r3,r2,64
   18a14:	e0bffc17 	ldw	r2,-16(fp)
   18a18:	10c00115 	stw	r3,4(r2)
   18a1c:	00000e06 	br	18a58 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   18a20:	e0bffc17 	ldw	r2,-16(fp)
   18a24:	10800017 	ldw	r2,0(r2)
   18a28:	10800204 	addi	r2,r2,8
   18a2c:	10800037 	ldwio	r2,0(r2)
   18a30:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   18a34:	e0bffd17 	ldw	r2,-12(fp)
   18a38:	1082000c 	andi	r2,r2,2048
   18a3c:	1000061e 	bne	r2,zero,18a58 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   18a40:	e0bffc17 	ldw	r2,-16(fp)
   18a44:	10c00117 	ldw	r3,4(r2)
   18a48:	00bfefc4 	movi	r2,-65
   18a4c:	1886703a 	and	r3,r3,r2
   18a50:	e0bffc17 	ldw	r2,-16(fp)
   18a54:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   18a58:	e0bffc17 	ldw	r2,-16(fp)
   18a5c:	10c00417 	ldw	r3,16(r2)
   18a60:	e0bffc17 	ldw	r2,-16(fp)
   18a64:	10800517 	ldw	r2,20(r2)
   18a68:	1880061e 	bne	r3,r2,18a84 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18a6c:	e0bffc17 	ldw	r2,-16(fp)
   18a70:	10c00117 	ldw	r3,4(r2)
   18a74:	00beefc4 	movi	r2,-1089
   18a78:	1886703a 	and	r3,r3,r2
   18a7c:	e0bffc17 	ldw	r2,-16(fp)
   18a80:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18a84:	e0bffc17 	ldw	r2,-16(fp)
   18a88:	10800017 	ldw	r2,0(r2)
   18a8c:	10800304 	addi	r2,r2,12
   18a90:	e0fffc17 	ldw	r3,-16(fp)
   18a94:	18c00117 	ldw	r3,4(r3)
   18a98:	10c00035 	stwio	r3,0(r2)
}
   18a9c:	0001883a 	nop
   18aa0:	e037883a 	mov	sp,fp
   18aa4:	df000017 	ldw	fp,0(sp)
   18aa8:	dec00104 	addi	sp,sp,4
   18aac:	f800283a 	ret

00018ab0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   18ab0:	defffd04 	addi	sp,sp,-12
   18ab4:	df000215 	stw	fp,8(sp)
   18ab8:	df000204 	addi	fp,sp,8
   18abc:	e13ffe15 	stw	r4,-8(fp)
   18ac0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18ac4:	00000506 	br	18adc <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   18ac8:	e0bfff17 	ldw	r2,-4(fp)
   18acc:	1090000c 	andi	r2,r2,16384
   18ad0:	10000226 	beq	r2,zero,18adc <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   18ad4:	00bffd44 	movi	r2,-11
   18ad8:	00000606 	br	18af4 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   18adc:	e0bffe17 	ldw	r2,-8(fp)
   18ae0:	10c00417 	ldw	r3,16(r2)
   18ae4:	e0bffe17 	ldw	r2,-8(fp)
   18ae8:	10800517 	ldw	r2,20(r2)
   18aec:	18bff61e 	bne	r3,r2,18ac8 <__alt_data_end+0xf0018ac8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   18af0:	0005883a 	mov	r2,zero
}
   18af4:	e037883a 	mov	sp,fp
   18af8:	df000017 	ldw	fp,0(sp)
   18afc:	dec00104 	addi	sp,sp,4
   18b00:	f800283a 	ret

00018b04 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18b04:	defffe04 	addi	sp,sp,-8
   18b08:	dfc00115 	stw	ra,4(sp)
   18b0c:	df000015 	stw	fp,0(sp)
   18b10:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18b14:	d0a01417 	ldw	r2,-32688(gp)
   18b18:	10000326 	beq	r2,zero,18b28 <alt_get_errno+0x24>
   18b1c:	d0a01417 	ldw	r2,-32688(gp)
   18b20:	103ee83a 	callr	r2
   18b24:	00000106 	br	18b2c <alt_get_errno+0x28>
   18b28:	d0a05404 	addi	r2,gp,-32432
}
   18b2c:	e037883a 	mov	sp,fp
   18b30:	dfc00117 	ldw	ra,4(sp)
   18b34:	df000017 	ldw	fp,0(sp)
   18b38:	dec00204 	addi	sp,sp,8
   18b3c:	f800283a 	ret

00018b40 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   18b40:	defff204 	addi	sp,sp,-56
   18b44:	dfc00d15 	stw	ra,52(sp)
   18b48:	df000c15 	stw	fp,48(sp)
   18b4c:	df000c04 	addi	fp,sp,48
   18b50:	e13ffc15 	stw	r4,-16(fp)
   18b54:	e17ffd15 	stw	r5,-12(fp)
   18b58:	e1bffe15 	stw	r6,-8(fp)
   18b5c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   18b60:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   18b64:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   18b68:	e0bfff17 	ldw	r2,-4(fp)
   18b6c:	1090000c 	andi	r2,r2,16384
   18b70:	1005003a 	cmpeq	r2,r2,zero
   18b74:	10803fcc 	andi	r2,r2,255
   18b78:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   18b7c:	00001306 	br	18bcc <altera_avalon_uart_read+0x8c>
    {
      count++;
   18b80:	e0bff517 	ldw	r2,-44(fp)
   18b84:	10800044 	addi	r2,r2,1
   18b88:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   18b8c:	e0bffd17 	ldw	r2,-12(fp)
   18b90:	10c00044 	addi	r3,r2,1
   18b94:	e0fffd15 	stw	r3,-12(fp)
   18b98:	e0fffc17 	ldw	r3,-16(fp)
   18b9c:	18c00217 	ldw	r3,8(r3)
   18ba0:	e13ffc17 	ldw	r4,-16(fp)
   18ba4:	20c7883a 	add	r3,r4,r3
   18ba8:	18c00704 	addi	r3,r3,28
   18bac:	18c00003 	ldbu	r3,0(r3)
   18bb0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   18bb4:	e0bffc17 	ldw	r2,-16(fp)
   18bb8:	10800217 	ldw	r2,8(r2)
   18bbc:	10800044 	addi	r2,r2,1
   18bc0:	10c00fcc 	andi	r3,r2,63
   18bc4:	e0bffc17 	ldw	r2,-16(fp)
   18bc8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   18bcc:	e0fff517 	ldw	r3,-44(fp)
   18bd0:	e0bffe17 	ldw	r2,-8(fp)
   18bd4:	1880050e 	bge	r3,r2,18bec <altera_avalon_uart_read+0xac>
   18bd8:	e0bffc17 	ldw	r2,-16(fp)
   18bdc:	10c00217 	ldw	r3,8(r2)
   18be0:	e0bffc17 	ldw	r2,-16(fp)
   18be4:	10800317 	ldw	r2,12(r2)
   18be8:	18bfe51e 	bne	r3,r2,18b80 <__alt_data_end+0xf0018b80>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   18bec:	e0bff517 	ldw	r2,-44(fp)
   18bf0:	1000251e 	bne	r2,zero,18c88 <altera_avalon_uart_read+0x148>
   18bf4:	e0bffc17 	ldw	r2,-16(fp)
   18bf8:	10c00217 	ldw	r3,8(r2)
   18bfc:	e0bffc17 	ldw	r2,-16(fp)
   18c00:	10800317 	ldw	r2,12(r2)
   18c04:	1880201e 	bne	r3,r2,18c88 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   18c08:	e0bff617 	ldw	r2,-40(fp)
   18c0c:	1000071e 	bne	r2,zero,18c2c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   18c10:	0018b040 	call	18b04 <alt_get_errno>
   18c14:	1007883a 	mov	r3,r2
   18c18:	008002c4 	movi	r2,11
   18c1c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   18c20:	00800044 	movi	r2,1
   18c24:	e0bff405 	stb	r2,-48(fp)
        break;
   18c28:	00001b06 	br	18c98 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18c2c:	0005303a 	rdctl	r2,status
   18c30:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18c34:	e0fff917 	ldw	r3,-28(fp)
   18c38:	00bfff84 	movi	r2,-2
   18c3c:	1884703a 	and	r2,r3,r2
   18c40:	1001703a 	wrctl	status,r2
  
  return context;
   18c44:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   18c48:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   18c4c:	e0bffc17 	ldw	r2,-16(fp)
   18c50:	10800117 	ldw	r2,4(r2)
   18c54:	10c02014 	ori	r3,r2,128
   18c58:	e0bffc17 	ldw	r2,-16(fp)
   18c5c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18c60:	e0bffc17 	ldw	r2,-16(fp)
   18c64:	10800017 	ldw	r2,0(r2)
   18c68:	10800304 	addi	r2,r2,12
   18c6c:	e0fffc17 	ldw	r3,-16(fp)
   18c70:	18c00117 	ldw	r3,4(r3)
   18c74:	10c00035 	stwio	r3,0(r2)
   18c78:	e0bff817 	ldw	r2,-32(fp)
   18c7c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18c80:	e0bffa17 	ldw	r2,-24(fp)
   18c84:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   18c88:	e0bff517 	ldw	r2,-44(fp)
   18c8c:	1000021e 	bne	r2,zero,18c98 <altera_avalon_uart_read+0x158>
   18c90:	e0bffe17 	ldw	r2,-8(fp)
   18c94:	103fcd1e 	bne	r2,zero,18bcc <__alt_data_end+0xf0018bcc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18c98:	0005303a 	rdctl	r2,status
   18c9c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18ca0:	e0fffb17 	ldw	r3,-20(fp)
   18ca4:	00bfff84 	movi	r2,-2
   18ca8:	1884703a 	and	r2,r3,r2
   18cac:	1001703a 	wrctl	status,r2
  
  return context;
   18cb0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   18cb4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   18cb8:	e0bffc17 	ldw	r2,-16(fp)
   18cbc:	10800117 	ldw	r2,4(r2)
   18cc0:	10c02014 	ori	r3,r2,128
   18cc4:	e0bffc17 	ldw	r2,-16(fp)
   18cc8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18ccc:	e0bffc17 	ldw	r2,-16(fp)
   18cd0:	10800017 	ldw	r2,0(r2)
   18cd4:	10800304 	addi	r2,r2,12
   18cd8:	e0fffc17 	ldw	r3,-16(fp)
   18cdc:	18c00117 	ldw	r3,4(r3)
   18ce0:	10c00035 	stwio	r3,0(r2)
   18ce4:	e0bff817 	ldw	r2,-32(fp)
   18ce8:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18cec:	e0bff717 	ldw	r2,-36(fp)
   18cf0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   18cf4:	e0bff403 	ldbu	r2,-48(fp)
   18cf8:	10000226 	beq	r2,zero,18d04 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   18cfc:	00bffd44 	movi	r2,-11
   18d00:	00000106 	br	18d08 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   18d04:	e0bff517 	ldw	r2,-44(fp)
  }
}
   18d08:	e037883a 	mov	sp,fp
   18d0c:	dfc00117 	ldw	ra,4(sp)
   18d10:	df000017 	ldw	fp,0(sp)
   18d14:	dec00204 	addi	sp,sp,8
   18d18:	f800283a 	ret

00018d1c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18d1c:	defffe04 	addi	sp,sp,-8
   18d20:	dfc00115 	stw	ra,4(sp)
   18d24:	df000015 	stw	fp,0(sp)
   18d28:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18d2c:	d0a01417 	ldw	r2,-32688(gp)
   18d30:	10000326 	beq	r2,zero,18d40 <alt_get_errno+0x24>
   18d34:	d0a01417 	ldw	r2,-32688(gp)
   18d38:	103ee83a 	callr	r2
   18d3c:	00000106 	br	18d44 <alt_get_errno+0x28>
   18d40:	d0a05404 	addi	r2,gp,-32432
}
   18d44:	e037883a 	mov	sp,fp
   18d48:	dfc00117 	ldw	ra,4(sp)
   18d4c:	df000017 	ldw	fp,0(sp)
   18d50:	dec00204 	addi	sp,sp,8
   18d54:	f800283a 	ret

00018d58 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   18d58:	defff204 	addi	sp,sp,-56
   18d5c:	dfc00d15 	stw	ra,52(sp)
   18d60:	df000c15 	stw	fp,48(sp)
   18d64:	df000c04 	addi	fp,sp,48
   18d68:	e13ffc15 	stw	r4,-16(fp)
   18d6c:	e17ffd15 	stw	r5,-12(fp)
   18d70:	e1bffe15 	stw	r6,-8(fp)
   18d74:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   18d78:	e0bffe17 	ldw	r2,-8(fp)
   18d7c:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   18d80:	e0bfff17 	ldw	r2,-4(fp)
   18d84:	1090000c 	andi	r2,r2,16384
   18d88:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18d8c:	00003c06 	br	18e80 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   18d90:	e0bffc17 	ldw	r2,-16(fp)
   18d94:	10800517 	ldw	r2,20(r2)
   18d98:	10800044 	addi	r2,r2,1
   18d9c:	10800fcc 	andi	r2,r2,63
   18da0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   18da4:	e0bffc17 	ldw	r2,-16(fp)
   18da8:	10c00417 	ldw	r3,16(r2)
   18dac:	e0bff717 	ldw	r2,-36(fp)
   18db0:	1880221e 	bne	r3,r2,18e3c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   18db4:	e0bff517 	ldw	r2,-44(fp)
   18db8:	10000526 	beq	r2,zero,18dd0 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   18dbc:	0018d1c0 	call	18d1c <alt_get_errno>
   18dc0:	1007883a 	mov	r3,r2
   18dc4:	008002c4 	movi	r2,11
   18dc8:	18800015 	stw	r2,0(r3)
        break;
   18dcc:	00002e06 	br	18e88 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18dd0:	0005303a 	rdctl	r2,status
   18dd4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18dd8:	e0fff917 	ldw	r3,-28(fp)
   18ddc:	00bfff84 	movi	r2,-2
   18de0:	1884703a 	and	r2,r3,r2
   18de4:	1001703a 	wrctl	status,r2
  
  return context;
   18de8:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   18dec:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18df0:	e0bffc17 	ldw	r2,-16(fp)
   18df4:	10800117 	ldw	r2,4(r2)
   18df8:	10c11014 	ori	r3,r2,1088
   18dfc:	e0bffc17 	ldw	r2,-16(fp)
   18e00:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18e04:	e0bffc17 	ldw	r2,-16(fp)
   18e08:	10800017 	ldw	r2,0(r2)
   18e0c:	10800304 	addi	r2,r2,12
   18e10:	e0fffc17 	ldw	r3,-16(fp)
   18e14:	18c00117 	ldw	r3,4(r3)
   18e18:	10c00035 	stwio	r3,0(r2)
   18e1c:	e0bff817 	ldw	r2,-32(fp)
   18e20:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18e24:	e0bff617 	ldw	r2,-40(fp)
   18e28:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   18e2c:	e0bffc17 	ldw	r2,-16(fp)
   18e30:	10c00417 	ldw	r3,16(r2)
   18e34:	e0bff717 	ldw	r2,-36(fp)
   18e38:	18bffc26 	beq	r3,r2,18e2c <__alt_data_end+0xf0018e2c>
      }
    }

    count--;
   18e3c:	e0bff417 	ldw	r2,-48(fp)
   18e40:	10bfffc4 	addi	r2,r2,-1
   18e44:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   18e48:	e0bffc17 	ldw	r2,-16(fp)
   18e4c:	10c00517 	ldw	r3,20(r2)
   18e50:	e0bffd17 	ldw	r2,-12(fp)
   18e54:	11000044 	addi	r4,r2,1
   18e58:	e13ffd15 	stw	r4,-12(fp)
   18e5c:	10800003 	ldbu	r2,0(r2)
   18e60:	1009883a 	mov	r4,r2
   18e64:	e0bffc17 	ldw	r2,-16(fp)
   18e68:	10c5883a 	add	r2,r2,r3
   18e6c:	10801704 	addi	r2,r2,92
   18e70:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   18e74:	e0bffc17 	ldw	r2,-16(fp)
   18e78:	e0fff717 	ldw	r3,-36(fp)
   18e7c:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   18e80:	e0bff417 	ldw	r2,-48(fp)
   18e84:	103fc21e 	bne	r2,zero,18d90 <__alt_data_end+0xf0018d90>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18e88:	0005303a 	rdctl	r2,status
   18e8c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18e90:	e0fffb17 	ldw	r3,-20(fp)
   18e94:	00bfff84 	movi	r2,-2
   18e98:	1884703a 	and	r2,r3,r2
   18e9c:	1001703a 	wrctl	status,r2
  
  return context;
   18ea0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   18ea4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   18ea8:	e0bffc17 	ldw	r2,-16(fp)
   18eac:	10800117 	ldw	r2,4(r2)
   18eb0:	10c11014 	ori	r3,r2,1088
   18eb4:	e0bffc17 	ldw	r2,-16(fp)
   18eb8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   18ebc:	e0bffc17 	ldw	r2,-16(fp)
   18ec0:	10800017 	ldw	r2,0(r2)
   18ec4:	10800304 	addi	r2,r2,12
   18ec8:	e0fffc17 	ldw	r3,-16(fp)
   18ecc:	18c00117 	ldw	r3,4(r3)
   18ed0:	10c00035 	stwio	r3,0(r2)
   18ed4:	e0bff817 	ldw	r2,-32(fp)
   18ed8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18edc:	e0bffa17 	ldw	r2,-24(fp)
   18ee0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   18ee4:	e0fffe17 	ldw	r3,-8(fp)
   18ee8:	e0bff417 	ldw	r2,-48(fp)
   18eec:	1885c83a 	sub	r2,r3,r2
}
   18ef0:	e037883a 	mov	sp,fp
   18ef4:	dfc00117 	ldw	ra,4(sp)
   18ef8:	df000017 	ldw	fp,0(sp)
   18efc:	dec00204 	addi	sp,sp,8
   18f00:	f800283a 	ret

00018f04 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   18f04:	defffd04 	addi	sp,sp,-12
   18f08:	df000215 	stw	fp,8(sp)
   18f0c:	df000204 	addi	fp,sp,8
   18f10:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   18f14:	e0bfff17 	ldw	r2,-4(fp)
   18f18:	1080400c 	andi	r2,r2,256
   18f1c:	1004d23a 	srli	r2,r2,8
   18f20:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   18f24:	e0bffe03 	ldbu	r2,-8(fp)
}
   18f28:	e037883a 	mov	sp,fp
   18f2c:	df000017 	ldw	fp,0(sp)
   18f30:	dec00104 	addi	sp,sp,4
   18f34:	f800283a 	ret

00018f38 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   18f38:	defffd04 	addi	sp,sp,-12
   18f3c:	df000215 	stw	fp,8(sp)
   18f40:	df000204 	addi	fp,sp,8
   18f44:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   18f48:	e0bfff17 	ldw	r2,-4(fp)
   18f4c:	1080004c 	andi	r2,r2,1
   18f50:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18f54:	e0bffe03 	ldbu	r2,-8(fp)
}
   18f58:	e037883a 	mov	sp,fp
   18f5c:	df000017 	ldw	fp,0(sp)
   18f60:	dec00104 	addi	sp,sp,4
   18f64:	f800283a 	ret

00018f68 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   18f68:	defffd04 	addi	sp,sp,-12
   18f6c:	df000215 	stw	fp,8(sp)
   18f70:	df000204 	addi	fp,sp,8
   18f74:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   18f78:	e0bfff17 	ldw	r2,-4(fp)
   18f7c:	1081000c 	andi	r2,r2,1024
   18f80:	1004d2ba 	srli	r2,r2,10
   18f84:	e0bffe05 	stb	r2,-8(fp)
	return re;
   18f88:	e0bffe03 	ldbu	r2,-8(fp)
}
   18f8c:	e037883a 	mov	sp,fp
   18f90:	df000017 	ldw	fp,0(sp)
   18f94:	dec00104 	addi	sp,sp,4
   18f98:	f800283a 	ret

00018f9c <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   18f9c:	defffd04 	addi	sp,sp,-12
   18fa0:	df000215 	stw	fp,8(sp)
   18fa4:	df000204 	addi	fp,sp,8
   18fa8:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   18fac:	e0bfff17 	ldw	r2,-4(fp)
   18fb0:	1004d43a 	srli	r2,r2,16
   18fb4:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   18fb8:	e0bffe0b 	ldhu	r2,-8(fp)
}
   18fbc:	e037883a 	mov	sp,fp
   18fc0:	df000017 	ldw	fp,0(sp)
   18fc4:	dec00104 	addi	sp,sp,4
   18fc8:	f800283a 	ret

00018fcc <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   18fcc:	defffd04 	addi	sp,sp,-12
   18fd0:	df000215 	stw	fp,8(sp)
   18fd4:	df000204 	addi	fp,sp,8
   18fd8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   18fdc:	e0bfff17 	ldw	r2,-4(fp)
   18fe0:	10a0000c 	andi	r2,r2,32768
   18fe4:	1004d3fa 	srli	r2,r2,15
   18fe8:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   18fec:	e0bffe03 	ldbu	r2,-8(fp)
}
   18ff0:	e037883a 	mov	sp,fp
   18ff4:	df000017 	ldw	fp,0(sp)
   18ff8:	dec00104 	addi	sp,sp,4
   18ffc:	f800283a 	ret

00019000 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   19000:	defffd04 	addi	sp,sp,-12
   19004:	df000215 	stw	fp,8(sp)
   19008:	df000204 	addi	fp,sp,8
   1900c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   19010:	e0bfff17 	ldw	r2,-4(fp)
   19014:	e0bffe05 	stb	r2,-8(fp)
	return data;
   19018:	e0bffe03 	ldbu	r2,-8(fp)
}
   1901c:	e037883a 	mov	sp,fp
   19020:	df000017 	ldw	fp,0(sp)
   19024:	dec00104 	addi	sp,sp,4
   19028:	f800283a 	ret

0001902c <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   1902c:	defffb04 	addi	sp,sp,-20
   19030:	dfc00415 	stw	ra,16(sp)
   19034:	df000315 	stw	fp,12(sp)
   19038:	df000304 	addi	fp,sp,12
   1903c:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   19040:	01403fc4 	movi	r5,255
   19044:	e13fff17 	ldw	r4,-4(fp)
   19048:	001928c0 	call	1928c <alt_up_ps2_write_data_byte_with_ack>
   1904c:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   19050:	e0bffd17 	ldw	r2,-12(fp)
   19054:	1000211e 	bne	r2,zero,190dc <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   19058:	e0bffe04 	addi	r2,fp,-8
   1905c:	100b883a 	mov	r5,r2
   19060:	e13fff17 	ldw	r4,-4(fp)
   19064:	00192f00 	call	192f0 <alt_up_ps2_read_data_byte_timeout>
   19068:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   1906c:	e0bffd17 	ldw	r2,-12(fp)
   19070:	10001a1e 	bne	r2,zero,190dc <alt_up_ps2_init+0xb0>
   19074:	e0bffe03 	ldbu	r2,-8(fp)
   19078:	10803fcc 	andi	r2,r2,255
   1907c:	10802a98 	cmpnei	r2,r2,170
   19080:	1000161e 	bne	r2,zero,190dc <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   19084:	e0bffe04 	addi	r2,fp,-8
   19088:	100b883a 	mov	r5,r2
   1908c:	e13fff17 	ldw	r4,-4(fp)
   19090:	00192f00 	call	192f0 <alt_up_ps2_read_data_byte_timeout>
   19094:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   19098:	e0bffd17 	ldw	r2,-12(fp)
   1909c:	10bfe318 	cmpnei	r2,r2,-116
   190a0:	1000041e 	bne	r2,zero,190b4 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   190a4:	e0bfff17 	ldw	r2,-4(fp)
   190a8:	00c00044 	movi	r3,1
   190ac:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   190b0:	00000a06 	br	190dc <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   190b4:	e0bffd17 	ldw	r2,-12(fp)
   190b8:	1000081e 	bne	r2,zero,190dc <alt_up_ps2_init+0xb0>
   190bc:	e0bffe03 	ldbu	r2,-8(fp)
   190c0:	10803fcc 	andi	r2,r2,255
   190c4:	1000051e 	bne	r2,zero,190dc <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   190c8:	e0bfff17 	ldw	r2,-4(fp)
   190cc:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   190d0:	01403d04 	movi	r5,244
   190d4:	e13fff17 	ldw	r4,-4(fp)
   190d8:	00191b00 	call	191b0 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   190dc:	0001883a 	nop
   190e0:	e037883a 	mov	sp,fp
   190e4:	dfc00117 	ldw	ra,4(sp)
   190e8:	df000017 	ldw	fp,0(sp)
   190ec:	dec00204 	addi	sp,sp,8
   190f0:	f800283a 	ret

000190f4 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   190f4:	defffd04 	addi	sp,sp,-12
   190f8:	df000215 	stw	fp,8(sp)
   190fc:	df000204 	addi	fp,sp,8
   19100:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   19104:	e0bfff17 	ldw	r2,-4(fp)
   19108:	10800a17 	ldw	r2,40(r2)
   1910c:	10800104 	addi	r2,r2,4
   19110:	10800037 	ldwio	r2,0(r2)
   19114:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   19118:	e0bffe17 	ldw	r2,-8(fp)
   1911c:	10800054 	ori	r2,r2,1
   19120:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   19124:	e0bfff17 	ldw	r2,-4(fp)
   19128:	10800a17 	ldw	r2,40(r2)
   1912c:	10800104 	addi	r2,r2,4
   19130:	1007883a 	mov	r3,r2
   19134:	e0bffe17 	ldw	r2,-8(fp)
   19138:	18800035 	stwio	r2,0(r3)
}
   1913c:	0001883a 	nop
   19140:	e037883a 	mov	sp,fp
   19144:	df000017 	ldw	fp,0(sp)
   19148:	dec00104 	addi	sp,sp,4
   1914c:	f800283a 	ret

00019150 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   19150:	defffd04 	addi	sp,sp,-12
   19154:	df000215 	stw	fp,8(sp)
   19158:	df000204 	addi	fp,sp,8
   1915c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   19160:	e0bfff17 	ldw	r2,-4(fp)
   19164:	10800a17 	ldw	r2,40(r2)
   19168:	10800104 	addi	r2,r2,4
   1916c:	10800037 	ldwio	r2,0(r2)
   19170:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   19174:	e0fffe17 	ldw	r3,-8(fp)
   19178:	00bfff84 	movi	r2,-2
   1917c:	1884703a 	and	r2,r3,r2
   19180:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   19184:	e0bfff17 	ldw	r2,-4(fp)
   19188:	10800a17 	ldw	r2,40(r2)
   1918c:	10800104 	addi	r2,r2,4
   19190:	1007883a 	mov	r3,r2
   19194:	e0bffe17 	ldw	r2,-8(fp)
   19198:	18800035 	stwio	r2,0(r3)
}
   1919c:	0001883a 	nop
   191a0:	e037883a 	mov	sp,fp
   191a4:	df000017 	ldw	fp,0(sp)
   191a8:	dec00104 	addi	sp,sp,4
   191ac:	f800283a 	ret

000191b0 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   191b0:	defffb04 	addi	sp,sp,-20
   191b4:	dfc00415 	stw	ra,16(sp)
   191b8:	df000315 	stw	fp,12(sp)
   191bc:	df000304 	addi	fp,sp,12
   191c0:	e13ffe15 	stw	r4,-8(fp)
   191c4:	2805883a 	mov	r2,r5
   191c8:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   191cc:	e0bffe17 	ldw	r2,-8(fp)
   191d0:	10800a17 	ldw	r2,40(r2)
   191d4:	1007883a 	mov	r3,r2
   191d8:	e0bfff03 	ldbu	r2,-4(fp)
   191dc:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   191e0:	e0bffe17 	ldw	r2,-8(fp)
   191e4:	10800a17 	ldw	r2,40(r2)
   191e8:	10800104 	addi	r2,r2,4
   191ec:	10800037 	ldwio	r2,0(r2)
   191f0:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   191f4:	e13ffd17 	ldw	r4,-12(fp)
   191f8:	0018f680 	call	18f68 <read_CE_bit>
   191fc:	10803fcc 	andi	r2,r2,255
   19200:	10000226 	beq	r2,zero,1920c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   19204:	00bffec4 	movi	r2,-5
   19208:	00000106 	br	19210 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   1920c:	0005883a 	mov	r2,zero
}
   19210:	e037883a 	mov	sp,fp
   19214:	dfc00117 	ldw	ra,4(sp)
   19218:	df000017 	ldw	fp,0(sp)
   1921c:	dec00204 	addi	sp,sp,8
   19220:	f800283a 	ret

00019224 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   19224:	defffc04 	addi	sp,sp,-16
   19228:	dfc00315 	stw	ra,12(sp)
   1922c:	df000215 	stw	fp,8(sp)
   19230:	df000204 	addi	fp,sp,8
   19234:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   19238:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   1923c:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   19240:	e0bffe44 	addi	r2,fp,-7
   19244:	100b883a 	mov	r5,r2
   19248:	e13fff17 	ldw	r4,-4(fp)
   1924c:	00192f00 	call	192f0 <alt_up_ps2_read_data_byte_timeout>
   19250:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   19254:	e0bffe03 	ldbu	r2,-8(fp)
   19258:	1000061e 	bne	r2,zero,19274 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   1925c:	e0bffe43 	ldbu	r2,-7(fp)
   19260:	10803fcc 	andi	r2,r2,255
   19264:	10803e98 	cmpnei	r2,r2,250
   19268:	103ff51e 	bne	r2,zero,19240 <__alt_data_end+0xf0019240>
				return 0;
   1926c:	0005883a 	mov	r2,zero
   19270:	00000106 	br	19278 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   19274:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   19278:	e037883a 	mov	sp,fp
   1927c:	dfc00117 	ldw	ra,4(sp)
   19280:	df000017 	ldw	fp,0(sp)
   19284:	dec00204 	addi	sp,sp,8
   19288:	f800283a 	ret

0001928c <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   1928c:	defffa04 	addi	sp,sp,-24
   19290:	dfc00515 	stw	ra,20(sp)
   19294:	df000415 	stw	fp,16(sp)
   19298:	df000404 	addi	fp,sp,16
   1929c:	e13ffe15 	stw	r4,-8(fp)
   192a0:	2805883a 	mov	r2,r5
   192a4:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   192a8:	e0bfff03 	ldbu	r2,-4(fp)
   192ac:	100b883a 	mov	r5,r2
   192b0:	e13ffe17 	ldw	r4,-8(fp)
   192b4:	00191b00 	call	191b0 <alt_up_ps2_write_data_byte>
   192b8:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   192bc:	e0bffc17 	ldw	r2,-16(fp)
   192c0:	10000226 	beq	r2,zero,192cc <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   192c4:	e0bffc17 	ldw	r2,-16(fp)
   192c8:	00000406 	br	192dc <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   192cc:	e13ffe17 	ldw	r4,-8(fp)
   192d0:	00192240 	call	19224 <alt_up_ps2_wait_for_ack>
   192d4:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   192d8:	e0bffd17 	ldw	r2,-12(fp)
}
   192dc:	e037883a 	mov	sp,fp
   192e0:	dfc00117 	ldw	ra,4(sp)
   192e4:	df000017 	ldw	fp,0(sp)
   192e8:	dec00204 	addi	sp,sp,8
   192ec:	f800283a 	ret

000192f0 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   192f0:	defffa04 	addi	sp,sp,-24
   192f4:	dfc00515 	stw	ra,20(sp)
   192f8:	df000415 	stw	fp,16(sp)
   192fc:	df000404 	addi	fp,sp,16
   19300:	e13ffe15 	stw	r4,-8(fp)
   19304:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   19308:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   1930c:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   19310:	e0bffc17 	ldw	r2,-16(fp)
   19314:	10800044 	addi	r2,r2,1
   19318:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   1931c:	e0bffe17 	ldw	r2,-8(fp)
   19320:	10800a17 	ldw	r2,40(r2)
   19324:	10800037 	ldwio	r2,0(r2)
   19328:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   1932c:	e13ffd17 	ldw	r4,-12(fp)
   19330:	0018fcc0 	call	18fcc <read_data_valid>
   19334:	10803fcc 	andi	r2,r2,255
   19338:	10000726 	beq	r2,zero,19358 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   1933c:	e13ffd17 	ldw	r4,-12(fp)
   19340:	00190000 	call	19000 <read_data_byte>
   19344:	1007883a 	mov	r3,r2
   19348:	e0bfff17 	ldw	r2,-4(fp)
   1934c:	10c00005 	stb	r3,0(r2)
			return 0;
   19350:	0005883a 	mov	r2,zero
   19354:	00000806 	br	19378 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   19358:	e0bffe17 	ldw	r2,-8(fp)
   1935c:	10800c17 	ldw	r2,48(r2)
   19360:	103feb26 	beq	r2,zero,19310 <__alt_data_end+0xf0019310>
   19364:	e0bffe17 	ldw	r2,-8(fp)
   19368:	10c00c17 	ldw	r3,48(r2)
   1936c:	e0bffc17 	ldw	r2,-16(fp)
   19370:	18bfe72e 	bgeu	r3,r2,19310 <__alt_data_end+0xf0019310>
		{
			return -ETIMEDOUT;
   19374:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   19378:	e037883a 	mov	sp,fp
   1937c:	dfc00117 	ldw	ra,4(sp)
   19380:	df000017 	ldw	fp,0(sp)
   19384:	dec00204 	addi	sp,sp,8
   19388:	f800283a 	ret

0001938c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   1938c:	defffb04 	addi	sp,sp,-20
   19390:	dfc00415 	stw	ra,16(sp)
   19394:	df000315 	stw	fp,12(sp)
   19398:	df000304 	addi	fp,sp,12
   1939c:	e13ffe15 	stw	r4,-8(fp)
   193a0:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   193a4:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   193a8:	e0bffe17 	ldw	r2,-8(fp)
   193ac:	10800a17 	ldw	r2,40(r2)
   193b0:	10800037 	ldwio	r2,0(r2)
   193b4:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   193b8:	e13ffd17 	ldw	r4,-12(fp)
   193bc:	0018fcc0 	call	18fcc <read_data_valid>
   193c0:	10803fcc 	andi	r2,r2,255
   193c4:	10000726 	beq	r2,zero,193e4 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   193c8:	e13ffd17 	ldw	r4,-12(fp)
   193cc:	00190000 	call	19000 <read_data_byte>
   193d0:	1007883a 	mov	r3,r2
   193d4:	e0bfff17 	ldw	r2,-4(fp)
   193d8:	10c00005 	stb	r3,0(r2)
		return 0;
   193dc:	0005883a 	mov	r2,zero
   193e0:	00000106 	br	193e8 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   193e4:	00bfffc4 	movi	r2,-1
}
   193e8:	e037883a 	mov	sp,fp
   193ec:	dfc00117 	ldw	ra,4(sp)
   193f0:	df000017 	ldw	fp,0(sp)
   193f4:	dec00204 	addi	sp,sp,8
   193f8:	f800283a 	ret

000193fc <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   193fc:	defffb04 	addi	sp,sp,-20
   19400:	dfc00415 	stw	ra,16(sp)
   19404:	df000315 	stw	fp,12(sp)
   19408:	df000304 	addi	fp,sp,12
   1940c:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   19410:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   19414:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   19418:	e0bfff17 	ldw	r2,-4(fp)
   1941c:	10800a17 	ldw	r2,40(r2)
   19420:	10800037 	ldwio	r2,0(r2)
   19424:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   19428:	e13ffe17 	ldw	r4,-8(fp)
   1942c:	0018f9c0 	call	18f9c <read_num_bytes_available>
   19430:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   19434:	e0bffd0b 	ldhu	r2,-12(fp)
   19438:	103ff71e 	bne	r2,zero,19418 <__alt_data_end+0xf0019418>
}
   1943c:	0001883a 	nop
   19440:	e037883a 	mov	sp,fp
   19444:	dfc00117 	ldw	ra,4(sp)
   19448:	df000017 	ldw	fp,0(sp)
   1944c:	dec00204 	addi	sp,sp,8
   19450:	f800283a 	ret

00019454 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   19454:	defff804 	addi	sp,sp,-32
   19458:	dfc00715 	stw	ra,28(sp)
   1945c:	df000615 	stw	fp,24(sp)
   19460:	df000604 	addi	fp,sp,24
   19464:	e13ffd15 	stw	r4,-12(fp)
   19468:	e17ffe15 	stw	r5,-8(fp)
   1946c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   19470:	e0bffd17 	ldw	r2,-12(fp)
   19474:	10800017 	ldw	r2,0(r2)
   19478:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   1947c:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   19480:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   19484:	e0fffc17 	ldw	r3,-16(fp)
   19488:	e0bfff17 	ldw	r2,-4(fp)
   1948c:	18bffd16 	blt	r3,r2,19484 <__alt_data_end+0xf0019484>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   19490:	e0bffe17 	ldw	r2,-8(fp)
   19494:	10c00044 	addi	r3,r2,1
   19498:	e0fffe15 	stw	r3,-8(fp)
   1949c:	100b883a 	mov	r5,r2
   194a0:	e13ffa17 	ldw	r4,-24(fp)
   194a4:	00192f00 	call	192f0 <alt_up_ps2_read_data_byte_timeout>
   194a8:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   194ac:	e0bffb17 	ldw	r2,-20(fp)
   194b0:	10000226 	beq	r2,zero,194bc <alt_up_ps2_read_fd+0x68>
			return count;
   194b4:	e0bffc17 	ldw	r2,-16(fp)
   194b8:	00000406 	br	194cc <alt_up_ps2_read_fd+0x78>
		count++;
   194bc:	e0bffc17 	ldw	r2,-16(fp)
   194c0:	10800044 	addi	r2,r2,1
   194c4:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   194c8:	e0bffc17 	ldw	r2,-16(fp)
}
   194cc:	e037883a 	mov	sp,fp
   194d0:	dfc00117 	ldw	ra,4(sp)
   194d4:	df000017 	ldw	fp,0(sp)
   194d8:	dec00204 	addi	sp,sp,8
   194dc:	f800283a 	ret

000194e0 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   194e0:	defff804 	addi	sp,sp,-32
   194e4:	dfc00715 	stw	ra,28(sp)
   194e8:	df000615 	stw	fp,24(sp)
   194ec:	df000604 	addi	fp,sp,24
   194f0:	e13ffd15 	stw	r4,-12(fp)
   194f4:	e17ffe15 	stw	r5,-8(fp)
   194f8:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   194fc:	e0bffd17 	ldw	r2,-12(fp)
   19500:	10800017 	ldw	r2,0(r2)
   19504:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   19508:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   1950c:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   19510:	00001006 	br	19554 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   19514:	e0bffe17 	ldw	r2,-8(fp)
   19518:	10c00044 	addi	r3,r2,1
   1951c:	e0fffe15 	stw	r3,-8(fp)
   19520:	10800003 	ldbu	r2,0(r2)
   19524:	10803fcc 	andi	r2,r2,255
   19528:	100b883a 	mov	r5,r2
   1952c:	e13ffb17 	ldw	r4,-20(fp)
   19530:	00191b00 	call	191b0 <alt_up_ps2_write_data_byte>
   19534:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   19538:	e0bffc17 	ldw	r2,-16(fp)
   1953c:	10000226 	beq	r2,zero,19548 <alt_up_ps2_write_fd+0x68>
			return count;
   19540:	e0bffa17 	ldw	r2,-24(fp)
   19544:	00000706 	br	19564 <alt_up_ps2_write_fd+0x84>
		count++;
   19548:	e0bffa17 	ldw	r2,-24(fp)
   1954c:	10800044 	addi	r2,r2,1
   19550:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   19554:	e0fffa17 	ldw	r3,-24(fp)
   19558:	e0bfff17 	ldw	r2,-4(fp)
   1955c:	18bfed16 	blt	r3,r2,19514 <__alt_data_end+0xf0019514>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   19560:	e0bffa17 	ldw	r2,-24(fp)
}
   19564:	e037883a 	mov	sp,fp
   19568:	dfc00117 	ldw	ra,4(sp)
   1956c:	df000017 	ldw	fp,0(sp)
   19570:	dec00204 	addi	sp,sp,8
   19574:	f800283a 	ret

00019578 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   19578:	defffc04 	addi	sp,sp,-16
   1957c:	dfc00315 	stw	ra,12(sp)
   19580:	df000215 	stw	fp,8(sp)
   19584:	df000204 	addi	fp,sp,8
   19588:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   1958c:	d1601104 	addi	r5,gp,-32700
   19590:	e13fff17 	ldw	r4,-4(fp)
   19594:	001aa8c0 	call	1aa8c <alt_find_dev>
   19598:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1959c:	e0bffe17 	ldw	r2,-8(fp)
}
   195a0:	e037883a 	mov	sp,fp
   195a4:	dfc00117 	ldw	ra,4(sp)
   195a8:	df000017 	ldw	fp,0(sp)
   195ac:	dec00204 	addi	sp,sp,8
   195b0:	f800283a 	ret

000195b4 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   195b4:	defffc04 	addi	sp,sp,-16
   195b8:	dfc00315 	stw	ra,12(sp)
   195bc:	df000215 	stw	fp,8(sp)
   195c0:	df000204 	addi	fp,sp,8
   195c4:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   195c8:	e0bfff17 	ldw	r2,-4(fp)
   195cc:	10800217 	ldw	r2,8(r2)
   195d0:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   195d4:	00000b06 	br	19604 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   195d8:	01420034 	movhi	r5,2048
   195dc:	2941a704 	addi	r5,r5,1692
   195e0:	e13ffe17 	ldw	r4,-8(fp)
   195e4:	00117ac0 	call	117ac <strcmp>
   195e8:	1000031e 	bne	r2,zero,195f8 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   195ec:	e0bffe17 	ldw	r2,-8(fp)
   195f0:	10000005 	stb	zero,0(r2)
			break;
   195f4:	00000906 	br	1961c <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   195f8:	e0bffe17 	ldw	r2,-8(fp)
   195fc:	10800044 	addi	r2,r2,1
   19600:	e0bffe15 	stw	r2,-8(fp)
   19604:	e0bffe17 	ldw	r2,-8(fp)
   19608:	10800003 	ldbu	r2,0(r2)
   1960c:	10803fcc 	andi	r2,r2,255
   19610:	1080201c 	xori	r2,r2,128
   19614:	10bfe004 	addi	r2,r2,-128
   19618:	103fef1e 	bne	r2,zero,195d8 <__alt_data_end+0xf00195d8>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   1961c:	0001883a 	nop
}
   19620:	e037883a 	mov	sp,fp
   19624:	dfc00117 	ldw	ra,4(sp)
   19628:	df000017 	ldw	fp,0(sp)
   1962c:	dec00204 	addi	sp,sp,8
   19630:	f800283a 	ret

00019634 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   19634:	defffc04 	addi	sp,sp,-16
   19638:	dfc00315 	stw	ra,12(sp)
   1963c:	df000215 	stw	fp,8(sp)
   19640:	df000204 	addi	fp,sp,8
   19644:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   19648:	d1601104 	addi	r5,gp,-32700
   1964c:	e13fff17 	ldw	r4,-4(fp)
   19650:	001aa8c0 	call	1aa8c <alt_find_dev>
   19654:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   19658:	e0bffe17 	ldw	r2,-8(fp)
}
   1965c:	e037883a 	mov	sp,fp
   19660:	dfc00117 	ldw	ra,4(sp)
   19664:	df000017 	ldw	fp,0(sp)
   19668:	dec00204 	addi	sp,sp,8
   1966c:	f800283a 	ret

00019670 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   19670:	defffa04 	addi	sp,sp,-24
   19674:	df000515 	stw	fp,20(sp)
   19678:	df000504 	addi	fp,sp,20
   1967c:	e13ffc15 	stw	r4,-16(fp)
   19680:	2805883a 	mov	r2,r5
   19684:	e1bffe15 	stw	r6,-8(fp)
   19688:	e1ffff15 	stw	r7,-4(fp)
   1968c:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   19690:	e0bffc17 	ldw	r2,-16(fp)
   19694:	10800c17 	ldw	r2,48(r2)
   19698:	e0fffe17 	ldw	r3,-8(fp)
   1969c:	1880042e 	bgeu	r3,r2,196b0 <alt_up_char_buffer_draw+0x40>
   196a0:	e0bffc17 	ldw	r2,-16(fp)
   196a4:	10800d17 	ldw	r2,52(r2)
   196a8:	e0ffff17 	ldw	r3,-4(fp)
   196ac:	18800236 	bltu	r3,r2,196b8 <alt_up_char_buffer_draw+0x48>
		return -1;
   196b0:	00bfffc4 	movi	r2,-1
   196b4:	00001d06 	br	1972c <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   196b8:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   196bc:	e0bffc17 	ldw	r2,-16(fp)
   196c0:	10c00f17 	ldw	r3,60(r2)
   196c4:	e0bffe17 	ldw	r2,-8(fp)
   196c8:	1886703a 	and	r3,r3,r2
   196cc:	e0bffc17 	ldw	r2,-16(fp)
   196d0:	10800e17 	ldw	r2,56(r2)
   196d4:	1884983a 	sll	r2,r3,r2
   196d8:	e0fffb17 	ldw	r3,-20(fp)
   196dc:	1884b03a 	or	r2,r3,r2
   196e0:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   196e4:	e0bffc17 	ldw	r2,-16(fp)
   196e8:	10c01117 	ldw	r3,68(r2)
   196ec:	e0bfff17 	ldw	r2,-4(fp)
   196f0:	1886703a 	and	r3,r3,r2
   196f4:	e0bffc17 	ldw	r2,-16(fp)
   196f8:	10801017 	ldw	r2,64(r2)
   196fc:	1884983a 	sll	r2,r3,r2
   19700:	e0fffb17 	ldw	r3,-20(fp)
   19704:	1884b03a 	or	r2,r3,r2
   19708:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   1970c:	e0bffc17 	ldw	r2,-16(fp)
   19710:	10c00b17 	ldw	r3,44(r2)
   19714:	e0bffb17 	ldw	r2,-20(fp)
   19718:	1885883a 	add	r2,r3,r2
   1971c:	1007883a 	mov	r3,r2
   19720:	e0bffd03 	ldbu	r2,-12(fp)
   19724:	18800025 	stbio	r2,0(r3)

	return 0;
   19728:	0005883a 	mov	r2,zero
}
   1972c:	e037883a 	mov	sp,fp
   19730:	df000017 	ldw	fp,0(sp)
   19734:	dec00104 	addi	sp,sp,4
   19738:	f800283a 	ret

0001973c <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   1973c:	defffa04 	addi	sp,sp,-24
   19740:	df000515 	stw	fp,20(sp)
   19744:	df000504 	addi	fp,sp,20
   19748:	e13ffc15 	stw	r4,-16(fp)
   1974c:	e17ffd15 	stw	r5,-12(fp)
   19750:	e1bffe15 	stw	r6,-8(fp)
   19754:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   19758:	e0bffc17 	ldw	r2,-16(fp)
   1975c:	10800c17 	ldw	r2,48(r2)
   19760:	e0fffe17 	ldw	r3,-8(fp)
   19764:	1880042e 	bgeu	r3,r2,19778 <alt_up_char_buffer_string+0x3c>
   19768:	e0bffc17 	ldw	r2,-16(fp)
   1976c:	10800d17 	ldw	r2,52(r2)
   19770:	e0ffff17 	ldw	r3,-4(fp)
   19774:	18800236 	bltu	r3,r2,19780 <alt_up_char_buffer_string+0x44>
		return -1;
   19778:	00bfffc4 	movi	r2,-1
   1977c:	00002a06 	br	19828 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   19780:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   19784:	e0bffc17 	ldw	r2,-16(fp)
   19788:	10801017 	ldw	r2,64(r2)
   1978c:	e0ffff17 	ldw	r3,-4(fp)
   19790:	1886983a 	sll	r3,r3,r2
   19794:	e0bffe17 	ldw	r2,-8(fp)
   19798:	1885883a 	add	r2,r3,r2
   1979c:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   197a0:	00001a06 	br	1980c <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   197a4:	e0bffc17 	ldw	r2,-16(fp)
   197a8:	10c00b17 	ldw	r3,44(r2)
   197ac:	e0bffb17 	ldw	r2,-20(fp)
   197b0:	1885883a 	add	r2,r3,r2
   197b4:	1007883a 	mov	r3,r2
   197b8:	e0bffd17 	ldw	r2,-12(fp)
   197bc:	10800003 	ldbu	r2,0(r2)
   197c0:	10803fcc 	andi	r2,r2,255
   197c4:	1080201c 	xori	r2,r2,128
   197c8:	10bfe004 	addi	r2,r2,-128
   197cc:	18800025 	stbio	r2,0(r3)
		++ptr;
   197d0:	e0bffd17 	ldw	r2,-12(fp)
   197d4:	10800044 	addi	r2,r2,1
   197d8:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   197dc:	e0bffe17 	ldw	r2,-8(fp)
   197e0:	10800044 	addi	r2,r2,1
   197e4:	e0bffe15 	stw	r2,-8(fp)
   197e8:	e0bffc17 	ldw	r2,-16(fp)
   197ec:	10800c17 	ldw	r2,48(r2)
   197f0:	e0fffe17 	ldw	r3,-8(fp)
   197f4:	18800236 	bltu	r3,r2,19800 <alt_up_char_buffer_string+0xc4>
			return -1;
   197f8:	00bfffc4 	movi	r2,-1
   197fc:	00000a06 	br	19828 <alt_up_char_buffer_string+0xec>
		++offset;
   19800:	e0bffb17 	ldw	r2,-20(fp)
   19804:	10800044 	addi	r2,r2,1
   19808:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1980c:	e0bffd17 	ldw	r2,-12(fp)
   19810:	10800003 	ldbu	r2,0(r2)
   19814:	10803fcc 	andi	r2,r2,255
   19818:	1080201c 	xori	r2,r2,128
   1981c:	10bfe004 	addi	r2,r2,-128
   19820:	103fe01e 	bne	r2,zero,197a4 <__alt_data_end+0xf00197a4>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   19824:	0005883a 	mov	r2,zero
}
   19828:	e037883a 	mov	sp,fp
   1982c:	df000017 	ldw	fp,0(sp)
   19830:	dec00104 	addi	sp,sp,4
   19834:	f800283a 	ret

00019838 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   19838:	defffe04 	addi	sp,sp,-8
   1983c:	df000115 	stw	fp,4(sp)
   19840:	df000104 	addi	fp,sp,4
   19844:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   19848:	e0bfff17 	ldw	r2,-4(fp)
   1984c:	10800a17 	ldw	r2,40(r2)
   19850:	10800084 	addi	r2,r2,2
   19854:	1007883a 	mov	r3,r2
   19858:	00800044 	movi	r2,1
   1985c:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   19860:	0001883a 	nop
   19864:	e0bfff17 	ldw	r2,-4(fp)
   19868:	10800a17 	ldw	r2,40(r2)
   1986c:	10800084 	addi	r2,r2,2
   19870:	10800023 	ldbuio	r2,0(r2)
   19874:	10803fcc 	andi	r2,r2,255
   19878:	1080004c 	andi	r2,r2,1
   1987c:	103ff91e 	bne	r2,zero,19864 <__alt_data_end+0xf0019864>
	return 0;
   19880:	0005883a 	mov	r2,zero
}
   19884:	e037883a 	mov	sp,fp
   19888:	df000017 	ldw	fp,0(sp)
   1988c:	dec00104 	addi	sp,sp,4
   19890:	f800283a 	ret

00019894 <alt_up_pixel_buffer_dma_open_dev>:

#include "altera_up_avalon_video_pixel_buffer_dma.h"

#define ABS(x)	((x >= 0) ? (x) : (-(x)))

alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name) {
   19894:	defffc04 	addi	sp,sp,-16
   19898:	dfc00315 	stw	ra,12(sp)
   1989c:	df000215 	stw	fp,8(sp)
   198a0:	df000204 	addi	fp,sp,8
   198a4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_pixel_buffer_dma_dev *dev = (alt_up_pixel_buffer_dma_dev*)alt_find_dev(name, &alt_dev_list);
   198a8:	d1601104 	addi	r5,gp,-32700
   198ac:	e13fff17 	ldw	r4,-4(fp)
   198b0:	001aa8c0 	call	1aa8c <alt_find_dev>
   198b4:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   198b8:	e0bffe17 	ldw	r2,-8(fp)
}
   198bc:	e037883a 	mov	sp,fp
   198c0:	dfc00117 	ldw	ra,4(sp)
   198c4:	df000017 	ldw	fp,0(sp)
   198c8:	dec00204 	addi	sp,sp,8
   198cc:	f800283a 	ret

000198d0 <alt_up_pixel_buffer_dma_draw>:

int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y)
/* This function draws a pixel to the back buffer.
 */
{
   198d0:	defffa04 	addi	sp,sp,-24
   198d4:	df000515 	stw	fp,20(sp)
   198d8:	df000504 	addi	fp,sp,20
   198dc:	e13ffc15 	stw	r4,-16(fp)
   198e0:	e17ffd15 	stw	r5,-12(fp)
   198e4:	e1bffe15 	stw	r6,-8(fp)
   198e8:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= pixel_buffer->x_resolution || y >= pixel_buffer->y_resolution )
   198ec:	e0bffc17 	ldw	r2,-16(fp)
   198f0:	10800f17 	ldw	r2,60(r2)
   198f4:	e0fffe17 	ldw	r3,-8(fp)
   198f8:	1880042e 	bgeu	r3,r2,1990c <alt_up_pixel_buffer_dma_draw+0x3c>
   198fc:	e0bffc17 	ldw	r2,-16(fp)
   19900:	10801017 	ldw	r2,64(r2)
   19904:	e0ffff17 	ldw	r3,-4(fp)
   19908:	18800236 	bltu	r3,r2,19914 <alt_up_pixel_buffer_dma_draw+0x44>
		return -1;
   1990c:	00bfffc4 	movi	r2,-1
   19910:	00005006 	br	19a54 <alt_up_pixel_buffer_dma_draw+0x184>

	unsigned int addr = 0;
   19914:	e03ffb15 	stw	zero,-20(fp)
	/* Check the mode VGA Pixel Buffer is using. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19918:	e0bffc17 	ldw	r2,-16(fp)
   1991c:	10800d17 	ldw	r2,52(r2)
   19920:	1000151e 	bne	r2,zero,19978 <alt_up_pixel_buffer_dma_draw+0xa8>
		/* For X-Y addressing mode, the address format is | unused | Y | X |. So shift bits for coordinates X and Y into their respective locations. */
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   19924:	e0bffc17 	ldw	r2,-16(fp)
   19928:	10c01217 	ldw	r3,72(r2)
   1992c:	e0bffe17 	ldw	r2,-8(fp)
   19930:	1886703a 	and	r3,r3,r2
   19934:	e0bffc17 	ldw	r2,-16(fp)
   19938:	10801117 	ldw	r2,68(r2)
   1993c:	1884983a 	sll	r2,r3,r2
   19940:	e0fffb17 	ldw	r3,-20(fp)
   19944:	1885883a 	add	r2,r3,r2
   19948:	e0bffb15 	stw	r2,-20(fp)
		addr += ((y & pixel_buffer->y_coord_mask) << pixel_buffer->y_coord_offset);
   1994c:	e0bffc17 	ldw	r2,-16(fp)
   19950:	10c01417 	ldw	r3,80(r2)
   19954:	e0bfff17 	ldw	r2,-4(fp)
   19958:	1886703a 	and	r3,r3,r2
   1995c:	e0bffc17 	ldw	r2,-16(fp)
   19960:	10801317 	ldw	r2,76(r2)
   19964:	1884983a 	sll	r2,r3,r2
   19968:	e0fffb17 	ldw	r3,-20(fp)
   1996c:	1885883a 	add	r2,r3,r2
   19970:	e0bffb15 	stw	r2,-20(fp)
   19974:	00001706 	br	199d4 <alt_up_pixel_buffer_dma_draw+0x104>
	} else {
		/* In a consecutive addressing mode, the pixels are stored in consecutive memory locations. So the address of a pixel at (x,y) can be computed as
		 * (y*x_resolution + x).*/
		addr += ((x & pixel_buffer->x_coord_mask) << pixel_buffer->x_coord_offset);
   19978:	e0bffc17 	ldw	r2,-16(fp)
   1997c:	10c01217 	ldw	r3,72(r2)
   19980:	e0bffe17 	ldw	r2,-8(fp)
   19984:	1886703a 	and	r3,r3,r2
   19988:	e0bffc17 	ldw	r2,-16(fp)
   1998c:	10801117 	ldw	r2,68(r2)
   19990:	1884983a 	sll	r2,r3,r2
   19994:	e0fffb17 	ldw	r3,-20(fp)
   19998:	1885883a 	add	r2,r3,r2
   1999c:	e0bffb15 	stw	r2,-20(fp)
		addr += (((y & pixel_buffer->y_coord_mask) * pixel_buffer->x_resolution) << pixel_buffer->x_coord_offset);
   199a0:	e0bffc17 	ldw	r2,-16(fp)
   199a4:	10c01417 	ldw	r3,80(r2)
   199a8:	e0bfff17 	ldw	r2,-4(fp)
   199ac:	1886703a 	and	r3,r3,r2
   199b0:	e0bffc17 	ldw	r2,-16(fp)
   199b4:	10800f17 	ldw	r2,60(r2)
   199b8:	1887383a 	mul	r3,r3,r2
   199bc:	e0bffc17 	ldw	r2,-16(fp)
   199c0:	10801117 	ldw	r2,68(r2)
   199c4:	1884983a 	sll	r2,r3,r2
   199c8:	e0fffb17 	ldw	r3,-20(fp)
   199cc:	1885883a 	add	r2,r3,r2
   199d0:	e0bffb15 	stw	r2,-20(fp)
	}
	/* Now, depending on the color depth, write the pixel color to the specified memory location. */
	if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   199d4:	e0bffc17 	ldw	r2,-16(fp)
   199d8:	10800e17 	ldw	r2,56(r2)
   199dc:	10800058 	cmpnei	r2,r2,1
   199e0:	1000081e 	bne	r2,zero,19a04 <alt_up_pixel_buffer_dma_draw+0x134>
		IOWR_8DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   199e4:	e0bffc17 	ldw	r2,-16(fp)
   199e8:	10c00c17 	ldw	r3,48(r2)
   199ec:	e0bffb17 	ldw	r2,-20(fp)
   199f0:	1885883a 	add	r2,r3,r2
   199f4:	1007883a 	mov	r3,r2
   199f8:	e0bffd17 	ldw	r2,-12(fp)
   199fc:	18800025 	stbio	r2,0(r3)
   19a00:	00001306 	br	19a50 <alt_up_pixel_buffer_dma_draw+0x180>
	} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19a04:	e0bffc17 	ldw	r2,-16(fp)
   19a08:	10800e17 	ldw	r2,56(r2)
   19a0c:	10800098 	cmpnei	r2,r2,2
   19a10:	1000081e 	bne	r2,zero,19a34 <alt_up_pixel_buffer_dma_draw+0x164>
		IOWR_16DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19a14:	e0bffc17 	ldw	r2,-16(fp)
   19a18:	10c00c17 	ldw	r3,48(r2)
   19a1c:	e0bffb17 	ldw	r2,-20(fp)
   19a20:	1885883a 	add	r2,r3,r2
   19a24:	1007883a 	mov	r3,r2
   19a28:	e0bffd17 	ldw	r2,-12(fp)
   19a2c:	1880002d 	sthio	r2,0(r3)
   19a30:	00000706 	br	19a50 <alt_up_pixel_buffer_dma_draw+0x180>
	} else {
		IOWR_32DIRECT(pixel_buffer->back_buffer_start_address, addr, color);
   19a34:	e0bffc17 	ldw	r2,-16(fp)
   19a38:	10c00c17 	ldw	r3,48(r2)
   19a3c:	e0bffb17 	ldw	r2,-20(fp)
   19a40:	1885883a 	add	r2,r3,r2
   19a44:	1007883a 	mov	r3,r2
   19a48:	e0bffd17 	ldw	r2,-12(fp)
   19a4c:	18800035 	stwio	r2,0(r3)
	}

	return 0;
   19a50:	0005883a 	mov	r2,zero
}
   19a54:	e037883a 	mov	sp,fp
   19a58:	df000017 	ldw	fp,0(sp)
   19a5c:	dec00104 	addi	sp,sp,4
   19a60:	f800283a 	ret

00019a64 <alt_up_pixel_buffer_dma_change_back_buffer_address>:

int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address)
/* This function changes the memory address for the back buffer. */
{
   19a64:	defffd04 	addi	sp,sp,-12
   19a68:	df000215 	stw	fp,8(sp)
   19a6c:	df000204 	addi	fp,sp,8
   19a70:	e13ffe15 	stw	r4,-8(fp)
   19a74:	e17fff15 	stw	r5,-4(fp)
	IOWR_32DIRECT(pixel_buffer->base, 4, new_address);
   19a78:	e0bffe17 	ldw	r2,-8(fp)
   19a7c:	10800a17 	ldw	r2,40(r2)
   19a80:	10800104 	addi	r2,r2,4
   19a84:	1007883a 	mov	r3,r2
   19a88:	e0bfff17 	ldw	r2,-4(fp)
   19a8c:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = IORD_32DIRECT(pixel_buffer->base, 4);
   19a90:	e0bffe17 	ldw	r2,-8(fp)
   19a94:	10800a17 	ldw	r2,40(r2)
   19a98:	10800104 	addi	r2,r2,4
   19a9c:	10800037 	ldwio	r2,0(r2)
   19aa0:	1007883a 	mov	r3,r2
   19aa4:	e0bffe17 	ldw	r2,-8(fp)
   19aa8:	10c00c15 	stw	r3,48(r2)
	return 0;
   19aac:	0005883a 	mov	r2,zero
}
   19ab0:	e037883a 	mov	sp,fp
   19ab4:	df000017 	ldw	fp,0(sp)
   19ab8:	dec00104 	addi	sp,sp,4
   19abc:	f800283a 	ret

00019ac0 <alt_up_pixel_buffer_dma_swap_buffers>:

int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function swaps the front and back buffers. At the next refresh cycle the back buffer will be drawn on the screen
 * and will become the front buffer. */
{
   19ac0:	defffd04 	addi	sp,sp,-12
   19ac4:	df000215 	stw	fp,8(sp)
   19ac8:	dc000115 	stw	r16,4(sp)
   19acc:	df000204 	addi	fp,sp,8
   19ad0:	e13ffe15 	stw	r4,-8(fp)
	register unsigned int temp = pixel_buffer->back_buffer_start_address;
   19ad4:	e0bffe17 	ldw	r2,-8(fp)
   19ad8:	14000c17 	ldw	r16,48(r2)
	IOWR_32DIRECT(pixel_buffer->base, 0, 1);
   19adc:	e0bffe17 	ldw	r2,-8(fp)
   19ae0:	10800a17 	ldw	r2,40(r2)
   19ae4:	1007883a 	mov	r3,r2
   19ae8:	00800044 	movi	r2,1
   19aec:	18800035 	stwio	r2,0(r3)
	pixel_buffer->back_buffer_start_address = pixel_buffer->buffer_start_address;
   19af0:	e0bffe17 	ldw	r2,-8(fp)
   19af4:	10c00b17 	ldw	r3,44(r2)
   19af8:	e0bffe17 	ldw	r2,-8(fp)
   19afc:	10c00c15 	stw	r3,48(r2)
	pixel_buffer->buffer_start_address = temp;
   19b00:	e0bffe17 	ldw	r2,-8(fp)
   19b04:	14000b15 	stw	r16,44(r2)
	return 0;
   19b08:	0005883a 	mov	r2,zero
}
   19b0c:	e6ffff04 	addi	sp,fp,-4
   19b10:	df000117 	ldw	fp,4(sp)
   19b14:	dc000017 	ldw	r16,0(sp)
   19b18:	dec00204 	addi	sp,sp,8
   19b1c:	f800283a 	ret

00019b20 <alt_up_pixel_buffer_dma_check_swap_buffers_status>:
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer)
/* This function checks if the buffer swap has occured. Since the buffer swap only happens after an entire screen is drawn,
 * it is important to wait for this function to return 0 before proceeding to draw on either buffer. When both front and the back buffers
 * have the same address calling the alt_up_pixel_buffer_dma_swap_buffers(...) function and then waiting for this function to return 0, causes your program to
 * wait for the screen to refresh. */
{
   19b20:	defffe04 	addi	sp,sp,-8
   19b24:	df000115 	stw	fp,4(sp)
   19b28:	df000104 	addi	fp,sp,4
   19b2c:	e13fff15 	stw	r4,-4(fp)
	return (IORD_32DIRECT(pixel_buffer->base, 12) & 0x1);
   19b30:	e0bfff17 	ldw	r2,-4(fp)
   19b34:	10800a17 	ldw	r2,40(r2)
   19b38:	10800304 	addi	r2,r2,12
   19b3c:	10800037 	ldwio	r2,0(r2)
   19b40:	1080004c 	andi	r2,r2,1
}
   19b44:	e037883a 	mov	sp,fp
   19b48:	df000017 	ldw	fp,0(sp)
   19b4c:	dec00104 	addi	sp,sp,4
   19b50:	f800283a 	ret

00019b54 <alt_up_pixel_buffer_dma_clear_screen>:

void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer)
/* This function clears the screen by setting each pixel to a black color. */
{
   19b54:	defff704 	addi	sp,sp,-36
   19b58:	df000815 	stw	fp,32(sp)
   19b5c:	dd400715 	stw	r21,28(sp)
   19b60:	dd000615 	stw	r20,24(sp)
   19b64:	dcc00515 	stw	r19,20(sp)
   19b68:	dc800415 	stw	r18,16(sp)
   19b6c:	dc400315 	stw	r17,12(sp)
   19b70:	dc000215 	stw	r16,8(sp)
   19b74:	df000804 	addi	fp,sp,32
   19b78:	e13ff815 	stw	r4,-32(fp)
   19b7c:	e17ff915 	stw	r5,-28(fp)
	register unsigned int addr;
	register unsigned int limit_x, limit_y;
	
	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19b80:	e0bff917 	ldw	r2,-28(fp)
   19b84:	10800058 	cmpnei	r2,r2,1
   19b88:	1000031e 	bne	r2,zero,19b98 <alt_up_pixel_buffer_dma_clear_screen+0x44>
		addr = pixel_buffer->back_buffer_start_address;
   19b8c:	e0bff817 	ldw	r2,-32(fp)
   19b90:	14400c17 	ldw	r17,48(r2)
   19b94:	00000206 	br	19ba0 <alt_up_pixel_buffer_dma_clear_screen+0x4c>
	else
		addr = pixel_buffer->buffer_start_address;
   19b98:	e0bff817 	ldw	r2,-32(fp)
   19b9c:	14400b17 	ldw	r17,44(r2)
	limit_x = pixel_buffer->x_resolution;
   19ba0:	e0bff817 	ldw	r2,-32(fp)
   19ba4:	14000f17 	ldw	r16,60(r2)
	/* In 16 and 32-bit color modes we use twice or four times more memory for the display buffer.*/
	if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19ba8:	e0bff817 	ldw	r2,-32(fp)
   19bac:	10800e17 	ldw	r2,56(r2)
   19bb0:	10800098 	cmpnei	r2,r2,2
   19bb4:	1000031e 	bne	r2,zero,19bc4 <alt_up_pixel_buffer_dma_clear_screen+0x70>
		limit_x = limit_x << 1;
   19bb8:	8405883a 	add	r2,r16,r16
   19bbc:	1021883a 	mov	r16,r2
   19bc0:	00000306 	br	19bd0 <alt_up_pixel_buffer_dma_clear_screen+0x7c>
	} else {
		limit_x = limit_x << 2;
   19bc4:	8405883a 	add	r2,r16,r16
   19bc8:	1085883a 	add	r2,r2,r2
   19bcc:	1021883a 	mov	r16,r2
	}	
	limit_y = pixel_buffer->y_resolution;
   19bd0:	e0bff817 	ldw	r2,-32(fp)
   19bd4:	14801017 	ldw	r18,64(r2)

	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19bd8:	e0bff817 	ldw	r2,-32(fp)
   19bdc:	10800d17 	ldw	r2,52(r2)
   19be0:	1000111e 	bne	r2,zero,19c28 <alt_up_pixel_buffer_dma_clear_screen+0xd4>
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19be4:	e0bff817 	ldw	r2,-32(fp)
   19be8:	15401317 	ldw	r21,76(r2)

		for (y = 0; y < limit_y; y++)
   19bec:	0029883a 	mov	r20,zero
   19bf0:	00000b06 	br	19c20 <alt_up_pixel_buffer_dma_clear_screen+0xcc>
		{
			for (x = 0; x < limit_x; x = x + 4)
   19bf4:	0027883a 	mov	r19,zero
   19bf8:	00000406 	br	19c0c <alt_up_pixel_buffer_dma_clear_screen+0xb8>
			{
				IOWR_32DIRECT(addr, x, 0);
   19bfc:	9c45883a 	add	r2,r19,r17
   19c00:	0007883a 	mov	r3,zero
   19c04:	10c00035 	stwio	r3,0(r2)
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
		{
			for (x = 0; x < limit_x; x = x + 4)
   19c08:	9cc00104 	addi	r19,r19,4
   19c0c:	9c3ffb36 	bltu	r19,r16,19bfc <__alt_data_end+0xf0019bfc>
			{
				IOWR_32DIRECT(addr, x, 0);
			}
			addr = addr + (1 << offset_y);
   19c10:	00800044 	movi	r2,1
   19c14:	1544983a 	sll	r2,r2,r21
   19c18:	88a3883a 	add	r17,r17,r2
		/* Clear the screen when the VGA is set up in an XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;

		for (y = 0; y < limit_y; y++)
   19c1c:	a5000044 	addi	r20,r20,1
   19c20:	a4bff436 	bltu	r20,r18,19bf4 <__alt_data_end+0xf0019bf4>
		for (x = 0; x < limit_y; x = x + 4)
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   19c24:	00000a06 	br	19c50 <alt_up_pixel_buffer_dma_clear_screen+0xfc>
			addr = addr + (1 << offset_y);
		}
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	
   19c28:	9425383a 	mul	r18,r18,r16

		for (x = 0; x < limit_y; x = x + 4)
   19c2c:	0021883a 	mov	r16,zero
   19c30:	00000506 	br	19c48 <alt_up_pixel_buffer_dma_clear_screen+0xf4>
		{
			IOWR_32DIRECT(addr, x, 0);
   19c34:	8005883a 	mov	r2,r16
   19c38:	1445883a 	add	r2,r2,r17
   19c3c:	0007883a 	mov	r3,zero
   19c40:	10c00035 	stwio	r3,0(r2)
	} else {
		/* Clear the screen when the VGA is set up in a linear addressing mode. */
		register int x;
		limit_y = limit_x*limit_y;	

		for (x = 0; x < limit_y; x = x + 4)
   19c44:	84000104 	addi	r16,r16,4
   19c48:	8005883a 	mov	r2,r16
   19c4c:	14bff936 	bltu	r2,r18,19c34 <__alt_data_end+0xf0019c34>
		{
			IOWR_32DIRECT(addr, x, 0);
		}
	}
}
   19c50:	0001883a 	nop
   19c54:	e6fffa04 	addi	sp,fp,-24
   19c58:	df000617 	ldw	fp,24(sp)
   19c5c:	dd400517 	ldw	r21,20(sp)
   19c60:	dd000417 	ldw	r20,16(sp)
   19c64:	dcc00317 	ldw	r19,12(sp)
   19c68:	dc800217 	ldw	r18,8(sp)
   19c6c:	dc400117 	ldw	r17,4(sp)
   19c70:	dc000017 	ldw	r16,0(sp)
   19c74:	dec00704 	addi	sp,sp,28
   19c78:	f800283a 	ret

00019c7c <alt_up_pixel_buffer_dma_draw_box>:

void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a filled box. */
{
   19c7c:	defff304 	addi	sp,sp,-52
   19c80:	df000c15 	stw	fp,48(sp)
   19c84:	ddc00b15 	stw	r23,44(sp)
   19c88:	dd800a15 	stw	r22,40(sp)
   19c8c:	dd400915 	stw	r21,36(sp)
   19c90:	dd000815 	stw	r20,32(sp)
   19c94:	dcc00715 	stw	r19,28(sp)
   19c98:	dc800615 	stw	r18,24(sp)
   19c9c:	dc400515 	stw	r17,20(sp)
   19ca0:	dc000415 	stw	r16,16(sp)
   19ca4:	df000c04 	addi	fp,sp,48
   19ca8:	e13ff415 	stw	r4,-48(fp)
   19cac:	e17ff515 	stw	r5,-44(fp)
   19cb0:	e1bff615 	stw	r6,-40(fp)
   19cb4:	e1fff715 	stw	r7,-36(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19cb8:	e0bff417 	ldw	r2,-48(fp)
   19cbc:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19cc0:	e0bff417 	ldw	r2,-48(fp)
   19cc4:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   19cc8:	e5bff517 	ldw	r22,-44(fp)
	register unsigned int r_x = x1;
   19ccc:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int t_y = y0;
   19cd0:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int b_y = y1;
   19cd4:	e4c00117 	ldw	r19,4(fp)
	register unsigned int local_color = color;
   19cd8:	e5c00217 	ldw	r23,8(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   19cdc:	a580032e 	bgeu	r20,r22,19cec <alt_up_pixel_buffer_dma_draw_box+0x70>
	{
		temp = l_x;
   19ce0:	b02b883a 	mov	r21,r22
		l_x = r_x;
   19ce4:	a02d883a 	mov	r22,r20
		r_x = temp;
   19ce8:	a829883a 	mov	r20,r21
	}
	if (t_y > b_y)
   19cec:	9c40032e 	bgeu	r19,r17,19cfc <alt_up_pixel_buffer_dma_draw_box+0x80>
	{
		temp = t_y;
   19cf0:	882b883a 	mov	r21,r17
		t_y = b_y;
   19cf4:	9823883a 	mov	r17,r19
		b_y = temp;
   19cf8:	a827883a 	mov	r19,r21
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
   19cfc:	b480892e 	bgeu	r22,r18,19f24 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
   19d00:	8c00882e 	bgeu	r17,r16,19f24 <alt_up_pixel_buffer_dma_draw_box+0x2a8>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19d04:	a4800136 	bltu	r20,r18,19d0c <alt_up_pixel_buffer_dma_draw_box+0x90>
	{
		r_x = limit_x - 1;
   19d08:	953fffc4 	addi	r20,r18,-1
	}
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   19d0c:	9c000136 	bltu	r19,r16,19d14 <alt_up_pixel_buffer_dma_draw_box+0x98>
	{
		b_y = limit_y - 1;
   19d10:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19d14:	e0800317 	ldw	r2,12(fp)
   19d18:	10800058 	cmpnei	r2,r2,1
   19d1c:	1000031e 	bne	r2,zero,19d2c <alt_up_pixel_buffer_dma_draw_box+0xb0>
		addr = pixel_buffer->back_buffer_start_address;
   19d20:	e0bff417 	ldw	r2,-48(fp)
   19d24:	14000c17 	ldw	r16,48(r2)
   19d28:	00000206 	br	19d34 <alt_up_pixel_buffer_dma_draw_box+0xb8>
	else
		addr = pixel_buffer->buffer_start_address;
   19d2c:	e0bff417 	ldw	r2,-48(fp)
   19d30:	14000b17 	ldw	r16,44(r2)

	/* Draw the box using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19d34:	e0bff417 	ldw	r2,-48(fp)
   19d38:	10800d17 	ldw	r2,52(r2)
   19d3c:	10003c1e 	bne	r2,zero,19e30 <alt_up_pixel_buffer_dma_draw_box+0x1b4>
		/* Draw a box of a given color on the screen using the XY addressing mode. */
		register unsigned int x,y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19d40:	e0bff417 	ldw	r2,-48(fp)
   19d44:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   19d48:	8d44983a 	sll	r2,r17,r21
   19d4c:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19d50:	e0bff417 	ldw	r2,-48(fp)
   19d54:	10800e17 	ldw	r2,56(r2)
   19d58:	10800058 	cmpnei	r2,r2,1
   19d5c:	10000f1e 	bne	r2,zero,19d9c <alt_up_pixel_buffer_dma_draw_box+0x120>
			for (y = t_y; y <= b_y; y++)
   19d60:	8825883a 	mov	r18,r17
   19d64:	00000b06 	br	19d94 <alt_up_pixel_buffer_dma_draw_box+0x118>
			{
				for (x = l_x; x <= r_x; x++)
   19d68:	b023883a 	mov	r17,r22
   19d6c:	00000406 	br	19d80 <alt_up_pixel_buffer_dma_draw_box+0x104>
				{
					IOWR_8DIRECT(addr, x, local_color);
   19d70:	8c05883a 	add	r2,r17,r16
   19d74:	b807883a 	mov	r3,r23
   19d78:	10c00025 	stbio	r3,0(r2)
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19d7c:	8c400044 	addi	r17,r17,1
   19d80:	a47ffb2e 	bgeu	r20,r17,19d70 <__alt_data_end+0xf0019d70>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
   19d84:	00800044 	movi	r2,1
   19d88:	1544983a 	sll	r2,r2,r21
   19d8c:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19d90:	94800044 	addi	r18,r18,1
   19d94:	9cbff42e 	bgeu	r19,r18,19d68 <__alt_data_end+0xf0019d68>
   19d98:	00006306 	br	19f28 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19d9c:	e0bff417 	ldw	r2,-48(fp)
   19da0:	10800e17 	ldw	r2,56(r2)
   19da4:	10800098 	cmpnei	r2,r2,2
   19da8:	1000101e 	bne	r2,zero,19dec <alt_up_pixel_buffer_dma_draw_box+0x170>
			for (y = t_y; y <= b_y; y++)
   19dac:	8825883a 	mov	r18,r17
   19db0:	00000c06 	br	19de4 <alt_up_pixel_buffer_dma_draw_box+0x168>
			{
				for (x = l_x; x <= r_x; x++)
   19db4:	b023883a 	mov	r17,r22
   19db8:	00000506 	br	19dd0 <alt_up_pixel_buffer_dma_draw_box+0x154>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   19dbc:	8c45883a 	add	r2,r17,r17
   19dc0:	1405883a 	add	r2,r2,r16
   19dc4:	b807883a 	mov	r3,r23
   19dc8:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19dcc:	8c400044 	addi	r17,r17,1
   19dd0:	a47ffa2e 	bgeu	r20,r17,19dbc <__alt_data_end+0xf0019dbc>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + (1 << offset_y);
   19dd4:	00800044 	movi	r2,1
   19dd8:	1544983a 	sll	r2,r2,r21
   19ddc:	80a1883a 	add	r16,r16,r2
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   19de0:	94800044 	addi	r18,r18,1
   19de4:	9cbff32e 	bgeu	r19,r18,19db4 <__alt_data_end+0xf0019db4>
   19de8:	00004f06 	br	19f28 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19dec:	8825883a 	mov	r18,r17
   19df0:	00000d06 	br	19e28 <alt_up_pixel_buffer_dma_draw_box+0x1ac>
			{
				for (x = l_x; x <= r_x; x++)
   19df4:	b023883a 	mov	r17,r22
   19df8:	00000606 	br	19e14 <alt_up_pixel_buffer_dma_draw_box+0x198>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   19dfc:	8c45883a 	add	r2,r17,r17
   19e00:	1085883a 	add	r2,r2,r2
   19e04:	1405883a 	add	r2,r2,r16
   19e08:	b807883a 	mov	r3,r23
   19e0c:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19e10:	8c400044 	addi	r17,r17,1
   19e14:	a47ff92e 	bgeu	r20,r17,19dfc <__alt_data_end+0xf0019dfc>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + (1 << offset_y);
   19e18:	00800044 	movi	r2,1
   19e1c:	1544983a 	sll	r2,r2,r21
   19e20:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   19e24:	94800044 	addi	r18,r18,1
   19e28:	9cbff22e 	bgeu	r19,r18,19df4 <__alt_data_end+0xf0019df4>
   19e2c:	00003e06 	br	19f28 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
	} else {
		/* Draw a box of a given color on the screen using the linear addressing mode. */
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   19e30:	e0bff417 	ldw	r2,-48(fp)
   19e34:	10800e17 	ldw	r2,56(r2)
   19e38:	10800058 	cmpnei	r2,r2,1
   19e3c:	10000f1e 	bne	r2,zero,19e7c <alt_up_pixel_buffer_dma_draw_box+0x200>
			addr = addr + t_y * limit_x;
   19e40:	8c85383a 	mul	r2,r17,r18
   19e44:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19e48:	882b883a 	mov	r21,r17
   19e4c:	00000906 	br	19e74 <alt_up_pixel_buffer_dma_draw_box+0x1f8>
			{
				for (x = l_x; x <= r_x; x++)
   19e50:	b023883a 	mov	r17,r22
   19e54:	00000406 	br	19e68 <alt_up_pixel_buffer_dma_draw_box+0x1ec>
				{
					IOWR_8DIRECT(addr, x, local_color);
   19e58:	8c05883a 	add	r2,r17,r16
   19e5c:	b807883a 	mov	r3,r23
   19e60:	10c00025 	stbio	r3,0(r2)
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19e64:	8c400044 	addi	r17,r17,1
   19e68:	a47ffb2e 	bgeu	r20,r17,19e58 <__alt_data_end+0xf0019e58>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
   19e6c:	84a1883a 	add	r16,r16,r18
		register unsigned int x,y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19e70:	ad400044 	addi	r21,r21,1
   19e74:	9d7ff62e 	bgeu	r19,r21,19e50 <__alt_data_end+0xf0019e50>
   19e78:	00002b06 	br	19f28 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				{
					IOWR_8DIRECT(addr, x, local_color);
				}
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   19e7c:	e0bff417 	ldw	r2,-48(fp)
   19e80:	10800e17 	ldw	r2,56(r2)
   19e84:	10800098 	cmpnei	r2,r2,2
   19e88:	1000121e 	bne	r2,zero,19ed4 <alt_up_pixel_buffer_dma_draw_box+0x258>
			limit_x = limit_x << 1;
   19e8c:	9485883a 	add	r2,r18,r18
   19e90:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   19e94:	8c85383a 	mul	r2,r17,r18
   19e98:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19e9c:	882b883a 	mov	r21,r17
   19ea0:	00000a06 	br	19ecc <alt_up_pixel_buffer_dma_draw_box+0x250>
			{
				for (x = l_x; x <= r_x; x++)
   19ea4:	b023883a 	mov	r17,r22
   19ea8:	00000506 	br	19ec0 <alt_up_pixel_buffer_dma_draw_box+0x244>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
   19eac:	8c45883a 	add	r2,r17,r17
   19eb0:	1405883a 	add	r2,r2,r16
   19eb4:	b807883a 	mov	r3,r23
   19eb8:	10c0002d 	sthio	r3,0(r2)
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19ebc:	8c400044 	addi	r17,r17,1
   19ec0:	a47ffa2e 	bgeu	r20,r17,19eac <__alt_data_end+0xf0019eac>
				{
					IOWR_16DIRECT(addr, x << 1, local_color);
				}
				addr = addr + limit_x;
   19ec4:	84a1883a 	add	r16,r16,r18
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19ec8:	ad400044 	addi	r21,r21,1
   19ecc:	9d7ff52e 	bgeu	r19,r21,19ea4 <__alt_data_end+0xf0019ea4>
   19ed0:	00001506 	br	19f28 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   19ed4:	9485883a 	add	r2,r18,r18
   19ed8:	1085883a 	add	r2,r2,r2
   19edc:	1025883a 	mov	r18,r2
			addr = addr + t_y * limit_x;
   19ee0:	8c85383a 	mul	r2,r17,r18
   19ee4:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   19ee8:	882b883a 	mov	r21,r17
   19eec:	00000b06 	br	19f1c <alt_up_pixel_buffer_dma_draw_box+0x2a0>
			{
				for (x = l_x; x <= r_x; x++)
   19ef0:	b023883a 	mov	r17,r22
   19ef4:	00000606 	br	19f10 <alt_up_pixel_buffer_dma_draw_box+0x294>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
   19ef8:	8c45883a 	add	r2,r17,r17
   19efc:	1085883a 	add	r2,r2,r2
   19f00:	1405883a 	add	r2,r2,r16
   19f04:	b807883a 	mov	r3,r23
   19f08:	10c00035 	stwio	r3,0(r2)
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
			{
				for (x = l_x; x <= r_x; x++)
   19f0c:	8c400044 	addi	r17,r17,1
   19f10:	a47ff92e 	bgeu	r20,r17,19ef8 <__alt_data_end+0xf0019ef8>
				{
					IOWR_32DIRECT(addr, x << 2, local_color);
				}
				addr = addr + limit_x;
   19f14:	84a1883a 	add	r16,r16,r18
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   19f18:	ad400044 	addi	r21,r21,1
   19f1c:	9d7ff42e 	bgeu	r19,r21,19ef0 <__alt_data_end+0xf0019ef0>
   19f20:	00000106 	br	19f28 <alt_up_pixel_buffer_dma_draw_box+0x2ac>
		b_y = temp;
	}
	if ((l_x >= limit_x) || (t_y >= limit_y) || (r_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   19f24:	0001883a 	nop
				}
				addr = addr + limit_x;
			}
		}
	}
}
   19f28:	e6fff804 	addi	sp,fp,-32
   19f2c:	df000817 	ldw	fp,32(sp)
   19f30:	ddc00717 	ldw	r23,28(sp)
   19f34:	dd800617 	ldw	r22,24(sp)
   19f38:	dd400517 	ldw	r21,20(sp)
   19f3c:	dd000417 	ldw	r20,16(sp)
   19f40:	dcc00317 	ldw	r19,12(sp)
   19f44:	dc800217 	ldw	r18,8(sp)
   19f48:	dc400117 	ldw	r17,4(sp)
   19f4c:	dc000017 	ldw	r16,0(sp)
   19f50:	dec00904 	addi	sp,sp,36
   19f54:	f800283a 	ret

00019f58 <alt_up_pixel_buffer_dma_draw_hline>:

void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer)
/* This method draws a horizontal line. This method is faster than using the line method because we know the direction of the line. */
{
   19f58:	defff404 	addi	sp,sp,-48
   19f5c:	df000b15 	stw	fp,44(sp)
   19f60:	dd800a15 	stw	r22,40(sp)
   19f64:	dd400915 	stw	r21,36(sp)
   19f68:	dd000815 	stw	r20,32(sp)
   19f6c:	dcc00715 	stw	r19,28(sp)
   19f70:	dc800615 	stw	r18,24(sp)
   19f74:	dc400515 	stw	r17,20(sp)
   19f78:	dc000415 	stw	r16,16(sp)
   19f7c:	df000b04 	addi	fp,sp,44
   19f80:	e13ff515 	stw	r4,-44(fp)
   19f84:	e17ff615 	stw	r5,-40(fp)
   19f88:	e1bff715 	stw	r6,-36(fp)
   19f8c:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   19f90:	e0bff517 	ldw	r2,-44(fp)
   19f94:	14800f17 	ldw	r18,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   19f98:	e0bff517 	ldw	r2,-44(fp)
   19f9c:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int l_x = x0;
   19fa0:	e47ff617 	ldw	r17,-40(fp)
	register unsigned int r_x = x1;
   19fa4:	e4fff717 	ldw	r19,-36(fp)
	register unsigned int line_y = y;
   19fa8:	e53ff817 	ldw	r20,-32(fp)
	register unsigned int local_color = color;
   19fac:	e5400117 	ldw	r21,4(fp)
	
	/* Check coordinates */
	if (l_x > r_x)
   19fb0:	9c40032e 	bgeu	r19,r17,19fc0 <alt_up_pixel_buffer_dma_draw_hline+0x68>
	{
		temp = l_x;
   19fb4:	882d883a 	mov	r22,r17
		l_x = r_x;
   19fb8:	9823883a 	mov	r17,r19
		r_x = temp;
   19fbc:	b027883a 	mov	r19,r22
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
   19fc0:	8c805d2e 	bgeu	r17,r18,1a138 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
   19fc4:	a4005c2e 	bgeu	r20,r16,1a138 <alt_up_pixel_buffer_dma_draw_hline+0x1e0>
	/* Clip the box and draw only within the confines of the screen. */
	if (l_x < 0)
	{
		l_x = 0;
	}
	if (r_x >= limit_x)
   19fc8:	9c800136 	bltu	r19,r18,19fd0 <alt_up_pixel_buffer_dma_draw_hline+0x78>
	{
		r_x = limit_x - 1;
   19fcc:	94ffffc4 	addi	r19,r18,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   19fd0:	e0800217 	ldw	r2,8(fp)
   19fd4:	10800058 	cmpnei	r2,r2,1
   19fd8:	1000031e 	bne	r2,zero,19fe8 <alt_up_pixel_buffer_dma_draw_hline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   19fdc:	e0bff517 	ldw	r2,-44(fp)
   19fe0:	14000c17 	ldw	r16,48(r2)
   19fe4:	00000206 	br	19ff0 <alt_up_pixel_buffer_dma_draw_hline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   19fe8:	e0bff517 	ldw	r2,-44(fp)
   19fec:	14000b17 	ldw	r16,44(r2)

	/* Draw a horizontal line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   19ff0:	e0bff517 	ldw	r2,-44(fp)
   19ff4:	10800d17 	ldw	r2,52(r2)
   19ff8:	1000231e 	bne	r2,zero,1a088 <alt_up_pixel_buffer_dma_draw_hline+0x130>
		/* Draw a horizontal line of a given color on the screen using the XY addressing mode. */
		register unsigned int x;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   19ffc:	e0bff517 	ldw	r2,-44(fp)
   1a000:	14801317 	ldw	r18,76(r2)
		addr = addr + (line_y << offset_y);
   1a004:	a484983a 	sll	r2,r20,r18
   1a008:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1a00c:	e0bff517 	ldw	r2,-44(fp)
   1a010:	10800e17 	ldw	r2,56(r2)
   1a014:	10800058 	cmpnei	r2,r2,1
   1a018:	1000071e 	bne	r2,zero,1a038 <alt_up_pixel_buffer_dma_draw_hline+0xe0>
			for (x = l_x; x <= r_x; x++)
   1a01c:	00000406 	br	1a030 <alt_up_pixel_buffer_dma_draw_hline+0xd8>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1a020:	8c05883a 	add	r2,r17,r16
   1a024:	a807883a 	mov	r3,r21
   1a028:	10c00025 	stbio	r3,0(r2)
		addr = addr + (line_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a horizontal line. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   1a02c:	8c400044 	addi	r17,r17,1
   1a030:	9c7ffb2e 	bgeu	r19,r17,1a020 <__alt_data_end+0xf001a020>
   1a034:	00004106 	br	1a13c <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1a038:	e0bff517 	ldw	r2,-44(fp)
   1a03c:	10800e17 	ldw	r2,56(r2)
   1a040:	10800098 	cmpnei	r2,r2,2
   1a044:	10000e1e 	bne	r2,zero,1a080 <alt_up_pixel_buffer_dma_draw_hline+0x128>
			for (x = l_x; x <= r_x; x++)
   1a048:	00000506 	br	1a060 <alt_up_pixel_buffer_dma_draw_hline+0x108>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   1a04c:	8c45883a 	add	r2,r17,r17
   1a050:	1405883a 	add	r2,r2,r16
   1a054:	a807883a 	mov	r3,r21
   1a058:	10c0002d 	sthio	r3,0(r2)
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (x = l_x; x <= r_x; x++)
   1a05c:	8c400044 	addi	r17,r17,1
   1a060:	9c7ffa2e 	bgeu	r19,r17,1a04c <__alt_data_end+0xf001a04c>
   1a064:	00003506 	br	1a13c <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1a068:	8c45883a 	add	r2,r17,r17
   1a06c:	1085883a 	add	r2,r2,r2
   1a070:	1405883a 	add	r2,r2,r16
   1a074:	a807883a 	mov	r3,r21
   1a078:	10c00035 	stwio	r3,0(r2)
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			for (x = l_x; x <= r_x; x++)
   1a07c:	8c400044 	addi	r17,r17,1
   1a080:	9c7ff92e 	bgeu	r19,r17,1a068 <__alt_data_end+0xf001a068>
   1a084:	00002d06 	br	1a13c <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
	} else {
		/* Draw a horizontal line of a given color on the screen using the linear addressing mode. */
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1a088:	e0bff517 	ldw	r2,-44(fp)
   1a08c:	10800e17 	ldw	r2,56(r2)
   1a090:	10800058 	cmpnei	r2,r2,1
   1a094:	1000091e 	bne	r2,zero,1a0bc <alt_up_pixel_buffer_dma_draw_hline+0x164>
			addr = addr + line_y * limit_x;
   1a098:	a485383a 	mul	r2,r20,r18
   1a09c:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1a0a0:	00000406 	br	1a0b4 <alt_up_pixel_buffer_dma_draw_hline+0x15c>
			{
				IOWR_8DIRECT(addr, x, local_color);
   1a0a4:	8c05883a 	add	r2,r17,r16
   1a0a8:	a807883a 	mov	r3,r21
   1a0ac:	10c00025 	stbio	r3,0(r2)
		register unsigned int x;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1a0b0:	8c400044 	addi	r17,r17,1
   1a0b4:	9c7ffb2e 	bgeu	r19,r17,1a0a4 <__alt_data_end+0xf001a0a4>
   1a0b8:	00002006 	br	1a13c <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
			{
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1a0bc:	e0bff517 	ldw	r2,-44(fp)
   1a0c0:	10800e17 	ldw	r2,56(r2)
   1a0c4:	10800098 	cmpnei	r2,r2,2
   1a0c8:	10000c1e 	bne	r2,zero,1a0fc <alt_up_pixel_buffer_dma_draw_hline+0x1a4>
			limit_x = limit_x << 1;
   1a0cc:	9485883a 	add	r2,r18,r18
   1a0d0:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1a0d4:	a485383a 	mul	r2,r20,r18
   1a0d8:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1a0dc:	00000506 	br	1a0f4 <alt_up_pixel_buffer_dma_draw_hline+0x19c>
			{
				IOWR_16DIRECT(addr, x << 1, local_color);
   1a0e0:	8c45883a 	add	r2,r17,r17
   1a0e4:	1405883a 	add	r2,r2,r16
   1a0e8:	a807883a 	mov	r3,r21
   1a0ec:	10c0002d 	sthio	r3,0(r2)
				IOWR_8DIRECT(addr, x, local_color);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1a0f0:	8c400044 	addi	r17,r17,1
   1a0f4:	9c7ffa2e 	bgeu	r19,r17,1a0e0 <__alt_data_end+0xf001a0e0>
   1a0f8:	00001006 	br	1a13c <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
				IOWR_16DIRECT(addr, x << 1, local_color);
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1a0fc:	9485883a 	add	r2,r18,r18
   1a100:	1085883a 	add	r2,r2,r2
   1a104:	1025883a 	mov	r18,r2
			addr = addr + line_y * limit_x;
   1a108:	a485383a 	mul	r2,r20,r18
   1a10c:	80a1883a 	add	r16,r16,r2
			for (x = l_x; x <= r_x; x++)
   1a110:	00000606 	br	1a12c <alt_up_pixel_buffer_dma_draw_hline+0x1d4>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
   1a114:	8c45883a 	add	r2,r17,r17
   1a118:	1085883a 	add	r2,r2,r2
   1a11c:	1405883a 	add	r2,r2,r16
   1a120:	a807883a 	mov	r3,r21
   1a124:	10c00035 	stwio	r3,0(r2)
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + line_y * limit_x;
			for (x = l_x; x <= r_x; x++)
   1a128:	8c400044 	addi	r17,r17,1
   1a12c:	9c7ff92e 	bgeu	r19,r17,1a114 <__alt_data_end+0xf001a114>
			{
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
   1a130:	84a1883a 	add	r16,r16,r18
   1a134:	00000106 	br	1a13c <alt_up_pixel_buffer_dma_draw_hline+0x1e4>
		r_x = temp;
	}
	if ((l_x >= limit_x) || (line_y >= limit_y) || (r_x < 0) || (line_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1a138:	0001883a 	nop
				IOWR_32DIRECT(addr, x << 2, local_color);
			}
			addr = addr + limit_x;
		}
	}
}
   1a13c:	e6fff904 	addi	sp,fp,-28
   1a140:	df000717 	ldw	fp,28(sp)
   1a144:	dd800617 	ldw	r22,24(sp)
   1a148:	dd400517 	ldw	r21,20(sp)
   1a14c:	dd000417 	ldw	r20,16(sp)
   1a150:	dcc00317 	ldw	r19,12(sp)
   1a154:	dc800217 	ldw	r18,8(sp)
   1a158:	dc400117 	ldw	r17,4(sp)
   1a15c:	dc000017 	ldw	r16,0(sp)
   1a160:	dec00804 	addi	sp,sp,32
   1a164:	f800283a 	ret

0001a168 <alt_up_pixel_buffer_dma_draw_vline>:


void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer)
/* This method draws a vertical line. This method is faster than using the line method because we know the direction of the line. */

{
   1a168:	defff404 	addi	sp,sp,-48
   1a16c:	df000b15 	stw	fp,44(sp)
   1a170:	dd800a15 	stw	r22,40(sp)
   1a174:	dd400915 	stw	r21,36(sp)
   1a178:	dd000815 	stw	r20,32(sp)
   1a17c:	dcc00715 	stw	r19,28(sp)
   1a180:	dc800615 	stw	r18,24(sp)
   1a184:	dc400515 	stw	r17,20(sp)
   1a188:	dc000415 	stw	r16,16(sp)
   1a18c:	df000b04 	addi	fp,sp,44
   1a190:	e13ff515 	stw	r4,-44(fp)
   1a194:	e17ff615 	stw	r5,-40(fp)
   1a198:	e1bff715 	stw	r6,-36(fp)
   1a19c:	e1fff815 	stw	r7,-32(fp)
	register unsigned int addr;
	register unsigned int limit_x = pixel_buffer->x_resolution;
   1a1a0:	e0bff517 	ldw	r2,-44(fp)
   1a1a4:	14400f17 	ldw	r17,60(r2)
	register unsigned int limit_y = pixel_buffer->y_resolution;
   1a1a8:	e0bff517 	ldw	r2,-44(fp)
   1a1ac:	14001017 	ldw	r16,64(r2)
	register unsigned int temp;
	register unsigned int line_x = x;
   1a1b0:	e4bff617 	ldw	r18,-40(fp)
	register unsigned int t_y = y0;
   1a1b4:	e53ff717 	ldw	r20,-36(fp)
	register unsigned int b_y = y1;
   1a1b8:	e4fff817 	ldw	r19,-32(fp)
	register unsigned int local_color = color;
   1a1bc:	e5800117 	ldw	r22,4(fp)
	
	/* Check coordinates */
	if (t_y > b_y)
   1a1c0:	9d00032e 	bgeu	r19,r20,1a1d0 <alt_up_pixel_buffer_dma_draw_vline+0x68>
	{
		temp = t_y;
   1a1c4:	a02b883a 	mov	r21,r20
		t_y = b_y;
   1a1c8:	9829883a 	mov	r20,r19
		b_y = temp;
   1a1cc:	a827883a 	mov	r19,r21
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
   1a1d0:	94406c2e 	bgeu	r18,r17,1a384 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
   1a1d4:	a4006b2e 	bgeu	r20,r16,1a384 <alt_up_pixel_buffer_dma_draw_vline+0x21c>
	/* Clip the box and draw only within the confines of the screen. */
	if (t_y < 0)
	{
		t_y = 0;
	}
	if (b_y >= limit_y)
   1a1d8:	9c000136 	bltu	r19,r16,1a1e0 <alt_up_pixel_buffer_dma_draw_vline+0x78>
	{
		b_y = limit_y - 1;
   1a1dc:	84ffffc4 	addi	r19,r16,-1
	}

	/* Set up the address to start clearing from and the screen boundaries. */
	if (backbuffer == 1)
   1a1e0:	e0800217 	ldw	r2,8(fp)
   1a1e4:	10800058 	cmpnei	r2,r2,1
   1a1e8:	1000031e 	bne	r2,zero,1a1f8 <alt_up_pixel_buffer_dma_draw_vline+0x90>
		addr = pixel_buffer->back_buffer_start_address;
   1a1ec:	e0bff517 	ldw	r2,-44(fp)
   1a1f0:	14000c17 	ldw	r16,48(r2)
   1a1f4:	00000206 	br	1a200 <alt_up_pixel_buffer_dma_draw_vline+0x98>
	else
		addr = pixel_buffer->buffer_start_address;
   1a1f8:	e0bff517 	ldw	r2,-44(fp)
   1a1fc:	14000b17 	ldw	r16,44(r2)

	/* Draw the vertical line using one of the addressing modes. */
	if (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) {
   1a200:	e0bff517 	ldw	r2,-44(fp)
   1a204:	10800d17 	ldw	r2,52(r2)
   1a208:	1000301e 	bne	r2,zero,1a2cc <alt_up_pixel_buffer_dma_draw_vline+0x164>
		/* Draw a vertical line of a given color on the screen using the XY addressing mode. */
		register unsigned int y;
		register unsigned int offset_y;
		offset_y = pixel_buffer->y_coord_offset;
   1a20c:	e0bff517 	ldw	r2,-44(fp)
   1a210:	15401317 	ldw	r21,76(r2)
		addr = addr + (t_y << offset_y);
   1a214:	a544983a 	sll	r2,r20,r21
   1a218:	80a1883a 	add	r16,r16,r2
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1a21c:	e0bff517 	ldw	r2,-44(fp)
   1a220:	10800e17 	ldw	r2,56(r2)
   1a224:	10800058 	cmpnei	r2,r2,1
   1a228:	10000b1e 	bne	r2,zero,1a258 <alt_up_pixel_buffer_dma_draw_vline+0xf0>
			for (y = t_y; y <= b_y; y++)
   1a22c:	a023883a 	mov	r17,r20
   1a230:	00000706 	br	1a250 <alt_up_pixel_buffer_dma_draw_vline+0xe8>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   1a234:	9405883a 	add	r2,r18,r16
   1a238:	b007883a 	mov	r3,r22
   1a23c:	10c00025 	stbio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1a240:	00800044 	movi	r2,1
   1a244:	1544983a 	sll	r2,r2,r21
   1a248:	80a1883a 	add	r16,r16,r2
		addr = addr + (t_y << offset_y);
		
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1a24c:	8c400044 	addi	r17,r17,1
   1a250:	9c7ff82e 	bgeu	r19,r17,1a234 <__alt_data_end+0xf001a234>
   1a254:	00004c06 	br	1a388 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1a258:	e0bff517 	ldw	r2,-44(fp)
   1a25c:	10800e17 	ldw	r2,56(r2)
   1a260:	10800098 	cmpnei	r2,r2,2
   1a264:	10000c1e 	bne	r2,zero,1a298 <alt_up_pixel_buffer_dma_draw_vline+0x130>
			for (y = t_y; y <= b_y; y++)
   1a268:	a023883a 	mov	r17,r20
   1a26c:	00000806 	br	1a290 <alt_up_pixel_buffer_dma_draw_vline+0x128>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1a270:	9485883a 	add	r2,r18,r18
   1a274:	1405883a 	add	r2,r2,r16
   1a278:	b007883a 	mov	r3,r22
   1a27c:	10c0002d 	sthio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1a280:	00800044 	movi	r2,1
   1a284:	1544983a 	sll	r2,r2,r21
   1a288:	80a1883a 	add	r16,r16,r2
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + (1 << offset_y);
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			for (y = t_y; y <= b_y; y++)
   1a28c:	8c400044 	addi	r17,r17,1
   1a290:	9c7ff72e 	bgeu	r19,r17,1a270 <__alt_data_end+0xf001a270>
   1a294:	00003c06 	br	1a388 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1a298:	a023883a 	mov	r17,r20
   1a29c:	00000906 	br	1a2c4 <alt_up_pixel_buffer_dma_draw_vline+0x15c>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1a2a0:	9485883a 	add	r2,r18,r18
   1a2a4:	1085883a 	add	r2,r2,r2
   1a2a8:	1405883a 	add	r2,r2,r16
   1a2ac:	b007883a 	mov	r3,r22
   1a2b0:	10c00035 	stwio	r3,0(r2)
				addr = addr + (1 << offset_y);
   1a2b4:	00800044 	movi	r2,1
   1a2b8:	1544983a 	sll	r2,r2,r21
   1a2bc:	80a1883a 	add	r16,r16,r2
				addr = addr + (1 << offset_y);
			}
		}
		else
		{
			for (y = t_y; y <= b_y; y++)
   1a2c0:	8c400044 	addi	r17,r17,1
   1a2c4:	9c7ff62e 	bgeu	r19,r17,1a2a0 <__alt_data_end+0xf001a2a0>
   1a2c8:	00002f06 	br	1a388 <alt_up_pixel_buffer_dma_draw_vline+0x220>
	} else {
		/* Draw a vertical line of a given color on the screen using the linear addressing mode. */
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
   1a2cc:	e0bff517 	ldw	r2,-44(fp)
   1a2d0:	10800e17 	ldw	r2,56(r2)
   1a2d4:	10800058 	cmpnei	r2,r2,1
   1a2d8:	10000a1e 	bne	r2,zero,1a304 <alt_up_pixel_buffer_dma_draw_vline+0x19c>
			addr = addr + t_y * limit_x;
   1a2dc:	a445383a 	mul	r2,r20,r17
   1a2e0:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1a2e4:	00000506 	br	1a2fc <alt_up_pixel_buffer_dma_draw_vline+0x194>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
   1a2e8:	9405883a 	add	r2,r18,r16
   1a2ec:	b007883a 	mov	r3,r22
   1a2f0:	10c00025 	stbio	r3,0(r2)
				addr = addr + limit_x;
   1a2f4:	8461883a 	add	r16,r16,r17
		register unsigned int y;
		/* This portion of the code is purposefully replicated. This is because having a text for
		 * the mode would unnecessarily slow down the drawing of a box. */
		if (pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) {
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1a2f8:	a5000044 	addi	r20,r20,1
   1a2fc:	9d3ffa2e 	bgeu	r19,r20,1a2e8 <__alt_data_end+0xf001a2e8>
   1a300:	00002106 	br	1a388 <alt_up_pixel_buffer_dma_draw_vline+0x220>
			{
				IOWR_8DIRECT(addr, line_x, local_color);
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
   1a304:	e0bff517 	ldw	r2,-44(fp)
   1a308:	10800e17 	ldw	r2,56(r2)
   1a30c:	10800098 	cmpnei	r2,r2,2
   1a310:	10000d1e 	bne	r2,zero,1a348 <alt_up_pixel_buffer_dma_draw_vline+0x1e0>
			limit_x = limit_x << 1;
   1a314:	8c45883a 	add	r2,r17,r17
   1a318:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   1a31c:	a445383a 	mul	r2,r20,r17
   1a320:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1a324:	00000606 	br	1a340 <alt_up_pixel_buffer_dma_draw_vline+0x1d8>
			{
				IOWR_16DIRECT(addr, line_x << 1, local_color);
   1a328:	9485883a 	add	r2,r18,r18
   1a32c:	1405883a 	add	r2,r2,r16
   1a330:	b007883a 	mov	r3,r22
   1a334:	10c0002d 	sthio	r3,0(r2)
				addr = addr + limit_x;
   1a338:	8461883a 	add	r16,r16,r17
				addr = addr + limit_x;
			}
		} else if (pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) {
			limit_x = limit_x << 1;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1a33c:	a5000044 	addi	r20,r20,1
   1a340:	9d3ff92e 	bgeu	r19,r20,1a328 <__alt_data_end+0xf001a328>
   1a344:	00001006 	br	1a388 <alt_up_pixel_buffer_dma_draw_vline+0x220>
				addr = addr + limit_x;
			}
		}
		else
		{
			limit_x = limit_x << 2;
   1a348:	8c45883a 	add	r2,r17,r17
   1a34c:	1085883a 	add	r2,r2,r2
   1a350:	1023883a 	mov	r17,r2
			addr = addr + t_y * limit_x;
   1a354:	a445383a 	mul	r2,r20,r17
   1a358:	80a1883a 	add	r16,r16,r2
			for (y = t_y; y <= b_y; y++)
   1a35c:	00000706 	br	1a37c <alt_up_pixel_buffer_dma_draw_vline+0x214>
			{
				IOWR_32DIRECT(addr, line_x << 2, local_color);
   1a360:	9485883a 	add	r2,r18,r18
   1a364:	1085883a 	add	r2,r2,r2
   1a368:	1405883a 	add	r2,r2,r16
   1a36c:	b007883a 	mov	r3,r22
   1a370:	10c00035 	stwio	r3,0(r2)
				addr = addr + limit_x;
   1a374:	8461883a 	add	r16,r16,r17
		}
		else
		{
			limit_x = limit_x << 2;
			addr = addr + t_y * limit_x;
			for (y = t_y; y <= b_y; y++)
   1a378:	a5000044 	addi	r20,r20,1
   1a37c:	9d3ff82e 	bgeu	r19,r20,1a360 <__alt_data_end+0xf001a360>
   1a380:	00000106 	br	1a388 <alt_up_pixel_buffer_dma_draw_vline+0x220>
		b_y = temp;
	}
	if ((line_x >= limit_x) || (t_y >= limit_y) || (line_x < 0) || (b_y < 0))
	{
		/* Drawing outside of the window, so don't bother. */
		return;
   1a384:	0001883a 	nop
				IOWR_32DIRECT(addr, line_x << 2, local_color);
				addr = addr + limit_x;
			}
		}
	}
}
   1a388:	e6fff904 	addi	sp,fp,-28
   1a38c:	df000717 	ldw	fp,28(sp)
   1a390:	dd800617 	ldw	r22,24(sp)
   1a394:	dd400517 	ldw	r21,20(sp)
   1a398:	dd000417 	ldw	r20,16(sp)
   1a39c:	dcc00317 	ldw	r19,12(sp)
   1a3a0:	dc800217 	ldw	r18,8(sp)
   1a3a4:	dc400117 	ldw	r17,4(sp)
   1a3a8:	dc000017 	ldw	r16,0(sp)
   1a3ac:	dec00804 	addi	sp,sp,32
   1a3b0:	f800283a 	ret

0001a3b4 <alt_up_pixel_buffer_dma_draw_rectangle>:

void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
{
   1a3b4:	defff804 	addi	sp,sp,-32
   1a3b8:	dfc00715 	stw	ra,28(sp)
   1a3bc:	df000615 	stw	fp,24(sp)
   1a3c0:	df000604 	addi	fp,sp,24
   1a3c4:	e13ffc15 	stw	r4,-16(fp)
   1a3c8:	e17ffd15 	stw	r5,-12(fp)
   1a3cc:	e1bffe15 	stw	r6,-8(fp)
   1a3d0:	e1ffff15 	stw	r7,-4(fp)
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y0, color, backbuffer);
   1a3d4:	e0800417 	ldw	r2,16(fp)
   1a3d8:	d8800115 	stw	r2,4(sp)
   1a3dc:	e0800317 	ldw	r2,12(fp)
   1a3e0:	d8800015 	stw	r2,0(sp)
   1a3e4:	e1fffe17 	ldw	r7,-8(fp)
   1a3e8:	e1bfff17 	ldw	r6,-4(fp)
   1a3ec:	e17ffd17 	ldw	r5,-12(fp)
   1a3f0:	e13ffc17 	ldw	r4,-16(fp)
   1a3f4:	0019f580 	call	19f58 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_hline(pixel_buffer, x0, x1, y1, color, backbuffer);
   1a3f8:	e0800417 	ldw	r2,16(fp)
   1a3fc:	d8800115 	stw	r2,4(sp)
   1a400:	e0800317 	ldw	r2,12(fp)
   1a404:	d8800015 	stw	r2,0(sp)
   1a408:	e1c00217 	ldw	r7,8(fp)
   1a40c:	e1bfff17 	ldw	r6,-4(fp)
   1a410:	e17ffd17 	ldw	r5,-12(fp)
   1a414:	e13ffc17 	ldw	r4,-16(fp)
   1a418:	0019f580 	call	19f58 <alt_up_pixel_buffer_dma_draw_hline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x0, y0, y1, color, backbuffer);
   1a41c:	e0800417 	ldw	r2,16(fp)
   1a420:	d8800115 	stw	r2,4(sp)
   1a424:	e0800317 	ldw	r2,12(fp)
   1a428:	d8800015 	stw	r2,0(sp)
   1a42c:	e1c00217 	ldw	r7,8(fp)
   1a430:	e1bffe17 	ldw	r6,-8(fp)
   1a434:	e17ffd17 	ldw	r5,-12(fp)
   1a438:	e13ffc17 	ldw	r4,-16(fp)
   1a43c:	001a1680 	call	1a168 <alt_up_pixel_buffer_dma_draw_vline>
	alt_up_pixel_buffer_dma_draw_vline(pixel_buffer, x1, y0, y1, color, backbuffer);
   1a440:	e0800417 	ldw	r2,16(fp)
   1a444:	d8800115 	stw	r2,4(sp)
   1a448:	e0800317 	ldw	r2,12(fp)
   1a44c:	d8800015 	stw	r2,0(sp)
   1a450:	e1c00217 	ldw	r7,8(fp)
   1a454:	e1bffe17 	ldw	r6,-8(fp)
   1a458:	e17fff17 	ldw	r5,-4(fp)
   1a45c:	e13ffc17 	ldw	r4,-16(fp)
   1a460:	001a1680 	call	1a168 <alt_up_pixel_buffer_dma_draw_vline>
}
   1a464:	0001883a 	nop
   1a468:	e037883a 	mov	sp,fp
   1a46c:	dfc00117 	ldw	ra,4(sp)
   1a470:	df000017 	ldw	fp,0(sp)
   1a474:	dec00204 	addi	sp,sp,8
   1a478:	f800283a 	ret

0001a47c <helper_plot_pixel>:

void helper_plot_pixel(register unsigned int buffer_start, register int line_size, register int x, register int y, register int color, register int mode)
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
   1a47c:	deffff04 	addi	sp,sp,-4
   1a480:	df000015 	stw	fp,0(sp)
   1a484:	d839883a 	mov	fp,sp
   1a488:	2005883a 	mov	r2,r4
   1a48c:	3007883a 	mov	r3,r6
   1a490:	3809883a 	mov	r4,r7
   1a494:	e1800117 	ldw	r6,4(fp)
   1a498:	e1c00217 	ldw	r7,8(fp)
	if (mode == 0)
   1a49c:	3800051e 	bne	r7,zero,1a4b4 <helper_plot_pixel+0x38>
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
   1a4a0:	2909383a 	mul	r4,r5,r4
   1a4a4:	20c7883a 	add	r3,r4,r3
   1a4a8:	1885883a 	add	r2,r3,r2
   1a4ac:	11800025 	stbio	r6,0(r2)
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1a4b0:	00000e06 	br	1a4ec <helper_plot_pixel+0x70>
/* This is a helper function that draws a pixel at a given location. Note that no boundary checks are made,
 * so drawing off-screen may cause unpredictable side effects. */
{
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
   1a4b4:	39c00058 	cmpnei	r7,r7,1
   1a4b8:	3800061e 	bne	r7,zero,1a4d4 <helper_plot_pixel+0x58>
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
   1a4bc:	2909383a 	mul	r4,r5,r4
   1a4c0:	20c7883a 	add	r3,r4,r3
   1a4c4:	18c7883a 	add	r3,r3,r3
   1a4c8:	1885883a 	add	r2,r3,r2
   1a4cc:	1180002d 	sthio	r6,0(r2)
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
}
   1a4d0:	00000606 	br	1a4ec <helper_plot_pixel+0x70>
	if (mode == 0)
		IOWR_8DIRECT(buffer_start, line_size*y+x, color);
	else if (mode == 1)
		IOWR_16DIRECT(buffer_start, (line_size*y+x) << 1, color);
	else
		IOWR_32DIRECT(buffer_start, (line_size*y+x) << 2, color);
   1a4d4:	2909383a 	mul	r4,r5,r4
   1a4d8:	20c7883a 	add	r3,r4,r3
   1a4dc:	18c7883a 	add	r3,r3,r3
   1a4e0:	18c7883a 	add	r3,r3,r3
   1a4e4:	1885883a 	add	r2,r3,r2
   1a4e8:	11800035 	stwio	r6,0(r2)
}
   1a4ec:	0001883a 	nop
   1a4f0:	e037883a 	mov	sp,fp
   1a4f4:	df000017 	ldw	fp,0(sp)
   1a4f8:	dec00104 	addi	sp,sp,4
   1a4fc:	f800283a 	ret

0001a500 <alt_up_pixel_buffer_dma_draw_line>:

void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer)
/* This function draws a line between points (x0, y0) and (x1, y1). The function does not check if it draws a pixel within screen boundaries.
 * users should ensure that the line is drawn within the screen boundaries. */
{
   1a500:	deffeb04 	addi	sp,sp,-84
   1a504:	dfc01415 	stw	ra,80(sp)
   1a508:	df001315 	stw	fp,76(sp)
   1a50c:	ddc01215 	stw	r23,72(sp)
   1a510:	dd801115 	stw	r22,68(sp)
   1a514:	dd401015 	stw	r21,64(sp)
   1a518:	dd000f15 	stw	r20,60(sp)
   1a51c:	dcc00e15 	stw	r19,56(sp)
   1a520:	dc800d15 	stw	r18,52(sp)
   1a524:	dc400c15 	stw	r17,48(sp)
   1a528:	dc000b15 	stw	r16,44(sp)
   1a52c:	df001304 	addi	fp,sp,76
   1a530:	e13fef15 	stw	r4,-68(fp)
   1a534:	e17ff015 	stw	r5,-64(fp)
   1a538:	e1bff115 	stw	r6,-60(fp)
   1a53c:	e1fff215 	stw	r7,-56(fp)
	register int x_0 = x0;
   1a540:	e47ff017 	ldw	r17,-64(fp)
	register int y_0 = y0;
   1a544:	e4fff117 	ldw	r19,-60(fp)
	register int x_1 = x1;
   1a548:	e4bff217 	ldw	r18,-56(fp)
	register int y_1 = y1;
   1a54c:	e5000217 	ldw	r20,8(fp)
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
   1a550:	a4c5c83a 	sub	r2,r20,r19
   1a554:	1000010e 	bge	r2,zero,1a55c <alt_up_pixel_buffer_dma_draw_line+0x5c>
   1a558:	0085c83a 	sub	r2,zero,r2
   1a55c:	1007883a 	mov	r3,r2
   1a560:	9445c83a 	sub	r2,r18,r17
   1a564:	1000010e 	bge	r2,zero,1a56c <alt_up_pixel_buffer_dma_draw_line+0x6c>
   1a568:	0085c83a 	sub	r2,zero,r2
   1a56c:	10c4803a 	cmplt	r2,r2,r3
   1a570:	e0bff305 	stb	r2,-52(fp)
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1a574:	e0bfef17 	ldw	r2,-68(fp)
   1a578:	10800e17 	ldw	r2,56(r2)
   1a57c:	10800060 	cmpeqi	r2,r2,1
   1a580:	1000081e 	bne	r2,zero,1a5a4 <alt_up_pixel_buffer_dma_draw_line+0xa4>
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
   1a584:	e0bfef17 	ldw	r2,-68(fp)
   1a588:	10800e17 	ldw	r2,56(r2)
   1a58c:	10800098 	cmpnei	r2,r2,2
   1a590:	1000021e 	bne	r2,zero,1a59c <alt_up_pixel_buffer_dma_draw_line+0x9c>
   1a594:	00800044 	movi	r2,1
   1a598:	00000306 	br	1a5a8 <alt_up_pixel_buffer_dma_draw_line+0xa8>
   1a59c:	00800084 	movi	r2,2
   1a5a0:	00000106 	br	1a5a8 <alt_up_pixel_buffer_dma_draw_line+0xa8>
	register int y_0 = y0;
	register int x_1 = x1;
	register int y_1 = y1;
	register char steep = (ABS(y_1 - y_0) > ABS(x_1 - x_0)) ? 1 : 0;
	register int deltax, deltay, error, ystep, x, y;
	register int color_mode =	(pixel_buffer->color_mode == ALT_UP_8BIT_COLOR_MODE) ? 0 :
   1a5a4:	0005883a 	mov	r2,zero
   1a5a8:	e0bff415 	stw	r2,-48(fp)
								(pixel_buffer->color_mode == ALT_UP_16BIT_COLOR_MODE) ? 1 : 2;
	register int line_color = color;
   1a5ac:	e0800317 	ldw	r2,12(fp)
   1a5b0:	e0bff515 	stw	r2,-44(fp)
	register unsigned int buffer_start;
	register int line_size = (pixel_buffer->addressing_mode == ALT_UP_PIXEL_BUFFER_XY_ADDRESS_MODE) ? (1 << (pixel_buffer->y_coord_offset-color_mode)) : pixel_buffer->x_resolution;
   1a5b4:	e0bfef17 	ldw	r2,-68(fp)
   1a5b8:	10800d17 	ldw	r2,52(r2)
   1a5bc:	1000071e 	bne	r2,zero,1a5dc <alt_up_pixel_buffer_dma_draw_line+0xdc>
   1a5c0:	e0bfef17 	ldw	r2,-68(fp)
   1a5c4:	10801317 	ldw	r2,76(r2)
   1a5c8:	e0fff417 	ldw	r3,-48(fp)
   1a5cc:	10c5c83a 	sub	r2,r2,r3
   1a5d0:	00c00044 	movi	r3,1
   1a5d4:	1884983a 	sll	r2,r3,r2
   1a5d8:	00000206 	br	1a5e4 <alt_up_pixel_buffer_dma_draw_line+0xe4>
   1a5dc:	e0bfef17 	ldw	r2,-68(fp)
   1a5e0:	10800f17 	ldw	r2,60(r2)
   1a5e4:	e0bff615 	stw	r2,-40(fp)

	if (backbuffer == 1)
   1a5e8:	e0800417 	ldw	r2,16(fp)
   1a5ec:	10800058 	cmpnei	r2,r2,1
   1a5f0:	1000031e 	bne	r2,zero,1a600 <alt_up_pixel_buffer_dma_draw_line+0x100>
		buffer_start = pixel_buffer->back_buffer_start_address;
   1a5f4:	e0bfef17 	ldw	r2,-68(fp)
   1a5f8:	15c00c17 	ldw	r23,48(r2)
   1a5fc:	00000206 	br	1a608 <alt_up_pixel_buffer_dma_draw_line+0x108>
	else
		buffer_start = pixel_buffer->buffer_start_address;
   1a600:	e0bfef17 	ldw	r2,-68(fp)
   1a604:	15c00b17 	ldw	r23,44(r2)

	/* Preprocessing inputs */
	if (steep > 0) {
   1a608:	e0bff307 	ldb	r2,-52(fp)
   1a60c:	0080060e 	bge	zero,r2,1a628 <alt_up_pixel_buffer_dma_draw_line+0x128>
		// Swap x_0 and y_0
		error = x_0;
   1a610:	8821883a 	mov	r16,r17
		x_0 = y_0;
   1a614:	9823883a 	mov	r17,r19
		y_0 = error;
   1a618:	8027883a 	mov	r19,r16
		// Swap x_1 and y_1
		error = x_1;
   1a61c:	9021883a 	mov	r16,r18
		x_1 = y_1;
   1a620:	a025883a 	mov	r18,r20
		y_1 = error;
   1a624:	8029883a 	mov	r20,r16
	}
	if (x_0 > x_1) {
   1a628:	9440060e 	bge	r18,r17,1a644 <alt_up_pixel_buffer_dma_draw_line+0x144>
		// Swap x_0 and x_1
		error = x_0;
   1a62c:	8821883a 	mov	r16,r17
		x_0 = x_1;
   1a630:	9023883a 	mov	r17,r18
		x_1 = error;
   1a634:	8025883a 	mov	r18,r16
		// Swap y_0 and y_1
		error = y_0;
   1a638:	9821883a 	mov	r16,r19
		y_0 = y_1;
   1a63c:	a027883a 	mov	r19,r20
		y_1 = error;
   1a640:	8029883a 	mov	r20,r16
	}

	/* Setup local variables */
	deltax = x_1 - x_0;
   1a644:	946bc83a 	sub	r21,r18,r17
	deltay = ABS(y_1 - y_0);
   1a648:	a4c5c83a 	sub	r2,r20,r19
   1a64c:	1000010e 	bge	r2,zero,1a654 <alt_up_pixel_buffer_dma_draw_line+0x154>
   1a650:	0085c83a 	sub	r2,zero,r2
   1a654:	e0bff715 	stw	r2,-36(fp)
	error = -(deltax / 2); 
   1a658:	a804d7fa 	srli	r2,r21,31
   1a65c:	1545883a 	add	r2,r2,r21
   1a660:	1005d07a 	srai	r2,r2,1
   1a664:	00a1c83a 	sub	r16,zero,r2
	y = y_0;
   1a668:	982d883a 	mov	r22,r19
	if (y_0 < y_1)
   1a66c:	9d00020e 	bge	r19,r20,1a678 <alt_up_pixel_buffer_dma_draw_line+0x178>
		ystep = 1;
   1a670:	04c00044 	movi	r19,1
   1a674:	00000106 	br	1a67c <alt_up_pixel_buffer_dma_draw_line+0x17c>
	else
		ystep = -1;
   1a678:	04ffffc4 	movi	r19,-1

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
   1a67c:	e0bff307 	ldb	r2,-52(fp)
   1a680:	10800058 	cmpnei	r2,r2,1
   1a684:	1000211e 	bne	r2,zero,1a70c <alt_up_pixel_buffer_dma_draw_line+0x20c>
	{
		for (x=x_0; x <= x_1; x++) {
   1a688:	00000f06 	br	1a6c8 <alt_up_pixel_buffer_dma_draw_line+0x1c8>
			helper_plot_pixel(buffer_start, line_size, y, x, line_color, color_mode);
   1a68c:	e0bff417 	ldw	r2,-48(fp)
   1a690:	d8800115 	stw	r2,4(sp)
   1a694:	e0bff517 	ldw	r2,-44(fp)
   1a698:	d8800015 	stw	r2,0(sp)
   1a69c:	880f883a 	mov	r7,r17
   1a6a0:	b00d883a 	mov	r6,r22
   1a6a4:	e17ff617 	ldw	r5,-40(fp)
   1a6a8:	b809883a 	mov	r4,r23
   1a6ac:	001a47c0 	call	1a47c <helper_plot_pixel>
			error = error + deltay;
   1a6b0:	e0bff717 	ldw	r2,-36(fp)
   1a6b4:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1a6b8:	0400020e 	bge	zero,r16,1a6c4 <alt_up_pixel_buffer_dma_draw_line+0x1c4>
				y = y + ystep;
   1a6bc:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1a6c0:	8561c83a 	sub	r16,r16,r21

	/* Draw a line - either go along the x axis (steep = 0) or along the y axis (steep = 1). The code is replicated to
	 * compile well on low optimization levels. */
	if (steep == 1)
	{
		for (x=x_0; x <= x_1; x++) {
   1a6c4:	8c400044 	addi	r17,r17,1
   1a6c8:	947ff00e 	bge	r18,r17,1a68c <__alt_data_end+0xf001a68c>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1a6cc:	00001006 	br	1a710 <alt_up_pixel_buffer_dma_draw_line+0x210>
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
			helper_plot_pixel(buffer_start, line_size, x, y, line_color, color_mode);
   1a6d0:	e0bff417 	ldw	r2,-48(fp)
   1a6d4:	d8800115 	stw	r2,4(sp)
   1a6d8:	e0bff517 	ldw	r2,-44(fp)
   1a6dc:	d8800015 	stw	r2,0(sp)
   1a6e0:	b00f883a 	mov	r7,r22
   1a6e4:	880d883a 	mov	r6,r17
   1a6e8:	e17ff617 	ldw	r5,-40(fp)
   1a6ec:	b809883a 	mov	r4,r23
   1a6f0:	001a47c0 	call	1a47c <helper_plot_pixel>
			error = error + deltay;
   1a6f4:	e0bff717 	ldw	r2,-36(fp)
   1a6f8:	80a1883a 	add	r16,r16,r2
			if (error > 0) {
   1a6fc:	0400020e 	bge	zero,r16,1a708 <alt_up_pixel_buffer_dma_draw_line+0x208>
				y = y + ystep;
   1a700:	b4ed883a 	add	r22,r22,r19
				error = error - deltax;
   1a704:	8561c83a 	sub	r16,r16,r21
			}
		}
	}
	else
	{
		for (x=x_0; x <= x_1; x++) {
   1a708:	8c400044 	addi	r17,r17,1
   1a70c:	947ff00e 	bge	r18,r17,1a6d0 <__alt_data_end+0xf001a6d0>
				y = y + ystep;
				error = error - deltax;
			}
		}
	}
}
   1a710:	0001883a 	nop
   1a714:	e6fff804 	addi	sp,fp,-32
   1a718:	dfc00917 	ldw	ra,36(sp)
   1a71c:	df000817 	ldw	fp,32(sp)
   1a720:	ddc00717 	ldw	r23,28(sp)
   1a724:	dd800617 	ldw	r22,24(sp)
   1a728:	dd400517 	ldw	r21,20(sp)
   1a72c:	dd000417 	ldw	r20,16(sp)
   1a730:	dcc00317 	ldw	r19,12(sp)
   1a734:	dc800217 	ldw	r18,8(sp)
   1a738:	dc400117 	ldw	r17,4(sp)
   1a73c:	dc000017 	ldw	r16,0(sp)
   1a740:	dec00a04 	addi	sp,sp,40
   1a744:	f800283a 	ret

0001a748 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   1a748:	defff504 	addi	sp,sp,-44
   1a74c:	df000a15 	stw	fp,40(sp)
   1a750:	df000a04 	addi	fp,sp,40
   1a754:	e13ffc15 	stw	r4,-16(fp)
   1a758:	e17ffd15 	stw	r5,-12(fp)
   1a75c:	e1bffe15 	stw	r6,-8(fp)
   1a760:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   1a764:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   1a768:	d0a05f17 	ldw	r2,-32388(gp)
  
  if (alt_ticks_per_second ())
   1a76c:	10003c26 	beq	r2,zero,1a860 <alt_alarm_start+0x118>
  {
    if (alarm)
   1a770:	e0bffc17 	ldw	r2,-16(fp)
   1a774:	10003826 	beq	r2,zero,1a858 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   1a778:	e0bffc17 	ldw	r2,-16(fp)
   1a77c:	e0fffe17 	ldw	r3,-8(fp)
   1a780:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   1a784:	e0bffc17 	ldw	r2,-16(fp)
   1a788:	e0ffff17 	ldw	r3,-4(fp)
   1a78c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1a790:	0005303a 	rdctl	r2,status
   1a794:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1a798:	e0fff917 	ldw	r3,-28(fp)
   1a79c:	00bfff84 	movi	r2,-2
   1a7a0:	1884703a 	and	r2,r3,r2
   1a7a4:	1001703a 	wrctl	status,r2
  
  return context;
   1a7a8:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   1a7ac:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1a7b0:	d0a06017 	ldw	r2,-32384(gp)
      
      current_nticks = alt_nticks();
   1a7b4:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   1a7b8:	e0fffd17 	ldw	r3,-12(fp)
   1a7bc:	e0bff617 	ldw	r2,-40(fp)
   1a7c0:	1885883a 	add	r2,r3,r2
   1a7c4:	10c00044 	addi	r3,r2,1
   1a7c8:	e0bffc17 	ldw	r2,-16(fp)
   1a7cc:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1a7d0:	e0bffc17 	ldw	r2,-16(fp)
   1a7d4:	10c00217 	ldw	r3,8(r2)
   1a7d8:	e0bff617 	ldw	r2,-40(fp)
   1a7dc:	1880042e 	bgeu	r3,r2,1a7f0 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1a7e0:	e0bffc17 	ldw	r2,-16(fp)
   1a7e4:	00c00044 	movi	r3,1
   1a7e8:	10c00405 	stb	r3,16(r2)
   1a7ec:	00000206 	br	1a7f8 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1a7f0:	e0bffc17 	ldw	r2,-16(fp)
   1a7f4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   1a7f8:	e0bffc17 	ldw	r2,-16(fp)
   1a7fc:	d0e01a04 	addi	r3,gp,-32664
   1a800:	e0fffa15 	stw	r3,-24(fp)
   1a804:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1a808:	e0bffb17 	ldw	r2,-20(fp)
   1a80c:	e0fffa17 	ldw	r3,-24(fp)
   1a810:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1a814:	e0bffa17 	ldw	r2,-24(fp)
   1a818:	10c00017 	ldw	r3,0(r2)
   1a81c:	e0bffb17 	ldw	r2,-20(fp)
   1a820:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1a824:	e0bffa17 	ldw	r2,-24(fp)
   1a828:	10800017 	ldw	r2,0(r2)
   1a82c:	e0fffb17 	ldw	r3,-20(fp)
   1a830:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1a834:	e0bffa17 	ldw	r2,-24(fp)
   1a838:	e0fffb17 	ldw	r3,-20(fp)
   1a83c:	10c00015 	stw	r3,0(r2)
   1a840:	e0bff817 	ldw	r2,-32(fp)
   1a844:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1a848:	e0bff717 	ldw	r2,-36(fp)
   1a84c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   1a850:	0005883a 	mov	r2,zero
   1a854:	00000306 	br	1a864 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   1a858:	00bffa84 	movi	r2,-22
   1a85c:	00000106 	br	1a864 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   1a860:	00bfde84 	movi	r2,-134
  }
}
   1a864:	e037883a 	mov	sp,fp
   1a868:	df000017 	ldw	fp,0(sp)
   1a86c:	dec00104 	addi	sp,sp,4
   1a870:	f800283a 	ret

0001a874 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   1a874:	defffb04 	addi	sp,sp,-20
   1a878:	df000415 	stw	fp,16(sp)
   1a87c:	df000404 	addi	fp,sp,16
   1a880:	e13ffe15 	stw	r4,-8(fp)
   1a884:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   1a888:	e0fffe17 	ldw	r3,-8(fp)
   1a88c:	e0bfff17 	ldw	r2,-4(fp)
   1a890:	1885883a 	add	r2,r3,r2
   1a894:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1a898:	e0bffe17 	ldw	r2,-8(fp)
   1a89c:	e0bffc15 	stw	r2,-16(fp)
   1a8a0:	00000506 	br	1a8b8 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   1a8a4:	e0bffc17 	ldw	r2,-16(fp)
   1a8a8:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   1a8ac:	e0bffc17 	ldw	r2,-16(fp)
   1a8b0:	10800804 	addi	r2,r2,32
   1a8b4:	e0bffc15 	stw	r2,-16(fp)
   1a8b8:	e0fffc17 	ldw	r3,-16(fp)
   1a8bc:	e0bffd17 	ldw	r2,-12(fp)
   1a8c0:	18bff836 	bltu	r3,r2,1a8a4 <__alt_data_end+0xf001a8a4>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   1a8c4:	e0bffe17 	ldw	r2,-8(fp)
   1a8c8:	108007cc 	andi	r2,r2,31
   1a8cc:	10000226 	beq	r2,zero,1a8d8 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1a8d0:	e0bffc17 	ldw	r2,-16(fp)
   1a8d4:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   1a8d8:	0001883a 	nop
   1a8dc:	e037883a 	mov	sp,fp
   1a8e0:	df000017 	ldw	fp,0(sp)
   1a8e4:	dec00104 	addi	sp,sp,4
   1a8e8:	f800283a 	ret

0001a8ec <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1a8ec:	defffe04 	addi	sp,sp,-8
   1a8f0:	dfc00115 	stw	ra,4(sp)
   1a8f4:	df000015 	stw	fp,0(sp)
   1a8f8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1a8fc:	d0a01417 	ldw	r2,-32688(gp)
   1a900:	10000326 	beq	r2,zero,1a910 <alt_get_errno+0x24>
   1a904:	d0a01417 	ldw	r2,-32688(gp)
   1a908:	103ee83a 	callr	r2
   1a90c:	00000106 	br	1a914 <alt_get_errno+0x28>
   1a910:	d0a05404 	addi	r2,gp,-32432
}
   1a914:	e037883a 	mov	sp,fp
   1a918:	dfc00117 	ldw	ra,4(sp)
   1a91c:	df000017 	ldw	fp,0(sp)
   1a920:	dec00204 	addi	sp,sp,8
   1a924:	f800283a 	ret

0001a928 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1a928:	defffa04 	addi	sp,sp,-24
   1a92c:	dfc00515 	stw	ra,20(sp)
   1a930:	df000415 	stw	fp,16(sp)
   1a934:	df000404 	addi	fp,sp,16
   1a938:	e13ffe15 	stw	r4,-8(fp)
   1a93c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1a940:	e0bffe17 	ldw	r2,-8(fp)
   1a944:	10000326 	beq	r2,zero,1a954 <alt_dev_llist_insert+0x2c>
   1a948:	e0bffe17 	ldw	r2,-8(fp)
   1a94c:	10800217 	ldw	r2,8(r2)
   1a950:	1000061e 	bne	r2,zero,1a96c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   1a954:	001a8ec0 	call	1a8ec <alt_get_errno>
   1a958:	1007883a 	mov	r3,r2
   1a95c:	00800584 	movi	r2,22
   1a960:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   1a964:	00bffa84 	movi	r2,-22
   1a968:	00001306 	br	1a9b8 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1a96c:	e0bffe17 	ldw	r2,-8(fp)
   1a970:	e0ffff17 	ldw	r3,-4(fp)
   1a974:	e0fffc15 	stw	r3,-16(fp)
   1a978:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   1a97c:	e0bffd17 	ldw	r2,-12(fp)
   1a980:	e0fffc17 	ldw	r3,-16(fp)
   1a984:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   1a988:	e0bffc17 	ldw	r2,-16(fp)
   1a98c:	10c00017 	ldw	r3,0(r2)
   1a990:	e0bffd17 	ldw	r2,-12(fp)
   1a994:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   1a998:	e0bffc17 	ldw	r2,-16(fp)
   1a99c:	10800017 	ldw	r2,0(r2)
   1a9a0:	e0fffd17 	ldw	r3,-12(fp)
   1a9a4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   1a9a8:	e0bffc17 	ldw	r2,-16(fp)
   1a9ac:	e0fffd17 	ldw	r3,-12(fp)
   1a9b0:	10c00015 	stw	r3,0(r2)

  return 0;  
   1a9b4:	0005883a 	mov	r2,zero
}
   1a9b8:	e037883a 	mov	sp,fp
   1a9bc:	dfc00117 	ldw	ra,4(sp)
   1a9c0:	df000017 	ldw	fp,0(sp)
   1a9c4:	dec00204 	addi	sp,sp,8
   1a9c8:	f800283a 	ret

0001a9cc <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   1a9cc:	defffd04 	addi	sp,sp,-12
   1a9d0:	dfc00215 	stw	ra,8(sp)
   1a9d4:	df000115 	stw	fp,4(sp)
   1a9d8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1a9dc:	008000b4 	movhi	r2,2
   1a9e0:	10af6d04 	addi	r2,r2,-16972
   1a9e4:	e0bfff15 	stw	r2,-4(fp)
   1a9e8:	00000606 	br	1aa04 <_do_ctors+0x38>
        (*ctor) (); 
   1a9ec:	e0bfff17 	ldw	r2,-4(fp)
   1a9f0:	10800017 	ldw	r2,0(r2)
   1a9f4:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1a9f8:	e0bfff17 	ldw	r2,-4(fp)
   1a9fc:	10bfff04 	addi	r2,r2,-4
   1aa00:	e0bfff15 	stw	r2,-4(fp)
   1aa04:	e0ffff17 	ldw	r3,-4(fp)
   1aa08:	008000b4 	movhi	r2,2
   1aa0c:	10af6e04 	addi	r2,r2,-16968
   1aa10:	18bff62e 	bgeu	r3,r2,1a9ec <__alt_data_end+0xf001a9ec>
        (*ctor) (); 
}
   1aa14:	0001883a 	nop
   1aa18:	e037883a 	mov	sp,fp
   1aa1c:	dfc00117 	ldw	ra,4(sp)
   1aa20:	df000017 	ldw	fp,0(sp)
   1aa24:	dec00204 	addi	sp,sp,8
   1aa28:	f800283a 	ret

0001aa2c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1aa2c:	defffd04 	addi	sp,sp,-12
   1aa30:	dfc00215 	stw	ra,8(sp)
   1aa34:	df000115 	stw	fp,4(sp)
   1aa38:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1aa3c:	008000b4 	movhi	r2,2
   1aa40:	10af6d04 	addi	r2,r2,-16972
   1aa44:	e0bfff15 	stw	r2,-4(fp)
   1aa48:	00000606 	br	1aa64 <_do_dtors+0x38>
        (*dtor) (); 
   1aa4c:	e0bfff17 	ldw	r2,-4(fp)
   1aa50:	10800017 	ldw	r2,0(r2)
   1aa54:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1aa58:	e0bfff17 	ldw	r2,-4(fp)
   1aa5c:	10bfff04 	addi	r2,r2,-4
   1aa60:	e0bfff15 	stw	r2,-4(fp)
   1aa64:	e0ffff17 	ldw	r3,-4(fp)
   1aa68:	008000b4 	movhi	r2,2
   1aa6c:	10af6e04 	addi	r2,r2,-16968
   1aa70:	18bff62e 	bgeu	r3,r2,1aa4c <__alt_data_end+0xf001aa4c>
        (*dtor) (); 
}
   1aa74:	0001883a 	nop
   1aa78:	e037883a 	mov	sp,fp
   1aa7c:	dfc00117 	ldw	ra,4(sp)
   1aa80:	df000017 	ldw	fp,0(sp)
   1aa84:	dec00204 	addi	sp,sp,8
   1aa88:	f800283a 	ret

0001aa8c <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   1aa8c:	defffa04 	addi	sp,sp,-24
   1aa90:	dfc00515 	stw	ra,20(sp)
   1aa94:	df000415 	stw	fp,16(sp)
   1aa98:	df000404 	addi	fp,sp,16
   1aa9c:	e13ffe15 	stw	r4,-8(fp)
   1aaa0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   1aaa4:	e0bfff17 	ldw	r2,-4(fp)
   1aaa8:	10800017 	ldw	r2,0(r2)
   1aaac:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1aab0:	e13ffe17 	ldw	r4,-8(fp)
   1aab4:	000ba480 	call	ba48 <strlen>
   1aab8:	10800044 	addi	r2,r2,1
   1aabc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1aac0:	00000d06 	br	1aaf8 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   1aac4:	e0bffc17 	ldw	r2,-16(fp)
   1aac8:	10800217 	ldw	r2,8(r2)
   1aacc:	e0fffd17 	ldw	r3,-12(fp)
   1aad0:	180d883a 	mov	r6,r3
   1aad4:	e17ffe17 	ldw	r5,-8(fp)
   1aad8:	1009883a 	mov	r4,r2
   1aadc:	000b23c0 	call	b23c <memcmp>
   1aae0:	1000021e 	bne	r2,zero,1aaec <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   1aae4:	e0bffc17 	ldw	r2,-16(fp)
   1aae8:	00000706 	br	1ab08 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1aaec:	e0bffc17 	ldw	r2,-16(fp)
   1aaf0:	10800017 	ldw	r2,0(r2)
   1aaf4:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1aaf8:	e0fffc17 	ldw	r3,-16(fp)
   1aafc:	e0bfff17 	ldw	r2,-4(fp)
   1ab00:	18bff01e 	bne	r3,r2,1aac4 <__alt_data_end+0xf001aac4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   1ab04:	0005883a 	mov	r2,zero
}
   1ab08:	e037883a 	mov	sp,fp
   1ab0c:	dfc00117 	ldw	ra,4(sp)
   1ab10:	df000017 	ldw	fp,0(sp)
   1ab14:	dec00204 	addi	sp,sp,8
   1ab18:	f800283a 	ret

0001ab1c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   1ab1c:	defffb04 	addi	sp,sp,-20
   1ab20:	dfc00415 	stw	ra,16(sp)
   1ab24:	df000315 	stw	fp,12(sp)
   1ab28:	df000304 	addi	fp,sp,12
   1ab2c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1ab30:	d0a00f17 	ldw	r2,-32708(gp)
   1ab34:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1ab38:	00003106 	br	1ac00 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   1ab3c:	e0bffd17 	ldw	r2,-12(fp)
   1ab40:	10800217 	ldw	r2,8(r2)
   1ab44:	1009883a 	mov	r4,r2
   1ab48:	000ba480 	call	ba48 <strlen>
   1ab4c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   1ab50:	e0bffd17 	ldw	r2,-12(fp)
   1ab54:	10c00217 	ldw	r3,8(r2)
   1ab58:	e0bffe17 	ldw	r2,-8(fp)
   1ab5c:	10bfffc4 	addi	r2,r2,-1
   1ab60:	1885883a 	add	r2,r3,r2
   1ab64:	10800003 	ldbu	r2,0(r2)
   1ab68:	10803fcc 	andi	r2,r2,255
   1ab6c:	1080201c 	xori	r2,r2,128
   1ab70:	10bfe004 	addi	r2,r2,-128
   1ab74:	10800bd8 	cmpnei	r2,r2,47
   1ab78:	1000031e 	bne	r2,zero,1ab88 <alt_find_file+0x6c>
    {
      len -= 1;
   1ab7c:	e0bffe17 	ldw	r2,-8(fp)
   1ab80:	10bfffc4 	addi	r2,r2,-1
   1ab84:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1ab88:	e0bffe17 	ldw	r2,-8(fp)
   1ab8c:	e0ffff17 	ldw	r3,-4(fp)
   1ab90:	1885883a 	add	r2,r3,r2
   1ab94:	10800003 	ldbu	r2,0(r2)
   1ab98:	10803fcc 	andi	r2,r2,255
   1ab9c:	1080201c 	xori	r2,r2,128
   1aba0:	10bfe004 	addi	r2,r2,-128
   1aba4:	10800be0 	cmpeqi	r2,r2,47
   1aba8:	1000081e 	bne	r2,zero,1abcc <alt_find_file+0xb0>
   1abac:	e0bffe17 	ldw	r2,-8(fp)
   1abb0:	e0ffff17 	ldw	r3,-4(fp)
   1abb4:	1885883a 	add	r2,r3,r2
   1abb8:	10800003 	ldbu	r2,0(r2)
   1abbc:	10803fcc 	andi	r2,r2,255
   1abc0:	1080201c 	xori	r2,r2,128
   1abc4:	10bfe004 	addi	r2,r2,-128
   1abc8:	10000a1e 	bne	r2,zero,1abf4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   1abcc:	e0bffd17 	ldw	r2,-12(fp)
   1abd0:	10800217 	ldw	r2,8(r2)
   1abd4:	e0fffe17 	ldw	r3,-8(fp)
   1abd8:	180d883a 	mov	r6,r3
   1abdc:	e17fff17 	ldw	r5,-4(fp)
   1abe0:	1009883a 	mov	r4,r2
   1abe4:	000b23c0 	call	b23c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   1abe8:	1000021e 	bne	r2,zero,1abf4 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   1abec:	e0bffd17 	ldw	r2,-12(fp)
   1abf0:	00000706 	br	1ac10 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1abf4:	e0bffd17 	ldw	r2,-12(fp)
   1abf8:	10800017 	ldw	r2,0(r2)
   1abfc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1ac00:	e0fffd17 	ldw	r3,-12(fp)
   1ac04:	d0a00f04 	addi	r2,gp,-32708
   1ac08:	18bfcc1e 	bne	r3,r2,1ab3c <__alt_data_end+0xf001ab3c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   1ac0c:	0005883a 	mov	r2,zero
}
   1ac10:	e037883a 	mov	sp,fp
   1ac14:	dfc00117 	ldw	ra,4(sp)
   1ac18:	df000017 	ldw	fp,0(sp)
   1ac1c:	dec00204 	addi	sp,sp,8
   1ac20:	f800283a 	ret

0001ac24 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   1ac24:	defffc04 	addi	sp,sp,-16
   1ac28:	dfc00315 	stw	ra,12(sp)
   1ac2c:	df000215 	stw	fp,8(sp)
   1ac30:	df000204 	addi	fp,sp,8
   1ac34:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1ac38:	d1601804 	addi	r5,gp,-32672
   1ac3c:	e13fff17 	ldw	r4,-4(fp)
   1ac40:	001aa8c0 	call	1aa8c <alt_find_dev>
   1ac44:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1ac48:	e0bffe17 	ldw	r2,-8(fp)
   1ac4c:	10000926 	beq	r2,zero,1ac74 <alt_flash_open_dev+0x50>
   1ac50:	e0bffe17 	ldw	r2,-8(fp)
   1ac54:	10800317 	ldw	r2,12(r2)
   1ac58:	10000626 	beq	r2,zero,1ac74 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   1ac5c:	e0bffe17 	ldw	r2,-8(fp)
   1ac60:	10800317 	ldw	r2,12(r2)
   1ac64:	e17fff17 	ldw	r5,-4(fp)
   1ac68:	e13ffe17 	ldw	r4,-8(fp)
   1ac6c:	103ee83a 	callr	r2
   1ac70:	00000106 	br	1ac78 <alt_flash_open_dev+0x54>
  }

  return dev;
   1ac74:	e0bffe17 	ldw	r2,-8(fp)
}
   1ac78:	e037883a 	mov	sp,fp
   1ac7c:	dfc00117 	ldw	ra,4(sp)
   1ac80:	df000017 	ldw	fp,0(sp)
   1ac84:	dec00204 	addi	sp,sp,8
   1ac88:	f800283a 	ret

0001ac8c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   1ac8c:	defffd04 	addi	sp,sp,-12
   1ac90:	dfc00215 	stw	ra,8(sp)
   1ac94:	df000115 	stw	fp,4(sp)
   1ac98:	df000104 	addi	fp,sp,4
   1ac9c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   1aca0:	e0bfff17 	ldw	r2,-4(fp)
   1aca4:	10000826 	beq	r2,zero,1acc8 <alt_flash_close_dev+0x3c>
   1aca8:	e0bfff17 	ldw	r2,-4(fp)
   1acac:	10800417 	ldw	r2,16(r2)
   1acb0:	10000526 	beq	r2,zero,1acc8 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   1acb4:	e0bfff17 	ldw	r2,-4(fp)
   1acb8:	10800417 	ldw	r2,16(r2)
   1acbc:	e13fff17 	ldw	r4,-4(fp)
   1acc0:	103ee83a 	callr	r2
  }
  return;
   1acc4:	0001883a 	nop
   1acc8:	0001883a 	nop
}
   1accc:	e037883a 	mov	sp,fp
   1acd0:	dfc00117 	ldw	ra,4(sp)
   1acd4:	df000017 	ldw	fp,0(sp)
   1acd8:	dec00204 	addi	sp,sp,8
   1acdc:	f800283a 	ret

0001ace0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   1ace0:	defffc04 	addi	sp,sp,-16
   1ace4:	df000315 	stw	fp,12(sp)
   1ace8:	df000304 	addi	fp,sp,12
   1acec:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   1acf0:	00bffa04 	movi	r2,-24
   1acf4:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1acf8:	e03ffd15 	stw	zero,-12(fp)
   1acfc:	00001906 	br	1ad64 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   1ad00:	00820034 	movhi	r2,2048
   1ad04:	10848104 	addi	r2,r2,4612
   1ad08:	e0fffd17 	ldw	r3,-12(fp)
   1ad0c:	18c00324 	muli	r3,r3,12
   1ad10:	10c5883a 	add	r2,r2,r3
   1ad14:	10800017 	ldw	r2,0(r2)
   1ad18:	10000f1e 	bne	r2,zero,1ad58 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   1ad1c:	00820034 	movhi	r2,2048
   1ad20:	10848104 	addi	r2,r2,4612
   1ad24:	e0fffd17 	ldw	r3,-12(fp)
   1ad28:	18c00324 	muli	r3,r3,12
   1ad2c:	10c5883a 	add	r2,r2,r3
   1ad30:	e0ffff17 	ldw	r3,-4(fp)
   1ad34:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   1ad38:	d0e01317 	ldw	r3,-32692(gp)
   1ad3c:	e0bffd17 	ldw	r2,-12(fp)
   1ad40:	1880020e 	bge	r3,r2,1ad4c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   1ad44:	e0bffd17 	ldw	r2,-12(fp)
   1ad48:	d0a01315 	stw	r2,-32692(gp)
      }
      rc = i;
   1ad4c:	e0bffd17 	ldw	r2,-12(fp)
   1ad50:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   1ad54:	00000606 	br	1ad70 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   1ad58:	e0bffd17 	ldw	r2,-12(fp)
   1ad5c:	10800044 	addi	r2,r2,1
   1ad60:	e0bffd15 	stw	r2,-12(fp)
   1ad64:	e0bffd17 	ldw	r2,-12(fp)
   1ad68:	10800810 	cmplti	r2,r2,32
   1ad6c:	103fe41e 	bne	r2,zero,1ad00 <__alt_data_end+0xf001ad00>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1ad70:	e0bffe17 	ldw	r2,-8(fp)
}
   1ad74:	e037883a 	mov	sp,fp
   1ad78:	df000017 	ldw	fp,0(sp)
   1ad7c:	dec00104 	addi	sp,sp,4
   1ad80:	f800283a 	ret

0001ad84 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   1ad84:	defff904 	addi	sp,sp,-28
   1ad88:	dfc00615 	stw	ra,24(sp)
   1ad8c:	df000515 	stw	fp,20(sp)
   1ad90:	df000504 	addi	fp,sp,20
   1ad94:	e13ffc15 	stw	r4,-16(fp)
   1ad98:	e17ffd15 	stw	r5,-12(fp)
   1ad9c:	e1bffe15 	stw	r6,-8(fp)
   1ada0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   1ada4:	e1bfff17 	ldw	r6,-4(fp)
   1ada8:	e17ffe17 	ldw	r5,-8(fp)
   1adac:	e13ffd17 	ldw	r4,-12(fp)
   1adb0:	00146940 	call	14694 <open>
   1adb4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   1adb8:	e0bffb17 	ldw	r2,-20(fp)
   1adbc:	10001c16 	blt	r2,zero,1ae30 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   1adc0:	00820034 	movhi	r2,2048
   1adc4:	10848104 	addi	r2,r2,4612
   1adc8:	e0fffb17 	ldw	r3,-20(fp)
   1adcc:	18c00324 	muli	r3,r3,12
   1add0:	10c5883a 	add	r2,r2,r3
   1add4:	10c00017 	ldw	r3,0(r2)
   1add8:	e0bffc17 	ldw	r2,-16(fp)
   1addc:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   1ade0:	00820034 	movhi	r2,2048
   1ade4:	10848104 	addi	r2,r2,4612
   1ade8:	e0fffb17 	ldw	r3,-20(fp)
   1adec:	18c00324 	muli	r3,r3,12
   1adf0:	10c5883a 	add	r2,r2,r3
   1adf4:	10800104 	addi	r2,r2,4
   1adf8:	10c00017 	ldw	r3,0(r2)
   1adfc:	e0bffc17 	ldw	r2,-16(fp)
   1ae00:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   1ae04:	00820034 	movhi	r2,2048
   1ae08:	10848104 	addi	r2,r2,4612
   1ae0c:	e0fffb17 	ldw	r3,-20(fp)
   1ae10:	18c00324 	muli	r3,r3,12
   1ae14:	10c5883a 	add	r2,r2,r3
   1ae18:	10800204 	addi	r2,r2,8
   1ae1c:	10c00017 	ldw	r3,0(r2)
   1ae20:	e0bffc17 	ldw	r2,-16(fp)
   1ae24:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   1ae28:	e13ffb17 	ldw	r4,-20(fp)
   1ae2c:	00149200 	call	14920 <alt_release_fd>
  }
} 
   1ae30:	0001883a 	nop
   1ae34:	e037883a 	mov	sp,fp
   1ae38:	dfc00117 	ldw	ra,4(sp)
   1ae3c:	df000017 	ldw	fp,0(sp)
   1ae40:	dec00204 	addi	sp,sp,8
   1ae44:	f800283a 	ret

0001ae48 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   1ae48:	defffb04 	addi	sp,sp,-20
   1ae4c:	dfc00415 	stw	ra,16(sp)
   1ae50:	df000315 	stw	fp,12(sp)
   1ae54:	df000304 	addi	fp,sp,12
   1ae58:	e13ffd15 	stw	r4,-12(fp)
   1ae5c:	e17ffe15 	stw	r5,-8(fp)
   1ae60:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   1ae64:	01c07fc4 	movi	r7,511
   1ae68:	01800044 	movi	r6,1
   1ae6c:	e17ffd17 	ldw	r5,-12(fp)
   1ae70:	01020034 	movhi	r4,2048
   1ae74:	21048404 	addi	r4,r4,4624
   1ae78:	001ad840 	call	1ad84 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1ae7c:	01c07fc4 	movi	r7,511
   1ae80:	000d883a 	mov	r6,zero
   1ae84:	e17ffe17 	ldw	r5,-8(fp)
   1ae88:	01020034 	movhi	r4,2048
   1ae8c:	21048104 	addi	r4,r4,4612
   1ae90:	001ad840 	call	1ad84 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   1ae94:	01c07fc4 	movi	r7,511
   1ae98:	01800044 	movi	r6,1
   1ae9c:	e17fff17 	ldw	r5,-4(fp)
   1aea0:	01020034 	movhi	r4,2048
   1aea4:	21048704 	addi	r4,r4,4636
   1aea8:	001ad840 	call	1ad84 <alt_open_fd>
}  
   1aeac:	0001883a 	nop
   1aeb0:	e037883a 	mov	sp,fp
   1aeb4:	dfc00117 	ldw	ra,4(sp)
   1aeb8:	df000017 	ldw	fp,0(sp)
   1aebc:	dec00204 	addi	sp,sp,8
   1aec0:	f800283a 	ret

0001aec4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   1aec4:	defffa04 	addi	sp,sp,-24
   1aec8:	df000515 	stw	fp,20(sp)
   1aecc:	df000504 	addi	fp,sp,20
   1aed0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1aed4:	0005303a 	rdctl	r2,status
   1aed8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1aedc:	e0fffc17 	ldw	r3,-16(fp)
   1aee0:	00bfff84 	movi	r2,-2
   1aee4:	1884703a 	and	r2,r3,r2
   1aee8:	1001703a 	wrctl	status,r2
  
  return context;
   1aeec:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   1aef0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   1aef4:	e0bfff17 	ldw	r2,-4(fp)
   1aef8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   1aefc:	e0bffd17 	ldw	r2,-12(fp)
   1af00:	10800017 	ldw	r2,0(r2)
   1af04:	e0fffd17 	ldw	r3,-12(fp)
   1af08:	18c00117 	ldw	r3,4(r3)
   1af0c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   1af10:	e0bffd17 	ldw	r2,-12(fp)
   1af14:	10800117 	ldw	r2,4(r2)
   1af18:	e0fffd17 	ldw	r3,-12(fp)
   1af1c:	18c00017 	ldw	r3,0(r3)
   1af20:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1af24:	e0bffd17 	ldw	r2,-12(fp)
   1af28:	e0fffd17 	ldw	r3,-12(fp)
   1af2c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   1af30:	e0bffd17 	ldw	r2,-12(fp)
   1af34:	e0fffd17 	ldw	r3,-12(fp)
   1af38:	10c00015 	stw	r3,0(r2)
   1af3c:	e0bffb17 	ldw	r2,-20(fp)
   1af40:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   1af44:	e0bffe17 	ldw	r2,-8(fp)
   1af48:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   1af4c:	0001883a 	nop
   1af50:	e037883a 	mov	sp,fp
   1af54:	df000017 	ldw	fp,0(sp)
   1af58:	dec00104 	addi	sp,sp,4
   1af5c:	f800283a 	ret

0001af60 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   1af60:	defffb04 	addi	sp,sp,-20
   1af64:	dfc00415 	stw	ra,16(sp)
   1af68:	df000315 	stw	fp,12(sp)
   1af6c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   1af70:	d0a01a17 	ldw	r2,-32664(gp)
   1af74:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1af78:	d0a06017 	ldw	r2,-32384(gp)
   1af7c:	10800044 	addi	r2,r2,1
   1af80:	d0a06015 	stw	r2,-32384(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1af84:	00002e06 	br	1b040 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1af88:	e0bffd17 	ldw	r2,-12(fp)
   1af8c:	10800017 	ldw	r2,0(r2)
   1af90:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   1af94:	e0bffd17 	ldw	r2,-12(fp)
   1af98:	10800403 	ldbu	r2,16(r2)
   1af9c:	10803fcc 	andi	r2,r2,255
   1afa0:	10000426 	beq	r2,zero,1afb4 <alt_tick+0x54>
   1afa4:	d0a06017 	ldw	r2,-32384(gp)
   1afa8:	1000021e 	bne	r2,zero,1afb4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   1afac:	e0bffd17 	ldw	r2,-12(fp)
   1afb0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   1afb4:	e0bffd17 	ldw	r2,-12(fp)
   1afb8:	10800217 	ldw	r2,8(r2)
   1afbc:	d0e06017 	ldw	r3,-32384(gp)
   1afc0:	18801d36 	bltu	r3,r2,1b038 <alt_tick+0xd8>
   1afc4:	e0bffd17 	ldw	r2,-12(fp)
   1afc8:	10800403 	ldbu	r2,16(r2)
   1afcc:	10803fcc 	andi	r2,r2,255
   1afd0:	1000191e 	bne	r2,zero,1b038 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   1afd4:	e0bffd17 	ldw	r2,-12(fp)
   1afd8:	10800317 	ldw	r2,12(r2)
   1afdc:	e0fffd17 	ldw	r3,-12(fp)
   1afe0:	18c00517 	ldw	r3,20(r3)
   1afe4:	1809883a 	mov	r4,r3
   1afe8:	103ee83a 	callr	r2
   1afec:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   1aff0:	e0bfff17 	ldw	r2,-4(fp)
   1aff4:	1000031e 	bne	r2,zero,1b004 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   1aff8:	e13ffd17 	ldw	r4,-12(fp)
   1affc:	001aec40 	call	1aec4 <alt_alarm_stop>
   1b000:	00000d06 	br	1b038 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   1b004:	e0bffd17 	ldw	r2,-12(fp)
   1b008:	10c00217 	ldw	r3,8(r2)
   1b00c:	e0bfff17 	ldw	r2,-4(fp)
   1b010:	1887883a 	add	r3,r3,r2
   1b014:	e0bffd17 	ldw	r2,-12(fp)
   1b018:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   1b01c:	e0bffd17 	ldw	r2,-12(fp)
   1b020:	10c00217 	ldw	r3,8(r2)
   1b024:	d0a06017 	ldw	r2,-32384(gp)
   1b028:	1880032e 	bgeu	r3,r2,1b038 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   1b02c:	e0bffd17 	ldw	r2,-12(fp)
   1b030:	00c00044 	movi	r3,1
   1b034:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   1b038:	e0bffe17 	ldw	r2,-8(fp)
   1b03c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1b040:	e0fffd17 	ldw	r3,-12(fp)
   1b044:	d0a01a04 	addi	r2,gp,-32664
   1b048:	18bfcf1e 	bne	r3,r2,1af88 <__alt_data_end+0xf001af88>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   1b04c:	0001883a 	nop
}
   1b050:	0001883a 	nop
   1b054:	e037883a 	mov	sp,fp
   1b058:	dfc00117 	ldw	ra,4(sp)
   1b05c:	df000017 	ldw	fp,0(sp)
   1b060:	dec00204 	addi	sp,sp,8
   1b064:	f800283a 	ret

0001b068 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   1b068:	defffd04 	addi	sp,sp,-12
   1b06c:	dfc00215 	stw	ra,8(sp)
   1b070:	df000115 	stw	fp,4(sp)
   1b074:	df000104 	addi	fp,sp,4
   1b078:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   1b07c:	e13fff17 	ldw	r4,-4(fp)
   1b080:	001b9780 	call	1b978 <alt_busy_sleep>
}
   1b084:	e037883a 	mov	sp,fp
   1b088:	dfc00117 	ldw	ra,4(sp)
   1b08c:	df000017 	ldw	fp,0(sp)
   1b090:	dec00204 	addi	sp,sp,8
   1b094:	f800283a 	ret

0001b098 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   1b098:	deffff04 	addi	sp,sp,-4
   1b09c:	df000015 	stw	fp,0(sp)
   1b0a0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   1b0a4:	000170fa 	wrctl	ienable,zero
}
   1b0a8:	0001883a 	nop
   1b0ac:	e037883a 	mov	sp,fp
   1b0b0:	df000017 	ldw	fp,0(sp)
   1b0b4:	dec00104 	addi	sp,sp,4
   1b0b8:	f800283a 	ret

0001b0bc <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1b0bc:	defff704 	addi	sp,sp,-36
   1b0c0:	dfc00815 	stw	ra,32(sp)
   1b0c4:	df000715 	stw	fp,28(sp)
   1b0c8:	df000704 	addi	fp,sp,28
   1b0cc:	e13ffc15 	stw	r4,-16(fp)
   1b0d0:	e17ffd15 	stw	r5,-12(fp)
   1b0d4:	e1bffe15 	stw	r6,-8(fp)
   1b0d8:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1b0dc:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b0e0:	e0bffc17 	ldw	r2,-16(fp)
   1b0e4:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1b0e8:	008000b4 	movhi	r2,2
   1b0ec:	10ad1404 	addi	r2,r2,-19376
   1b0f0:	d8800015 	stw	r2,0(sp)
   1b0f4:	e1c00217 	ldw	r7,8(fp)
   1b0f8:	e1bfff17 	ldw	r6,-4(fp)
   1b0fc:	e17ffe17 	ldw	r5,-8(fp)
   1b100:	e13ffb17 	ldw	r4,-20(fp)
   1b104:	00154e00 	call	154e0 <alt_flash_program_block>
   1b108:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   1b10c:	e0bffa17 	ldw	r2,-24(fp)
}
   1b110:	e037883a 	mov	sp,fp
   1b114:	dfc00117 	ldw	ra,4(sp)
   1b118:	df000017 	ldw	fp,0(sp)
   1b11c:	dec00204 	addi	sp,sp,8
   1b120:	f800283a 	ret

0001b124 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   1b124:	defff804 	addi	sp,sp,-32
   1b128:	dfc00715 	stw	ra,28(sp)
   1b12c:	df000615 	stw	fp,24(sp)
   1b130:	df000604 	addi	fp,sp,24
   1b134:	e13ffe15 	stw	r4,-8(fp)
   1b138:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1b13c:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b140:	e0bffe17 	ldw	r2,-8(fp)
   1b144:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1b148:	e0bffc17 	ldw	r2,-16(fp)
   1b14c:	10803417 	ldw	r2,208(r2)
   1b150:	e0fffc17 	ldw	r3,-16(fp)
   1b154:	18c00a17 	ldw	r3,40(r3)
   1b158:	01802a84 	movi	r6,170
   1b15c:	01415544 	movi	r5,1365
   1b160:	1809883a 	mov	r4,r3
   1b164:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b168:	e0bffc17 	ldw	r2,-16(fp)
   1b16c:	10803417 	ldw	r2,208(r2)
   1b170:	e0fffc17 	ldw	r3,-16(fp)
   1b174:	18c00a17 	ldw	r3,40(r3)
   1b178:	01801544 	movi	r6,85
   1b17c:	0140aa84 	movi	r5,682
   1b180:	1809883a 	mov	r4,r3
   1b184:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   1b188:	e0bffc17 	ldw	r2,-16(fp)
   1b18c:	10803417 	ldw	r2,208(r2)
   1b190:	e0fffc17 	ldw	r3,-16(fp)
   1b194:	18c00a17 	ldw	r3,40(r3)
   1b198:	01802004 	movi	r6,128
   1b19c:	01415544 	movi	r5,1365
   1b1a0:	1809883a 	mov	r4,r3
   1b1a4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1b1a8:	e0bffc17 	ldw	r2,-16(fp)
   1b1ac:	10803417 	ldw	r2,208(r2)
   1b1b0:	e0fffc17 	ldw	r3,-16(fp)
   1b1b4:	18c00a17 	ldw	r3,40(r3)
   1b1b8:	01802a84 	movi	r6,170
   1b1bc:	01415544 	movi	r5,1365
   1b1c0:	1809883a 	mov	r4,r3
   1b1c4:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b1c8:	e0bffc17 	ldw	r2,-16(fp)
   1b1cc:	10803417 	ldw	r2,208(r2)
   1b1d0:	e0fffc17 	ldw	r3,-16(fp)
   1b1d4:	18c00a17 	ldw	r3,40(r3)
   1b1d8:	01801544 	movi	r6,85
   1b1dc:	0140aa84 	movi	r5,682
   1b1e0:	1809883a 	mov	r4,r3
   1b1e4:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   1b1e8:	e0bffc17 	ldw	r2,-16(fp)
   1b1ec:	10803617 	ldw	r2,216(r2)
   1b1f0:	e0fffc17 	ldw	r3,-16(fp)
   1b1f4:	19000a17 	ldw	r4,40(r3)
   1b1f8:	e0ffff17 	ldw	r3,-4(fp)
   1b1fc:	20c7883a 	add	r3,r4,r3
   1b200:	01400c04 	movi	r5,48
   1b204:	1809883a 	mov	r4,r3
   1b208:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   1b20c:	0109c404 	movi	r4,10000
   1b210:	001b0680 	call	1b068 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   1b214:	00800c84 	movi	r2,50
   1b218:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1b21c:	e0bffc17 	ldw	r2,-16(fp)
   1b220:	10c00a17 	ldw	r3,40(r2)
   1b224:	e0bfff17 	ldw	r2,-4(fp)
   1b228:	1885883a 	add	r2,r3,r2
   1b22c:	10800023 	ldbuio	r2,0(r2)
   1b230:	10803fcc 	andi	r2,r2,255
   1b234:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   1b238:	0100fa04 	movi	r4,1000
   1b23c:	001b0680 	call	1b068 <usleep>
    timeout--;
   1b240:	e0bffb17 	ldw	r2,-20(fp)
   1b244:	10bfffc4 	addi	r2,r2,-1
   1b248:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   1b24c:	e0bffd03 	ldbu	r2,-12(fp)
   1b250:	10803fcc 	andi	r2,r2,255
   1b254:	1080020c 	andi	r2,r2,8
   1b258:	1000021e 	bne	r2,zero,1b264 <alt_erase_block_amd+0x140>
   1b25c:	e0bffb17 	ldw	r2,-20(fp)
   1b260:	00bfee16 	blt	zero,r2,1b21c <__alt_data_end+0xf001b21c>


  timeout = flash->erase_timeout;
   1b264:	e0bffc17 	ldw	r2,-16(fp)
   1b268:	10803217 	ldw	r2,200(r2)
   1b26c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1b270:	00001506 	br	1b2c8 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1b274:	e0bffc17 	ldw	r2,-16(fp)
   1b278:	10c00a17 	ldw	r3,40(r2)
   1b27c:	e0bfff17 	ldw	r2,-4(fp)
   1b280:	1885883a 	add	r2,r3,r2
   1b284:	10800023 	ldbuio	r2,0(r2)
   1b288:	10803fcc 	andi	r2,r2,255
   1b28c:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   1b290:	e0bffd03 	ldbu	r2,-12(fp)
   1b294:	10803fcc 	andi	r2,r2,255
   1b298:	1080201c 	xori	r2,r2,128
   1b29c:	10bfe004 	addi	r2,r2,-128
   1b2a0:	10000b16 	blt	r2,zero,1b2d0 <alt_erase_block_amd+0x1ac>
   1b2a4:	e0bffd03 	ldbu	r2,-12(fp)
   1b2a8:	10803fcc 	andi	r2,r2,255
   1b2ac:	1080080c 	andi	r2,r2,32
   1b2b0:	1000071e 	bne	r2,zero,1b2d0 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   1b2b4:	0100fa04 	movi	r4,1000
   1b2b8:	001b0680 	call	1b068 <usleep>
    timeout -= 1000;
   1b2bc:	e0bffb17 	ldw	r2,-20(fp)
   1b2c0:	10bf0604 	addi	r2,r2,-1000
   1b2c4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   1b2c8:	e0bffb17 	ldw	r2,-20(fp)
   1b2cc:	00bfe916 	blt	zero,r2,1b274 <__alt_data_end+0xf001b274>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   1b2d0:	e0bffb17 	ldw	r2,-20(fp)
   1b2d4:	00800316 	blt	zero,r2,1b2e4 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   1b2d8:	00bfe304 	movi	r2,-116
   1b2dc:	e0bffa15 	stw	r2,-24(fp)
   1b2e0:	00000e06 	br	1b31c <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   1b2e4:	e0bffc17 	ldw	r2,-16(fp)
   1b2e8:	10c00a17 	ldw	r3,40(r2)
   1b2ec:	e0bfff17 	ldw	r2,-4(fp)
   1b2f0:	1885883a 	add	r2,r3,r2
   1b2f4:	10800023 	ldbuio	r2,0(r2)
   1b2f8:	10803fcc 	andi	r2,r2,255
   1b2fc:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   1b300:	e0bffd03 	ldbu	r2,-12(fp)
   1b304:	10803fcc 	andi	r2,r2,255
   1b308:	1080201c 	xori	r2,r2,128
   1b30c:	10bfe004 	addi	r2,r2,-128
   1b310:	10000216 	blt	r2,zero,1b31c <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   1b314:	00bffec4 	movi	r2,-5
   1b318:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   1b31c:	e0bffa17 	ldw	r2,-24(fp)
}
   1b320:	e037883a 	mov	sp,fp
   1b324:	dfc00117 	ldw	ra,4(sp)
   1b328:	df000017 	ldw	fp,0(sp)
   1b32c:	dec00204 	addi	sp,sp,8
   1b330:	f800283a 	ret

0001b334 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   1b334:	defff804 	addi	sp,sp,-32
   1b338:	dfc00715 	stw	ra,28(sp)
   1b33c:	df000615 	stw	fp,24(sp)
   1b340:	df000604 	addi	fp,sp,24
   1b344:	e13ffd15 	stw	r4,-12(fp)
   1b348:	e17ffe15 	stw	r5,-8(fp)
   1b34c:	3005883a 	mov	r2,r6
   1b350:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   1b354:	e0bffd17 	ldw	r2,-12(fp)
   1b358:	10803117 	ldw	r2,196(r2)
   1b35c:	10801924 	muli	r2,r2,100
   1b360:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   1b364:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b368:	e0bffd17 	ldw	r2,-12(fp)
   1b36c:	10c00a17 	ldw	r3,40(r2)
   1b370:	e0bffe17 	ldw	r2,-8(fp)
   1b374:	1885883a 	add	r2,r3,r2
   1b378:	10800023 	ldbuio	r2,0(r2)
   1b37c:	10803fcc 	andi	r2,r2,255
   1b380:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   1b384:	00001606 	br	1b3e0 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1b388:	e0bffc03 	ldbu	r2,-16(fp)
   1b38c:	10c03fcc 	andi	r3,r2,255
   1b390:	e0bfff03 	ldbu	r2,-4(fp)
   1b394:	1884f03a 	xor	r2,r3,r2
   1b398:	1080200c 	andi	r2,r2,128
   1b39c:	10001226 	beq	r2,zero,1b3e8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   1b3a0:	e0bffc03 	ldbu	r2,-16(fp)
   1b3a4:	10803fcc 	andi	r2,r2,255
   1b3a8:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   1b3ac:	10000e1e 	bne	r2,zero,1b3e8 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   1b3b0:	01000044 	movi	r4,1
   1b3b4:	001b0680 	call	1b068 <usleep>
    timeout--;
   1b3b8:	e0bffa17 	ldw	r2,-24(fp)
   1b3bc:	10bfffc4 	addi	r2,r2,-1
   1b3c0:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b3c4:	e0bffd17 	ldw	r2,-12(fp)
   1b3c8:	10c00a17 	ldw	r3,40(r2)
   1b3cc:	e0bffe17 	ldw	r2,-8(fp)
   1b3d0:	1885883a 	add	r2,r3,r2
   1b3d4:	10800023 	ldbuio	r2,0(r2)
   1b3d8:	10803fcc 	andi	r2,r2,255
   1b3dc:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   1b3e0:	e0bffa17 	ldw	r2,-24(fp)
   1b3e4:	00bfe816 	blt	zero,r2,1b388 <__alt_data_end+0xf001b388>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   1b3e8:	e0bffa17 	ldw	r2,-24(fp)
   1b3ec:	1000031e 	bne	r2,zero,1b3fc <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   1b3f0:	00bfe304 	movi	r2,-116
   1b3f4:	e0bffb15 	stw	r2,-20(fp)
   1b3f8:	00000f06 	br	1b438 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b3fc:	e0bffd17 	ldw	r2,-12(fp)
   1b400:	10c00a17 	ldw	r3,40(r2)
   1b404:	e0bffe17 	ldw	r2,-8(fp)
   1b408:	1885883a 	add	r2,r3,r2
   1b40c:	10800023 	ldbuio	r2,0(r2)
   1b410:	10803fcc 	andi	r2,r2,255
   1b414:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   1b418:	e0bffc03 	ldbu	r2,-16(fp)
   1b41c:	10c03fcc 	andi	r3,r2,255
   1b420:	e0bfff03 	ldbu	r2,-4(fp)
   1b424:	1884f03a 	xor	r2,r3,r2
   1b428:	1080200c 	andi	r2,r2,128
   1b42c:	10000226 	beq	r2,zero,1b438 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   1b430:	00bffec4 	movi	r2,-5
   1b434:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   1b438:	e0bffb17 	ldw	r2,-20(fp)
}
   1b43c:	e037883a 	mov	sp,fp
   1b440:	dfc00117 	ldw	ra,4(sp)
   1b444:	df000017 	ldw	fp,0(sp)
   1b448:	dec00204 	addi	sp,sp,8
   1b44c:	f800283a 	ret

0001b450 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   1b450:	defff904 	addi	sp,sp,-28
   1b454:	dfc00615 	stw	ra,24(sp)
   1b458:	df000515 	stw	fp,20(sp)
   1b45c:	df000504 	addi	fp,sp,20
   1b460:	e13ffd15 	stw	r4,-12(fp)
   1b464:	e17ffe15 	stw	r5,-8(fp)
   1b468:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1b46c:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   1b470:	e0bffd17 	ldw	r2,-12(fp)
   1b474:	10803417 	ldw	r2,208(r2)
   1b478:	e0fffd17 	ldw	r3,-12(fp)
   1b47c:	18c00a17 	ldw	r3,40(r3)
   1b480:	01802a84 	movi	r6,170
   1b484:	01415544 	movi	r5,1365
   1b488:	1809883a 	mov	r4,r3
   1b48c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   1b490:	e0bffd17 	ldw	r2,-12(fp)
   1b494:	10803417 	ldw	r2,208(r2)
   1b498:	e0fffd17 	ldw	r3,-12(fp)
   1b49c:	18c00a17 	ldw	r3,40(r3)
   1b4a0:	01801544 	movi	r6,85
   1b4a4:	0140aa84 	movi	r5,682
   1b4a8:	1809883a 	mov	r4,r3
   1b4ac:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   1b4b0:	e0bffd17 	ldw	r2,-12(fp)
   1b4b4:	10803417 	ldw	r2,208(r2)
   1b4b8:	e0fffd17 	ldw	r3,-12(fp)
   1b4bc:	18c00a17 	ldw	r3,40(r3)
   1b4c0:	01802804 	movi	r6,160
   1b4c4:	01415544 	movi	r5,1365
   1b4c8:	1809883a 	mov	r4,r3
   1b4cc:	103ee83a 	callr	r2
  
  value = *src_addr;
   1b4d0:	e0bfff17 	ldw	r2,-4(fp)
   1b4d4:	10800003 	ldbu	r2,0(r2)
   1b4d8:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   1b4dc:	e1bfff17 	ldw	r6,-4(fp)
   1b4e0:	e17ffe17 	ldw	r5,-8(fp)
   1b4e4:	e13ffd17 	ldw	r4,-12(fp)
   1b4e8:	00153840 	call	15384 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   1b4ec:	e0bffc03 	ldbu	r2,-16(fp)
   1b4f0:	100d883a 	mov	r6,r2
   1b4f4:	e17ffe17 	ldw	r5,-8(fp)
   1b4f8:	e13ffd17 	ldw	r4,-12(fp)
   1b4fc:	001b3340 	call	1b334 <alt_wait_for_command_to_complete_amd>
   1b500:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   1b504:	e0bffb17 	ldw	r2,-20(fp)
  
}
   1b508:	e037883a 	mov	sp,fp
   1b50c:	dfc00117 	ldw	ra,4(sp)
   1b510:	df000017 	ldw	fp,0(sp)
   1b514:	dec00204 	addi	sp,sp,8
   1b518:	f800283a 	ret

0001b51c <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   1b51c:	defff704 	addi	sp,sp,-36
   1b520:	dfc00815 	stw	ra,32(sp)
   1b524:	df000715 	stw	fp,28(sp)
   1b528:	df000704 	addi	fp,sp,28
   1b52c:	e13ffc15 	stw	r4,-16(fp)
   1b530:	e17ffd15 	stw	r5,-12(fp)
   1b534:	e1bffe15 	stw	r6,-8(fp)
   1b538:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   1b53c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b540:	e0bffc17 	ldw	r2,-16(fp)
   1b544:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1b548:	e17ffd17 	ldw	r5,-12(fp)
   1b54c:	e13ffb17 	ldw	r4,-20(fp)
   1b550:	001b7280 	call	1b728 <alt_unlock_block_intel>
   1b554:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1b558:	e0bffa17 	ldw	r2,-24(fp)
   1b55c:	1000091e 	bne	r2,zero,1b584 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   1b560:	008000b4 	movhi	r2,2
   1b564:	10ae2904 	addi	r2,r2,-18268
   1b568:	d8800015 	stw	r2,0(sp)
   1b56c:	e1c00217 	ldw	r7,8(fp)
   1b570:	e1bfff17 	ldw	r6,-4(fp)
   1b574:	e17ffe17 	ldw	r5,-8(fp)
   1b578:	e13ffb17 	ldw	r4,-20(fp)
   1b57c:	00154e00 	call	154e0 <alt_flash_program_block>
   1b580:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1b584:	e0bffa17 	ldw	r2,-24(fp)
}
   1b588:	e037883a 	mov	sp,fp
   1b58c:	dfc00117 	ldw	ra,4(sp)
   1b590:	df000017 	ldw	fp,0(sp)
   1b594:	dec00204 	addi	sp,sp,8
   1b598:	f800283a 	ret

0001b59c <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   1b59c:	defff804 	addi	sp,sp,-32
   1b5a0:	dfc00715 	stw	ra,28(sp)
   1b5a4:	df000615 	stw	fp,24(sp)
   1b5a8:	df000604 	addi	fp,sp,24
   1b5ac:	e13ffe15 	stw	r4,-8(fp)
   1b5b0:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1b5b4:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   1b5b8:	e0bffe17 	ldw	r2,-8(fp)
   1b5bc:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   1b5c0:	e0bffc17 	ldw	r2,-16(fp)
   1b5c4:	10803217 	ldw	r2,200(r2)
   1b5c8:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   1b5cc:	e17fff17 	ldw	r5,-4(fp)
   1b5d0:	e13ffc17 	ldw	r4,-16(fp)
   1b5d4:	001b7280 	call	1b728 <alt_unlock_block_intel>
   1b5d8:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   1b5dc:	e0bffa17 	ldw	r2,-24(fp)
   1b5e0:	10004b1e 	bne	r2,zero,1b710 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   1b5e4:	e0bffc17 	ldw	r2,-16(fp)
   1b5e8:	10803617 	ldw	r2,216(r2)
   1b5ec:	e0fffc17 	ldw	r3,-16(fp)
   1b5f0:	19000a17 	ldw	r4,40(r3)
   1b5f4:	e0ffff17 	ldw	r3,-4(fp)
   1b5f8:	20c7883a 	add	r3,r4,r3
   1b5fc:	01401404 	movi	r5,80
   1b600:	1809883a 	mov	r4,r3
   1b604:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1b608:	e0bffc17 	ldw	r2,-16(fp)
   1b60c:	10803617 	ldw	r2,216(r2)
   1b610:	e0fffc17 	ldw	r3,-16(fp)
   1b614:	19000a17 	ldw	r4,40(r3)
   1b618:	e0ffff17 	ldw	r3,-4(fp)
   1b61c:	20c7883a 	add	r3,r4,r3
   1b620:	01400804 	movi	r5,32
   1b624:	1809883a 	mov	r4,r3
   1b628:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1b62c:	e0bffc17 	ldw	r2,-16(fp)
   1b630:	10803617 	ldw	r2,216(r2)
   1b634:	e0fffc17 	ldw	r3,-16(fp)
   1b638:	19000a17 	ldw	r4,40(r3)
   1b63c:	e0ffff17 	ldw	r3,-4(fp)
   1b640:	20c7883a 	add	r3,r4,r3
   1b644:	01403404 	movi	r5,208
   1b648:	1809883a 	mov	r4,r3
   1b64c:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b650:	e0bffc17 	ldw	r2,-16(fp)
   1b654:	10c00a17 	ldw	r3,40(r2)
   1b658:	e0bfff17 	ldw	r2,-4(fp)
   1b65c:	1885883a 	add	r2,r3,r2
   1b660:	10800023 	ldbuio	r2,0(r2)
   1b664:	10803fcc 	andi	r2,r2,255
   1b668:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   1b66c:	e0bffd03 	ldbu	r2,-12(fp)
   1b670:	10803fcc 	andi	r2,r2,255
   1b674:	1080201c 	xori	r2,r2,128
   1b678:	10bfe004 	addi	r2,r2,-128
   1b67c:	10000816 	blt	r2,zero,1b6a0 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   1b680:	0100fa04 	movi	r4,1000
   1b684:	001b0680 	call	1b068 <usleep>
      timeout -= 1000;
   1b688:	e0bffb17 	ldw	r2,-20(fp)
   1b68c:	10bf0604 	addi	r2,r2,-1000
   1b690:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1b694:	e0bffb17 	ldw	r2,-20(fp)
   1b698:	00bfed16 	blt	zero,r2,1b650 <__alt_data_end+0xf001b650>
   1b69c:	00000106 	br	1b6a4 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1b6a0:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1b6a4:	e0bffb17 	ldw	r2,-20(fp)
   1b6a8:	00800316 	blt	zero,r2,1b6b8 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   1b6ac:	00bfe304 	movi	r2,-116
   1b6b0:	e0bffa15 	stw	r2,-24(fp)
   1b6b4:	00000d06 	br	1b6ec <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   1b6b8:	e0bffd03 	ldbu	r2,-12(fp)
   1b6bc:	10803fcc 	andi	r2,r2,255
   1b6c0:	10801fcc 	andi	r2,r2,127
   1b6c4:	10000926 	beq	r2,zero,1b6ec <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1b6c8:	00bffec4 	movi	r2,-5
   1b6cc:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b6d0:	e0bffc17 	ldw	r2,-16(fp)
   1b6d4:	10c00a17 	ldw	r3,40(r2)
   1b6d8:	e0bfff17 	ldw	r2,-4(fp)
   1b6dc:	1885883a 	add	r2,r3,r2
   1b6e0:	10800023 	ldbuio	r2,0(r2)
   1b6e4:	10803fcc 	andi	r2,r2,255
   1b6e8:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1b6ec:	e0bffc17 	ldw	r2,-16(fp)
   1b6f0:	10803617 	ldw	r2,216(r2)
   1b6f4:	e0fffc17 	ldw	r3,-16(fp)
   1b6f8:	19000a17 	ldw	r4,40(r3)
   1b6fc:	e0ffff17 	ldw	r3,-4(fp)
   1b700:	20c7883a 	add	r3,r4,r3
   1b704:	01403fc4 	movi	r5,255
   1b708:	1809883a 	mov	r4,r3
   1b70c:	103ee83a 	callr	r2
  }
  
  return ret_code;
   1b710:	e0bffa17 	ldw	r2,-24(fp)
}
   1b714:	e037883a 	mov	sp,fp
   1b718:	dfc00117 	ldw	ra,4(sp)
   1b71c:	df000017 	ldw	fp,0(sp)
   1b720:	dec00204 	addi	sp,sp,8
   1b724:	f800283a 	ret

0001b728 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1b728:	defff904 	addi	sp,sp,-28
   1b72c:	dfc00615 	stw	ra,24(sp)
   1b730:	df000515 	stw	fp,20(sp)
   1b734:	df000504 	addi	fp,sp,20
   1b738:	e13ffe15 	stw	r4,-8(fp)
   1b73c:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   1b740:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1b744:	e0bffe17 	ldw	r2,-8(fp)
   1b748:	10803117 	ldw	r2,196(r2)
   1b74c:	10801924 	muli	r2,r2,100
   1b750:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1b754:	e0bffe17 	ldw	r2,-8(fp)
   1b758:	10803617 	ldw	r2,216(r2)
   1b75c:	e0fffe17 	ldw	r3,-8(fp)
   1b760:	19000a17 	ldw	r4,40(r3)
   1b764:	e0ffff17 	ldw	r3,-4(fp)
   1b768:	20c7883a 	add	r3,r4,r3
   1b76c:	01402404 	movi	r5,144
   1b770:	1809883a 	mov	r4,r3
   1b774:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1b778:	e0bffe17 	ldw	r2,-8(fp)
   1b77c:	10c00a17 	ldw	r3,40(r2)
   1b780:	e0bfff17 	ldw	r2,-4(fp)
   1b784:	10800104 	addi	r2,r2,4
   1b788:	1885883a 	add	r2,r3,r2
   1b78c:	10800023 	ldbuio	r2,0(r2)
   1b790:	10803fcc 	andi	r2,r2,255
   1b794:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1b798:	e0bffd03 	ldbu	r2,-12(fp)
   1b79c:	1080004c 	andi	r2,r2,1
   1b7a0:	10003126 	beq	r2,zero,1b868 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1b7a4:	e0bffe17 	ldw	r2,-8(fp)
   1b7a8:	10803617 	ldw	r2,216(r2)
   1b7ac:	e0fffe17 	ldw	r3,-8(fp)
   1b7b0:	19000a17 	ldw	r4,40(r3)
   1b7b4:	e0ffff17 	ldw	r3,-4(fp)
   1b7b8:	20c7883a 	add	r3,r4,r3
   1b7bc:	01401804 	movi	r5,96
   1b7c0:	1809883a 	mov	r4,r3
   1b7c4:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   1b7c8:	e0bffe17 	ldw	r2,-8(fp)
   1b7cc:	10803617 	ldw	r2,216(r2)
   1b7d0:	e0fffe17 	ldw	r3,-8(fp)
   1b7d4:	19000a17 	ldw	r4,40(r3)
   1b7d8:	e0ffff17 	ldw	r3,-4(fp)
   1b7dc:	20c7883a 	add	r3,r4,r3
   1b7e0:	01403404 	movi	r5,208
   1b7e4:	1809883a 	mov	r4,r3
   1b7e8:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   1b7ec:	e0bffe17 	ldw	r2,-8(fp)
   1b7f0:	10c00a17 	ldw	r3,40(r2)
   1b7f4:	e0bfff17 	ldw	r2,-4(fp)
   1b7f8:	1885883a 	add	r2,r3,r2
   1b7fc:	10800023 	ldbuio	r2,0(r2)
   1b800:	10803fcc 	andi	r2,r2,255
   1b804:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1b808:	e0bffd43 	ldbu	r2,-11(fp)
   1b80c:	10803fcc 	andi	r2,r2,255
   1b810:	1080201c 	xori	r2,r2,128
   1b814:	10bfe004 	addi	r2,r2,-128
   1b818:	10000816 	blt	r2,zero,1b83c <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   1b81c:	e0bffc17 	ldw	r2,-16(fp)
   1b820:	10bfffc4 	addi	r2,r2,-1
   1b824:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1b828:	01000044 	movi	r4,1
   1b82c:	001b0680 	call	1b068 <usleep>
    }while(timeout > 0);
   1b830:	e0bffc17 	ldw	r2,-16(fp)
   1b834:	00bfed16 	blt	zero,r2,1b7ec <__alt_data_end+0xf001b7ec>
   1b838:	00000106 	br	1b840 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   1b83c:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   1b840:	e0bffc17 	ldw	r2,-16(fp)
   1b844:	1000031e 	bne	r2,zero,1b854 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1b848:	00bfe304 	movi	r2,-116
   1b84c:	e0bffb15 	stw	r2,-20(fp)
   1b850:	00000506 	br	1b868 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1b854:	e0bffd43 	ldbu	r2,-11(fp)
   1b858:	10801fcc 	andi	r2,r2,127
   1b85c:	10000226 	beq	r2,zero,1b868 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   1b860:	00bffec4 	movi	r2,-5
   1b864:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1b868:	e0bffe17 	ldw	r2,-8(fp)
   1b86c:	10803617 	ldw	r2,216(r2)
   1b870:	e0fffe17 	ldw	r3,-8(fp)
   1b874:	19000a17 	ldw	r4,40(r3)
   1b878:	e0ffff17 	ldw	r3,-4(fp)
   1b87c:	20c7883a 	add	r3,r4,r3
   1b880:	01403fc4 	movi	r5,255
   1b884:	1809883a 	mov	r4,r3
   1b888:	103ee83a 	callr	r2

  return ret_code;
   1b88c:	e0bffb17 	ldw	r2,-20(fp)
}
   1b890:	e037883a 	mov	sp,fp
   1b894:	dfc00117 	ldw	ra,4(sp)
   1b898:	df000017 	ldw	fp,0(sp)
   1b89c:	dec00204 	addi	sp,sp,8
   1b8a0:	f800283a 	ret

0001b8a4 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1b8a4:	defff904 	addi	sp,sp,-28
   1b8a8:	dfc00615 	stw	ra,24(sp)
   1b8ac:	df000515 	stw	fp,20(sp)
   1b8b0:	df000504 	addi	fp,sp,20
   1b8b4:	e13ffd15 	stw	r4,-12(fp)
   1b8b8:	e17ffe15 	stw	r5,-8(fp)
   1b8bc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   1b8c0:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1b8c4:	e0bffd17 	ldw	r2,-12(fp)
   1b8c8:	10803617 	ldw	r2,216(r2)
   1b8cc:	e0fffd17 	ldw	r3,-12(fp)
   1b8d0:	19000a17 	ldw	r4,40(r3)
   1b8d4:	e0fffe17 	ldw	r3,-8(fp)
   1b8d8:	20c7883a 	add	r3,r4,r3
   1b8dc:	01401004 	movi	r5,64
   1b8e0:	1809883a 	mov	r4,r3
   1b8e4:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   1b8e8:	e1bfff17 	ldw	r6,-4(fp)
   1b8ec:	e17ffe17 	ldw	r5,-8(fp)
   1b8f0:	e13ffd17 	ldw	r4,-12(fp)
   1b8f4:	00153840 	call	15384 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   1b8f8:	e0bffd17 	ldw	r2,-12(fp)
   1b8fc:	10c00a17 	ldw	r3,40(r2)
   1b900:	e0bffe17 	ldw	r2,-8(fp)
   1b904:	1885883a 	add	r2,r3,r2
   1b908:	10800023 	ldbuio	r2,0(r2)
   1b90c:	10803fcc 	andi	r2,r2,255
   1b910:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   1b914:	e0bffc03 	ldbu	r2,-16(fp)
   1b918:	10803fcc 	andi	r2,r2,255
   1b91c:	1080201c 	xori	r2,r2,128
   1b920:	10bfe004 	addi	r2,r2,-128
   1b924:	103ff40e 	bge	r2,zero,1b8f8 <__alt_data_end+0xf001b8f8>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1b928:	e0bffc03 	ldbu	r2,-16(fp)
   1b92c:	10801fcc 	andi	r2,r2,127
   1b930:	10000226 	beq	r2,zero,1b93c <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1b934:	00bffec4 	movi	r2,-5
   1b938:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   1b93c:	e0bffd17 	ldw	r2,-12(fp)
   1b940:	10803617 	ldw	r2,216(r2)
   1b944:	e0fffd17 	ldw	r3,-12(fp)
   1b948:	19000a17 	ldw	r4,40(r3)
   1b94c:	e0fffe17 	ldw	r3,-8(fp)
   1b950:	20c7883a 	add	r3,r4,r3
   1b954:	01403fc4 	movi	r5,255
   1b958:	1809883a 	mov	r4,r3
   1b95c:	103ee83a 	callr	r2
  
  return ret_code;
   1b960:	e0bffb17 	ldw	r2,-20(fp)
}
   1b964:	e037883a 	mov	sp,fp
   1b968:	dfc00117 	ldw	ra,4(sp)
   1b96c:	df000017 	ldw	fp,0(sp)
   1b970:	dec00204 	addi	sp,sp,8
   1b974:	f800283a 	ret

0001b978 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1b978:	defffb04 	addi	sp,sp,-20
   1b97c:	df000415 	stw	fp,16(sp)
   1b980:	df000404 	addi	fp,sp,16
   1b984:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1b988:	008000c4 	movi	r2,3
   1b98c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   1b990:	e0fffd17 	ldw	r3,-12(fp)
   1b994:	008003f4 	movhi	r2,15
   1b998:	10909004 	addi	r2,r2,16960
   1b99c:	1887383a 	mul	r3,r3,r2
   1b9a0:	00817db4 	movhi	r2,1526
   1b9a4:	10b84004 	addi	r2,r2,-7936
   1b9a8:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   1b9ac:	00a00034 	movhi	r2,32768
   1b9b0:	10bfffc4 	addi	r2,r2,-1
   1b9b4:	10c5203a 	divu	r2,r2,r3
   1b9b8:	e0ffff17 	ldw	r3,-4(fp)
   1b9bc:	1885203a 	divu	r2,r3,r2
   1b9c0:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1b9c4:	e0bffe17 	ldw	r2,-8(fp)
   1b9c8:	10002526 	beq	r2,zero,1ba60 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   1b9cc:	e03ffc15 	stw	zero,-16(fp)
   1b9d0:	00001406 	br	1ba24 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   1b9d4:	00a00034 	movhi	r2,32768
   1b9d8:	10bfffc4 	addi	r2,r2,-1
   1b9dc:	10bfffc4 	addi	r2,r2,-1
   1b9e0:	103ffe1e 	bne	r2,zero,1b9dc <__alt_data_end+0xf001b9dc>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   1b9e4:	e0fffd17 	ldw	r3,-12(fp)
   1b9e8:	008003f4 	movhi	r2,15
   1b9ec:	10909004 	addi	r2,r2,16960
   1b9f0:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   1b9f4:	00817db4 	movhi	r2,1526
   1b9f8:	10b84004 	addi	r2,r2,-7936
   1b9fc:	10c7203a 	divu	r3,r2,r3
   1ba00:	00a00034 	movhi	r2,32768
   1ba04:	10bfffc4 	addi	r2,r2,-1
   1ba08:	10c5203a 	divu	r2,r2,r3
   1ba0c:	e0ffff17 	ldw	r3,-4(fp)
   1ba10:	1885c83a 	sub	r2,r3,r2
   1ba14:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1ba18:	e0bffc17 	ldw	r2,-16(fp)
   1ba1c:	10800044 	addi	r2,r2,1
   1ba20:	e0bffc15 	stw	r2,-16(fp)
   1ba24:	e0fffc17 	ldw	r3,-16(fp)
   1ba28:	e0bffe17 	ldw	r2,-8(fp)
   1ba2c:	18bfe916 	blt	r3,r2,1b9d4 <__alt_data_end+0xf001b9d4>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1ba30:	e0fffd17 	ldw	r3,-12(fp)
   1ba34:	008003f4 	movhi	r2,15
   1ba38:	10909004 	addi	r2,r2,16960
   1ba3c:	1887383a 	mul	r3,r3,r2
   1ba40:	00817db4 	movhi	r2,1526
   1ba44:	10b84004 	addi	r2,r2,-7936
   1ba48:	10c7203a 	divu	r3,r2,r3
   1ba4c:	e0bfff17 	ldw	r2,-4(fp)
   1ba50:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1ba54:	10bfffc4 	addi	r2,r2,-1
   1ba58:	103ffe1e 	bne	r2,zero,1ba54 <__alt_data_end+0xf001ba54>
   1ba5c:	00000b06 	br	1ba8c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   1ba60:	e0fffd17 	ldw	r3,-12(fp)
   1ba64:	008003f4 	movhi	r2,15
   1ba68:	10909004 	addi	r2,r2,16960
   1ba6c:	1887383a 	mul	r3,r3,r2
   1ba70:	00817db4 	movhi	r2,1526
   1ba74:	10b84004 	addi	r2,r2,-7936
   1ba78:	10c7203a 	divu	r3,r2,r3
   1ba7c:	e0bfff17 	ldw	r2,-4(fp)
   1ba80:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1ba84:	10bfffc4 	addi	r2,r2,-1
   1ba88:	00bffe16 	blt	zero,r2,1ba84 <__alt_data_end+0xf001ba84>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   1ba8c:	0005883a 	mov	r2,zero
}
   1ba90:	e037883a 	mov	sp,fp
   1ba94:	df000017 	ldw	fp,0(sp)
   1ba98:	dec00104 	addi	sp,sp,4
   1ba9c:	f800283a 	ret

0001baa0 <atexit>:
   1baa0:	200b883a 	mov	r5,r4
   1baa4:	000f883a 	mov	r7,zero
   1baa8:	000d883a 	mov	r6,zero
   1baac:	0009883a 	mov	r4,zero
   1bab0:	001baec1 	jmpi	1baec <__register_exitproc>

0001bab4 <exit>:
   1bab4:	defffe04 	addi	sp,sp,-8
   1bab8:	000b883a 	mov	r5,zero
   1babc:	dc000015 	stw	r16,0(sp)
   1bac0:	dfc00115 	stw	ra,4(sp)
   1bac4:	2021883a 	mov	r16,r4
   1bac8:	001bc040 	call	1bc04 <__call_exitprocs>
   1bacc:	00820034 	movhi	r2,2048
   1bad0:	1089e704 	addi	r2,r2,10140
   1bad4:	11000017 	ldw	r4,0(r2)
   1bad8:	20800f17 	ldw	r2,60(r4)
   1badc:	10000126 	beq	r2,zero,1bae4 <exit+0x30>
   1bae0:	103ee83a 	callr	r2
   1bae4:	8009883a 	mov	r4,r16
   1bae8:	001bd840 	call	1bd84 <_exit>

0001baec <__register_exitproc>:
   1baec:	defffa04 	addi	sp,sp,-24
   1baf0:	dc000315 	stw	r16,12(sp)
   1baf4:	04020034 	movhi	r16,2048
   1baf8:	8409e704 	addi	r16,r16,10140
   1bafc:	80c00017 	ldw	r3,0(r16)
   1bb00:	dc400415 	stw	r17,16(sp)
   1bb04:	dfc00515 	stw	ra,20(sp)
   1bb08:	18805217 	ldw	r2,328(r3)
   1bb0c:	2023883a 	mov	r17,r4
   1bb10:	10003726 	beq	r2,zero,1bbf0 <__register_exitproc+0x104>
   1bb14:	10c00117 	ldw	r3,4(r2)
   1bb18:	010007c4 	movi	r4,31
   1bb1c:	20c00e16 	blt	r4,r3,1bb58 <__register_exitproc+0x6c>
   1bb20:	1a000044 	addi	r8,r3,1
   1bb24:	8800221e 	bne	r17,zero,1bbb0 <__register_exitproc+0xc4>
   1bb28:	18c00084 	addi	r3,r3,2
   1bb2c:	18c7883a 	add	r3,r3,r3
   1bb30:	18c7883a 	add	r3,r3,r3
   1bb34:	12000115 	stw	r8,4(r2)
   1bb38:	10c7883a 	add	r3,r2,r3
   1bb3c:	19400015 	stw	r5,0(r3)
   1bb40:	0005883a 	mov	r2,zero
   1bb44:	dfc00517 	ldw	ra,20(sp)
   1bb48:	dc400417 	ldw	r17,16(sp)
   1bb4c:	dc000317 	ldw	r16,12(sp)
   1bb50:	dec00604 	addi	sp,sp,24
   1bb54:	f800283a 	ret
   1bb58:	00800034 	movhi	r2,0
   1bb5c:	10800004 	addi	r2,r2,0
   1bb60:	10002626 	beq	r2,zero,1bbfc <__register_exitproc+0x110>
   1bb64:	01006404 	movi	r4,400
   1bb68:	d9400015 	stw	r5,0(sp)
   1bb6c:	d9800115 	stw	r6,4(sp)
   1bb70:	d9c00215 	stw	r7,8(sp)
   1bb74:	00000000 	call	0 <__alt_mem_onchip_memory>
   1bb78:	d9400017 	ldw	r5,0(sp)
   1bb7c:	d9800117 	ldw	r6,4(sp)
   1bb80:	d9c00217 	ldw	r7,8(sp)
   1bb84:	10001d26 	beq	r2,zero,1bbfc <__register_exitproc+0x110>
   1bb88:	81000017 	ldw	r4,0(r16)
   1bb8c:	10000115 	stw	zero,4(r2)
   1bb90:	02000044 	movi	r8,1
   1bb94:	22405217 	ldw	r9,328(r4)
   1bb98:	0007883a 	mov	r3,zero
   1bb9c:	12400015 	stw	r9,0(r2)
   1bba0:	20805215 	stw	r2,328(r4)
   1bba4:	10006215 	stw	zero,392(r2)
   1bba8:	10006315 	stw	zero,396(r2)
   1bbac:	883fde26 	beq	r17,zero,1bb28 <__alt_data_end+0xf001bb28>
   1bbb0:	18c9883a 	add	r4,r3,r3
   1bbb4:	2109883a 	add	r4,r4,r4
   1bbb8:	1109883a 	add	r4,r2,r4
   1bbbc:	21802215 	stw	r6,136(r4)
   1bbc0:	01800044 	movi	r6,1
   1bbc4:	12406217 	ldw	r9,392(r2)
   1bbc8:	30cc983a 	sll	r6,r6,r3
   1bbcc:	4992b03a 	or	r9,r9,r6
   1bbd0:	12406215 	stw	r9,392(r2)
   1bbd4:	21c04215 	stw	r7,264(r4)
   1bbd8:	01000084 	movi	r4,2
   1bbdc:	893fd21e 	bne	r17,r4,1bb28 <__alt_data_end+0xf001bb28>
   1bbe0:	11006317 	ldw	r4,396(r2)
   1bbe4:	218cb03a 	or	r6,r4,r6
   1bbe8:	11806315 	stw	r6,396(r2)
   1bbec:	003fce06 	br	1bb28 <__alt_data_end+0xf001bb28>
   1bbf0:	18805304 	addi	r2,r3,332
   1bbf4:	18805215 	stw	r2,328(r3)
   1bbf8:	003fc606 	br	1bb14 <__alt_data_end+0xf001bb14>
   1bbfc:	00bfffc4 	movi	r2,-1
   1bc00:	003fd006 	br	1bb44 <__alt_data_end+0xf001bb44>

0001bc04 <__call_exitprocs>:
   1bc04:	defff504 	addi	sp,sp,-44
   1bc08:	df000915 	stw	fp,36(sp)
   1bc0c:	dd400615 	stw	r21,24(sp)
   1bc10:	dc800315 	stw	r18,12(sp)
   1bc14:	dfc00a15 	stw	ra,40(sp)
   1bc18:	ddc00815 	stw	r23,32(sp)
   1bc1c:	dd800715 	stw	r22,28(sp)
   1bc20:	dd000515 	stw	r20,20(sp)
   1bc24:	dcc00415 	stw	r19,16(sp)
   1bc28:	dc400215 	stw	r17,8(sp)
   1bc2c:	dc000115 	stw	r16,4(sp)
   1bc30:	d9000015 	stw	r4,0(sp)
   1bc34:	2839883a 	mov	fp,r5
   1bc38:	04800044 	movi	r18,1
   1bc3c:	057fffc4 	movi	r21,-1
   1bc40:	00820034 	movhi	r2,2048
   1bc44:	1089e704 	addi	r2,r2,10140
   1bc48:	12000017 	ldw	r8,0(r2)
   1bc4c:	45005217 	ldw	r20,328(r8)
   1bc50:	44c05204 	addi	r19,r8,328
   1bc54:	a0001c26 	beq	r20,zero,1bcc8 <__call_exitprocs+0xc4>
   1bc58:	a0800117 	ldw	r2,4(r20)
   1bc5c:	15ffffc4 	addi	r23,r2,-1
   1bc60:	b8000d16 	blt	r23,zero,1bc98 <__call_exitprocs+0x94>
   1bc64:	14000044 	addi	r16,r2,1
   1bc68:	8421883a 	add	r16,r16,r16
   1bc6c:	8421883a 	add	r16,r16,r16
   1bc70:	84402004 	addi	r17,r16,128
   1bc74:	a463883a 	add	r17,r20,r17
   1bc78:	a421883a 	add	r16,r20,r16
   1bc7c:	e0001e26 	beq	fp,zero,1bcf8 <__call_exitprocs+0xf4>
   1bc80:	80804017 	ldw	r2,256(r16)
   1bc84:	e0801c26 	beq	fp,r2,1bcf8 <__call_exitprocs+0xf4>
   1bc88:	bdffffc4 	addi	r23,r23,-1
   1bc8c:	843fff04 	addi	r16,r16,-4
   1bc90:	8c7fff04 	addi	r17,r17,-4
   1bc94:	bd7ff91e 	bne	r23,r21,1bc7c <__alt_data_end+0xf001bc7c>
   1bc98:	00800034 	movhi	r2,0
   1bc9c:	10800004 	addi	r2,r2,0
   1bca0:	10000926 	beq	r2,zero,1bcc8 <__call_exitprocs+0xc4>
   1bca4:	a0800117 	ldw	r2,4(r20)
   1bca8:	1000301e 	bne	r2,zero,1bd6c <__call_exitprocs+0x168>
   1bcac:	a0800017 	ldw	r2,0(r20)
   1bcb0:	10003226 	beq	r2,zero,1bd7c <__call_exitprocs+0x178>
   1bcb4:	a009883a 	mov	r4,r20
   1bcb8:	98800015 	stw	r2,0(r19)
   1bcbc:	00000000 	call	0 <__alt_mem_onchip_memory>
   1bcc0:	9d000017 	ldw	r20,0(r19)
   1bcc4:	a03fe41e 	bne	r20,zero,1bc58 <__alt_data_end+0xf001bc58>
   1bcc8:	dfc00a17 	ldw	ra,40(sp)
   1bccc:	df000917 	ldw	fp,36(sp)
   1bcd0:	ddc00817 	ldw	r23,32(sp)
   1bcd4:	dd800717 	ldw	r22,28(sp)
   1bcd8:	dd400617 	ldw	r21,24(sp)
   1bcdc:	dd000517 	ldw	r20,20(sp)
   1bce0:	dcc00417 	ldw	r19,16(sp)
   1bce4:	dc800317 	ldw	r18,12(sp)
   1bce8:	dc400217 	ldw	r17,8(sp)
   1bcec:	dc000117 	ldw	r16,4(sp)
   1bcf0:	dec00b04 	addi	sp,sp,44
   1bcf4:	f800283a 	ret
   1bcf8:	a0800117 	ldw	r2,4(r20)
   1bcfc:	80c00017 	ldw	r3,0(r16)
   1bd00:	10bfffc4 	addi	r2,r2,-1
   1bd04:	15c01426 	beq	r2,r23,1bd58 <__call_exitprocs+0x154>
   1bd08:	80000015 	stw	zero,0(r16)
   1bd0c:	183fde26 	beq	r3,zero,1bc88 <__alt_data_end+0xf001bc88>
   1bd10:	95c8983a 	sll	r4,r18,r23
   1bd14:	a0806217 	ldw	r2,392(r20)
   1bd18:	a5800117 	ldw	r22,4(r20)
   1bd1c:	2084703a 	and	r2,r4,r2
   1bd20:	10000b26 	beq	r2,zero,1bd50 <__call_exitprocs+0x14c>
   1bd24:	a0806317 	ldw	r2,396(r20)
   1bd28:	2088703a 	and	r4,r4,r2
   1bd2c:	20000c1e 	bne	r4,zero,1bd60 <__call_exitprocs+0x15c>
   1bd30:	89400017 	ldw	r5,0(r17)
   1bd34:	d9000017 	ldw	r4,0(sp)
   1bd38:	183ee83a 	callr	r3
   1bd3c:	a0800117 	ldw	r2,4(r20)
   1bd40:	15bfbf1e 	bne	r2,r22,1bc40 <__alt_data_end+0xf001bc40>
   1bd44:	98800017 	ldw	r2,0(r19)
   1bd48:	153fcf26 	beq	r2,r20,1bc88 <__alt_data_end+0xf001bc88>
   1bd4c:	003fbc06 	br	1bc40 <__alt_data_end+0xf001bc40>
   1bd50:	183ee83a 	callr	r3
   1bd54:	003ff906 	br	1bd3c <__alt_data_end+0xf001bd3c>
   1bd58:	a5c00115 	stw	r23,4(r20)
   1bd5c:	003feb06 	br	1bd0c <__alt_data_end+0xf001bd0c>
   1bd60:	89000017 	ldw	r4,0(r17)
   1bd64:	183ee83a 	callr	r3
   1bd68:	003ff406 	br	1bd3c <__alt_data_end+0xf001bd3c>
   1bd6c:	a0800017 	ldw	r2,0(r20)
   1bd70:	a027883a 	mov	r19,r20
   1bd74:	1029883a 	mov	r20,r2
   1bd78:	003fb606 	br	1bc54 <__alt_data_end+0xf001bc54>
   1bd7c:	0005883a 	mov	r2,zero
   1bd80:	003ffb06 	br	1bd70 <__alt_data_end+0xf001bd70>

0001bd84 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   1bd84:	defffd04 	addi	sp,sp,-12
   1bd88:	df000215 	stw	fp,8(sp)
   1bd8c:	df000204 	addi	fp,sp,8
   1bd90:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   1bd94:	0001883a 	nop
   1bd98:	e0bfff17 	ldw	r2,-4(fp)
   1bd9c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   1bda0:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   1bda4:	10000226 	beq	r2,zero,1bdb0 <_exit+0x2c>
    ALT_SIM_FAIL();
   1bda8:	002af070 	cmpltui	zero,zero,43969
   1bdac:	00000106 	br	1bdb4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   1bdb0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   1bdb4:	003fff06 	br	1bdb4 <__alt_data_end+0xf001bdb4>
