// Seed: 150469433
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    input supply1 id_2
    , id_16,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri1 id_8,
    output supply0 id_9,
    output wor id_10,
    output wor id_11,
    input supply0 id_12,
    input wor id_13,
    output wor id_14
);
  wire id_17;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_3,
      id_3,
      id_0,
      id_5,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.type_6 = 0;
endmodule
