[VERILOG-AMS Module]
NAME = vsrc 
SOURCE = /home/user/EISD/Laboratorio/07/solutions/components/vsrc.vams 
LINE = 6
[Generics]
[Ports]
(PORT TERMINAL p OUT electrical)
(PORT TERMINAL n OUT electrical)
(PORT SIGNAL dc IN (std_logic_vector ARRAY std_ulogic 1 (9 0)))
