
██████╗ ██╗██████╗ ███████╗██╗     ██╗███╗   ██╗███████╗ ██████╗
██╔══██╗██║██╔══██╗██╔════╝██║     ██║████╗  ██║██╔════╝██╔════╝
██████╔╝██║██████╔╝█████╗  ██║     ██║██╔██╗ ██║█████╗  ██║     
██╔═══╝ ██║██╔═══╝ ██╔══╝  ██║     ██║██║╚██╗██║██╔══╝  ██║     
██║     ██║██║     ███████╗███████╗██║██║ ╚████║███████╗╚██████╗
╚═╝     ╚═╝╚═╝     ╚══════╝╚══════╝╚═╝╚═╝  ╚═══╝╚══════╝ ╚═════╝

Output directory: /home/devel/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output
================== Parsing C Code to Logical Hierarchy ================================
Parsing: /home/devel/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec/ethernet_top.c
Preprocessing file...
Parsing C syntax...
Parsing non-function definitions...
Matching clock domain: main function rmii_tx_mac_instance based on shared global variable rmii_tx used with clock domain for main function rmii_connect @ 50.0 MHz, Group: None
Matching clock domain: main function rmii_rx_mac_instance based on shared global variable rmii_rx used with clock domain for main function rmii_connect @ 50.0 MHz, Group: None
Parsing derived fsm logic functions...
Doing old-style code generation based on PipelineC supported text patterns...
Elaborating function dataflow...
Using OPEN_TOOLS synthesizing for part: ICE40UP5K-SG48
Elaborating dataflow of function: rmii_rx_mac
Elaborating dataflow of function: rmii_tx_mac
Elaborating dataflow of function: skid_buf_rmii_eth_mac_rx_fifo
Elaborating dataflow of function: skid_buf_rmii_eth_mac_tx_fifo
Elaborating dataflow of function: rmii_rx_mac_instance
Elaborating dataflow of function: rmii_tx_mac_instance
Elaborating dataflow of function: eth_8_rx
Elaborating dataflow of function: eth_8_tx
Elaborating dataflow of function: rx_main
Elaborating dataflow of function: tx_main
Elaborating dataflow of function: blinky_main
Elaborating user function hierarchies down to raw HDL logic...
... found: uint32_mux16
... found: VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60
Doing obvious logic trimming/collapsing...
Writing generated PipelineC code from elaboration to output directories...
Writing cache of parsed information to file...
================== Writing Resulting Logic to File ================================
Writing log of integer module instances: /home/devel/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/integer_module_instances.log
Writing VHDL files for all functions (before any added pipelining)...
Writing multi main top level files...
Writing the constant struct+enum definitions as defined from C code...
Writing global wire definitions as parsed from C code...
Writing output files before adding pipelining...
Output VHDL files: /home/devel/pico-ice/PipelineC/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/vhdl_files.txt
Done.
