{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 20:59:08 2020 " "Info: Processing started: Tue Nov 24 20:59:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bus_com -c Bus_com " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bus_com -c Bus_com" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Spi-ar " "Info (12022): Found design unit 1: Spi-ar" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Spi " "Info (12023): Found entity 1: Spi" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Spi " "Info (12127): Elaborating entity \"Spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[0\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[1\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[2\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[3\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[4\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[5\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[6\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] Spi.vhd(27) " "Info (10041): Inferred latch for \"LED\[7\]\" at Spi.vhd(27)" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning (13034): The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[0\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[0\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[1\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[1\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[2\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[2\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[3\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[3\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[4\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[4\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[5\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[5\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[6\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[6\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LED\[7\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"LED\[7\]\" and its non-tri-state driver." {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LED\[0\]~synth " "Warning (13010): Node \"LED\[0\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[1\]~synth " "Warning (13010): Node \"LED\[1\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[2\]~synth " "Warning (13010): Node \"LED\[2\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[3\]~synth " "Warning (13010): Node \"LED\[3\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[4\]~synth " "Warning (13010): Node \"LED\[4\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[5\]~synth " "Warning (13010): Node \"LED\[5\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[6\]~synth " "Warning (13010): Node \"LED\[6\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "LED\[7\]~synth " "Warning (13010): Node \"LED\[7\]~synth\"" {  } { { "Spi.vhd" "" { Text "C:/Users/Utilisateur/Documents/BUS_COM_PGE/Spi.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info (21057): Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info (21058): Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info (21059): Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info (21060): Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info (21061): Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 20:59:12 2020 " "Info: Processing ended: Tue Nov 24 20:59:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
