@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_1 (in view: work.main(rtl)) on net o_led[5] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_2 (in view: work.main(rtl)) on net o_led[4] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_3 (in view: work.main(rtl)) on net o_led[3] (in view: work.main(rtl)) has its enable tied to GND.
@N: MO111 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":20:8:20:12|Tristate driver o_led_4 (in view: work.main(rtl)) on net o_led[2] (in view: work.main(rtl)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":58:8:58:9|Found counter in view:work.main(rtl) instance reg_SlowClockCounter[6:0] 
@N: MO231 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|Found counter in view:cfxs.FixedDebounce(rtl) instance reg_StableCount_1[11:0] 
@N: MO231 :"x:\cfxs\cfxs-hdl-library\vhdl\components\fixeddebounce.vhd":34:8:34:9|Found counter in view:cfxs.FixedDebounce(rtl) instance reg_StableCount_0[11:0] 
@N: BN362 :"x:\cfxs\cfxs-hdl-library\vhdl\components\interfaces\swd.vhd":113:8:113:9|Removing sequential instance reg_SWD_State[1] (in view: cfxs.Interface_SWD(rtl)) because it does not drive other instances.
@N: FX271 :"x:\cfxs\cfxs-hdl-library\vhdl\components\pulsegenerator.vhd":31:8:31:9|Replicating instance instance_SWD_Interface.instance_ProtocolClockPulse.reg_Counter[0] (in view: work.main(rtl)) with 14 loads 1 time to improve timing.
@N: FX1016 :"x:\cfxs\cfxs-hwd-debug-probe\dev\hdl\src\main.vhd":17:8:17:19|SB_GB_IO inserted on the port system_clock.
@N: FX1017 :|SB_GB inserted on the net N_62.
@N: MT611 :|Automatically generated clock main|slow_clock_derived_clock is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: X:\CFXS\CFXS-HWD-Debug-Probe\Dev\Lattice\CFXS_HWD_ICE40_TestDev_Implmnt\CFXS_HWD_ICE40_TestDev.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
