\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{\+\_\+\+Set\+Lock}{\pageref{class__SetLock}}{}
\item \contentsline{section}{\+\_\+\+Thread}{\pageref{class__Thread}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pin\+Thread}{\pageref{classPinThread}}{}
\item \contentsline{section}{Pthread\+Thread}{\pageref{classPthreadThread}}{}
\end{DoxyCompactList}
\item \contentsline{section}{\+\_\+uint128}{\pageref{struct__uint128}}{}
\item \contentsline{section}{Memory\+::Access}{\pageref{structMemory_1_1Access}}{}
\item \contentsline{section}{Address\+Home\+Lookup}{\pageref{classAddressHomeLookup}}{}
\item \contentsline{section}{Memory\+Tracker\+::Allocation}{\pageref{structMemoryTracker_1_1Allocation}}{}
\item \contentsline{section}{Allocation\+Manager}{\pageref{classAllocationManager}}{}
\item \contentsline{section}{Memory\+Tracker\+::Allocation\+Site}{\pageref{structMemoryTracker_1_1AllocationSite}}{}
\item \contentsline{section}{Allocator}{\pageref{classAllocator}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Typed\+Allocator$<$ T, Max\+Items $>$}{\pageref{classTypedAllocator}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Trace\+Manager\+::app\+\_\+info\+\_\+t}{\pageref{structTraceManager_1_1app__info__t}}{}
\item \contentsline{section}{ATD}{\pageref{classATD}}{}
\item \contentsline{section}{Dram\+Perf\+Model\+Disagg\+::Bank\+Info}{\pageref{structDramPerfModelDisagg_1_1BankInfo}}{}
\item \contentsline{section}{Barrier}{\pageref{classBarrier}}{}
\item \contentsline{section}{Base\+Lock}{\pageref{classBaseLock}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TLock$<$ Lock\+Creator\+\_\+\+Default $>$}{\pageref{classTLock}}{}
\item \contentsline{section}{TLock$<$ Lock\+Creator\+\_\+\+Rw\+Lock $>$}{\pageref{classTLock}}{}
\item \contentsline{section}{TLock$<$ T\+\_\+\+Lock\+Creator $>$}{\pageref{classTLock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Basic\+Hash}{\pageref{classBasicHash}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Lock\+Free\+Hash}{\pageref{classLockFreeHash}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Bbv\+Count}{\pageref{classBbvCount}}{}
\item std\+::bitset\begin{DoxyCompactList}
\item \contentsline{section}{Directory\+Sharers\+Bitset$<$ Size $>$}{\pageref{classDirectorySharersBitset}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Bit\+Vector}{\pageref{classBitVector}}{}
\item \contentsline{section}{blake2b\+\_\+state\+\_\+\+\_\+}{\pageref{structblake2b__state____}}{}
\item \contentsline{section}{blake2bp\+\_\+state\+\_\+\+\_\+}{\pageref{structblake2bp__state____}}{}
\item \contentsline{section}{blake2s\+\_\+state\+\_\+\+\_\+}{\pageref{structblake2s__state____}}{}
\item \contentsline{section}{blake2sp\+\_\+state\+\_\+\+\_\+}{\pageref{structblake2sp__state____}}{}
\item \contentsline{section}{blake2xb\+\_\+state\+\_\+\+\_\+}{\pageref{structblake2xb__state____}}{}
\item \contentsline{section}{blake2xs\+\_\+state\+\_\+\+\_\+}{\pageref{structblake2xs__state____}}{}
\item \contentsline{section}{FSBAllocator\+\_\+\+Elem\+Allocator$<$ Elem\+Size, Max\+Elem, Type\+To\+Alloc $>$\+::Blocks\+Vector}{\pageref{structFSBAllocator__ElemAllocator_1_1BlocksVector}}{}
\item \contentsline{section}{Bottle\+Graph\+Manager}{\pageref{classBottleGraphManager}}{}
\item \contentsline{section}{Dynamic\+Instruction\+::Branch\+Info}{\pageref{structDynamicInstruction_1_1BranchInfo}}{}
\item \contentsline{section}{Branch\+Predictor}{\pageref{classBranchPredictor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Branch\+Target\+Buffer}{\pageref{classBranchTargetBuffer}}{}
\item \contentsline{section}{Global\+Predictor}{\pageref{classGlobalPredictor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pentium\+MGlobal\+Predictor}{\pageref{classPentiumMGlobalPredictor}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Indirect\+Branch\+Target\+Buffer}{\pageref{classIndirectBranchTargetBuffer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pentium\+MIndirect\+Branch\+Target\+Buffer}{\pageref{classPentiumMIndirectBranchTargetBuffer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{One\+Bit\+Branch\+Predictor}{\pageref{classOneBitBranchPredictor}}{}
\item \contentsline{section}{Pentium\+MBranch\+Predictor}{\pageref{classPentiumMBranchPredictor}}{}
\item \contentsline{section}{Pentium\+MBranch\+Target\+Buffer}{\pageref{classPentiumMBranchTargetBuffer}}{}
\item \contentsline{section}{Simple\+Bimodal\+Table}{\pageref{classSimpleBimodalTable}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pentium\+MBimodal\+Table}{\pageref{classPentiumMBimodalTable}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Branch\+Predictor\+Return\+Value}{\pageref{classBranchPredictorReturnValue}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Buddy\+Allocator\+::Buddy\+Initializer}{\pageref{classParametricDramDirectoryMSI_1_1BuddyAllocator_1_1BuddyInitializer}}{}
\item \contentsline{section}{Cache\+Base}{\pageref{classCacheBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cache}{\pageref{classCache}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Fast\+Nehalem\+::Cache\+Base}{\pageref{classFastNehalem_1_1CacheBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Fast\+Nehalem\+::Cache$<$ assoc, size\+\_\+kb $>$}{\pageref{classFastNehalem_1_1Cache}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Fast\+Nehalem\+::Cache\+Locked$<$ assoc, size\+\_\+kb $>$}{\pageref{classFastNehalem_1_1CacheLocked}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Fast\+Nehalem\+::Dram}{\pageref{classFastNehalem_1_1Dram}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Cache\+Block\+Info}{\pageref{classCacheBlockInfo}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pr\+L1\+Cache\+Block\+Info}{\pageref{classPrL1CacheBlockInfo}}{}
\item \contentsline{section}{Pr\+L2\+Cache\+Block\+Info}{\pageref{classPrL2CacheBlockInfo}}{}
\item \contentsline{section}{Shared\+Cache\+Block\+Info}{\pageref{classSharedCacheBlockInfo}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Cache\+Cntlr}{\pageref{classCacheCntlr}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Cache\+Cntlr}{\pageref{classParametricDramDirectoryMSI_1_1CacheCntlr}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Cache\+Directory\+Waiter}{\pageref{classParametricDramDirectoryMSI_1_1CacheDirectoryWaiter}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Cache\+Master\+Cntlr}{\pageref{classParametricDramDirectoryMSI_1_1CacheMasterCntlr}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Cache\+Parameters}{\pageref{classParametricDramDirectoryMSI_1_1CacheParameters}}{}
\item \contentsline{section}{Cache\+Perf\+Model}{\pageref{classCachePerfModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cache\+Perf\+Model\+Parallel}{\pageref{classCachePerfModelParallel}}{}
\item \contentsline{section}{Cache\+Perf\+Model\+Sequential}{\pageref{classCachePerfModelSequential}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Cache\+Set}{\pageref{classCacheSet}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cache\+Set\+LRU}{\pageref{classCacheSetLRU}}{}
\item \contentsline{section}{Cache\+Set\+MRU}{\pageref{classCacheSetMRU}}{}
\item \contentsline{section}{Cache\+Set\+NMRU}{\pageref{classCacheSetNMRU}}{}
\item \contentsline{section}{Cache\+Set\+NRU}{\pageref{classCacheSetNRU}}{}
\item \contentsline{section}{Cache\+Set\+PLRU}{\pageref{classCacheSetPLRU}}{}
\item \contentsline{section}{Cache\+Set\+Random}{\pageref{classCacheSetRandom}}{}
\item \contentsline{section}{Cache\+Set\+Round\+Robin}{\pageref{classCacheSetRoundRobin}}{}
\item \contentsline{section}{Cache\+Set\+SRRIP}{\pageref{classCacheSetSRRIP}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Fast\+Nehalem\+::Cache\+Set$<$ assoc $>$}{\pageref{classFastNehalem_1_1CacheSet}}{}
\item \contentsline{section}{Cache\+Set\+Info}{\pageref{classCacheSetInfo}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cache\+Set\+Info\+LRU}{\pageref{classCacheSetInfoLRU}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Cache\+State}{\pageref{classCacheState}}{}
\item \contentsline{section}{Cache\+Efficiency\+Tracker\+::Callbacks}{\pageref{structCacheEfficiencyTracker_1_1Callbacks}}{}
\item \contentsline{section}{Cheetah\+Manager}{\pageref{classCheetahManager}}{}
\item \contentsline{section}{Cheetah\+Model}{\pageref{classCheetahModel}}{}
\item \contentsline{section}{Cheetah\+SACLRU}{\pageref{classCheetahSACLRU}}{}
\item \contentsline{section}{Cheetah\+Manager\+::Cheetah\+Stats}{\pageref{classCheetahManager_1_1CheetahStats}}{}
\item \contentsline{section}{Circular\+Log}{\pageref{classCircularLog}}{}
\item \contentsline{section}{Circular\+Queue$<$ T $>$}{\pageref{classCircularQueue}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MTCircular\+Queue$<$ T $>$}{\pageref{classMTCircularQueue}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Circular\+Queue$<$ Dynamic\+Instruction $\ast$ $>$}{\pageref{classCircularQueue}}{}
\item \contentsline{section}{Circular\+Queue$<$ Memory\+Dependencies\+::Producer $>$}{\pageref{classCircularQueue}}{}
\item \contentsline{section}{Circular\+Queue$<$ Rob\+Entry $>$}{\pageref{classCircularQueue}}{}
\item \contentsline{section}{Clock\+Skew\+Minimization\+Object}{\pageref{classClockSkewMinimizationObject}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock\+Skew\+Minimization\+Client}{\pageref{classClockSkewMinimizationClient}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Barrier\+Sync\+Client}{\pageref{classBarrierSyncClient}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Clock\+Skew\+Minimization\+Manager}{\pageref{classClockSkewMinimizationManager}}{}
\item \contentsline{section}{Clock\+Skew\+Minimization\+Server}{\pageref{classClockSkewMinimizationServer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Barrier\+Sync\+Server}{\pageref{classBarrierSyncServer}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Coherency\+Protocol}{\pageref{classCoherencyProtocol}}{}
\item \contentsline{section}{Component\+Bandwidth}{\pageref{classComponentBandwidth}}{}
\item \contentsline{section}{Component\+Bandwidth\+Per\+Cycle}{\pageref{classComponentBandwidthPerCycle}}{}
\item \contentsline{section}{Component\+Latency}{\pageref{classComponentLatency}}{}
\item \contentsline{section}{Component\+Period}{\pageref{classComponentPeriod}}{}
\item \contentsline{section}{Component\+Time}{\pageref{classComponentTime}}{}
\item \contentsline{section}{Condition\+Variable}{\pageref{classConditionVariable}}{}
\item \contentsline{section}{Sim\+Cond\+::Cond\+Waiter}{\pageref{classSimCond_1_1CondWaiter}}{}
\item \contentsline{section}{Config}{\pageref{classConfig}}{}
\item \contentsline{section}{config\+::Config}{\pageref{classconfig_1_1Config}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{config\+::Config\+File}{\pageref{classconfig_1_1ConfigFile}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Contention\+Model}{\pageref{classContentionModel}}{}
\item \contentsline{section}{Core}{\pageref{classCore}}{}
\item \contentsline{section}{Core\+Manager}{\pageref{classCoreManager}}{}
\item \contentsline{section}{Core\+Model}{\pageref{classCoreModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Base\+Core\+Model$<$ Dynamic\+Micro\+Op\+Boom\+V1 $>$}{\pageref{classBaseCoreModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\+Model\+Boom\+V1}{\pageref{classCoreModelBoomV1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Base\+Core\+Model$<$ Dynamic\+Micro\+Op\+Nehalem $>$}{\pageref{classBaseCoreModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\+Model\+Nehalem}{\pageref{classCoreModelNehalem}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Base\+Core\+Model$<$ T $>$}{\pageref{classBaseCoreModel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{cpuid\+\_\+result\+\_\+t}{\pageref{structcpuid__result__t}}{}
\item \contentsline{section}{cuckoo\+Table\+\_\+t}{\pageref{structcuckooTable__t}}{}
\item \contentsline{section}{Allocator\+::Data\+Element}{\pageref{structAllocator_1_1DataElement}}{}
\item \contentsline{section}{config\+::config\+\_\+parser\+::definition$<$ ScannerT $>$}{\pageref{structconfig_1_1config__parser_1_1definition}}{}
\item \contentsline{section}{Directory}{\pageref{classDirectory}}{}
\item \contentsline{section}{Directory\+Block\+Info}{\pageref{classDirectoryBlockInfo}}{}
\item \contentsline{section}{Directory\+Entry}{\pageref{classDirectoryEntry}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Directory\+Entry\+Sized$<$ Directory\+Sharers $>$}{\pageref{classDirectoryEntrySized}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Directory\+Entry\+Limited\+No\+Broadcast$<$ Directory\+Sharers $>$}{\pageref{classDirectoryEntryLimitedNoBroadcast}}{}
\item \contentsline{section}{Directory\+Entry\+Limitless$<$ Directory\+Sharers $>$}{\pageref{classDirectoryEntryLimitless}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Directory\+State}{\pageref{classDirectoryState}}{}
\item \contentsline{section}{Dram\+Cntlr\+Interface}{\pageref{classDramCntlrInterface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Dram\+Cache}{\pageref{classDramCache}}{}
\item \contentsline{section}{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Cntlr}{\pageref{classPrL1PrL2DramDirectoryMSI_1_1DramCntlr}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Directory\+Cache}{\pageref{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCache}}{}
\item \contentsline{section}{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Dram\+Directory\+Cntlr}{\pageref{classPrL1PrL2DramDirectoryMSI_1_1DramDirectoryCntlr}}{}
\item \contentsline{section}{Dram\+Directory\+Perf\+Model\+Base}{\pageref{classDramDirectoryPerfModelBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Dram\+Directory\+Perf\+Model}{\pageref{classDramDirectoryPerfModel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Dram\+Perf\+Model}{\pageref{classDramPerfModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Dram\+Perf\+Model\+Constant}{\pageref{classDramPerfModelConstant}}{}
\item \contentsline{section}{Dram\+Perf\+Model\+Disagg}{\pageref{classDramPerfModelDisagg}}{}
\item \contentsline{section}{Dram\+Perf\+Model\+Normal}{\pageref{classDramPerfModelNormal}}{}
\item \contentsline{section}{Dram\+Perf\+Model\+Read\+Write}{\pageref{classDramPerfModelReadWrite}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Dvfs\+Manager}{\pageref{classDvfsManager}}{}
\item \contentsline{section}{Dynamic\+Instruction}{\pageref{classDynamicInstruction}}{}
\item \contentsline{section}{Dynamic\+Micro\+Op}{\pageref{classDynamicMicroOp}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Dynamic\+Micro\+Op\+Boom\+V1}{\pageref{classDynamicMicroOpBoomV1}}{}
\item \contentsline{section}{Dynamic\+Micro\+Op\+Nehalem}{\pageref{classDynamicMicroOpNehalem}}{}
\end{DoxyCompactList}
\item \contentsline{section}{elastic\+Cuckoo\+Table\+\_\+t}{\pageref{structelasticCuckooTable__t}}{}
\item \contentsline{section}{elem\+\_\+t}{\pageref{structelem__t}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Hash\+Table\+PTW\+::entry}{\pageref{structParametricDramDirectoryMSI_1_1HashTablePTW_1_1entry}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Hash\+Dont\+Cache\+::entry}{\pageref{structParametricDramDirectoryMSI_1_1PageTableHashDontCache_1_1entry}}{}
\item \contentsline{section}{Circular\+Log\+::event\+\_\+t}{\pageref{structCircularLog_1_1event__t}}{}
\item std\+::exception\begin{DoxyCompactList}
\item \contentsline{section}{config\+::File\+Not\+Found}{\pageref{classconfig_1_1FileNotFound}}{}
\item \contentsline{section}{config\+::Key\+Not\+Found}{\pageref{classconfig_1_1KeyNotFound}}{}
\item \contentsline{section}{config\+::Save\+Error}{\pageref{classconfig_1_1SaveError}}{}
\item \contentsline{section}{config\+::parser\+Error}{\pageref{classconfig_1_1parserError}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Fast\+Forward\+Performance\+Manager}{\pageref{classFastForwardPerformanceManager}}{}
\item \contentsline{section}{Fastforward\+Performance\+Model}{\pageref{classFastforwardPerformanceModel}}{}
\item \contentsline{section}{Faultinjection\+Manager}{\pageref{classFaultinjectionManager}}{}
\item \contentsline{section}{Fault\+Injector}{\pageref{classFaultInjector}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Fault\+Injector\+Random}{\pageref{classFaultInjectorRandom}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Memory\+Manager\+::features}{\pageref{structParametricDramDirectoryMSI_1_1MemoryManager_1_1features}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::TLB\+::features}{\pageref{structParametricDramDirectoryMSI_1_1TLB_1_1features}}{}
\item \contentsline{section}{Float\+Distribution}{\pageref{classFloatDistribution}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Normal\+Float\+Distribution}{\pageref{classNormalFloatDistribution}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FSBAllocator\+\_\+\+Elem\+Allocator$<$ Elem\+Size, Max\+Elem, Type\+To\+Alloc $>$}{\pageref{classFSBAllocator__ElemAllocator}}{}
\item \contentsline{section}{FSBAllocator\+\_\+\+Elem\+Allocator$<$ sizeof(Data\+Element)+sizeof(T), 0, T $>$}{\pageref{classFSBAllocator__ElemAllocator}}{}
\item \contentsline{section}{Pthread\+Thread\+::Func\+Data}{\pageref{structPthreadThread_1_1FuncData}}{}
\item \contentsline{section}{Function\+Tracer}{\pageref{classFunctionTracer}}{}
\item \contentsline{section}{Syscall\+Server\+::futex\+\_\+args\+\_\+t}{\pageref{structSyscallServer_1_1futex__args__t}}{}
\item \contentsline{section}{Syscall\+Mdl\+::futex\+\_\+counters\+\_\+t}{\pageref{structSyscallMdl_1_1futex__counters__t}}{}
\item \contentsline{section}{Fxsupport}{\pageref{classFxsupport}}{}
\item \contentsline{section}{Ghb\+Prefetcher\+::GHBEntry}{\pageref{structGhbPrefetcher_1_1GHBEntry}}{}
\item grammar\begin{DoxyCompactList}
\item \contentsline{section}{config\+::config\+\_\+parser}{\pageref{structconfig_1_1config__parser}}{}
\end{DoxyCompactList}
\item \contentsline{section}{std\+::hash$<$ Hit\+Where\+::where\+\_\+t $>$}{\pageref{structstd_1_1hash_3_01HitWhere_1_1where__t_01_4}}{}
\item \contentsline{section}{std\+::hash$<$ Hook\+Type\+::hook\+\_\+type\+\_\+t $>$}{\pageref{structstd_1_1hash_3_01HookType_1_1hook__type__t_01_4}}{}
\item \contentsline{section}{std\+::hash$<$ REG $>$}{\pageref{structstd_1_1hash_3_01REG_01_4}}{}
\item \contentsline{section}{std\+::hash$<$ std\+::deque$<$ T $>$ $>$}{\pageref{structstd_1_1hash_3_01std_1_1deque_3_01T_01_4_01_4}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Walker\+::hash\+\_\+pair}{\pageref{structParametricDramDirectoryMSI_1_1PageTableWalker_1_1hash__pair}}{}
\item \contentsline{section}{hash\+\_\+table}{\pageref{structhash__table}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Walker\+::hash\+\_\+tuple3}{\pageref{structParametricDramDirectoryMSI_1_1PageTableWalker_1_1hash__tuple3}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Walker\+::hash\+\_\+tuple4}{\pageref{structParametricDramDirectoryMSI_1_1PageTableWalker_1_1hash__tuple4}}{}
\item \contentsline{section}{Hash\+Map\+Set$<$ T $>$}{\pageref{classHashMapSet}}{}
\item \contentsline{section}{Hit\+Where}{\pageref{classHitWhere}}{}
\item \contentsline{section}{Hooks\+Manager\+::Hook\+Callback}{\pageref{structHooksManager_1_1HookCallback}}{}
\item \contentsline{section}{Hooks\+Manager}{\pageref{classHooksManager}}{}
\item \contentsline{section}{Hooks\+Py}{\pageref{classHooksPy}}{}
\item \contentsline{section}{Syscall\+Mdl\+::Hook\+Syscall\+Enter}{\pageref{structSyscallMdl_1_1HookSyscallEnter}}{}
\item \contentsline{section}{Syscall\+Mdl\+::Hook\+Syscall\+Exit}{\pageref{structSyscallMdl_1_1HookSyscallExit}}{}
\item \contentsline{section}{Hook\+Type}{\pageref{classHookType}}{}
\item \contentsline{section}{Network\+Model\+::Hop}{\pageref{structNetworkModel_1_1Hop}}{}
\item \contentsline{section}{Inst\+Mode}{\pageref{classInstMode}}{}
\item \contentsline{section}{Loop\+Tracer\+::Instr}{\pageref{classLoopTracer_1_1Instr}}{}
\item \contentsline{section}{Instruction}{\pageref{classInstruction}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arith\+Instruction}{\pageref{classArithInstruction}}{}
\item \contentsline{section}{Branch\+Instruction}{\pageref{classBranchInstruction}}{}
\item \contentsline{section}{Generic\+Instruction}{\pageref{classGenericInstruction}}{}
\item \contentsline{section}{Jmp\+Instruction}{\pageref{classJmpInstruction}}{}
\item \contentsline{section}{Pseudo\+Instruction}{\pageref{classPseudoInstruction}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Delay\+Instruction}{\pageref{classDelayInstruction}}{}
\item \contentsline{section}{Mem\+Access\+Instruction}{\pageref{classMemAccessInstruction}}{}
\item \contentsline{section}{Recv\+Instruction}{\pageref{classRecvInstruction}}{}
\item \contentsline{section}{Spawn\+Instruction}{\pageref{classSpawnInstruction}}{}
\item \contentsline{section}{Sync\+Instruction}{\pageref{classSyncInstruction}}{}
\item \contentsline{section}{TLBMiss\+Instruction}{\pageref{classTLBMissInstruction}}{}
\item \contentsline{section}{Unknown\+Instruction}{\pageref{classUnknownInstruction}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Instruction\+Decoder}{\pageref{classInstructionDecoder}}{}
\item \contentsline{section}{Instruction\+Modeling}{\pageref{classInstructionModeling}}{}
\item \contentsline{section}{Instruction\+Tracer}{\pageref{classInstructionTracer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Instruction\+Tracer\+FPStats}{\pageref{classInstructionTracerFPStats}}{}
\item \contentsline{section}{Instruction\+Tracer\+Print}{\pageref{classInstructionTracerPrint}}{}
\item \contentsline{section}{Loop\+Profiler}{\pageref{classLoopProfiler}}{}
\item \contentsline{section}{Loop\+Tracer}{\pageref{classLoopTracer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Interval\+Contention}{\pageref{classIntervalContention}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Interval\+Contention\+Boom\+V1}{\pageref{classIntervalContentionBoomV1}}{}
\item \contentsline{section}{Interval\+Contention\+Nehalem}{\pageref{classIntervalContentionNehalem}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Interval\+Timer}{\pageref{classIntervalTimer}}{}
\item \contentsline{section}{Windows\+::Iterator}{\pageref{classWindows_1_1Iterator}}{}
\item \contentsline{section}{MTCircular\+Queue$<$ T $>$\+::iterator}{\pageref{classMTCircularQueue_1_1iterator}}{}
\item std\+::iterator\begin{DoxyCompactList}
\item \contentsline{section}{Circular\+Queue$<$ T $>$\+::iterator}{\pageref{classCircularQueue_1_1iterator}}{}
\end{DoxyCompactList}
\item \contentsline{section}{config\+::Key}{\pageref{classconfig_1_1Key}}{}
\item \contentsline{section}{Lock\+Creator}{\pageref{classLockCreator}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Lock\+Creator\+\_\+\+Default}{\pageref{classLockCreator__Default}}{}
\item \contentsline{section}{Lock\+Creator\+\_\+\+Null\+Lock}{\pageref{classLockCreator__NullLock}}{}
\item \contentsline{section}{Lock\+Creator\+\_\+\+Rw\+Lock}{\pageref{classLockCreator__RwLock}}{}
\item \contentsline{section}{Lock\+Creator\+\_\+\+Spinlock}{\pageref{classLockCreator__Spinlock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Locked\+Hash}{\pageref{classLockedHash}}{}
\item \contentsline{section}{Lock\+Implementation}{\pageref{classLockImplementation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pin\+Lock}{\pageref{classPinLock}}{}
\item \contentsline{section}{Pthread\+Lock}{\pageref{classPthreadLock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Log}{\pageref{classLog}}{}
\item \contentsline{section}{Loop\+Profiler\+::Loop}{\pageref{structLoopProfiler_1_1Loop}}{}
\item \contentsline{section}{Loop\+Branch\+Predictor}{\pageref{classLoopBranchPredictor}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pentium\+MLoop\+Branch\+Predictor}{\pageref{classPentiumMLoopBranchPredictor}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Magic\+Server\+::Magic\+Marker\+Type}{\pageref{structMagicServer_1_1MagicMarkerType}}{}
\item \contentsline{section}{Magic\+Server}{\pageref{classMagicServer}}{}
\item \contentsline{section}{FSBAllocator\+\_\+\+Elem\+Allocator$<$ Elem\+Size, Max\+Elem, Type\+To\+Alloc $>$\+::Mem\+Block}{\pageref{classFSBAllocator__ElemAllocator_1_1MemBlock}}{}
\item \contentsline{section}{Mem\+Component}{\pageref{classMemComponent}}{}
\item \contentsline{section}{Mem\+Guard}{\pageref{classMemGuard}}{}
\item \contentsline{section}{Memory\+Dependencies}{\pageref{classMemoryDependencies}}{}
\item \contentsline{section}{Dynamic\+Instruction\+::Memory\+Info}{\pageref{structDynamicInstruction_1_1MemoryInfo}}{}
\item \contentsline{section}{Memory\+Manager\+Base}{\pageref{classMemoryManagerBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Memory\+Manager\+Fast}{\pageref{classMemoryManagerFast}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Fast\+Nehalem\+::Memory\+Manager}{\pageref{classFastNehalem_1_1MemoryManager}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Memory\+Manager}{\pageref{classParametricDramDirectoryMSI_1_1MemoryManager}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Memory\+Result}{\pageref{structMemoryResult}}{}
\item \contentsline{section}{Memory\+Tracker}{\pageref{classMemoryTracker}}{}
\item \contentsline{section}{Micro\+Op}{\pageref{structMicroOp}}{}
\item \contentsline{section}{MMUPerf\+Model\+Base}{\pageref{classMMUPerfModelBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{MMUPerf\+Model}{\pageref{classMMUPerfModel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Modrian\+Memory\+Manager}{\pageref{classParametricDramDirectoryMSI_1_1ModrianMemoryManager}}{}
\item \contentsline{section}{Modulo\+Num}{\pageref{classModuloNum}}{}
\item \contentsline{section}{Moving\+Average$<$ T $>$}{\pageref{classMovingAverage}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Moving\+Arithmetic\+Mean$<$ T $>$}{\pageref{classMovingArithmeticMean}}{}
\item \contentsline{section}{Moving\+Geometric\+Mean$<$ T $>$}{\pageref{classMovingGeometricMean}}{}
\item \contentsline{section}{Moving\+Median$<$ T $>$}{\pageref{classMovingMedian}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Moving\+Average$<$ Subsecond\+Time $>$}{\pageref{classMovingAverage}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Mshr\+Entry}{\pageref{structParametricDramDirectoryMSI_1_1MshrEntry}}{}
\item \contentsline{section}{config\+::config\+\_\+parser\+::Name}{\pageref{structconfig_1_1config__parser_1_1Name}}{}
\item \contentsline{section}{Net\+Match}{\pageref{classNetMatch}}{}
\item \contentsline{section}{Net\+Packet}{\pageref{classNetPacket}}{}
\item \contentsline{section}{Net\+Recv\+Iterator}{\pageref{classNetRecvIterator}}{}
\item \contentsline{section}{Network}{\pageref{classNetwork}}{}
\item \contentsline{section}{Network\+Model}{\pageref{classNetworkModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Network\+Model\+Bus}{\pageref{classNetworkModelBus}}{}
\item \contentsline{section}{Network\+Model\+EMesh\+Hop\+By\+Hop}{\pageref{classNetworkModelEMeshHopByHop}}{}
\item \contentsline{section}{Network\+Model\+EMesh\+Hop\+Counter}{\pageref{classNetworkModelEMeshHopCounter}}{}
\item \contentsline{section}{Network\+Model\+Magic}{\pageref{classNetworkModelMagic}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Network\+Model\+Bus\+Global}{\pageref{classNetworkModelBusGlobal}}{}
\item \contentsline{section}{Transport\+::Node}{\pageref{classTransport_1_1Node}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sm\+Transport\+::Sm\+Node}{\pageref{classSmTransport_1_1SmNode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{config\+::config\+\_\+parser\+::Node\+Value}{\pageref{structconfig_1_1config__parser_1_1NodeValue}}{}
\item \contentsline{section}{Nuca\+Cache}{\pageref{classNucaCache}}{}
\item \contentsline{section}{Operand}{\pageref{classOperand}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Walker}{\pageref{classParametricDramDirectoryMSI_1_1PageTableWalker}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Hash\+Table\+PTW}{\pageref{classParametricDramDirectoryMSI_1_1HashTablePTW}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Hash\+Dont\+Cache}{\pageref{classParametricDramDirectoryMSI_1_1PageTableHashDontCache}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Virtualized}{\pageref{classParametricDramDirectoryMSI_1_1PageTableVirtualized}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Walker\+Cuckoo}{\pageref{classParametricDramDirectoryMSI_1_1PageTableWalkerCuckoo}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Page\+Table\+Walker\+Radix}{\pageref{classParametricDramDirectoryMSI_1_1PageTableWalkerRadix}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::TLB\+::pair\+\_\+hash}{\pageref{structParametricDramDirectoryMSI_1_1TLB_1_1pair__hash}}{}
\item \contentsline{section}{Performance\+Model}{\pageref{classPerformanceModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Micro\+Op\+Performance\+Model}{\pageref{classMicroOpPerformanceModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Interval\+Performance\+Model}{\pageref{classIntervalPerformanceModel}}{}
\item \contentsline{section}{Rob\+Performance\+Model}{\pageref{classRobPerformanceModel}}{}
\item \contentsline{section}{Rob\+Smt\+Performance\+Model}{\pageref{classRobSmtPerformanceModel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{One\+IPCPerformance\+Model}{\pageref{classOneIPCPerformanceModel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{\+\_\+\+Set\+Lock\+::Perset\+Lock}{\pageref{class__SetLock_1_1PersetLock}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Physical\+Memory\+Allocator}{\pageref{classParametricDramDirectoryMSI_1_1PhysicalMemoryAllocator}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Buddy\+Allocator}{\pageref{classParametricDramDirectoryMSI_1_1BuddyAllocator}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Slab\+Allocator}{\pageref{classParametricDramDirectoryMSI_1_1SlabAllocator}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Pow2$<$ N $>$}{\pageref{classPow2}}{}
\item \contentsline{section}{Pow2$<$ 0 $>$}{\pageref{classPow2_3_010_01_4}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Prefetch}{\pageref{classParametricDramDirectoryMSI_1_1Prefetch}}{}
\item \contentsline{section}{Prefetcher}{\pageref{classPrefetcher}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Ghb\+Prefetcher}{\pageref{classGhbPrefetcher}}{}
\item \contentsline{section}{IPStride\+Prefetcher}{\pageref{classIPStridePrefetcher}}{}
\item \contentsline{section}{Simple\+Prefetcher}{\pageref{classSimplePrefetcher}}{}
\item \contentsline{section}{Streamer}{\pageref{classStreamer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Memory\+Dependencies\+::Producer}{\pageref{structMemoryDependencies_1_1Producer}}{}
\item \contentsline{section}{Progress}{\pageref{classProgress}}{}
\item \contentsline{section}{Pthread\+Emu\+::pthread\+\_\+counters\+\_\+t}{\pageref{structPthreadEmu_1_1pthread__counters__t}}{}
\item \contentsline{section}{lite\+::pthread\+\_\+functions\+\_\+t}{\pageref{structlite_1_1pthread__functions__t}}{}
\item \contentsline{section}{ptw\+\_\+table}{\pageref{structptw__table}}{}
\item \contentsline{section}{ptw\+\_\+table\+\_\+entry}{\pageref{structptw__table__entry}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::PWC}{\pageref{classParametricDramDirectoryMSI_1_1PWC}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Bbv}{\pageref{classHooksPy_1_1PyBbv}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Config}{\pageref{classHooksPy_1_1PyConfig}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Control}{\pageref{classHooksPy_1_1PyControl}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Dvfs}{\pageref{classHooksPy_1_1PyDvfs}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Hooks}{\pageref{classHooksPy_1_1PyHooks}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Mem}{\pageref{classHooksPy_1_1PyMem}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Stats}{\pageref{classHooksPy_1_1PyStats}}{}
\item \contentsline{section}{Hooks\+Py\+::Py\+Thread}{\pageref{classHooksPy_1_1PyThread}}{}
\item \contentsline{section}{Queue\+Model}{\pageref{classQueueModel}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Queue\+Model\+Basic}{\pageref{classQueueModelBasic}}{}
\item \contentsline{section}{Queue\+Model\+Contention}{\pageref{classQueueModelContention}}{}
\item \contentsline{section}{Queue\+Model\+History\+List}{\pageref{classQueueModelHistoryList}}{}
\item \contentsline{section}{Queue\+Model\+Windowed\+MG1}{\pageref{classQueueModelWindowedMG1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Random}{\pageref{classRandom}}{}
\item \contentsline{section}{Range}{\pageref{structRange}}{}
\item \contentsline{section}{raw\+\_\+spinlock\+\_\+t}{\pageref{structraw__spinlock__t}}{}
\item \contentsline{section}{Register\+Dependencies}{\pageref{classRegisterDependencies}}{}
\item \contentsline{section}{Req\+Queue\+List\+Template$<$ T\+\_\+\+Req $>$}{\pageref{classReqQueueListTemplate}}{}
\item \contentsline{section}{Req\+Queue\+List\+Template$<$ Cache\+Directory\+Waiter $>$}{\pageref{classReqQueueListTemplate}}{}
\item \contentsline{section}{riscvinstr}{\pageref{structriscvinstr}}{}
\item \contentsline{section}{RLB}{\pageref{classRLB}}{}
\item \contentsline{section}{Rob\+Contention}{\pageref{classRobContention}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Rob\+Contention\+Boom\+V1}{\pageref{classRobContentionBoomV1}}{}
\item \contentsline{section}{Rob\+Contention\+Nehalem}{\pageref{classRobContentionNehalem}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Rob\+Smt\+Timer\+::Rob\+Entry}{\pageref{classRobSmtTimer_1_1RobEntry}}{}
\item \contentsline{section}{Rob\+Timer\+::Rob\+Entry}{\pageref{classRobTimer_1_1RobEntry}}{}
\item \contentsline{section}{Rob\+Smt\+Timer\+::Rob\+Thread}{\pageref{classRobSmtTimer_1_1RobThread}}{}
\item \contentsline{section}{Rob\+Timer}{\pageref{classRobTimer}}{}
\item \contentsline{section}{Routine\+Tracer\+::Routine}{\pageref{classRoutineTracer_1_1Routine}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Routine\+Tracer\+Function\+Stats\+::Routine}{\pageref{classRoutineTracerFunctionStats_1_1Routine}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Routine\+Tracer}{\pageref{classRoutineTracer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Memory\+Tracker\+::Routine\+Tracer}{\pageref{classMemoryTracker_1_1RoutineTracer}}{}
\item \contentsline{section}{Routine\+Tracer\+Function\+Stats\+::Rtn\+Master}{\pageref{classRoutineTracerFunctionStats_1_1RtnMaster}}{}
\item \contentsline{section}{Routine\+Tracer\+Ondemand\+::Rtn\+Master}{\pageref{classRoutineTracerOndemand_1_1RtnMaster}}{}
\item \contentsline{section}{Routine\+Tracer\+Print\+::Rtn\+Master}{\pageref{classRoutineTracerPrint_1_1RtnMaster}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Routine\+Tracer\+Function\+Stats}{\pageref{classRoutineTracerFunctionStats}}{}
\item \contentsline{section}{Routine\+Tracer\+Ondemand}{\pageref{classRoutineTracerOndemand}}{}
\item \contentsline{section}{Routine\+Tracer\+Print}{\pageref{classRoutineTracerPrint}}{}
\item \contentsline{section}{Routine\+Tracer\+Thread}{\pageref{classRoutineTracerThread}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Memory\+Tracker\+::Routine\+Tracer\+Thread}{\pageref{classMemoryTracker_1_1RoutineTracerThread}}{}
\item \contentsline{section}{Routine\+Tracer\+Function\+Stats\+::Rtn\+Thread}{\pageref{classRoutineTracerFunctionStats_1_1RtnThread}}{}
\item \contentsline{section}{Routine\+Tracer\+Ondemand\+::Rtn\+Thread}{\pageref{classRoutineTracerOndemand_1_1RtnThread}}{}
\item \contentsline{section}{Routine\+Tracer\+Print\+::Rtn\+Thread}{\pageref{classRoutineTracerPrint_1_1RtnThread}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RPTEntry}{\pageref{classRPTEntry}}{}
\item \contentsline{section}{Runnable}{\pageref{classRunnable}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Core\+Thread}{\pageref{classCoreThread}}{}
\item \contentsline{section}{Sim\+Thread}{\pageref{classSimThread}}{}
\item \contentsline{section}{Trace\+Manager\+::Monitor}{\pageref{classTraceManager_1_1Monitor}}{}
\item \contentsline{section}{Trace\+Thread}{\pageref{classTraceThread}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Sampling\+Algorithm}{\pageref{classSamplingAlgorithm}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Periodic\+Sampling}{\pageref{classPeriodicSampling}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Sampling\+Manager}{\pageref{classSamplingManager}}{}
\item \contentsline{section}{Sampling\+Provider}{\pageref{classSamplingProvider}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Instr\+Count\+Sampling}{\pageref{classInstrCountSampling}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Saturating\+Predictor$<$ n $>$}{\pageref{classSaturatingPredictor}}{}
\item \contentsline{section}{Scheduler}{\pageref{classScheduler}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Scheduler\+Dynamic}{\pageref{classSchedulerDynamic}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Scheduler\+Pinned\+Base}{\pageref{classSchedulerPinnedBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Scheduler\+Big\+Small}{\pageref{classSchedulerBigSmall}}{}
\item \contentsline{section}{Scheduler\+Pinned}{\pageref{classSchedulerPinned}}{}
\item \contentsline{section}{Scheduler\+Roaming}{\pageref{classSchedulerRoaming}}{}
\item \contentsline{section}{Scheduler\+Sequential}{\pageref{classSchedulerSequential}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Scheduler\+Static}{\pageref{classSchedulerStatic}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Scoped\+Fxsave}{\pageref{classScopedFxsave}}{}
\item \contentsline{section}{Scoped\+Lock}{\pageref{classScopedLock}}{}
\item \contentsline{section}{Scoped\+Read\+Lock}{\pageref{classScopedReadLock}}{}
\item \contentsline{section}{Scoped\+Timer}{\pageref{classScopedTimer}}{}
\item \contentsline{section}{Spin\+Loop\+Detector\+::Sdt\+Entry}{\pageref{structSpinLoopDetector_1_1SdtEntry}}{}
\item \contentsline{section}{config\+::Section}{\pageref{classconfig_1_1Section}}{}
\item \contentsline{section}{SELock}{\pageref{classSELock}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{\+\_\+\+SELock}{\pageref{class__SELock}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Semaphore}{\pageref{classSemaphore}}{}
\item \contentsline{section}{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Shmem\+Msg}{\pageref{classPrL1PrL2DramDirectoryMSI_1_1ShmemMsg}}{}
\item \contentsline{section}{Shmem\+Perf}{\pageref{classShmemPerf}}{}
\item \contentsline{section}{Shmem\+Perf\+Model}{\pageref{classShmemPerfModel}}{}
\item \contentsline{section}{Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::Shmem\+Req}{\pageref{classPrL1PrL2DramDirectoryMSI_1_1ShmemReq}}{}
\item \contentsline{section}{Sim\+Barrier}{\pageref{classSimBarrier}}{}
\item \contentsline{section}{Sim\+Cond}{\pageref{classSimCond}}{}
\item \contentsline{section}{Sim\+Futex}{\pageref{classSimFutex}}{}
\item \contentsline{section}{Sim\+Mutex}{\pageref{classSimMutex}}{}
\item \contentsline{section}{Sim\+Thread\+Manager}{\pageref{classSimThreadManager}}{}
\item \contentsline{section}{Simulator}{\pageref{classSimulator}}{}
\item \contentsline{section}{Smt\+Timer\+::Smt\+Thread}{\pageref{classSmtTimer_1_1SmtThread}}{}
\item \contentsline{section}{Smt\+Timer}{\pageref{classSmtTimer}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Rob\+Smt\+Timer}{\pageref{classRobSmtTimer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Spin\+Loop\+Detection\+State}{\pageref{structSpinLoopDetectionState}}{}
\item \contentsline{section}{Spin\+Loop\+Detector}{\pageref{classSpinLoopDetector}}{}
\item \contentsline{section}{Stable\+Iterator$<$ T $>$}{\pageref{classStableIterator}}{}
\item \contentsline{section}{stack\+\_\+frame}{\pageref{structstack__frame}}{}
\item \contentsline{section}{Thread\+Stats\+Manager\+::Stat\+Callback}{\pageref{structThreadStatsManager_1_1StatCallback}}{}
\item \contentsline{section}{Stat\+Hist}{\pageref{classStatHist}}{}
\item \contentsline{section}{stats\+Getter\+Object}{\pageref{structstatsGetterObject}}{}
\item \contentsline{section}{Stats\+Manager}{\pageref{classStatsManager}}{}
\item \contentsline{section}{Stats\+Metric\+Base}{\pageref{classStatsMetricBase}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stats\+Metric$<$ T $>$}{\pageref{classStatsMetric}}{}
\item \contentsline{section}{Stats\+Metric\+Callback}{\pageref{classStatsMetricCallback}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stream\+Entry}{\pageref{classStreamEntry}}{}
\item \contentsline{section}{subsecond\+\_\+time\+\_\+s}{\pageref{structsubsecond__time__s}}{}
\item \contentsline{section}{Subsecond\+Time}{\pageref{classSubsecondTime}}{}
\item \contentsline{section}{Subsecond\+Time\+Cycle\+Converter}{\pageref{classSubsecondTimeCycleConverter}}{}
\item \contentsline{section}{Sync\+Client}{\pageref{classSyncClient}}{}
\item \contentsline{section}{Sync\+Server}{\pageref{classSyncServer}}{}
\item \contentsline{section}{Syscall\+Mdl\+::syscall\+\_\+args\+\_\+t}{\pageref{structSyscallMdl_1_1syscall__args__t}}{}
\item \contentsline{section}{Syscall\+Mdl}{\pageref{classSyscallMdl}}{}
\item \contentsline{section}{Syscall\+Server}{\pageref{classSyscallServer}}{}
\item \contentsline{section}{table}{\pageref{structtable}}{}
\item \contentsline{section}{table\+\_\+entry}{\pageref{structtable__entry}}{}
\item \contentsline{section}{Ghb\+Prefetcher\+::Table\+Entry}{\pageref{structGhbPrefetcher_1_1TableEntry}}{}
\item \contentsline{section}{Tag}{\pageref{structTag}}{}
\item \contentsline{section}{Tags\+Manager}{\pageref{classTagsManager}}{}
\item \contentsline{section}{TFixed\+Point$<$ one $>$}{\pageref{classTFixedPoint}}{}
\item \contentsline{section}{TFixed\+Point$<$ \+\_\+\+\_\+\+UINT64\+\_\+C(0x4000)$>$}{\pageref{classTFixedPoint}}{}
\item \contentsline{section}{Thread}{\pageref{classThread}}{}
\item \contentsline{section}{Hooks\+Manager\+::Thread\+Create}{\pageref{structHooksManager_1_1ThreadCreate}}{}
\item \contentsline{section}{Scheduler\+Pinned\+Base\+::Thread\+Info}{\pageref{classSchedulerPinnedBase_1_1ThreadInfo}}{}
\item \contentsline{section}{Thread\+Local\+Storage}{\pageref{structThreadLocalStorage}}{}
\item \contentsline{section}{Thread\+Manager}{\pageref{classThreadManager}}{}
\item \contentsline{section}{Hooks\+Manager\+::Thread\+Migrate}{\pageref{structHooksManager_1_1ThreadMigrate}}{}
\item \contentsline{section}{Hooks\+Manager\+::Thread\+Resume}{\pageref{structHooksManager_1_1ThreadResume}}{}
\item \contentsline{section}{Thread\+Manager\+::Thread\+Spawn\+Request}{\pageref{structThreadManager_1_1ThreadSpawnRequest}}{}
\item \contentsline{section}{Hooks\+Manager\+::Thread\+Stall}{\pageref{structHooksManager_1_1ThreadStall}}{}
\item \contentsline{section}{Routine\+Tracer\+Function\+Stats\+::Thread\+Stat\+Aggregates}{\pageref{classRoutineTracerFunctionStats_1_1ThreadStatAggregates}}{}
\item \contentsline{section}{Thread\+Stat\+Aggregates}{\pageref{classThreadStatAggregates}}{}
\item \contentsline{section}{Routine\+Tracer\+Function\+Stats\+::Thread\+Stat\+Cpi\+Mem}{\pageref{classRoutineTracerFunctionStats_1_1ThreadStatCpiMem}}{}
\item \contentsline{section}{Thread\+Manager\+::Thread\+State}{\pageref{structThreadManager_1_1ThreadState}}{}
\item \contentsline{section}{Thread\+Stat\+Named\+Stat}{\pageref{classThreadStatNamedStat}}{}
\item \contentsline{section}{Thread\+Stats\+Manager\+::Thread\+Stats}{\pageref{classThreadStatsManager_1_1ThreadStats}}{}
\item \contentsline{section}{Thread\+Stats\+Manager}{\pageref{classThreadStatsManager}}{}
\item \contentsline{section}{Hooks\+Manager\+::Thread\+Time}{\pageref{structHooksManager_1_1ThreadTime}}{}
\item \contentsline{section}{Time\+Converter$<$ T $>$}{\pageref{structTimeConverter}}{}
\item \contentsline{section}{Time\+Distribution}{\pageref{classTimeDistribution}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Constant\+Time\+Distribution}{\pageref{classConstantTimeDistribution}}{}
\item \contentsline{section}{Normal\+Time\+Distribution}{\pageref{classNormalTimeDistribution}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Timer}{\pageref{classTimer}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::TLB}{\pageref{classParametricDramDirectoryMSI_1_1TLB}}{}
\item \contentsline{section}{TLS}{\pageref{classTLS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Pin\+TLS}{\pageref{classPinTLS}}{}
\item \contentsline{section}{Pthread\+TLS}{\pageref{classPthreadTLS}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Tools}{\pageref{classTools}}{}
\item \contentsline{section}{Topology\+Info}{\pageref{classTopologyInfo}}{}
\item \contentsline{section}{Total\+Timer}{\pageref{classTotalTimer}}{}
\item \contentsline{section}{Trace\+Manager}{\pageref{classTraceManager}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Transition}{\pageref{classParametricDramDirectoryMSI_1_1Transition}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Translation\+Result\+Struct}{\pageref{structParametricDramDirectoryMSI_1_1TranslationResultStruct}}{}
\item \contentsline{section}{Transport}{\pageref{classTransport}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Sm\+Transport}{\pageref{classSmTransport}}{}
\end{DoxyCompactList}
\item \contentsline{section}{tree\+\_\+node}{\pageref{structtree__node}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::ULB}{\pageref{classParametricDramDirectoryMSI_1_1ULB}}{}
\item \contentsline{section}{Unspecified\+Type}{\pageref{classUnspecifiedType}}{}
\item \contentsline{section}{Unstructured\+Buffer}{\pageref{classUnstructuredBuffer}}{}
\item \contentsline{section}{Instruction\+Tracer\+::uop\+\_\+times\+\_\+t}{\pageref{structInstructionTracer_1_1uop__times__t}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Utopia}{\pageref{classParametricDramDirectoryMSI_1_1Utopia}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Utopia\+Cache}{\pageref{classParametricDramDirectoryMSI_1_1UtopiaCache}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::UTR}{\pageref{classParametricDramDirectoryMSI_1_1UTR}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::va\+Area\+Reader}{\pageref{classParametricDramDirectoryMSI_1_1vaAreaReader}}{}
\item std\+::vector\begin{DoxyCompactList}
\item \contentsline{section}{Directory\+Sharers\+Vector}{\pageref{classDirectorySharersVector}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::Cache\+Cntlr\+List}{\pageref{classParametricDramDirectoryMSI_1_1CacheCntlrList}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Sim\+Futex\+::Waiter}{\pageref{structSimFutex_1_1Waiter}}{}
\item \contentsline{section}{Global\+Predictor\+::Way}{\pageref{classGlobalPredictor_1_1Way}}{}
\item \contentsline{section}{Loop\+Branch\+Predictor\+::Way}{\pageref{classLoopBranchPredictor_1_1Way}}{}
\item \contentsline{section}{Pentium\+MBranch\+Target\+Buffer\+::Way}{\pageref{classPentiumMBranchTargetBuffer_1_1Way}}{}
\item \contentsline{section}{Windows\+::Window\+Entry}{\pageref{structWindows_1_1WindowEntry}}{}
\item \contentsline{section}{Windows}{\pageref{classWindows}}{}
\item \contentsline{section}{Parametric\+Dram\+Directory\+MSI\+::XMem\+Manager}{\pageref{classParametricDramDirectoryMSI_1_1XMemManager}}{}
\end{DoxyCompactList}
