
---

<p align="center">
  <img src="./doc/img/logo/AeneasHDC_white.png#gh-dark-mode-only" alt="Dark Mode Image" width="200">
  <img src="./doc/img/logo/AeneasHDC_black.png#gh-light-mode-only" alt="Light Mode Image" width="200">
</p>
<h1 align="center">Aeneas HyperCompute Platform</h1>
<h4 align="center"> ğŸ”œ !!The first stable version will be released in July 2024!!âŒ› </h2>
<p align="center">
    <em>An automatic open-source environment for simple and fast deployment of flexible Hyperdimensional Computing (HDC) learning models in software and hardware.</em>
    <br>
    


</p>

<p align="center" style="font-size: 18px;">
    <a href="#-model-overview"  style="font-weight: bold;">ğŸ—ºï¸ Model Overview</a> &nbsp;Â·&nbsp;
    <a href="#-getting-started" style="font-weight: bold;">âš™ï¸ Getting Started</a> &nbsp;Â·&nbsp;
    <a href="#-gui" style="font-weight: bold;">âš™ğŸ’» Graphic User Interface (GUI)</a> &nbsp;Â·&nbsp;
    <a href="#-project-structure">ğŸ“‚ Project Structure</a> &nbsp;Â·&nbsp;    
    <a href="#-usage">ğŸ–¥ Usage</a> &nbsp;Â·&nbsp;
    <a href="#-documentation">ğŸ“š Documentation</a> &nbsp;Â·&nbsp;
    <a href="#-publications">ğŸ“œ Publications</a> &nbsp;Â·&nbsp;
    <a href="#-license">âš–ï¸ License</a> &nbsp;Â·&nbsp;
    <a href="#-usage">ğŸ–¥ Frequently Asked Questions (FAQ)</a> &nbsp;Â·&nbsp;
    <a href="#-contribution">ğŸ¤ Contribution</a> &nbsp;Â·&nbsp; </br>;
    <a href="#-acknowledgements">ğŸŒŸ Acknowledgements</a> &nbsp;Â·&nbsp;
    <a href="#-contact">ğŸ“ Contact</a>
</p>


## ğŸ—ºï¸ Model Overview
AeneasHDC is the first automatic open-source framework in the literature to facilitate the generation of flexible hardware accelerators for hyperdimensional computing (HDC) learning problems.
The environment is extremely customizable, supporting a wide range of the most common techniques adopted in the literature for learning models, enabling users to easily assess the impact of
different design choices on model accuracy, memory usage, execution time, energy consumption, and area requirements.
    
The Figure below illustrates the AeneasHDC's workflow. The intuitive <a href="#-gui" style="font-weight: bold;">Graphic User Interface (GUI)</a> allows the user to specify the problem characteristics, including dataset details, the number of features and classes, the desired programming language, and the target FPGA. An interactive mechanism lets the user decide how to distribute the workload between the software and the hardware implementations. The hardware can be generated to accelerate the entire classification process (train, inference, retrain) or just some tasks, deciding, for example, to execute the train and retrain in software and instantiate only the hardware for the inference, as commonly done for embedded applications.
<p align="center">
  <img src="./doc/img/theory/aeneas_model_nobg.png#gh-light-mode-only" alt="Light Mode Image" width="600">
  <img src="./doc/img/theory/aeneas_model_nobg_dark.png#gh-dark-mode-only" alt="Dark Mode Image" width="600">
</p>
The system automatically generates all the configuration files required by the following entities and instantiates the model in software and hardware. 
Thanks to the versatile AeneasHDC library, the software model can be produced in Python, Matlab, or C++. The model is executed, and the results in terms of accuracy and other performance metrics are collected. The data required for inference are extracted and passed to the hardware model.
    
The hardware architecture is generated using the Xilinx Vitis High-Level Synthesis (HLS) tool and then synthesized, simulated and tested using Vivado 2023. The data about energy consumption, execution time and resource allocation are collected from the design.
    
All the results obtained from the software and the hardware implementations are finally relayed to a dedicated report-generation module that compiles a comprehensive HTML-based summary, encapsulating all the information from the run simulations. The summary includes details of the model configuration, dataset specifications, chosen programming language, target hardware platform, and key performance metrics such as execution time, memory usage, energy consumption, and resource utilization.
This report is stored locally and can be readily accessible through the user-friendly GUI, which organizes all conducted tests and allows to review and compare different runs. 

The entire process is engineered to be fully automated, abstracting complex or time-consuming tasks associated with coding models or designing custom hardware architectures. The GUI is an efficient singular point of control that enables users to manage the model at every stage. However, AeneasHDC is completely open-source and makes all its libraries and scripts accessible. <a href="#-documentation">Extensive documentation</a> is provided, covering the basic usage of the model, the theoretical concepts behind parameter selections, and detailed insights into the underlying code and library functions.
    
The AeneasHDC environment is always in evolution and we are constantly adding new models and techniques, aiming to keep up with all the innovations in the literature
However, the model is completely open-source, and the user can easily extend the software and hardware libraries to include new desired models. The detailed how-to-use manual is on GitHub.
We always encourage community <a href="#-contribution">collaboration</a> to enhance and evolve the framework over time. If you have any questions or need help, please <a href="#-contact">contact</a> the support team.
</p>
---

## ğŸš€ Graphic User Interface (GUI)
The Aeneas HyperCompute Platform offers a robust, user-friendly interface designed to simplify the deployment of Hyperdimensional Computing (HDC) models across both software and hardware environments. The platform is built to accommodate researchers and developers looking to rapidly prototype and deploy flexible HDC systems in hardware.

#### Landing Page
The landing page presents a clean and minimalistic design, centered around easy navigation to all the platform's features. Users are greeted with an overview of the platformâ€™s capabilities and an inviting "Dive In!" button to start their project configuration immediately.
<p align="center">
  <img src="https://github.com/AeneasHDC/Reconfigurable_HDC_Platform/assets/104903225/3494bb54-3f59-44ce-be1a-a9e605703f69" width="600">
</p>

#### Configuration Dashboard
The Configuration Dashboard serves as the central hub where users can define the specifics of their HDC model. The dashboard allows users to configure:

- Dataset characteristics
- Learning task
- Desired design choices for the HDC model
- Software implementation language choices (Python, Matlab, C++)
- Target FPGA
- Selection of the target learning phase for hardware acceleration (train, inference, retrain, all)
- Desired hardware parallelism

The intuitive layout ensures all settings are accessible in a logical, streamlined manner, facilitating a seamless configuration process.
For more granular control over the configuration settings, modal windows provide detailed options for each component of the HDC model. 
<p align="center">
<img src="https://github.com/AeneasHDC/Reconfigurable_HDC_Platform/assets/104903225/5d56697d-9e77-42fd-b4c2-62b23a74f971" width="600">
</p>
<p align="center">
<img src="https://github.com/AeneasHDC/Reconfigurable_HDC_Platform/assets/104903225/89da923a-ecaf-4c94-923d-a48c53e13807" width="600">
</p>

#### Execution and Reporting Interface
Once the model is configured, a Jupyter notebook is created, including all the functions to compile and execute the specified model in software and hardware. These notebooks also provide a detailed log of the execution, including performance metrics and operational logs, facilitating debugging and performance optimization.
<p align="center">
<img src="https://github.com/AeneasHDC/Reconfigurable_HDC_Platform/assets/104903225/3b38ab2f-0463-45c2-b20f-f59193aad659" width="600">
</p>
<p align="center">
<img src="https://github.com/AeneasHDC/Reconfigurable_HDC_Platform/assets/104903225/1b21e437-8666-4428-a9bc-bfe904e922b3" width="600">
</p>

#### Project and Report Management
The platform includes a project dashboard for managing multiple HDC projects, offering options to open, rename, copy, or delete projects. Additionally, a dedicated reporting interface compiles and displays performance metrics and other crucial data from each run, enhancing transparency and traceability.
<p align="center">
<img src="https://github.com/AeneasHDC/Reconfigurable_HDC_Platform/assets/104903225/944f97e4-80f1-4321-aa66-7ab6a71e27a7" width="600">
</p>
Conclusion
The Aeneas HyperCompute Platform's GUI is crafted to ensure that users can focus more on exploring the impact of different design choices for HDC models and less on the intricacies of custom hardware design.

---

## ğŸš€ Getting Started

**Prerequisites**:
- **Python**: Mandatory 
- **C++** (Optional)
- **Matlab** (Optional)
- **Xilinx Vivado Suite 2023**
- **Xilinx High-Level Synthesis (HLS) tool, Vitis 2023**

**Installation**:
```bash
$ git clone https://github.com/AeneasHDC/Reconfigurable_HDC_Platform.git
$ cd Reconfigurable_HDC_Platform
$ run run.bat
```

---

## ğŸ–¥ Usage
You can find the entire and comprehensive documentation, along with a step-by-step guide on the doc folder.

---

## ğŸ“œ Publications

---
### ğŸ“˜ **AeneasHDC: An Automatic Framework for Deploying Hyperdimensional Computing Models on FPGAs, WCCI-2024**

ğŸ”— [**Abstract**](#abstract) â€¢ ğŸ”— [**Citation**](#citation) â€¢ ğŸ”— [**Download Paper**](./publications/2023_AeneasHyperCompute.pdf)

<details id="abstract">
  <summary><strong>Abstract</strong></summary>
  Hyperdimensional Computing (HDC) is a bio-inspired learning paradigm, that models neural pattern activities using high-dimensional distributed representations.
  HDC leverages parallel and simple vector arithmetic operations to combine and compare different concepts, enabling cognitive and reasoning tasks. 
  The computational efficiency and parallelism of this approach make it particularly suited for hardware implementations, especially as a lightweight, energy-efficient solution for performing learning tasks on resource-constrained edge devices. The HDC pipeline, including encoding, training, and comparison stages, has been extensively explored with various approaches in the literature. However, while these techniques are mainly oriented to improve the model accuracy, their influence on hardware parameters remains largely unexplored. This work presents AeneasHDC, an automatic and open-source platform for the streamlined deployment of HDC models in both software and hardware for classification, regression and clustering tasks. AeneasHDC supports an extensive range of techniques commonly adopted in literature, automates the design of flexible hardware accelerators for HDC, and empowers users to easily assess the impact of different design choices on model accuracy, memory usage, execution time, power consumption, and area requirements. 
</details>

<details id="citation">
  <summary><strong>Citation</strong></summary>

  **Highlight and manually copy the citation format of your choice.**

  - **BibTeX**: 
    ```
    @article{, 
    author = "", 
    title = "", 
    journal = "", 
    year = "", 
    volume = "", 
    pages = ""
    }
    ```

  - **APA**: 
    ```
    ......
    ```

  - **MLA**: 
    ```
    ......
    ```

  - **Chicago**: 
    ```
    ......
    ```
</details>

---


---

## âš–ï¸ License

This project is fortified with the Apache license. For more details, please refer to [LICENSE.txt](./LICENSE.txt).

---

---

## ğŸŒŸ Acknowledgements

We owe our gratitude to:
- **Prof. Mauro Oliveri** - Work supervisor ğŸ“§ [Email](mailto: mauro.olivieri@uniroma1.it)
- **Dr. Antonello Rosato** - Professor of the HDC course at Sapienza ğŸ“§ [Email](mailto: antonello.rosato@uniroma1.it)

This work was partially supported by the Technopole Flagship Project 6 under the Italian PNRR program.

## ğŸ“ Contact

For any collaboration, get in touch with our lead developers:

- **Marco Angioli** - ğŸ“§ [Email](mailto:marco.angioli@uniroma1.it)
- **Saeid Jamili** - ğŸ“§ [Email](mailto:saeid.jamili@uniroma1.it)
