// Seed: 1738397514
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri0 id_8,
    output wand id_9,
    input tri1 id_10,
    output tri0 id_11#(
        .id_19(1),
        .id_20(1),
        .id_21(1),
        .id_22(-1)
    ),
    input wor id_12
    , id_23,
    output uwire id_13,
    input wand id_14,
    input tri1 id_15
    , id_24 = {
      -1'd0
    },
    input tri0 id_16,
    input wor id_17
);
  wire id_25;
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    output tri id_2,
    input tri id_3,
    output supply0 id_4,
    input tri0 id_5[-1 'b0 : -1],
    input supply1 id_6,
    input wor id_7,
    input wire id_8,
    output tri1 id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_9,
      id_7,
      id_1,
      id_8,
      id_0,
      id_3,
      id_0,
      id_3,
      id_9,
      id_6,
      id_0,
      id_8,
      id_3,
      id_3,
      id_7
  );
  assign modCall_1.id_9 = 0;
endmodule
