<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <export preferredWidth="254" />
   <name preferredWidth="300" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="447" />
   <clocksource preferredWidth="446" />
   <frequency preferredWidth="430" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project/Templates,Project" />
 <window width="1680" height="988" x="0" y="25" />
 <generation
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   block_symbol_file="0"
   synthesis="1" />
</preferences>
