
// RISC-V SUB-MODULES :
//=====================
`include "../src/jive_decode.v"
`include "../src/jive_reg_file.v"
`include "../src/jive_alu16.v"
`include "../src/jive_csr.v"

// RISC-V TOP LEVEL :
//===================
`include "../src/jive_cpu_top.v"
