// Seed: 1827644796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_15;
  wire  id_16;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd19,
    parameter id_3 = 32'd99,
    parameter id_5 = 32'd21,
    parameter id_7 = 32'd4
) (
    input  tri0  id_0,
    input  uwire id_1,
    output tri0  _id_2
    , _id_7,
    input  wand  _id_3,
    output wor   id_4,
    input  tri   _id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  final begin : LABEL_0
    wait (id_8);
  end
  struct packed {
    struct packed {
      logic [!  id_3 : -1] id_9;
      logic [1 'b0 &  1 : id_7] id_10;
    } [-1 : id_2] id_11;
    logic [-1 'b0 ==  -1 'b0 : id_7] id_12;
  } [id_5 : 1] id_13;
  ;
  wire id_14;
endmodule
