============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           Apr 20 2025  03:37:21 pm
  Module:                 ATmega328pb
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
           View: view_tt_v1p5_25c
     Startpoint: (R) clk
       Endpoint: (R) USARTn_1_inst_tx_bitcnt_reg[3]/CK

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-       0            

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  clk                               (i)     -     R     (arrival)   1935  0.0     0     0       0    (-,-) 
  USARTn_1_inst_tx_bitcnt_reg[3]/CK -       -     R     DQHDV0      1935    -     -     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------------

(i) : Net is ideal.


