-- Copyright (C) 2025  Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Altera and sold by Altera or its authorized distributors.  Please
-- refer to the Altera Software License Subscription Agreements 
-- on the Quartus Prime software download page.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

-- DATE "11/06/2025 22:55:00"

-- 
-- Device: Altera EP4CE6F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopDE IS
    PORT (
	CLOCK : IN std_logic;
	reset : IN std_logic;
	regin : IN std_logic_vector(4 DOWNTO 0);
	ClockDIV : BUFFER std_logic;
	PC : BUFFER std_logic_vector(31 DOWNTO 0);
	instr : BUFFER std_logic_vector(31 DOWNTO 0);
	regout : BUFFER std_logic_vector(31 DOWNTO 0);
	estado : BUFFER std_logic_vector(3 DOWNTO 0)
	);
END TopDE;

-- Design Ports Information
-- regin[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regin[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regin[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regin[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regin[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ClockDIV	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[1]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[2]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[3]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[7]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[8]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[12]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[13]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[15]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[16]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[17]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[18]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[19]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[20]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[21]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[22]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[23]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[26]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[27]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[28]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[29]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[30]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC[31]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[3]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[4]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[5]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[8]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[11]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[13]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[14]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[16]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[17]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[18]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[19]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[20]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[21]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[22]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[23]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[24]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[25]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[26]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[27]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[28]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[29]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[30]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instr[31]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[5]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[8]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[9]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[10]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[11]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[12]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[13]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[14]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[15]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[16]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[17]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[18]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[19]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[20]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[21]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[22]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[23]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[24]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[25]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[26]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[27]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[28]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[29]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regout[31]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- estado[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- estado[1]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- estado[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- estado[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopDE IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_regin : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ClockDIV : std_logic;
SIGNAL ww_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_regout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_estado : std_logic_vector(3 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ClockDIV_i~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \regin[0]~input_o\ : std_logic;
SIGNAL \regin[1]~input_o\ : std_logic;
SIGNAL \regin[2]~input_o\ : std_logic;
SIGNAL \regin[3]~input_o\ : std_logic;
SIGNAL \regin[4]~input_o\ : std_logic;
SIGNAL \ClockDIV~output_o\ : std_logic;
SIGNAL \PC[0]~output_o\ : std_logic;
SIGNAL \PC[1]~output_o\ : std_logic;
SIGNAL \PC[2]~output_o\ : std_logic;
SIGNAL \PC[3]~output_o\ : std_logic;
SIGNAL \PC[4]~output_o\ : std_logic;
SIGNAL \PC[5]~output_o\ : std_logic;
SIGNAL \PC[6]~output_o\ : std_logic;
SIGNAL \PC[7]~output_o\ : std_logic;
SIGNAL \PC[8]~output_o\ : std_logic;
SIGNAL \PC[9]~output_o\ : std_logic;
SIGNAL \PC[10]~output_o\ : std_logic;
SIGNAL \PC[11]~output_o\ : std_logic;
SIGNAL \PC[12]~output_o\ : std_logic;
SIGNAL \PC[13]~output_o\ : std_logic;
SIGNAL \PC[14]~output_o\ : std_logic;
SIGNAL \PC[15]~output_o\ : std_logic;
SIGNAL \PC[16]~output_o\ : std_logic;
SIGNAL \PC[17]~output_o\ : std_logic;
SIGNAL \PC[18]~output_o\ : std_logic;
SIGNAL \PC[19]~output_o\ : std_logic;
SIGNAL \PC[20]~output_o\ : std_logic;
SIGNAL \PC[21]~output_o\ : std_logic;
SIGNAL \PC[22]~output_o\ : std_logic;
SIGNAL \PC[23]~output_o\ : std_logic;
SIGNAL \PC[24]~output_o\ : std_logic;
SIGNAL \PC[25]~output_o\ : std_logic;
SIGNAL \PC[26]~output_o\ : std_logic;
SIGNAL \PC[27]~output_o\ : std_logic;
SIGNAL \PC[28]~output_o\ : std_logic;
SIGNAL \PC[29]~output_o\ : std_logic;
SIGNAL \PC[30]~output_o\ : std_logic;
SIGNAL \PC[31]~output_o\ : std_logic;
SIGNAL \instr[0]~output_o\ : std_logic;
SIGNAL \instr[1]~output_o\ : std_logic;
SIGNAL \instr[2]~output_o\ : std_logic;
SIGNAL \instr[3]~output_o\ : std_logic;
SIGNAL \instr[4]~output_o\ : std_logic;
SIGNAL \instr[5]~output_o\ : std_logic;
SIGNAL \instr[6]~output_o\ : std_logic;
SIGNAL \instr[7]~output_o\ : std_logic;
SIGNAL \instr[8]~output_o\ : std_logic;
SIGNAL \instr[9]~output_o\ : std_logic;
SIGNAL \instr[10]~output_o\ : std_logic;
SIGNAL \instr[11]~output_o\ : std_logic;
SIGNAL \instr[12]~output_o\ : std_logic;
SIGNAL \instr[13]~output_o\ : std_logic;
SIGNAL \instr[14]~output_o\ : std_logic;
SIGNAL \instr[15]~output_o\ : std_logic;
SIGNAL \instr[16]~output_o\ : std_logic;
SIGNAL \instr[17]~output_o\ : std_logic;
SIGNAL \instr[18]~output_o\ : std_logic;
SIGNAL \instr[19]~output_o\ : std_logic;
SIGNAL \instr[20]~output_o\ : std_logic;
SIGNAL \instr[21]~output_o\ : std_logic;
SIGNAL \instr[22]~output_o\ : std_logic;
SIGNAL \instr[23]~output_o\ : std_logic;
SIGNAL \instr[24]~output_o\ : std_logic;
SIGNAL \instr[25]~output_o\ : std_logic;
SIGNAL \instr[26]~output_o\ : std_logic;
SIGNAL \instr[27]~output_o\ : std_logic;
SIGNAL \instr[28]~output_o\ : std_logic;
SIGNAL \instr[29]~output_o\ : std_logic;
SIGNAL \instr[30]~output_o\ : std_logic;
SIGNAL \instr[31]~output_o\ : std_logic;
SIGNAL \regout[0]~output_o\ : std_logic;
SIGNAL \regout[1]~output_o\ : std_logic;
SIGNAL \regout[2]~output_o\ : std_logic;
SIGNAL \regout[3]~output_o\ : std_logic;
SIGNAL \regout[4]~output_o\ : std_logic;
SIGNAL \regout[5]~output_o\ : std_logic;
SIGNAL \regout[6]~output_o\ : std_logic;
SIGNAL \regout[7]~output_o\ : std_logic;
SIGNAL \regout[8]~output_o\ : std_logic;
SIGNAL \regout[9]~output_o\ : std_logic;
SIGNAL \regout[10]~output_o\ : std_logic;
SIGNAL \regout[11]~output_o\ : std_logic;
SIGNAL \regout[12]~output_o\ : std_logic;
SIGNAL \regout[13]~output_o\ : std_logic;
SIGNAL \regout[14]~output_o\ : std_logic;
SIGNAL \regout[15]~output_o\ : std_logic;
SIGNAL \regout[16]~output_o\ : std_logic;
SIGNAL \regout[17]~output_o\ : std_logic;
SIGNAL \regout[18]~output_o\ : std_logic;
SIGNAL \regout[19]~output_o\ : std_logic;
SIGNAL \regout[20]~output_o\ : std_logic;
SIGNAL \regout[21]~output_o\ : std_logic;
SIGNAL \regout[22]~output_o\ : std_logic;
SIGNAL \regout[23]~output_o\ : std_logic;
SIGNAL \regout[24]~output_o\ : std_logic;
SIGNAL \regout[25]~output_o\ : std_logic;
SIGNAL \regout[26]~output_o\ : std_logic;
SIGNAL \regout[27]~output_o\ : std_logic;
SIGNAL \regout[28]~output_o\ : std_logic;
SIGNAL \regout[29]~output_o\ : std_logic;
SIGNAL \regout[30]~output_o\ : std_logic;
SIGNAL \regout[31]~output_o\ : std_logic;
SIGNAL \estado[0]~output_o\ : std_logic;
SIGNAL \estado[1]~output_o\ : std_logic;
SIGNAL \estado[2]~output_o\ : std_logic;
SIGNAL \estado[3]~output_o\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \ClockDIV_i~0_combout\ : std_logic;
SIGNAL \ClockDIV_i~feeder_combout\ : std_logic;
SIGNAL \ClockDIV_i~q\ : std_logic;
SIGNAL \ClockDIV_i~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \UNI1|PC_i[2]~30_combout\ : std_logic;
SIGNAL \UNI1|PC_i[2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|PC_i[2]~31\ : std_logic;
SIGNAL \UNI1|PC_i[3]~32_combout\ : std_logic;
SIGNAL \UNI1|PC_i[3]~33\ : std_logic;
SIGNAL \UNI1|PC_i[4]~34_combout\ : std_logic;
SIGNAL \UNI1|PC_i[4]~35\ : std_logic;
SIGNAL \UNI1|PC_i[5]~36_combout\ : std_logic;
SIGNAL \UNI1|PC_i[5]~37\ : std_logic;
SIGNAL \UNI1|PC_i[6]~38_combout\ : std_logic;
SIGNAL \UNI1|PC_i[6]~39\ : std_logic;
SIGNAL \UNI1|PC_i[7]~40_combout\ : std_logic;
SIGNAL \UNI1|PC_i[7]~41\ : std_logic;
SIGNAL \UNI1|PC_i[8]~42_combout\ : std_logic;
SIGNAL \UNI1|PC_i[8]~43\ : std_logic;
SIGNAL \UNI1|PC_i[9]~44_combout\ : std_logic;
SIGNAL \UNI1|PC_i[9]~45\ : std_logic;
SIGNAL \UNI1|PC_i[10]~46_combout\ : std_logic;
SIGNAL \UNI1|PC_i[10]~47\ : std_logic;
SIGNAL \UNI1|PC_i[11]~48_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux20~3_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux20~2_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux20~4_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux30~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux20~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux20~1_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux20~5_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux0~3_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux27~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux30~3_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~1\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~2_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \UNI1|ctrl_unit|Mux4~0_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Equal0~0_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Equal0~1_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Equal2~0_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Equal0~3_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Mux0~2_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Mux0~3_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|Equal0~2_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|WideNor0~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|subt_i~2_combout\ : std_logic;
SIGNAL \UNI1|ctrl_unit|Mux7~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux0~1_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux0~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux9~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Equal1~0_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~25_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~10_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[19]~2_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[19]~3_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[19]~4_combout\ : std_logic;
SIGNAL \UNI1|ctrl_unit|Mux6~0_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[19]~47_combout\ : std_logic;
SIGNAL \UNI1|iRS1[0]~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Equal0~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~6_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~12_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Equal0~1_combout\ : std_logic;
SIGNAL \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ : std_logic;
SIGNAL \UNI1|ctrl_unit|Mux0~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux31~5_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux0~2_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~13_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~13_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~52_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~6_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][16]~15_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~4_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][22]~17_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~5_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][26]~14_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][1]~16_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~232_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~233_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~3_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][28]~13_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][28]~11_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][27]~10_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][23]~12_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~249_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~250_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~14_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~2_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][31]~4_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][17]~5_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~18_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~17_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][1]~3_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][5]~8_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][3]~7_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][16]~9_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][24]~6_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~244_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~245_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~246_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~247_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~7_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][3]~21_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][19]~18_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][30]~20_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][25]~19_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~234_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~235_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][5]~25_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][26]~24_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][27]~22_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~241_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][8]~23_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~242_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|Decoder0~8_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][29]~27_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][19]~29_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][20]~28_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][27]~26_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~238_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~239_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][16]~33_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][14]~30_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][31]~32_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][11]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][11]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][15]~31_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][11]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~236_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~237_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~240_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~243_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~248_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~251_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[11]~252_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~258_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~259_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~241_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~242_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~1_combout\ : std_logic;
SIGNAL \UNI1|iRS1[2]~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~3_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~2_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~253_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~254_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~255_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~256_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~243_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~244_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~250_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~251_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~245_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~246_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~247_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~248_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~249_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~252_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~257_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~260_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[11]~261_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux20~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~40_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~228_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~229_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~218_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~219_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~215_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~216_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~213_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~214_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~217_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~211_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~212_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~220_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~221_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~222_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][10]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][10]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~223_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~224_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~225_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~226_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~227_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~230_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[10]~231_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~37_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~216_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~217_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~199_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~200_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~50_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~211_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~212_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~213_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~214_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~205_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~206_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~203_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~204_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~207_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~201_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~202_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~208_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][9]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~209_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~210_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~215_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~218_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[9]~219_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~34_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~186_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~187_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~179_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~180_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~48_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~181_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~182_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~183_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~184_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~185_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~176_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~177_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~169_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~170_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~173_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~174_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][8]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~171_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~172_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~175_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~178_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~188_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[8]~189_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~31_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~165_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~166_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~46_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~160_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~161_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~162_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~163_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~157_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~158_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~150_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~151_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~154_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~155_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~152_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~153_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~156_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~159_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~164_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][7]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~148_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~149_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~167_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[7]~168_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~28_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~153_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~154_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~146_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~147_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~44_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~148_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~149_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~150_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~151_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~152_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~143_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~144_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~136_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~137_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~138_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~139_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][6]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~140_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~141_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~142_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~145_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~155_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[6]~156_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~25_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][5]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][5]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~132_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~133_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][5]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~115_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~116_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~42_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~127_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~128_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~129_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~130_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~117_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~118_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~124_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~125_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~119_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~120_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][5]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~121_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~122_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~123_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~126_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~131_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~134_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[5]~135_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~22_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][4]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][4]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~111_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~112_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~104_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~105_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~40_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][4]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~106_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~107_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~108_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~109_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~110_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~94_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~95_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~101_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~102_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~96_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~97_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][4]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][4]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][4]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~98_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~99_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~100_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~103_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~113_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[4]~114_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~18_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~19_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][3]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][3]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~90_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~91_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~73_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~74_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~38_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~85_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~86_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~87_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~88_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][3]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~75_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~76_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~82_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~83_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][3]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][3]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~77_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~78_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][3]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][3]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~79_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~80_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~81_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~84_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~89_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~92_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[3]~93_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~14_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~15_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~46_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~47_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~50_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~51_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~48_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~49_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~52_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~53_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~54_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~55_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~63_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~64_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~56_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~57_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~36_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][2]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~58_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~59_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~60_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~61_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~62_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~65_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~10_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~11_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~43_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~44_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~26_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~27_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~38_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~39_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~40_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~41_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~35_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~36_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~28_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~29_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~32_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~33_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][1]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~30_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~31_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~34_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~37_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~42_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~45_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[1]~677_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[1]~5_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[1]~6_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~6_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~7_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~8_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~7_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~9_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~10_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][0]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~4_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~5_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~11_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~16_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~17_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][0]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~14_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~15_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~18_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][0]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~21_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~22_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~19_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~20_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~25_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~26_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][0]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~23_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~24_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~27_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~28_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~29_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[0]~30_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~3_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~4_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~673_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux31~2_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux0~4_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~661_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~662_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~678_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~679_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~673_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~674_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~675_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~676_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~663_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~664_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~670_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~671_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~667_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~668_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][31]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][31]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~665_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~666_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~669_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~672_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~677_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~680_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[31]~45_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[31]~46_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~20_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~100_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[31]~681_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux1~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~598_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~599_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][30]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~605_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~606_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~600_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~601_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~602_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~603_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~604_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~607_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][30]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][30]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~615_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~616_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~608_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~609_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][30]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][30]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][30]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][30]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~610_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~611_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~612_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~613_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~614_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~617_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~17_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[30]~618_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux2~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~627_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~628_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~610_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~611_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~622_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~623_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~624_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~625_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~612_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~613_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~619_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~620_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~614_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~615_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~616_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][29]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~617_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~618_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~621_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~626_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~629_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[29]~630_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[29]~41_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[29]~42_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~92_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux3~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~657_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~658_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~644_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~645_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~642_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~643_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~646_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~640_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~641_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~647_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~648_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~649_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~650_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~651_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~73_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~652_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][28]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][28]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~653_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~654_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~655_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~656_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~659_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~19_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[28]~43_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[28]~44_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[28]~660_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux4~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~585_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~586_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~568_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~569_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~577_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~578_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~570_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~571_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~572_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~573_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~574_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~575_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~576_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~579_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][27]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][27]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~580_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~581_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~582_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~583_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~584_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~587_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[27]~588_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[27]~37_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[27]~38_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~16_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~88_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux5~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~543_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~544_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~533_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~534_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~530_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~531_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~528_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~529_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~532_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~526_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~527_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~535_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~536_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~537_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][26]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~538_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~539_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~540_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~541_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~542_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~545_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[26]~546_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[26]~33_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[26]~34_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~82_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~556_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~557_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~573_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~574_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~558_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~559_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~565_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~566_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~562_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~563_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~560_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~561_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~564_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~567_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][25]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][25]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~568_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~569_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~570_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~571_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~572_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~575_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[25]~35_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[25]~36_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~15_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[25]~576_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux7~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~522_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~523_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][24]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][24]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~507_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~508_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][24]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~509_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~510_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~511_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~505_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~506_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~512_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][24]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~513_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~514_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~515_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~516_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][24]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~517_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~518_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~519_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~520_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~521_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~524_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[24]~525_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~13_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[24]~31_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[24]~32_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~79_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux8~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~493_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~494_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~510_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~511_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~502_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~503_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~495_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~496_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~499_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~500_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~497_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~498_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~501_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~504_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~505_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~506_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~507_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][23]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~508_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~509_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~512_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[23]~29_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[23]~30_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~12_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[23]~513_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~405_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~406_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~395_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~396_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~388_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~389_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~392_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~393_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~390_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~391_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~394_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~397_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~398_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~399_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][22]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~400_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~401_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~402_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~403_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~404_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~407_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[22]~408_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~409_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~410_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][21]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][21]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~426_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~427_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~421_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~422_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~423_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~424_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~415_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~416_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][21]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~413_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~414_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~417_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][21]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~418_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][21]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~419_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~411_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][21]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~412_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~420_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~425_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~428_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[21]~21_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[21]~22_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~8_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[21]~429_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux11~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux11~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~438_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~439_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~433_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~434_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~435_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~436_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~431_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~432_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~437_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~428_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~429_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~425_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~426_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~423_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~424_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~427_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][20]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~421_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~422_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~430_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~440_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[20]~441_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[20]~23_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[20]~24_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~63_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux18~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux12~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~451_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~452_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~444_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~445_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~446_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~447_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~448_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~449_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~450_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~453_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~454_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~455_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~456_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~457_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~458_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~459_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~460_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][19]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][19]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~442_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~443_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~461_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[19]~462_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[19]~25_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[19]~26_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~10_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~64_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux13~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~479_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~480_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~474_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~475_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~476_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~477_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~478_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~472_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~473_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~481_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~489_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~490_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][18]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~484_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~485_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~486_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~487_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~482_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][18]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~483_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~488_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~491_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[18]~27_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[18]~28_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~11_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[18]~492_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux14~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~375_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~376_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~358_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~359_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~367_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~368_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~360_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~361_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~364_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~365_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~362_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~363_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~366_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~369_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~370_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~371_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~372_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][17]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][17]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~373_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~374_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~377_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[17]~378_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[17]~17_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[17]~18_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~6_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~58_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][16]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~363_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~364_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][16]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][16]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~346_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~347_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~350_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~351_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~348_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~349_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~352_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][16]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~353_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~354_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~355_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~58_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][16]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][16]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~358_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~359_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~360_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~361_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~356_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][16]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~357_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~362_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~365_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[16]~15_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[16]~16_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~5_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[16]~366_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux16~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~316_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~317_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~333_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~334_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~328_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~329_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~330_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~331_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~318_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~319_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][15]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~325_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~326_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~322_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~323_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~320_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][15]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~321_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~324_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~327_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~332_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~335_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[15]~336_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~4_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[15]~13_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[15]~14_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~52_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux17~0_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~321_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~322_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~311_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~312_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~308_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~309_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~306_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~307_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~310_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~304_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~305_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~313_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~314_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~315_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][14]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][14]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~316_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~317_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~318_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~319_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~320_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~323_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~3_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[14]~11_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[14]~12_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[14]~324_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux18~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~300_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~301_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~283_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~284_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~292_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~293_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~285_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~286_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~287_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~288_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~289_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~290_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~291_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~294_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][13]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~295_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~296_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~297_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~298_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~299_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~302_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~2_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[13]~9_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[13]~10_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[13]~303_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux19~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux19~1_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux19~2_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[12][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~279_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~280_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[31][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[19][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~269_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~270_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[26][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[18][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[22][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~262_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[30][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~263_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[16][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[20][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~266_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[24][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[28][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~267_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[29][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[17][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[25][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~264_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~265_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~268_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~271_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~272_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~273_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[2][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[3][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[1][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[6][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[7][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[5][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[4][12]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~274_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~275_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~276_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~277_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~278_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~281_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[12]~282_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~42\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~44_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[12]~7_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[12]~8_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~53_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][12]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][12]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~270_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~271_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~253_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~254_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~260_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~261_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~257_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~258_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~255_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~256_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~259_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~262_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~263_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~264_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~265_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~266_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~267_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~268_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~269_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~272_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[12]~273_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~43_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~45\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~47_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~54_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][13]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][13]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~274_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~275_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~291_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~292_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~283_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~284_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~276_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~277_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~280_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~281_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~278_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~279_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~282_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~285_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~286_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~287_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~288_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~289_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~290_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~293_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[13]~294_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~46_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~48\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~50_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~55_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][14]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~312_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~313_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~302_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~303_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~295_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~296_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~297_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~298_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~299_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~300_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~301_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~304_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~307_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~308_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~309_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~310_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~305_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~306_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~311_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~314_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[14]~315_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~49_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~51\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~53_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~56_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][15]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~342_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~343_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~325_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~326_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~327_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~328_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~329_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~330_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~331_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~332_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~333_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~334_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~335_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~336_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~337_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~338_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~339_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~340_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~341_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~344_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[15]~345_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~54\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~56_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~57_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][16]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~354_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~355_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~337_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~338_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~344_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~345_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~339_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~340_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~341_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~342_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~343_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~346_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~347_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~348_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~349_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~350_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~351_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~352_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~353_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~356_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux15~0_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[16]~357_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~55_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~57\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~59_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~59_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][17]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~367_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~368_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~384_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~385_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~379_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~380_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~381_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~382_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~376_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~377_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~369_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~370_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~373_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~374_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~371_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~372_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~375_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~378_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~383_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~386_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[17]~387_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~60\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~66_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~64_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][18]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~480_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~481_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~475_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~476_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~477_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~478_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~473_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~474_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~479_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~470_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~471_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~465_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~466_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~467_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~468_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~469_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~463_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~464_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~472_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~482_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[18]~483_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~65_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~67\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~68_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~63_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[8][19]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~451_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~452_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~468_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~469_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~460_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~461_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~453_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~454_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~455_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~456_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~457_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~458_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~459_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~462_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~463_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~464_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~465_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~466_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~467_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~470_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[19]~471_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~69\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~70_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~9_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~62_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][20]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][20]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~447_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~448_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~440_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~441_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~442_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~443_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~444_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~445_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~446_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~430_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~431_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~437_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~438_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~432_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~433_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~434_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~435_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~436_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~439_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~449_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[20]~450_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~71\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~72_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~61_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][21]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[9][21]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~400_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~401_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~417_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~418_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~409_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~410_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~402_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~403_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~404_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~405_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~406_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~407_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~408_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~411_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~412_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~413_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~414_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~415_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~416_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~419_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux10~0_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[21]~420_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~62_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~73\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~75\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~77_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~65_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][23]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][23]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~501_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~502_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~484_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~485_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~493_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~494_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~490_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~491_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~488_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~489_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~492_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~486_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~487_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~495_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~496_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~497_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~498_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~499_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~500_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~503_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[23]~504_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~76_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~78\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~80_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~66_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][24]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][24]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~531_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~532_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~524_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~525_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~526_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~527_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~528_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~529_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~530_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~521_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~522_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~514_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~515_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~516_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~517_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~518_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~519_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~520_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~523_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~533_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[24]~534_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~81\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~84_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~68_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[21][25]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~549_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~550_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~556_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~557_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~553_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~554_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~551_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~552_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~555_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~558_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~559_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~560_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~561_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~562_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~563_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~564_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~565_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~547_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~548_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~566_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux6~0_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[25]~567_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~83_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~85\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~86_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~14_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~67_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][26]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][26]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~552_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~553_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~545_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~546_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~547_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~548_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~549_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~550_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~551_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~542_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~543_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~535_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~536_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~537_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~538_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~539_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~540_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~541_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~544_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~554_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[26]~555_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~87\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~89_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~69_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][27]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~594_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~595_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~577_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~578_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~579_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~580_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~586_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~587_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~583_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~584_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~581_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~582_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~585_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~588_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~589_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~590_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~591_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~592_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~593_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~596_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[27]~597_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~90\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~94_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~72_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][28]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~648_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~649_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~638_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~639_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~631_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~632_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~633_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~634_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~635_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~636_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~637_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~640_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~643_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~644_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~645_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~646_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~641_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~642_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~647_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~650_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[28]~651_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~93_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~95\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~96_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~18_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~71_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][29]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][29]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~619_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~620_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~636_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~637_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~631_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~632_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~633_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~634_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~628_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~629_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~621_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~622_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~623_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~624_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~625_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~626_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~627_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~630_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~635_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~638_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[29]~639_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~97\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~98_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[30]~39_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[30]~40_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~70_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][30]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~606_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~607_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~593_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~594_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~591_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~592_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~595_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~596_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~597_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~589_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~590_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~598_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~599_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~600_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~601_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~602_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~603_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~604_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~605_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~608_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[30]~609_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~91_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~99\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~101_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~74_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][31]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~669_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~670_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~652_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~653_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~654_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~655_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~661_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~662_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~656_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~657_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~658_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~659_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~660_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~663_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~664_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~665_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~666_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~667_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~668_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~671_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[31]~672_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[2]~676_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~1_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~3_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~5_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~7_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~9_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~11_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~13_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~15_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~17_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~19_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~21_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~23_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~25_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~27_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~29_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~31_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~33_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~35_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~37_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~39_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~41_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~43_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~45_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~47_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~49_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~51_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~53_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~55_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~57_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~59_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~61_cout\ : std_logic;
SIGNAL \UNI1|alu_inst|LessThan0~62_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux31~3_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux31~4_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~2_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][0]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][0]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~22_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~23_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~7_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~8_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~0_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~1_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~2_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~3_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~4_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~5_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~6_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~9_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~15_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~16_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~19_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~20_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~11_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~12_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~21_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[0]~24_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~1_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~5\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~8_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~34_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][1]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][1]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~48_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~49_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~31_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~32_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~43_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~44_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~45_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~46_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~40_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~41_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~33_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~34_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~37_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~38_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~35_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~36_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~39_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~42_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~47_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~50_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[1]~51_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~9\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~13\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~17\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~21\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~24\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~27\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~30\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~33\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~36\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~39\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~41_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux20~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~51_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[15][10]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~237_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~238_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~227_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~228_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~220_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~221_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~224_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~225_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~222_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~223_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~226_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~229_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~230_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~231_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~232_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~233_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~234_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~235_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~236_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~239_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[10]~240_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux21~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~38_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux21~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~49_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][9]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[11][9]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~190_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~191_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~207_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~208_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~202_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~203_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~204_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~205_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~194_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~195_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~196_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~197_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~198_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~199_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~200_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~192_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~193_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~201_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~206_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~209_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[9]~210_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux22~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~35_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux22~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~47_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][8]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][8]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~195_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~196_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~190_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~191_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~192_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~193_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~188_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~189_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~194_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~185_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~186_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~182_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~183_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~180_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~181_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~184_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~178_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~179_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~187_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~197_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[8]~198_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux23~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~32_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux23~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~45_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][7]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][7]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~174_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~175_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~157_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~158_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~159_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~160_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~166_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~167_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~161_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~162_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~163_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~164_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~165_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~168_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~169_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~170_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~171_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~172_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~173_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~176_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[7]~177_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux24~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~29_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux24~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~43_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][6]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][6]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~144_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~145_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~134_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~135_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~131_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~132_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~129_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~130_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~133_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~127_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~128_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~136_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~137_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~138_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~139_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~140_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~141_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~142_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~143_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~146_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[6]~147_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux25~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~26_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux25~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~41_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][5]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[13][5]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~123_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~124_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~106_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~107_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~118_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~119_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~120_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~121_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~108_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~109_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~112_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~113_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~110_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~111_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~114_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~115_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~116_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~117_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~122_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~125_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[5]~126_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux26~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~23_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux26~1_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~39_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[23][4]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~93_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~94_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~88_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~89_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~90_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~91_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~92_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~86_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~87_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~95_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~103_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~104_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~96_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~97_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~98_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~99_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~100_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~101_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~102_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~105_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[4]~674_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux27~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~20_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux27~1_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux27~2_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux27~3_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~37_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[10][3]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~66_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~67_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~83_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~84_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~78_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~79_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~80_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~81_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~75_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~76_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~68_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~69_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~70_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~71_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~72_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~73_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~74_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~77_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~82_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~85_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[3]~675_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux28~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux28~1_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~16_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux28~2_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux28~3_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~35_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][2]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[14][2]~q\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~69_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~70_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~62_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~63_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~64_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~65_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~66_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~67_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~68_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~59_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~60_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~52_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~53_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~56_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~57_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~54_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~55_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~58_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~61_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~71_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|oREGA[2]~72_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux29~0_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux29~1_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~12_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux29~2_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|Mux29~3_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[22]~19_combout\ : std_logic;
SIGNAL \UNI1|mux_mem2reg_inst|C[22]~20_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|oResult~7_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32~60_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][22]~feeder_combout\ : std_logic;
SIGNAL \UNI1|reg_bank|xreg32[27][22]~q\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~386_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~387_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~381_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~382_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~383_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~384_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~385_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~379_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~380_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~388_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~396_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~397_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~389_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~390_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~391_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~392_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~393_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~394_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~395_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~398_combout\ : std_logic;
SIGNAL \UNI1|mux_alusrc|C[22]~399_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~61_combout\ : std_logic;
SIGNAL \UNI1|alu_inst|adder|Add0~74_combout\ : std_logic;
SIGNAL \UNI1|comb~5_combout\ : std_logic;
SIGNAL \UNI1|comb~2_combout\ : std_logic;
SIGNAL \UNI1|comb~1_combout\ : std_logic;
SIGNAL \UNI1|comb~0_combout\ : std_logic;
SIGNAL \UNI1|comb~3_combout\ : std_logic;
SIGNAL \UNI1|comb~4_combout\ : std_logic;
SIGNAL \UNI1|comb~6_combout\ : std_logic;
SIGNAL \UNI1|comb~7_combout\ : std_logic;
SIGNAL \UNI1|comb~9_combout\ : std_logic;
SIGNAL \UNI1|comb~8_combout\ : std_logic;
SIGNAL \UNI1|comb~10_combout\ : std_logic;
SIGNAL \UNI1|comb~11_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~3\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~5\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~7\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~9\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~11\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~13\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~15\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~17\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~19\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~21\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~22_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux21~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~20_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux22~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~18_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux23~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~16_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux24~1_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~14_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux25~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~12_combout\ : std_logic;
SIGNAL \UNI1|ctrl_unit|Mux8~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux24~0_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux26~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~10_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux27~1_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~8_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux28~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~6_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux31~3_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux30~1_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux30~2_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux29~0_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~4_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux31~2_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux31~4_combout\ : std_logic;
SIGNAL \UNI1|gen_imm|Mux31~5_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~0_combout\ : std_logic;
SIGNAL \UNI1|PC_i[11]~49\ : std_logic;
SIGNAL \UNI1|PC_i[12]~50_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~23\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~24_combout\ : std_logic;
SIGNAL \UNI1|PC_i[12]~51\ : std_logic;
SIGNAL \UNI1|PC_i[13]~52_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~25\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~26_combout\ : std_logic;
SIGNAL \UNI1|PC_i[13]~53\ : std_logic;
SIGNAL \UNI1|PC_i[14]~54_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~27\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~28_combout\ : std_logic;
SIGNAL \UNI1|PC_i[14]~55\ : std_logic;
SIGNAL \UNI1|PC_i[15]~56_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~29\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~30_combout\ : std_logic;
SIGNAL \UNI1|PC_i[15]~57\ : std_logic;
SIGNAL \UNI1|PC_i[16]~58_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~31\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~32_combout\ : std_logic;
SIGNAL \UNI1|PC_i[16]~59\ : std_logic;
SIGNAL \UNI1|PC_i[17]~60_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~33\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~34_combout\ : std_logic;
SIGNAL \UNI1|PC_i[17]~61\ : std_logic;
SIGNAL \UNI1|PC_i[18]~62_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~35\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~36_combout\ : std_logic;
SIGNAL \UNI1|PC_i[18]~63\ : std_logic;
SIGNAL \UNI1|PC_i[19]~64_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~37\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~38_combout\ : std_logic;
SIGNAL \UNI1|PC_i[19]~65\ : std_logic;
SIGNAL \UNI1|PC_i[20]~66_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~39\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~40_combout\ : std_logic;
SIGNAL \UNI1|PC_i[20]~67\ : std_logic;
SIGNAL \UNI1|PC_i[21]~68_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~41\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~42_combout\ : std_logic;
SIGNAL \UNI1|PC_i[21]~69\ : std_logic;
SIGNAL \UNI1|PC_i[22]~70_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~43\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~44_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~44_wirecell_combout\ : std_logic;
SIGNAL \UNI1|PC_i[22]~71\ : std_logic;
SIGNAL \UNI1|PC_i[23]~72_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~45\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~46_combout\ : std_logic;
SIGNAL \UNI1|PC_i[23]~73\ : std_logic;
SIGNAL \UNI1|PC_i[24]~74_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~47\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~48_combout\ : std_logic;
SIGNAL \UNI1|PC_i[24]~75\ : std_logic;
SIGNAL \UNI1|PC_i[25]~76_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~49\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~50_combout\ : std_logic;
SIGNAL \UNI1|PC_i[25]~77\ : std_logic;
SIGNAL \UNI1|PC_i[26]~78_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~51\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~52_combout\ : std_logic;
SIGNAL \UNI1|PC_i[26]~79\ : std_logic;
SIGNAL \UNI1|PC_i[27]~80_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~53\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~54_combout\ : std_logic;
SIGNAL \UNI1|PC_i[27]~81\ : std_logic;
SIGNAL \UNI1|PC_i[28]~82_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~55\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~56_combout\ : std_logic;
SIGNAL \UNI1|PC_i[28]~83\ : std_logic;
SIGNAL \UNI1|PC_i[29]~84_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~57\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~58_combout\ : std_logic;
SIGNAL \UNI1|PC_i[29]~85\ : std_logic;
SIGNAL \UNI1|PC_i[30]~86_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~59\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~60_combout\ : std_logic;
SIGNAL \UNI1|PC_i[30]~87\ : std_logic;
SIGNAL \UNI1|PC_i[31]~88_combout\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~61\ : std_logic;
SIGNAL \UNI1|adder_pcimm_inst|Add1~62_combout\ : std_logic;
SIGNAL \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \UNI1|PC_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \UNI1|mux_mem2reg_inst|C\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_ClockDIV_i~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_ClockDIV_i~q\ : std_logic;
SIGNAL \UNI1|ALT_INV_PC_i\ : std_logic_vector(22 DOWNTO 22);

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK <= CLOCK;
ww_reset <= reset;
ww_regin <= regin;
ClockDIV <= ww_ClockDIV;
PC <= ww_PC;
instr <= ww_instr;
regout <= ww_regout;
estado <= ww_estado;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\UNI1|PC_i\(11) & \UNI1|PC_i\(10) & \UNI1|PC_i\(9) & \UNI1|PC_i\(8) & \UNI1|PC_i\(7) & \UNI1|PC_i\(6) & \UNI1|PC_i\(5) & \UNI1|PC_i\(4) & \UNI1|PC_i\(3) & 
\UNI1|PC_i\(2));

\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\UNI1|PC_i\(11) & \UNI1|PC_i\(10) & \UNI1|PC_i\(9) & \UNI1|PC_i\(8) & \UNI1|PC_i\(7) & \UNI1|PC_i\(6) & \UNI1|PC_i\(5) & \UNI1|PC_i\(4) & \UNI1|PC_i\(3) & 
\UNI1|PC_i\(2));

\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\UNI1|PC_i\(11) & \UNI1|PC_i\(10) & \UNI1|PC_i\(9) & \UNI1|PC_i\(8) & \UNI1|PC_i\(7) & \UNI1|PC_i\(6) & \UNI1|PC_i\(5) & \UNI1|PC_i\(4) & \UNI1|PC_i\(3)
& \UNI1|PC_i\(2));

\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\UNI1|PC_i\(11) & \UNI1|PC_i\(10) & \UNI1|PC_i\(9) & \UNI1|PC_i\(8) & \UNI1|PC_i\(7) & \UNI1|PC_i\(6) & \UNI1|PC_i\(5) & \UNI1|PC_i\(4) & \UNI1|PC_i\(3)
& \UNI1|PC_i\(2));

\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(2);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(3);
\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31) <= \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(4);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\UNI1|alu_inst|Mux20~1_combout\ & \UNI1|alu_inst|Mux21~1_combout\ & \UNI1|alu_inst|Mux22~1_combout\ & \UNI1|alu_inst|Mux23~1_combout\ & \UNI1|alu_inst|Mux24~1_combout\ & 
\UNI1|alu_inst|Mux25~1_combout\ & \UNI1|alu_inst|Mux26~1_combout\ & \UNI1|alu_inst|Mux27~3_combout\ & \UNI1|alu_inst|Mux28~3_combout\ & \UNI1|alu_inst|Mux29~3_combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(0) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(1) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(2) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(3) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(4) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(5) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(6) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(7) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(8) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\UNI1|alu_inst|Mux20~1_combout\ & \UNI1|alu_inst|Mux21~1_combout\ & \UNI1|alu_inst|Mux22~1_combout\ & \UNI1|alu_inst|Mux23~1_combout\ & \UNI1|alu_inst|Mux24~1_combout\ & 
\UNI1|alu_inst|Mux25~1_combout\ & \UNI1|alu_inst|Mux26~1_combout\ & \UNI1|alu_inst|Mux27~3_combout\ & \UNI1|alu_inst|Mux28~3_combout\ & \UNI1|alu_inst|Mux29~3_combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(9) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(10) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(11) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(2);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(12) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(3);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(13) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(4);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(14) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(5);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(15) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(6);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(16) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(7);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(17) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(8);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\UNI1|alu_inst|Mux20~1_combout\ & \UNI1|alu_inst|Mux21~1_combout\ & \UNI1|alu_inst|Mux22~1_combout\ & \UNI1|alu_inst|Mux23~1_combout\ & \UNI1|alu_inst|Mux24~1_combout\ & 
\UNI1|alu_inst|Mux25~1_combout\ & \UNI1|alu_inst|Mux26~1_combout\ & \UNI1|alu_inst|Mux27~3_combout\ & \UNI1|alu_inst|Mux28~3_combout\ & \UNI1|alu_inst|Mux29~3_combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(18) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(19) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(20) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(21) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(22) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(23) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(24) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(25) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(26) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\UNI1|alu_inst|Mux20~1_combout\ & \UNI1|alu_inst|Mux21~1_combout\ & \UNI1|alu_inst|Mux22~1_combout\ & \UNI1|alu_inst|Mux23~1_combout\ & \UNI1|alu_inst|Mux24~1_combout\ & 
\UNI1|alu_inst|Mux25~1_combout\ & \UNI1|alu_inst|Mux26~1_combout\ & \UNI1|alu_inst|Mux27~3_combout\ & \UNI1|alu_inst|Mux28~3_combout\ & \UNI1|alu_inst|Mux29~3_combout\);

\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(27) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(28) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(29) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(2);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(30) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(3);
\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(31) <= \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(4);

\ClockDIV_i~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ClockDIV_i~q\);

\reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset~input_o\);

\CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK~input_o\);
\ALT_INV_reset~inputclkctrl_outclk\ <= NOT \reset~inputclkctrl_outclk\;
\ALT_INV_ClockDIV_i~clkctrl_outclk\ <= NOT \ClockDIV_i~clkctrl_outclk\;
\ALT_INV_ClockDIV_i~q\ <= NOT \ClockDIV_i~q\;
\UNI1|ALT_INV_PC_i\(22) <= NOT \UNI1|PC_i\(22);
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X34_Y11_N9
\ClockDIV~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_ClockDIV_i~q\,
	devoe => ww_devoe,
	o => \ClockDIV~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\PC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(0),
	devoe => ww_devoe,
	o => \PC[0]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\PC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(1),
	devoe => ww_devoe,
	o => \PC[1]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\PC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(2),
	devoe => ww_devoe,
	o => \PC[2]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\PC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(3),
	devoe => ww_devoe,
	o => \PC[3]~output_o\);

-- Location: IOOBUF_X9_Y24_N16
\PC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(4),
	devoe => ww_devoe,
	o => \PC[4]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\PC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(5),
	devoe => ww_devoe,
	o => \PC[5]~output_o\);

-- Location: IOOBUF_X16_Y24_N16
\PC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(6),
	devoe => ww_devoe,
	o => \PC[6]~output_o\);

-- Location: IOOBUF_X0_Y9_N2
\PC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(7),
	devoe => ww_devoe,
	o => \PC[7]~output_o\);

-- Location: IOOBUF_X11_Y24_N23
\PC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(8),
	devoe => ww_devoe,
	o => \PC[8]~output_o\);

-- Location: IOOBUF_X7_Y24_N2
\PC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(9),
	devoe => ww_devoe,
	o => \PC[9]~output_o\);

-- Location: IOOBUF_X11_Y24_N9
\PC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(10),
	devoe => ww_devoe,
	o => \PC[10]~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\PC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(11),
	devoe => ww_devoe,
	o => \PC[11]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\PC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(12),
	devoe => ww_devoe,
	o => \PC[12]~output_o\);

-- Location: IOOBUF_X0_Y19_N23
\PC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(13),
	devoe => ww_devoe,
	o => \PC[13]~output_o\);

-- Location: IOOBUF_X13_Y24_N23
\PC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(14),
	devoe => ww_devoe,
	o => \PC[14]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\PC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(15),
	devoe => ww_devoe,
	o => \PC[15]~output_o\);

-- Location: IOOBUF_X5_Y24_N2
\PC[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(16),
	devoe => ww_devoe,
	o => \PC[16]~output_o\);

-- Location: IOOBUF_X13_Y24_N9
\PC[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(17),
	devoe => ww_devoe,
	o => \PC[17]~output_o\);

-- Location: IOOBUF_X9_Y24_N9
\PC[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(18),
	devoe => ww_devoe,
	o => \PC[18]~output_o\);

-- Location: IOOBUF_X11_Y24_N16
\PC[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(19),
	devoe => ww_devoe,
	o => \PC[19]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\PC[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(20),
	devoe => ww_devoe,
	o => \PC[20]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\PC[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(21),
	devoe => ww_devoe,
	o => \PC[21]~output_o\);

-- Location: IOOBUF_X0_Y8_N16
\PC[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|ALT_INV_PC_i\(22),
	devoe => ww_devoe,
	o => \PC[22]~output_o\);

-- Location: IOOBUF_X13_Y24_N16
\PC[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(23),
	devoe => ww_devoe,
	o => \PC[23]~output_o\);

-- Location: IOOBUF_X3_Y24_N16
\PC[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(24),
	devoe => ww_devoe,
	o => \PC[24]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\PC[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(25),
	devoe => ww_devoe,
	o => \PC[25]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\PC[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(26),
	devoe => ww_devoe,
	o => \PC[26]~output_o\);

-- Location: IOOBUF_X0_Y8_N9
\PC[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(27),
	devoe => ww_devoe,
	o => \PC[27]~output_o\);

-- Location: IOOBUF_X0_Y6_N23
\PC[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(28),
	devoe => ww_devoe,
	o => \PC[28]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\PC[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(29),
	devoe => ww_devoe,
	o => \PC[29]~output_o\);

-- Location: IOOBUF_X0_Y7_N16
\PC[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(30),
	devoe => ww_devoe,
	o => \PC[30]~output_o\);

-- Location: IOOBUF_X11_Y24_N2
\PC[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|PC_i\(31),
	devoe => ww_devoe,
	o => \PC[31]~output_o\);

-- Location: IOOBUF_X16_Y24_N23
\instr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => \instr[0]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\instr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => \instr[1]~output_o\);

-- Location: IOOBUF_X13_Y24_N2
\instr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => \instr[2]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\instr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => \instr[3]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\instr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => \instr[4]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\instr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => \instr[5]~output_o\);

-- Location: IOOBUF_X18_Y24_N16
\instr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => \instr[6]~output_o\);

-- Location: IOOBUF_X18_Y24_N23
\instr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => \instr[7]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\instr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => \instr[8]~output_o\);

-- Location: IOOBUF_X21_Y24_N9
\instr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => \instr[9]~output_o\);

-- Location: IOOBUF_X21_Y24_N16
\instr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => \instr[10]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\instr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => \instr[11]~output_o\);

-- Location: IOOBUF_X16_Y24_N2
\instr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => \instr[12]~output_o\);

-- Location: IOOBUF_X16_Y0_N16
\instr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => \instr[13]~output_o\);

-- Location: IOOBUF_X16_Y24_N9
\instr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => \instr[14]~output_o\);

-- Location: IOOBUF_X21_Y24_N2
\instr[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => \instr[15]~output_o\);

-- Location: IOOBUF_X28_Y24_N16
\instr[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => \instr[16]~output_o\);

-- Location: IOOBUF_X0_Y22_N2
\instr[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => \instr[17]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\instr[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => \instr[18]~output_o\);

-- Location: IOOBUF_X0_Y5_N23
\instr[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => \instr[19]~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\instr[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => \instr[20]~output_o\);

-- Location: IOOBUF_X28_Y24_N9
\instr[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => \instr[21]~output_o\);

-- Location: IOOBUF_X21_Y0_N16
\instr[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => \instr[22]~output_o\);

-- Location: IOOBUF_X7_Y24_N9
\instr[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => \instr[23]~output_o\);

-- Location: IOOBUF_X23_Y24_N23
\instr[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => \instr[24]~output_o\);

-- Location: IOOBUF_X34_Y9_N23
\instr[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => \instr[25]~output_o\);

-- Location: IOOBUF_X34_Y9_N9
\instr[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => \instr[26]~output_o\);

-- Location: IOOBUF_X18_Y24_N9
\instr[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => \instr[27]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\instr[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => \instr[28]~output_o\);

-- Location: IOOBUF_X13_Y0_N2
\instr[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => \instr[29]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\instr[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => \instr[30]~output_o\);

-- Location: IOOBUF_X5_Y24_N9
\instr[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => \instr[31]~output_o\);

-- Location: IOOBUF_X3_Y24_N2
\regout[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[0]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\regout[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[1]~output_o\);

-- Location: IOOBUF_X28_Y24_N2
\regout[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[2]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\regout[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[3]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\regout[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[4]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\regout[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[5]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\regout[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[6]~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\regout[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[7]~output_o\);

-- Location: IOOBUF_X5_Y24_N16
\regout[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[8]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\regout[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[9]~output_o\);

-- Location: IOOBUF_X25_Y0_N16
\regout[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[10]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\regout[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[11]~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\regout[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[12]~output_o\);

-- Location: IOOBUF_X34_Y17_N2
\regout[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[13]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\regout[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[14]~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\regout[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[15]~output_o\);

-- Location: IOOBUF_X23_Y24_N2
\regout[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[16]~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\regout[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[17]~output_o\);

-- Location: IOOBUF_X13_Y0_N16
\regout[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[18]~output_o\);

-- Location: IOOBUF_X5_Y24_N23
\regout[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[19]~output_o\);

-- Location: IOOBUF_X0_Y4_N16
\regout[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[20]~output_o\);

-- Location: IOOBUF_X9_Y24_N23
\regout[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[21]~output_o\);

-- Location: IOOBUF_X1_Y24_N9
\regout[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[22]~output_o\);

-- Location: IOOBUF_X34_Y7_N16
\regout[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[23]~output_o\);

-- Location: IOOBUF_X21_Y0_N23
\regout[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[24]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\regout[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[25]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\regout[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[26]~output_o\);

-- Location: IOOBUF_X25_Y24_N2
\regout[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[27]~output_o\);

-- Location: IOOBUF_X34_Y19_N9
\regout[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[28]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\regout[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[29]~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\regout[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[30]~output_o\);

-- Location: IOOBUF_X7_Y24_N16
\regout[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \regout[31]~output_o\);

-- Location: IOOBUF_X25_Y24_N16
\estado[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \estado[0]~output_o\);

-- Location: IOOBUF_X32_Y0_N9
\estado[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \estado[1]~output_o\);

-- Location: IOOBUF_X3_Y24_N23
\estado[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \estado[2]~output_o\);

-- Location: IOOBUF_X32_Y24_N23
\estado[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \estado[3]~output_o\);

-- Location: IOIBUF_X0_Y11_N8
\CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

-- Location: CLKCTRL_G2
\CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X33_Y12_N18
\ClockDIV_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDIV_i~0_combout\ = !\ClockDIV_i~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ClockDIV_i~q\,
	combout => \ClockDIV_i~0_combout\);

-- Location: LCCOMB_X33_Y12_N4
\ClockDIV_i~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDIV_i~feeder_combout\ = \ClockDIV_i~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDIV_i~0_combout\,
	combout => \ClockDIV_i~feeder_combout\);

-- Location: FF_X33_Y12_N5
ClockDIV_i : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \ClockDIV_i~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDIV_i~q\);

-- Location: CLKCTRL_G7
\ClockDIV_i~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ClockDIV_i~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ClockDIV_i~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y15_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X14_Y15_N2
\UNI1|PC_i[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[2]~30_combout\ = \UNI1|PC_i\(2) $ (VCC)
-- \UNI1|PC_i[2]~31\ = CARRY(\UNI1|PC_i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(2),
	datad => VCC,
	combout => \UNI1|PC_i[2]~30_combout\,
	cout => \UNI1|PC_i[2]~31\);

-- Location: LCCOMB_X14_Y15_N0
\UNI1|PC_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[2]~feeder_combout\ = \UNI1|PC_i[2]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|PC_i[2]~30_combout\,
	combout => \UNI1|PC_i[2]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N4
\UNI1|PC_i[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[3]~32_combout\ = (\UNI1|PC_i\(3) & (!\UNI1|PC_i[2]~31\)) # (!\UNI1|PC_i\(3) & ((\UNI1|PC_i[2]~31\) # (GND)))
-- \UNI1|PC_i[3]~33\ = CARRY((!\UNI1|PC_i[2]~31\) # (!\UNI1|PC_i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(3),
	datad => VCC,
	cin => \UNI1|PC_i[2]~31\,
	combout => \UNI1|PC_i[3]~32_combout\,
	cout => \UNI1|PC_i[3]~33\);

-- Location: LCCOMB_X14_Y15_N6
\UNI1|PC_i[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[4]~34_combout\ = (\UNI1|PC_i\(4) & (\UNI1|PC_i[3]~33\ $ (GND))) # (!\UNI1|PC_i\(4) & (!\UNI1|PC_i[3]~33\ & VCC))
-- \UNI1|PC_i[4]~35\ = CARRY((\UNI1|PC_i\(4) & !\UNI1|PC_i[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(4),
	datad => VCC,
	cin => \UNI1|PC_i[3]~33\,
	combout => \UNI1|PC_i[4]~34_combout\,
	cout => \UNI1|PC_i[4]~35\);

-- Location: LCCOMB_X14_Y15_N8
\UNI1|PC_i[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[5]~36_combout\ = (\UNI1|PC_i\(5) & (!\UNI1|PC_i[4]~35\)) # (!\UNI1|PC_i\(5) & ((\UNI1|PC_i[4]~35\) # (GND)))
-- \UNI1|PC_i[5]~37\ = CARRY((!\UNI1|PC_i[4]~35\) # (!\UNI1|PC_i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(5),
	datad => VCC,
	cin => \UNI1|PC_i[4]~35\,
	combout => \UNI1|PC_i[5]~36_combout\,
	cout => \UNI1|PC_i[5]~37\);

-- Location: LCCOMB_X14_Y15_N10
\UNI1|PC_i[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[6]~38_combout\ = (\UNI1|PC_i\(6) & (\UNI1|PC_i[5]~37\ $ (GND))) # (!\UNI1|PC_i\(6) & (!\UNI1|PC_i[5]~37\ & VCC))
-- \UNI1|PC_i[6]~39\ = CARRY((\UNI1|PC_i\(6) & !\UNI1|PC_i[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(6),
	datad => VCC,
	cin => \UNI1|PC_i[5]~37\,
	combout => \UNI1|PC_i[6]~38_combout\,
	cout => \UNI1|PC_i[6]~39\);

-- Location: LCCOMB_X14_Y15_N12
\UNI1|PC_i[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[7]~40_combout\ = (\UNI1|PC_i\(7) & (!\UNI1|PC_i[6]~39\)) # (!\UNI1|PC_i\(7) & ((\UNI1|PC_i[6]~39\) # (GND)))
-- \UNI1|PC_i[7]~41\ = CARRY((!\UNI1|PC_i[6]~39\) # (!\UNI1|PC_i\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(7),
	datad => VCC,
	cin => \UNI1|PC_i[6]~39\,
	combout => \UNI1|PC_i[7]~40_combout\,
	cout => \UNI1|PC_i[7]~41\);

-- Location: LCCOMB_X14_Y15_N14
\UNI1|PC_i[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[8]~42_combout\ = (\UNI1|PC_i\(8) & (\UNI1|PC_i[7]~41\ $ (GND))) # (!\UNI1|PC_i\(8) & (!\UNI1|PC_i[7]~41\ & VCC))
-- \UNI1|PC_i[8]~43\ = CARRY((\UNI1|PC_i\(8) & !\UNI1|PC_i[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(8),
	datad => VCC,
	cin => \UNI1|PC_i[7]~41\,
	combout => \UNI1|PC_i[8]~42_combout\,
	cout => \UNI1|PC_i[8]~43\);

-- Location: LCCOMB_X14_Y15_N16
\UNI1|PC_i[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[9]~44_combout\ = (\UNI1|PC_i\(9) & (!\UNI1|PC_i[8]~43\)) # (!\UNI1|PC_i\(9) & ((\UNI1|PC_i[8]~43\) # (GND)))
-- \UNI1|PC_i[9]~45\ = CARRY((!\UNI1|PC_i[8]~43\) # (!\UNI1|PC_i\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(9),
	datad => VCC,
	cin => \UNI1|PC_i[8]~43\,
	combout => \UNI1|PC_i[9]~44_combout\,
	cout => \UNI1|PC_i[9]~45\);

-- Location: LCCOMB_X14_Y15_N18
\UNI1|PC_i[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[10]~46_combout\ = (\UNI1|PC_i\(10) & (\UNI1|PC_i[9]~45\ $ (GND))) # (!\UNI1|PC_i\(10) & (!\UNI1|PC_i[9]~45\ & VCC))
-- \UNI1|PC_i[10]~47\ = CARRY((\UNI1|PC_i\(10) & !\UNI1|PC_i[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(10),
	datad => VCC,
	cin => \UNI1|PC_i[9]~45\,
	combout => \UNI1|PC_i[10]~46_combout\,
	cout => \UNI1|PC_i[10]~47\);

-- Location: LCCOMB_X14_Y15_N20
\UNI1|PC_i[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[11]~48_combout\ = (\UNI1|PC_i\(11) & (!\UNI1|PC_i[10]~47\)) # (!\UNI1|PC_i\(11) & ((\UNI1|PC_i[10]~47\) # (GND)))
-- \UNI1|PC_i[11]~49\ = CARRY((!\UNI1|PC_i[10]~47\) # (!\UNI1|PC_i\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(11),
	datad => VCC,
	cin => \UNI1|PC_i[10]~47\,
	combout => \UNI1|PC_i[11]~48_combout\,
	cout => \UNI1|PC_i[11]~49\);

-- Location: M9K_X15_Y14_N0
\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006F59A0F27B7",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramI:MemI_inst|altsyncram:altsyncram_component|altsyncram_17s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M9K_X15_Y13_N0
\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F70A0000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramI:MemI_inst|altsyncram:altsyncram_component|altsyncram_17s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y13_N22
\UNI1|gen_imm|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux20~3_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	combout => \UNI1|gen_imm|Mux20~3_combout\);

-- Location: M9K_X15_Y16_N0
\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramI:MemI_inst|altsyncram:altsyncram_component|altsyncram_17s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y16_N16
\UNI1|gen_imm|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux20~2_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	combout => \UNI1|gen_imm|Mux20~2_combout\);

-- Location: LCCOMB_X19_Y16_N22
\UNI1|gen_imm|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux20~4_combout\ = (\UNI1|ctrl_unit|Mux8~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & ((\UNI1|gen_imm|Mux20~3_combout\) # (\UNI1|gen_imm|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux8~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \UNI1|gen_imm|Mux20~3_combout\,
	datad => \UNI1|gen_imm|Mux20~2_combout\,
	combout => \UNI1|gen_imm|Mux20~4_combout\);

-- Location: LCCOMB_X14_Y16_N4
\UNI1|gen_imm|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux30~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1),
	combout => \UNI1|gen_imm|Mux30~0_combout\);

-- Location: LCCOMB_X16_Y13_N16
\UNI1|gen_imm|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux20~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	combout => \UNI1|gen_imm|Mux20~0_combout\);

-- Location: LCCOMB_X19_Y16_N20
\UNI1|gen_imm|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux20~1_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & (\UNI1|gen_imm|Mux20~0_combout\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5)) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datad => \UNI1|gen_imm|Mux20~0_combout\,
	combout => \UNI1|gen_imm|Mux20~1_combout\);

-- Location: LCCOMB_X19_Y16_N24
\UNI1|gen_imm|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux20~5_combout\ = (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux20~4_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31) & \UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux20~4_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	datac => \UNI1|gen_imm|Mux30~0_combout\,
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux20~5_combout\);

-- Location: LCCOMB_X14_Y13_N12
\UNI1|gen_imm|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux0~3_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1),
	combout => \UNI1|gen_imm|Mux0~3_combout\);

-- Location: LCCOMB_X14_Y13_N14
\UNI1|gen_imm|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux27~0_combout\ = (\UNI1|gen_imm|Mux0~3_combout\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (\UNI1|gen_imm|Mux20~0_combout\ & !\UNI1|gen_imm|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux0~3_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datac => \UNI1|gen_imm|Mux20~0_combout\,
	datad => \UNI1|gen_imm|Mux30~2_combout\,
	combout => \UNI1|gen_imm|Mux27~0_combout\);

-- Location: LCCOMB_X19_Y13_N4
\UNI1|gen_imm|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux30~3_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & ((\UNI1|gen_imm|Mux27~0_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|gen_imm|Mux30~2_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|gen_imm|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|gen_imm|Mux27~0_combout\,
	datad => \UNI1|gen_imm|Mux30~2_combout\,
	combout => \UNI1|gen_imm|Mux30~3_combout\);

-- Location: LCCOMB_X13_Y15_N0
\UNI1|adder_pcimm_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~0_combout\ = (\UNI1|gen_imm|Mux31~5_combout\ & (\UNI1|PC_i\(0) $ (VCC))) # (!\UNI1|gen_imm|Mux31~5_combout\ & (\UNI1|PC_i\(0) & VCC))
-- \UNI1|adder_pcimm_inst|Add1~1\ = CARRY((\UNI1|gen_imm|Mux31~5_combout\ & \UNI1|PC_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux31~5_combout\,
	datab => \UNI1|PC_i\(0),
	datad => VCC,
	combout => \UNI1|adder_pcimm_inst|Add1~0_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~1\);

-- Location: LCCOMB_X13_Y15_N2
\UNI1|adder_pcimm_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~2_combout\ = (\UNI1|PC_i\(1) & ((\UNI1|gen_imm|Mux30~3_combout\ & (\UNI1|adder_pcimm_inst|Add1~1\ & VCC)) # (!\UNI1|gen_imm|Mux30~3_combout\ & (!\UNI1|adder_pcimm_inst|Add1~1\)))) # (!\UNI1|PC_i\(1) & 
-- ((\UNI1|gen_imm|Mux30~3_combout\ & (!\UNI1|adder_pcimm_inst|Add1~1\)) # (!\UNI1|gen_imm|Mux30~3_combout\ & ((\UNI1|adder_pcimm_inst|Add1~1\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~3\ = CARRY((\UNI1|PC_i\(1) & (!\UNI1|gen_imm|Mux30~3_combout\ & !\UNI1|adder_pcimm_inst|Add1~1\)) # (!\UNI1|PC_i\(1) & ((!\UNI1|adder_pcimm_inst|Add1~1\) # (!\UNI1|gen_imm|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(1),
	datab => \UNI1|gen_imm|Mux30~3_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~1\,
	combout => \UNI1|adder_pcimm_inst|Add1~2_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~3\);

-- Location: IOIBUF_X0_Y11_N15
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G4
\reset~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset~inputclkctrl_outclk\);

-- Location: LCCOMB_X16_Y13_N26
\UNI1|ctrl_unit|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|ctrl_unit|Mux4~0_combout\ = \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) $ (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	combout => \UNI1|ctrl_unit|Mux4~0_combout\);

-- Location: M9K_X15_Y15_N0
\UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8A0B458080",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_code.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramI:MemI_inst|altsyncram:altsyncram_component|altsyncram_17s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemI_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X16_Y13_N28
\UNI1|alu_ctrl_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Equal0~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28) & 
-- !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27),
	combout => \UNI1|alu_ctrl_inst|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y13_N8
\UNI1|alu_ctrl_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Equal0~1_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31) & (\UNI1|alu_ctrl_inst|Equal0~0_combout\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	datac => \UNI1|alu_ctrl_inst|Equal0~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29),
	combout => \UNI1|alu_ctrl_inst|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y13_N30
\UNI1|alu_ctrl_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Equal2~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13) & (\UNI1|alu_ctrl_inst|Equal0~1_combout\ & 
-- \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13),
	datac => \UNI1|alu_ctrl_inst|Equal0~1_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14),
	combout => \UNI1|alu_ctrl_inst|Equal2~0_combout\);

-- Location: LCCOMB_X18_Y13_N12
\UNI1|alu_ctrl_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Equal0~3_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13) & (\UNI1|alu_ctrl_inst|Equal0~1_combout\ & 
-- !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13),
	datac => \UNI1|alu_ctrl_inst|Equal0~1_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14),
	combout => \UNI1|alu_ctrl_inst|Equal0~3_combout\);

-- Location: LCCOMB_X18_Y13_N2
\UNI1|alu_ctrl_inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Mux0~2_combout\ = (\UNI1|ctrl_unit|Mux4~0_combout\ & (!\UNI1|alu_ctrl_inst|Equal2~0_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30)) # (!\UNI1|alu_ctrl_inst|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30),
	datab => \UNI1|ctrl_unit|Mux4~0_combout\,
	datac => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	datad => \UNI1|alu_ctrl_inst|Equal0~3_combout\,
	combout => \UNI1|alu_ctrl_inst|Mux0~2_combout\);

-- Location: LCCOMB_X18_Y13_N14
\UNI1|alu_ctrl_inst|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Mux0~3_combout\ = (\UNI1|alu_ctrl_inst|Mux0~2_combout\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & 
-- !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|alu_ctrl_inst|Mux0~2_combout\,
	combout => \UNI1|alu_ctrl_inst|Mux0~3_combout\);

-- Location: LCCOMB_X19_Y13_N8
\UNI1|alu_ctrl_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|Equal0~2_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14) & \UNI1|alu_ctrl_inst|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14),
	datad => \UNI1|alu_ctrl_inst|Equal0~1_combout\,
	combout => \UNI1|alu_ctrl_inst|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y13_N14
\UNI1|alu_ctrl_inst|WideNor0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|WideNor0~0_combout\ = (!\UNI1|alu_ctrl_inst|Equal2~0_combout\ & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30))) # 
-- (!\UNI1|alu_ctrl_inst|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30),
	datac => \UNI1|alu_ctrl_inst|Equal0~2_combout\,
	datad => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	combout => \UNI1|alu_ctrl_inst|WideNor0~0_combout\);

-- Location: LCCOMB_X19_Y13_N26
\UNI1|alu_inst|subt_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|subt_i~2_combout\ = (\UNI1|alu_ctrl_inst|WideNor0~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) $ ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2))))) # (!\UNI1|alu_ctrl_inst|WideNor0~0_combout\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) $ (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2))) # (!\UNI1|alu_ctrl_inst|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|alu_ctrl_inst|WideNor0~0_combout\,
	datad => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	combout => \UNI1|alu_inst|subt_i~2_combout\);

-- Location: LCCOMB_X14_Y13_N18
\UNI1|ctrl_unit|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|ctrl_unit|Mux7~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6)) # 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	combout => \UNI1|ctrl_unit|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y14_N22
\UNI1|gen_imm|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux0~1_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & 
-- \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0),
	combout => \UNI1|gen_imm|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y14_N0
\UNI1|gen_imm|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux0~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	combout => \UNI1|gen_imm|Mux0~0_combout\);

-- Location: LCCOMB_X18_Y12_N30
\UNI1|gen_imm|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux9~0_combout\ = (\UNI1|gen_imm|Mux0~1_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & \UNI1|gen_imm|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux0~1_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|gen_imm|Mux0~0_combout\,
	combout => \UNI1|gen_imm|Mux9~0_combout\);

-- Location: LCCOMB_X14_Y13_N28
\UNI1|reg_bank|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Equal1~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|reg_bank|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y13_N22
\UNI1|mux_alusrc|C[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~25_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24)) # (!\UNI1|reg_bank|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal1~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24),
	datad => \UNI1|ctrl_unit|Mux7~0_combout\,
	combout => \UNI1|mux_alusrc|C[31]~25_combout\);

-- Location: LCCOMB_X22_Y13_N8
\UNI1|mux_alusrc|C[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~10_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24)) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[12]~10_combout\);

-- Location: LCCOMB_X22_Y17_N24
\UNI1|alu_ctrl_inst|ALUCtrl[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ = (\UNI1|alu_ctrl_inst|Equal0~3_combout\) # (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12) & \UNI1|alu_ctrl_inst|Equal2~0_combout\)) # (!\UNI1|ctrl_unit|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Equal0~3_combout\,
	datab => \UNI1|ctrl_unit|Mux4~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12),
	datad => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	combout => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\);

-- Location: LCCOMB_X22_Y17_N0
\UNI1|mux_mem2reg_inst|C[19]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[19]~2_combout\ = (\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[19]~2_combout\);

-- Location: LCCOMB_X22_Y17_N4
\UNI1|alu_ctrl_inst|ALUCtrl[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\ = (\UNI1|alu_ctrl_inst|Equal2~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) $ (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	combout => \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\);

-- Location: LCCOMB_X22_Y17_N14
\UNI1|mux_mem2reg_inst|C[19]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[19]~3_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (((!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & ((!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\) # (!\UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[19]~3_combout\);

-- Location: LCCOMB_X23_Y9_N6
\UNI1|mux_mem2reg_inst|C[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[19]~4_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\) # (!\UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[19]~4_combout\);

-- Location: LCCOMB_X22_Y15_N8
\UNI1|ctrl_unit|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|ctrl_unit|Mux6~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	combout => \UNI1|ctrl_unit|Mux6~0_combout\);

-- Location: LCCOMB_X22_Y15_N18
\UNI1|mux_mem2reg_inst|C[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[19]~47_combout\ = (!\UNI1|alu_ctrl_inst|Mux0~3_combout\ & (\UNI1|alu_ctrl_inst|Equal2~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) $ (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[19]~47_combout\);

-- Location: LCCOMB_X16_Y14_N10
\UNI1|iRS1[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|iRS1[0]~1_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15) & ((!\UNI1|gen_imm|Mux0~0_combout\) # (!\UNI1|gen_imm|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15),
	datac => \UNI1|gen_imm|Mux0~1_combout\,
	datad => \UNI1|gen_imm|Mux0~0_combout\,
	combout => \UNI1|iRS1[0]~1_combout\);

-- Location: LCCOMB_X18_Y11_N20
\UNI1|reg_bank|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Equal0~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) & (\UNI1|gen_imm|Mux0~0_combout\ & ((\UNI1|gen_imm|Mux0~1_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\UNI1|gen_imm|Mux0~0_combout\ & \UNI1|gen_imm|Mux0~1_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|reg_bank|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y14_N26
\UNI1|reg_bank|oREGA[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~6_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16) & ((!\UNI1|gen_imm|Mux0~0_combout\) # (!\UNI1|gen_imm|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16),
	datac => \UNI1|gen_imm|Mux0~1_combout\,
	datad => \UNI1|gen_imm|Mux0~0_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~6_combout\);

-- Location: LCCOMB_X16_Y14_N24
\UNI1|reg_bank|oREGA[26]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~12_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18) & ((!\UNI1|gen_imm|Mux0~0_combout\) # (!\UNI1|gen_imm|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18),
	datac => \UNI1|gen_imm|Mux0~1_combout\,
	datad => \UNI1|gen_imm|Mux0~0_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~12_combout\);

-- Location: LCCOMB_X18_Y11_N30
\UNI1|reg_bank|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Equal0~1_combout\ = (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|Equal0~0_combout\ & (!\UNI1|reg_bank|oREGA[26]~6_combout\ & !\UNI1|reg_bank|oREGA[26]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|Equal0~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y15_N6
\UNI1|alu_ctrl_inst|ALUCtrl[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ = (\UNI1|alu_ctrl_inst|WideNor0~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) $ (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|alu_ctrl_inst|WideNor0~0_combout\,
	combout => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\);

-- Location: LCCOMB_X22_Y17_N18
\UNI1|ctrl_unit|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|ctrl_unit|Mux0~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6)) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	combout => \UNI1|ctrl_unit|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y17_N10
\UNI1|alu_inst|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux31~5_combout\ = (\UNI1|alu_ctrl_inst|Equal2~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) $ ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4))))) # (!\UNI1|alu_ctrl_inst|Equal2~0_combout\ & 
-- ((\UNI1|alu_ctrl_inst|Equal0~3_combout\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) $ (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Equal2~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|alu_ctrl_inst|Equal0~3_combout\,
	combout => \UNI1|alu_inst|Mux31~5_combout\);

-- Location: LCCOMB_X21_Y14_N0
\UNI1|reg_bank|oREGA[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18) & ((!\UNI1|gen_imm|Mux0~1_combout\) # (!\UNI1|gen_imm|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19),
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~0_combout\);

-- Location: LCCOMB_X16_Y12_N24
\UNI1|gen_imm|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux0~2_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & \UNI1|gen_imm|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux0~2_combout\);

-- Location: LCCOMB_X24_Y12_N16
\UNI1|reg_bank|oREGA[26]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~13_combout\ = (!\UNI1|gen_imm|Mux0~2_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19)) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) & \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19),
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|gen_imm|Mux0~2_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~13_combout\);

-- Location: LCCOMB_X22_Y13_N2
\UNI1|mux_alusrc|C[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~13_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[12]~13_combout\);

-- Location: M9K_X27_Y13_N0
\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramD:MemD_inst|altsyncram:altsyncram_component|altsyncram_07s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \UNI1|ctrl_unit|Mux6~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y12_N8
\UNI1|reg_bank|xreg32~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~52_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux20~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(11),
	datac => \UNI1|alu_inst|Mux20~1_combout\,
	datad => \UNI1|ctrl_unit|Mux0~0_combout\,
	combout => \UNI1|reg_bank|xreg32~52_combout\);

-- Location: LCCOMB_X22_Y10_N8
\UNI1|reg_bank|xreg32[10][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[10][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N28
\UNI1|reg_bank|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~1_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\UNI1|ctrl_unit|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|ctrl_unit|Mux8~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	combout => \UNI1|reg_bank|Decoder0~1_combout\);

-- Location: LCCOMB_X21_Y18_N0
\UNI1|reg_bank|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~6_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & \UNI1|reg_bank|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|reg_bank|Decoder0~1_combout\,
	combout => \UNI1|reg_bank|Decoder0~6_combout\);

-- Location: LCCOMB_X21_Y18_N8
\UNI1|reg_bank|xreg32[10][16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][16]~15_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & \UNI1|reg_bank|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datab => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~6_combout\,
	combout => \UNI1|reg_bank|xreg32[10][16]~15_combout\);

-- Location: FF_X22_Y10_N9
\UNI1|reg_bank|xreg32[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][11]~q\);

-- Location: LCCOMB_X22_Y10_N14
\UNI1|reg_bank|xreg32[11][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[11][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[11][11]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N24
\UNI1|reg_bank|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~4_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \UNI1|reg_bank|Decoder0~4_combout\);

-- Location: LCCOMB_X21_Y18_N20
\UNI1|reg_bank|xreg32[11][22]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[11][22]~17_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~4_combout\ & \UNI1|reg_bank|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \UNI1|reg_bank|Decoder0~4_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~1_combout\,
	combout => \UNI1|reg_bank|xreg32[11][22]~17_combout\);

-- Location: FF_X22_Y10_N15
\UNI1|reg_bank|xreg32[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[11][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][11]~q\);

-- Location: LCCOMB_X16_Y17_N24
\UNI1|reg_bank|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~5_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \UNI1|reg_bank|Decoder0~5_combout\);

-- Location: LCCOMB_X21_Y18_N30
\UNI1|reg_bank|xreg32[9][26]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][26]~14_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~1_combout\ & \UNI1|reg_bank|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \UNI1|reg_bank|Decoder0~1_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~5_combout\,
	combout => \UNI1|reg_bank|xreg32[9][26]~14_combout\);

-- Location: FF_X25_Y14_N29
\UNI1|reg_bank|xreg32[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][11]~q\);

-- Location: LCCOMB_X21_Y18_N18
\UNI1|reg_bank|xreg32[8][1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[8][1]~16_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & \UNI1|reg_bank|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~6_combout\,
	combout => \UNI1|reg_bank|xreg32[8][1]~16_combout\);

-- Location: FF_X26_Y14_N5
\UNI1|reg_bank|xreg32[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][11]~q\);

-- Location: LCCOMB_X26_Y14_N4
\UNI1|mux_alusrc|C[11]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~232_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][11]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[8][11]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][11]~q\,
	datac => \UNI1|reg_bank|xreg32[8][11]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[11]~232_combout\);

-- Location: LCCOMB_X22_Y10_N10
\UNI1|mux_alusrc|C[11]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~233_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[11]~232_combout\ & ((\UNI1|reg_bank|xreg32[11][11]~q\))) # (!\UNI1|mux_alusrc|C[11]~232_combout\ & 
-- (\UNI1|reg_bank|xreg32[10][11]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[11]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[10][11]~q\,
	datac => \UNI1|reg_bank|xreg32[11][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~232_combout\,
	combout => \UNI1|mux_alusrc|C[11]~233_combout\);

-- Location: LCCOMB_X26_Y12_N28
\UNI1|reg_bank|xreg32[15][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[15][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N12
\UNI1|reg_bank|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~3_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\UNI1|ctrl_unit|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|ctrl_unit|Mux8~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	combout => \UNI1|reg_bank|Decoder0~3_combout\);

-- Location: LCCOMB_X18_Y16_N20
\UNI1|reg_bank|xreg32[15][28]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][28]~13_combout\ = (\reset~input_o\) # ((\UNI1|reg_bank|Decoder0~3_combout\ & (\UNI1|reg_bank|Decoder0~4_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Decoder0~3_combout\,
	datab => \UNI1|reg_bank|Decoder0~4_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32[15][28]~13_combout\);

-- Location: FF_X26_Y12_N29
\UNI1|reg_bank|xreg32[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][11]~q\);

-- Location: LCCOMB_X18_Y16_N28
\UNI1|reg_bank|xreg32[13][28]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][28]~11_combout\ = (\reset~input_o\) # ((\UNI1|reg_bank|Decoder0~5_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & \UNI1|reg_bank|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Decoder0~5_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|reg_bank|Decoder0~3_combout\,
	combout => \UNI1|reg_bank|xreg32[13][28]~11_combout\);

-- Location: FF_X26_Y10_N21
\UNI1|reg_bank|xreg32[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][11]~q\);

-- Location: LCCOMB_X25_Y8_N24
\UNI1|reg_bank|xreg32[14][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[14][11]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N2
\UNI1|reg_bank|xreg32[14][27]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][27]~10_combout\ = (\reset~input_o\) # ((\UNI1|reg_bank|Decoder0~3_combout\ & (\UNI1|reg_bank|Decoder0~4_combout\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Decoder0~3_combout\,
	datab => \UNI1|reg_bank|Decoder0~4_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32[14][27]~10_combout\);

-- Location: FF_X25_Y8_N25
\UNI1|reg_bank|xreg32[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][11]~q\);

-- Location: LCCOMB_X18_Y16_N14
\UNI1|reg_bank|xreg32[12][23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][23]~12_combout\ = (\reset~input_o\) # ((\UNI1|reg_bank|Decoder0~5_combout\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & \UNI1|reg_bank|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Decoder0~5_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|reg_bank|Decoder0~3_combout\,
	combout => \UNI1|reg_bank|xreg32[12][23]~12_combout\);

-- Location: FF_X26_Y10_N11
\UNI1|reg_bank|xreg32[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][11]~q\);

-- Location: LCCOMB_X26_Y10_N10
\UNI1|mux_alusrc|C[11]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~249_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][11]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[12][11]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][11]~q\,
	datac => \UNI1|reg_bank|xreg32[12][11]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[11]~249_combout\);

-- Location: LCCOMB_X26_Y10_N20
\UNI1|mux_alusrc|C[11]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~250_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[11]~249_combout\ & (\UNI1|reg_bank|xreg32[15][11]~q\)) # (!\UNI1|mux_alusrc|C[11]~249_combout\ & 
-- ((\UNI1|reg_bank|xreg32[13][11]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[11]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][11]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~249_combout\,
	combout => \UNI1|mux_alusrc|C[11]~250_combout\);

-- Location: LCCOMB_X19_Y14_N30
\UNI1|mux_alusrc|C[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~14_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[12]~14_combout\);

-- Location: LCCOMB_X26_Y12_N16
\UNI1|reg_bank|xreg32[3][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[3][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N4
\UNI1|reg_bank|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~2_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \UNI1|reg_bank|Decoder0~2_combout\);

-- Location: LCCOMB_X21_Y18_N24
\UNI1|reg_bank|xreg32[3][31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][31]~4_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \UNI1|reg_bank|Decoder0~2_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~1_combout\,
	combout => \UNI1|reg_bank|xreg32[3][31]~4_combout\);

-- Location: FF_X26_Y12_N17
\UNI1|reg_bank|xreg32[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][11]~q\);

-- Location: LCCOMB_X21_Y18_N6
\UNI1|reg_bank|xreg32[2][17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[2][17]~5_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \UNI1|reg_bank|Decoder0~2_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~1_combout\,
	combout => \UNI1|reg_bank|xreg32[2][17]~5_combout\);

-- Location: FF_X19_Y11_N9
\UNI1|reg_bank|xreg32[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][11]~q\);

-- Location: LCCOMB_X21_Y13_N18
\UNI1|mux_alusrc|C[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~18_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[12]~18_combout\);

-- Location: LCCOMB_X21_Y13_N8
\UNI1|mux_alusrc|C[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~17_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[12]~17_combout\);

-- Location: LCCOMB_X18_Y16_N16
\UNI1|reg_bank|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \UNI1|reg_bank|Decoder0~0_combout\);

-- Location: LCCOMB_X21_Y18_N10
\UNI1|reg_bank|xreg32[1][1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][1]~3_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~0_combout\ & \UNI1|reg_bank|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \UNI1|reg_bank|Decoder0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~1_combout\,
	combout => \UNI1|reg_bank|xreg32[1][1]~3_combout\);

-- Location: FF_X19_Y11_N3
\UNI1|reg_bank|xreg32[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][11]~q\);

-- Location: LCCOMB_X18_Y16_N10
\UNI1|reg_bank|xreg32[5][5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][5]~8_combout\ = (\reset~input_o\) # ((\UNI1|reg_bank|Decoder0~3_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & \UNI1|reg_bank|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Decoder0~3_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|reg_bank|Decoder0~0_combout\,
	combout => \UNI1|reg_bank|xreg32[5][5]~8_combout\);

-- Location: FF_X24_Y10_N13
\UNI1|reg_bank|xreg32[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][11]~q\);

-- Location: LCCOMB_X18_Y16_N12
\UNI1|reg_bank|xreg32[7][3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][3]~7_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datac => \UNI1|reg_bank|Decoder0~2_combout\,
	datad => \UNI1|reg_bank|Decoder0~3_combout\,
	combout => \UNI1|reg_bank|xreg32[7][3]~7_combout\);

-- Location: FF_X16_Y13_N13
\UNI1|reg_bank|xreg32[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][11]~q\);

-- Location: LCCOMB_X18_Y16_N0
\UNI1|reg_bank|xreg32[4][16]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][16]~9_combout\ = (\reset~input_o\) # ((\UNI1|reg_bank|Decoder0~0_combout\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & \UNI1|reg_bank|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Decoder0~0_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|reg_bank|Decoder0~3_combout\,
	combout => \UNI1|reg_bank|xreg32[4][16]~9_combout\);

-- Location: FF_X16_Y13_N23
\UNI1|reg_bank|xreg32[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][11]~q\);

-- Location: LCCOMB_X18_Y16_N26
\UNI1|reg_bank|xreg32[6][24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][24]~6_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datac => \UNI1|reg_bank|Decoder0~2_combout\,
	datad => \UNI1|reg_bank|Decoder0~3_combout\,
	combout => \UNI1|reg_bank|xreg32[6][24]~6_combout\);

-- Location: FF_X24_Y10_N31
\UNI1|reg_bank|xreg32[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][11]~q\);

-- Location: LCCOMB_X16_Y13_N6
\UNI1|mux_alusrc|C[11]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~244_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][11]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][11]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[6][11]~q\,
	combout => \UNI1|mux_alusrc|C[11]~244_combout\);

-- Location: LCCOMB_X16_Y13_N12
\UNI1|mux_alusrc|C[11]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~245_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[11]~244_combout\ & ((\UNI1|reg_bank|xreg32[7][11]~q\))) # (!\UNI1|mux_alusrc|C[11]~244_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][11]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[11]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][11]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[7][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~244_combout\,
	combout => \UNI1|mux_alusrc|C[11]~245_combout\);

-- Location: LCCOMB_X19_Y11_N2
\UNI1|mux_alusrc|C[11]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~246_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[11]~245_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~245_combout\,
	combout => \UNI1|mux_alusrc|C[11]~246_combout\);

-- Location: LCCOMB_X19_Y11_N8
\UNI1|mux_alusrc|C[11]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~247_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[11]~246_combout\ & (\UNI1|reg_bank|xreg32[3][11]~q\)) # (!\UNI1|mux_alusrc|C[11]~246_combout\ & ((\UNI1|reg_bank|xreg32[2][11]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[11]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][11]~q\,
	datac => \UNI1|reg_bank|xreg32[2][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~246_combout\,
	combout => \UNI1|mux_alusrc|C[11]~247_combout\);

-- Location: LCCOMB_X17_Y8_N26
\UNI1|reg_bank|xreg32[29][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[29][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N2
\UNI1|reg_bank|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~7_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\UNI1|ctrl_unit|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux8~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11),
	combout => \UNI1|reg_bank|Decoder0~7_combout\);

-- Location: LCCOMB_X14_Y16_N18
\UNI1|reg_bank|xreg32[29][3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][3]~21_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~5_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~5_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[29][3]~21_combout\);

-- Location: FF_X17_Y8_N27
\UNI1|reg_bank|xreg32[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][11]~q\);

-- Location: LCCOMB_X17_Y8_N8
\UNI1|reg_bank|xreg32[21][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[21][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[21][11]~feeder_combout\);

-- Location: LCCOMB_X21_Y18_N16
\UNI1|reg_bank|xreg32[21][19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[21][19]~18_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~0_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[21][19]~18_combout\);

-- Location: FF_X17_Y8_N9
\UNI1|reg_bank|xreg32[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[21][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][11]~q\);

-- Location: LCCOMB_X14_Y16_N28
\UNI1|reg_bank|xreg32[17][30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][30]~20_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~0_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[17][30]~20_combout\);

-- Location: FF_X16_Y10_N31
\UNI1|reg_bank|xreg32[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][11]~q\);

-- Location: LCCOMB_X14_Y16_N30
\UNI1|reg_bank|xreg32[25][25]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[25][25]~19_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~5_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~5_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[25][25]~19_combout\);

-- Location: FF_X17_Y10_N7
\UNI1|reg_bank|xreg32[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][11]~q\);

-- Location: LCCOMB_X16_Y10_N30
\UNI1|mux_alusrc|C[11]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~234_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][11]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][11]~q\,
	datad => \UNI1|reg_bank|xreg32[25][11]~q\,
	combout => \UNI1|mux_alusrc|C[11]~234_combout\);

-- Location: LCCOMB_X17_Y8_N6
\UNI1|mux_alusrc|C[11]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~235_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[11]~234_combout\ & (\UNI1|reg_bank|xreg32[29][11]~q\)) # (!\UNI1|mux_alusrc|C[11]~234_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][11]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[11]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][11]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[21][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~234_combout\,
	combout => \UNI1|mux_alusrc|C[11]~235_combout\);

-- Location: LCCOMB_X13_Y10_N6
\UNI1|reg_bank|xreg32[31][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[31][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N20
\UNI1|reg_bank|xreg32[31][5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][5]~25_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~4_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datac => \UNI1|reg_bank|Decoder0~4_combout\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[31][5]~25_combout\);

-- Location: FF_X13_Y10_N7
\UNI1|reg_bank|xreg32[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][11]~q\);

-- Location: LCCOMB_X13_Y10_N12
\UNI1|reg_bank|xreg32[19][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[19][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N2
\UNI1|reg_bank|xreg32[19][26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][26]~24_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~2_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[19][26]~24_combout\);

-- Location: FF_X13_Y10_N13
\UNI1|reg_bank|xreg32[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][11]~q\);

-- Location: LCCOMB_X21_Y18_N26
\UNI1|reg_bank|xreg32[23][27]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][27]~22_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~2_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[23][27]~22_combout\);

-- Location: FF_X12_Y10_N13
\UNI1|reg_bank|xreg32[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][11]~q\);

-- Location: LCCOMB_X13_Y10_N8
\UNI1|mux_alusrc|C[11]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~241_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][11]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][11]~q\,
	datab => \UNI1|reg_bank|xreg32[23][11]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[11]~241_combout\);

-- Location: LCCOMB_X14_Y16_N8
\UNI1|reg_bank|xreg32[27][8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[27][8]~23_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~4_combout\ & \UNI1|reg_bank|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datac => \UNI1|reg_bank|Decoder0~4_combout\,
	datad => \UNI1|reg_bank|Decoder0~7_combout\,
	combout => \UNI1|reg_bank|xreg32[27][8]~23_combout\);

-- Location: FF_X12_Y10_N15
\UNI1|reg_bank|xreg32[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][11]~q\);

-- Location: LCCOMB_X13_Y10_N26
\UNI1|mux_alusrc|C[11]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~242_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[11]~241_combout\ & (\UNI1|reg_bank|xreg32[31][11]~q\)) # (!\UNI1|mux_alusrc|C[11]~241_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][11]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[11]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][11]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|mux_alusrc|C[11]~241_combout\,
	datad => \UNI1|reg_bank|xreg32[27][11]~q\,
	combout => \UNI1|mux_alusrc|C[11]~242_combout\);

-- Location: LCCOMB_X14_Y16_N6
\UNI1|reg_bank|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|Decoder0~8_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\UNI1|ctrl_unit|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|ctrl_unit|Mux8~0_combout\,
	combout => \UNI1|reg_bank|Decoder0~8_combout\);

-- Location: LCCOMB_X14_Y16_N22
\UNI1|reg_bank|xreg32[20][29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][29]~27_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~0_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[20][29]~27_combout\);

-- Location: FF_X17_Y14_N7
\UNI1|reg_bank|xreg32[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][11]~q\);

-- Location: LCCOMB_X14_Y16_N12
\UNI1|reg_bank|xreg32[28][19]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[28][19]~29_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~5_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~5_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[28][19]~29_combout\);

-- Location: FF_X18_Y14_N19
\UNI1|reg_bank|xreg32[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][11]~q\);

-- Location: LCCOMB_X16_Y16_N10
\UNI1|reg_bank|xreg32[16][20]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][20]~28_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~8_combout\ & \UNI1|reg_bank|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \reset~input_o\,
	datac => \UNI1|reg_bank|Decoder0~8_combout\,
	datad => \UNI1|reg_bank|Decoder0~0_combout\,
	combout => \UNI1|reg_bank|xreg32[16][20]~28_combout\);

-- Location: FF_X18_Y14_N29
\UNI1|reg_bank|xreg32[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][11]~q\);

-- Location: LCCOMB_X14_Y16_N24
\UNI1|reg_bank|xreg32[24][27]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][27]~26_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~5_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~5_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[24][27]~26_combout\);

-- Location: FF_X17_Y14_N9
\UNI1|reg_bank|xreg32[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~52_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][11]~q\);

-- Location: LCCOMB_X18_Y14_N28
\UNI1|mux_alusrc|C[11]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~238_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][11]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][11]~q\,
	datad => \UNI1|reg_bank|xreg32[24][11]~q\,
	combout => \UNI1|mux_alusrc|C[11]~238_combout\);

-- Location: LCCOMB_X18_Y14_N18
\UNI1|mux_alusrc|C[11]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~239_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[11]~238_combout\ & ((\UNI1|reg_bank|xreg32[28][11]~q\))) # (!\UNI1|mux_alusrc|C[11]~238_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][11]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[11]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][11]~q\,
	datac => \UNI1|reg_bank|xreg32[28][11]~q\,
	datad => \UNI1|mux_alusrc|C[11]~238_combout\,
	combout => \UNI1|mux_alusrc|C[11]~239_combout\);

-- Location: LCCOMB_X14_Y12_N6
\UNI1|reg_bank|xreg32[30][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[30][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N10
\UNI1|reg_bank|xreg32[30][16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][16]~33_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~4_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datac => \UNI1|reg_bank|Decoder0~4_combout\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[30][16]~33_combout\);

-- Location: FF_X14_Y12_N7
\UNI1|reg_bank|xreg32[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][11]~q\);

-- Location: LCCOMB_X14_Y12_N4
\UNI1|reg_bank|xreg32[26][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[26][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N26
\UNI1|reg_bank|xreg32[26][14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][14]~30_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~4_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datac => \UNI1|reg_bank|Decoder0~4_combout\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[26][14]~30_combout\);

-- Location: FF_X14_Y12_N5
\UNI1|reg_bank|xreg32[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][11]~q\);

-- Location: LCCOMB_X17_Y16_N28
\UNI1|reg_bank|xreg32[18][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[18][11]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N30
\UNI1|reg_bank|xreg32[18][31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][31]~32_combout\ = (\reset~input_o\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \reset~input_o\,
	datac => \UNI1|reg_bank|Decoder0~2_combout\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[18][31]~32_combout\);

-- Location: FF_X17_Y16_N29
\UNI1|reg_bank|xreg32[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][11]~q\);

-- Location: LCCOMB_X16_Y16_N26
\UNI1|reg_bank|xreg32[22][11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][11]~feeder_combout\ = \UNI1|reg_bank|xreg32~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~52_combout\,
	combout => \UNI1|reg_bank|xreg32[22][11]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N0
\UNI1|reg_bank|xreg32[22][15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][15]~31_combout\ = (\reset~input_o\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9) & (\UNI1|reg_bank|Decoder0~2_combout\ & \UNI1|reg_bank|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|reg_bank|Decoder0~2_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|reg_bank|Decoder0~8_combout\,
	combout => \UNI1|reg_bank|xreg32[22][15]~31_combout\);

-- Location: FF_X16_Y16_N27
\UNI1|reg_bank|xreg32[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][11]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][11]~q\);

-- Location: LCCOMB_X17_Y16_N30
\UNI1|mux_alusrc|C[11]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~236_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][11]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[18][11]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[22][11]~q\,
	combout => \UNI1|mux_alusrc|C[11]~236_combout\);

-- Location: LCCOMB_X14_Y12_N22
\UNI1|mux_alusrc|C[11]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~237_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[11]~236_combout\ & (\UNI1|reg_bank|xreg32[30][11]~q\)) # (!\UNI1|mux_alusrc|C[11]~236_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][11]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[11]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][11]~q\,
	datab => \UNI1|reg_bank|xreg32[26][11]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|mux_alusrc|C[11]~236_combout\,
	combout => \UNI1|mux_alusrc|C[11]~237_combout\);

-- Location: LCCOMB_X21_Y12_N10
\UNI1|mux_alusrc|C[11]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~240_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|mux_alusrc|C[11]~237_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[11]~239_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[11]~239_combout\,
	datad => \UNI1|mux_alusrc|C[11]~237_combout\,
	combout => \UNI1|mux_alusrc|C[11]~240_combout\);

-- Location: LCCOMB_X21_Y12_N24
\UNI1|mux_alusrc|C[11]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~243_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[11]~240_combout\ & ((\UNI1|mux_alusrc|C[11]~242_combout\))) # (!\UNI1|mux_alusrc|C[11]~240_combout\ & 
-- (\UNI1|mux_alusrc|C[11]~235_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[11]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[11]~235_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[11]~242_combout\,
	datad => \UNI1|mux_alusrc|C[11]~240_combout\,
	combout => \UNI1|mux_alusrc|C[11]~243_combout\);

-- Location: LCCOMB_X21_Y12_N30
\UNI1|mux_alusrc|C[11]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~248_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[11]~243_combout\))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[11]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[11]~247_combout\,
	datad => \UNI1|mux_alusrc|C[11]~243_combout\,
	combout => \UNI1|mux_alusrc|C[11]~248_combout\);

-- Location: LCCOMB_X26_Y12_N24
\UNI1|mux_alusrc|C[11]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~251_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[11]~248_combout\ & ((\UNI1|mux_alusrc|C[11]~250_combout\))) # (!\UNI1|mux_alusrc|C[11]~248_combout\ & (\UNI1|mux_alusrc|C[11]~233_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[11]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[11]~233_combout\,
	datab => \UNI1|mux_alusrc|C[11]~250_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[11]~248_combout\,
	combout => \UNI1|mux_alusrc|C[11]~251_combout\);

-- Location: LCCOMB_X26_Y12_N30
\UNI1|mux_alusrc|C[11]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[11]~252_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[11]~251_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux20~5_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[11]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux20~5_combout\,
	datad => \UNI1|mux_alusrc|C[11]~251_combout\,
	combout => \UNI1|mux_alusrc|C[11]~252_combout\);

-- Location: LCCOMB_X25_Y8_N30
\UNI1|reg_bank|oREGA[11]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~258_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[14][11]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][11]~q\,
	datab => \UNI1|reg_bank|xreg32[14][11]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~258_combout\);

-- Location: LCCOMB_X26_Y12_N22
\UNI1|reg_bank|oREGA[11]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~259_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[11]~258_combout\ & ((\UNI1|reg_bank|xreg32[15][11]~q\))) # (!\UNI1|reg_bank|oREGA[11]~258_combout\ & (\UNI1|reg_bank|xreg32[13][11]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[11]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][11]~q\,
	datab => \UNI1|reg_bank|xreg32[15][11]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~258_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~259_combout\);

-- Location: LCCOMB_X25_Y14_N28
\UNI1|reg_bank|oREGA[11]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~241_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][11]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][11]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][11]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~241_combout\);

-- Location: LCCOMB_X22_Y10_N24
\UNI1|reg_bank|oREGA[11]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~242_combout\ = (\UNI1|reg_bank|oREGA[11]~241_combout\ & (((\UNI1|reg_bank|xreg32[11][11]~q\) # (!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[11]~241_combout\ & (\UNI1|reg_bank|xreg32[10][11]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[11]~241_combout\,
	datab => \UNI1|reg_bank|xreg32[10][11]~q\,
	datac => \UNI1|reg_bank|xreg32[11][11]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~242_combout\);

-- Location: LCCOMB_X16_Y14_N4
\UNI1|reg_bank|oREGA[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~1_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16) & ((!\UNI1|gen_imm|Mux0~1_combout\) # (!\UNI1|gen_imm|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|gen_imm|Mux0~1_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16),
	combout => \UNI1|reg_bank|oREGA[26]~1_combout\);

-- Location: LCCOMB_X16_Y14_N8
\UNI1|iRS1[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|iRS1[2]~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) & ((!\UNI1|gen_imm|Mux0~0_combout\) # (!\UNI1|gen_imm|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	datac => \UNI1|gen_imm|Mux0~1_combout\,
	datad => \UNI1|gen_imm|Mux0~0_combout\,
	combout => \UNI1|iRS1[2]~0_combout\);

-- Location: LCCOMB_X16_Y14_N16
\UNI1|reg_bank|oREGA[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~3_combout\ = (\UNI1|iRS1[2]~0_combout\) # ((\UNI1|reg_bank|oREGA[26]~1_combout\ & \UNI1|iRS1[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~3_combout\);

-- Location: LCCOMB_X16_Y14_N14
\UNI1|reg_bank|oREGA[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~2_combout\ = (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (!\UNI1|gen_imm|Mux0~2_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17)) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15),
	datad => \UNI1|gen_imm|Mux0~2_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~2_combout\);

-- Location: LCCOMB_X24_Y10_N30
\UNI1|reg_bank|oREGA[11]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~253_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][11]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][11]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[4][11]~q\,
	datac => \UNI1|reg_bank|xreg32[6][11]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~253_combout\);

-- Location: LCCOMB_X24_Y10_N24
\UNI1|reg_bank|oREGA[11]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~254_combout\ = (\UNI1|reg_bank|oREGA[11]~253_combout\ & (((\UNI1|reg_bank|xreg32[7][11]~q\) # (!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[11]~253_combout\ & (\UNI1|reg_bank|xreg32[5][11]~q\ & 
-- ((\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][11]~q\,
	datab => \UNI1|reg_bank|xreg32[7][11]~q\,
	datac => \UNI1|reg_bank|oREGA[11]~253_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~254_combout\);

-- Location: LCCOMB_X26_Y12_N2
\UNI1|reg_bank|oREGA[11]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~255_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[11]~254_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][11]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][11]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~254_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~255_combout\);

-- Location: LCCOMB_X26_Y12_N4
\UNI1|reg_bank|oREGA[11]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~256_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[11]~255_combout\ & (\UNI1|reg_bank|xreg32[3][11]~q\)) # (!\UNI1|reg_bank|oREGA[11]~255_combout\ & ((\UNI1|reg_bank|xreg32[2][11]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[11]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[3][11]~q\,
	datac => \UNI1|reg_bank|xreg32[2][11]~q\,
	datad => \UNI1|reg_bank|oREGA[11]~255_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~256_combout\);

-- Location: LCCOMB_X17_Y10_N6
\UNI1|reg_bank|oREGA[11]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~243_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][11]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][11]~q\,
	datac => \UNI1|reg_bank|xreg32[25][11]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~243_combout\);

-- Location: LCCOMB_X17_Y8_N12
\UNI1|reg_bank|oREGA[11]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~244_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[11]~243_combout\ & (\UNI1|reg_bank|xreg32[29][11]~q\)) # (!\UNI1|reg_bank|oREGA[11]~243_combout\ & ((\UNI1|reg_bank|xreg32[21][11]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[11]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][11]~q\,
	datab => \UNI1|reg_bank|xreg32[21][11]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~243_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~244_combout\);

-- Location: LCCOMB_X12_Y10_N14
\UNI1|reg_bank|oREGA[11]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~250_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][11]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][11]~q\,
	datac => \UNI1|reg_bank|xreg32[27][11]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~250_combout\);

-- Location: LCCOMB_X12_Y10_N12
\UNI1|reg_bank|oREGA[11]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~251_combout\ = (\UNI1|reg_bank|oREGA[11]~250_combout\ & ((\UNI1|reg_bank|xreg32[31][11]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[11]~250_combout\ & (((\UNI1|reg_bank|xreg32[23][11]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][11]~q\,
	datab => \UNI1|reg_bank|oREGA[11]~250_combout\,
	datac => \UNI1|reg_bank|xreg32[23][11]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~251_combout\);

-- Location: LCCOMB_X16_Y16_N12
\UNI1|reg_bank|oREGA[11]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~245_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][11]~q\) # ((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[18][11]~q\ & 
-- !\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][11]~q\,
	datab => \UNI1|reg_bank|xreg32[18][11]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~245_combout\);

-- Location: LCCOMB_X14_Y12_N28
\UNI1|reg_bank|oREGA[11]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~246_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[11]~245_combout\ & (\UNI1|reg_bank|xreg32[30][11]~q\)) # (!\UNI1|reg_bank|oREGA[11]~245_combout\ & ((\UNI1|reg_bank|xreg32[26][11]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[11]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][11]~q\,
	datab => \UNI1|reg_bank|xreg32[26][11]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~245_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~246_combout\);

-- Location: LCCOMB_X17_Y14_N6
\UNI1|reg_bank|oREGA[11]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~247_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][11]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][11]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][11]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~247_combout\);

-- Location: LCCOMB_X17_Y14_N8
\UNI1|reg_bank|oREGA[11]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~248_combout\ = (\UNI1|reg_bank|oREGA[11]~247_combout\ & ((\UNI1|reg_bank|xreg32[28][11]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[11]~247_combout\ & (((\UNI1|reg_bank|xreg32[24][11]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[11]~247_combout\,
	datab => \UNI1|reg_bank|xreg32[28][11]~q\,
	datac => \UNI1|reg_bank|xreg32[24][11]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~248_combout\);

-- Location: LCCOMB_X26_Y12_N20
\UNI1|reg_bank|oREGA[11]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~249_combout\ = (\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[26]~6_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[11]~246_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[11]~248_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[11]~246_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~248_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~249_combout\);

-- Location: LCCOMB_X26_Y12_N10
\UNI1|reg_bank|oREGA[11]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~252_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[11]~249_combout\ & ((\UNI1|reg_bank|oREGA[11]~251_combout\))) # (!\UNI1|reg_bank|oREGA[11]~249_combout\ & (\UNI1|reg_bank|oREGA[11]~244_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[11]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[11]~244_combout\,
	datac => \UNI1|reg_bank|oREGA[11]~251_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~249_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~252_combout\);

-- Location: LCCOMB_X26_Y12_N6
\UNI1|reg_bank|oREGA[11]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~257_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[11]~252_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- (\UNI1|reg_bank|oREGA[11]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[11]~256_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~252_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~257_combout\);

-- Location: LCCOMB_X26_Y12_N0
\UNI1|reg_bank|oREGA[11]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~260_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[11]~257_combout\ & (\UNI1|reg_bank|oREGA[11]~259_combout\)) # (!\UNI1|reg_bank|oREGA[11]~257_combout\ & ((\UNI1|reg_bank|oREGA[11]~242_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[11]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[11]~259_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[11]~242_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~257_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~260_combout\);

-- Location: LCCOMB_X26_Y12_N18
\UNI1|reg_bank|oREGA[11]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[11]~261_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[11]~260_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~260_combout\,
	combout => \UNI1|reg_bank|oREGA[11]~261_combout\);

-- Location: LCCOMB_X26_Y12_N12
\UNI1|alu_inst|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux20~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|mux_alusrc|C[11]~252_combout\ & \UNI1|reg_bank|oREGA[11]~261_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & 
-- ((\UNI1|mux_alusrc|C[11]~252_combout\) # (\UNI1|reg_bank|oREGA[11]~261_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datac => \UNI1|mux_alusrc|C[11]~252_combout\,
	datad => \UNI1|reg_bank|oREGA[11]~261_combout\,
	combout => \UNI1|alu_inst|Mux20~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\UNI1|alu_inst|adder|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~40_combout\ = \UNI1|mux_alusrc|C[11]~252_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[11]~252_combout\,
	combout => \UNI1|alu_inst|adder|Add0~40_combout\);

-- Location: LCCOMB_X17_Y15_N6
\UNI1|reg_bank|xreg32[14][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[14][10]~feeder_combout\);

-- Location: FF_X17_Y15_N7
\UNI1|reg_bank|xreg32[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][10]~q\);

-- Location: LCCOMB_X17_Y15_N12
\UNI1|reg_bank|xreg32[12][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[12][10]~feeder_combout\);

-- Location: FF_X17_Y15_N13
\UNI1|reg_bank|xreg32[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][10]~q\);

-- Location: FF_X16_Y15_N7
\UNI1|reg_bank|xreg32[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][10]~q\);

-- Location: LCCOMB_X17_Y15_N10
\UNI1|mux_alusrc|C[10]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~228_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # (\UNI1|reg_bank|xreg32[13][10]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][10]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[12][10]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[13][10]~q\,
	combout => \UNI1|mux_alusrc|C[10]~228_combout\);

-- Location: LCCOMB_X17_Y15_N28
\UNI1|mux_alusrc|C[10]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~229_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[10]~228_combout\ & ((\UNI1|reg_bank|xreg32[15][10]~q\))) # (!\UNI1|mux_alusrc|C[10]~228_combout\ & 
-- (\UNI1|reg_bank|xreg32[14][10]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[10]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][10]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[15][10]~q\,
	datad => \UNI1|mux_alusrc|C[10]~228_combout\,
	combout => \UNI1|mux_alusrc|C[10]~229_combout\);

-- Location: LCCOMB_X13_Y13_N24
\UNI1|reg_bank|xreg32[23][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[23][10]~feeder_combout\);

-- Location: FF_X13_Y13_N25
\UNI1|reg_bank|xreg32[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][10]~q\);

-- Location: FF_X12_Y13_N3
\UNI1|reg_bank|xreg32[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][10]~q\);

-- Location: LCCOMB_X12_Y13_N2
\UNI1|mux_alusrc|C[10]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~218_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][10]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[19][10]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][10]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[19][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[10]~218_combout\);

-- Location: FF_X13_Y13_N13
\UNI1|reg_bank|xreg32[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][10]~q\);

-- Location: FF_X12_Y13_N25
\UNI1|reg_bank|xreg32[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][10]~q\);

-- Location: LCCOMB_X12_Y13_N24
\UNI1|mux_alusrc|C[10]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~219_combout\ = (\UNI1|mux_alusrc|C[10]~218_combout\ & ((\UNI1|reg_bank|xreg32[31][10]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[10]~218_combout\ & 
-- (((\UNI1|reg_bank|xreg32[27][10]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[10]~218_combout\,
	datab => \UNI1|reg_bank|xreg32[31][10]~q\,
	datac => \UNI1|reg_bank|xreg32[27][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[10]~219_combout\);

-- Location: FF_X17_Y14_N11
\UNI1|reg_bank|xreg32[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][10]~q\);

-- Location: FF_X17_Y14_N1
\UNI1|reg_bank|xreg32[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][10]~q\);

-- Location: FF_X18_Y14_N5
\UNI1|reg_bank|xreg32[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][10]~q\);

-- Location: LCCOMB_X18_Y14_N4
\UNI1|mux_alusrc|C[10]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~215_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][10]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][10]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[10]~215_combout\);

-- Location: FF_X18_Y14_N31
\UNI1|reg_bank|xreg32[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][10]~q\);

-- Location: LCCOMB_X18_Y14_N30
\UNI1|mux_alusrc|C[10]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~216_combout\ = (\UNI1|mux_alusrc|C[10]~215_combout\ & (((\UNI1|reg_bank|xreg32[28][10]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[10]~215_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][10]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][10]~q\,
	datab => \UNI1|mux_alusrc|C[10]~215_combout\,
	datac => \UNI1|reg_bank|xreg32[28][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[10]~216_combout\);

-- Location: FF_X18_Y10_N27
\UNI1|reg_bank|xreg32[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][10]~q\);

-- Location: FF_X18_Y10_N25
\UNI1|reg_bank|xreg32[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][10]~q\);

-- Location: FF_X17_Y10_N21
\UNI1|reg_bank|xreg32[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][10]~q\);

-- Location: FF_X16_Y10_N29
\UNI1|reg_bank|xreg32[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][10]~q\);

-- Location: LCCOMB_X16_Y10_N28
\UNI1|mux_alusrc|C[10]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~213_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][10]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][10]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][10]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[10]~213_combout\);

-- Location: LCCOMB_X18_Y10_N24
\UNI1|mux_alusrc|C[10]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~214_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[10]~213_combout\ & ((\UNI1|reg_bank|xreg32[29][10]~q\))) # (!\UNI1|mux_alusrc|C[10]~213_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][10]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[10]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][10]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[29][10]~q\,
	datad => \UNI1|mux_alusrc|C[10]~213_combout\,
	combout => \UNI1|mux_alusrc|C[10]~214_combout\);

-- Location: LCCOMB_X17_Y13_N20
\UNI1|mux_alusrc|C[10]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~217_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[10]~214_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[10]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[10]~216_combout\,
	datad => \UNI1|mux_alusrc|C[10]~214_combout\,
	combout => \UNI1|mux_alusrc|C[10]~217_combout\);

-- Location: LCCOMB_X16_Y17_N12
\UNI1|reg_bank|xreg32[26][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[26][10]~feeder_combout\);

-- Location: FF_X16_Y17_N13
\UNI1|reg_bank|xreg32[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][10]~q\);

-- Location: LCCOMB_X16_Y17_N30
\UNI1|reg_bank|xreg32[30][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[30][10]~feeder_combout\);

-- Location: FF_X16_Y17_N31
\UNI1|reg_bank|xreg32[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][10]~q\);

-- Location: FF_X16_Y16_N1
\UNI1|reg_bank|xreg32[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][10]~q\);

-- Location: LCCOMB_X17_Y17_N20
\UNI1|reg_bank|xreg32[18][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[18][10]~feeder_combout\);

-- Location: FF_X17_Y17_N21
\UNI1|reg_bank|xreg32[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][10]~q\);

-- Location: LCCOMB_X17_Y17_N6
\UNI1|mux_alusrc|C[10]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~211_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][10]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][10]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][10]~q\,
	datab => \UNI1|reg_bank|xreg32[18][10]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[10]~211_combout\);

-- Location: LCCOMB_X16_Y17_N14
\UNI1|mux_alusrc|C[10]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~212_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[10]~211_combout\ & ((\UNI1|reg_bank|xreg32[30][10]~q\))) # (!\UNI1|mux_alusrc|C[10]~211_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][10]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[10]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][10]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[30][10]~q\,
	datad => \UNI1|mux_alusrc|C[10]~211_combout\,
	combout => \UNI1|mux_alusrc|C[10]~212_combout\);

-- Location: LCCOMB_X21_Y13_N14
\UNI1|mux_alusrc|C[10]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~220_combout\ = (\UNI1|mux_alusrc|C[10]~217_combout\ & ((\UNI1|mux_alusrc|C[10]~219_combout\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[10]~217_combout\ & 
-- (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|mux_alusrc|C[10]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[10]~219_combout\,
	datab => \UNI1|mux_alusrc|C[10]~217_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[10]~212_combout\,
	combout => \UNI1|mux_alusrc|C[10]~220_combout\);

-- Location: FF_X25_Y17_N25
\UNI1|reg_bank|xreg32[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][10]~q\);

-- Location: FF_X25_Y17_N23
\UNI1|reg_bank|xreg32[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][10]~q\);

-- Location: FF_X26_Y14_N9
\UNI1|reg_bank|xreg32[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][10]~q\);

-- Location: LCCOMB_X26_Y14_N8
\UNI1|mux_alusrc|C[10]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~221_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][10]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][10]~q\,
	datac => \UNI1|reg_bank|xreg32[8][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[10]~221_combout\);

-- Location: FF_X26_Y14_N15
\UNI1|reg_bank|xreg32[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][10]~q\);

-- Location: LCCOMB_X26_Y14_N14
\UNI1|mux_alusrc|C[10]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~222_combout\ = (\UNI1|mux_alusrc|C[10]~221_combout\ & (((\UNI1|reg_bank|xreg32[11][10]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[10]~221_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][10]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][10]~q\,
	datab => \UNI1|mux_alusrc|C[10]~221_combout\,
	datac => \UNI1|reg_bank|xreg32[11][10]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[10]~222_combout\);

-- Location: LCCOMB_X28_Y12_N16
\UNI1|reg_bank|xreg32[3][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[3][10]~feeder_combout\);

-- Location: FF_X28_Y12_N17
\UNI1|reg_bank|xreg32[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][10]~q\);

-- Location: FF_X25_Y13_N23
\UNI1|reg_bank|xreg32[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][10]~q\);

-- Location: FF_X25_Y13_N17
\UNI1|reg_bank|xreg32[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][10]~q\);

-- Location: LCCOMB_X28_Y12_N14
\UNI1|reg_bank|xreg32[6][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[6][10]~feeder_combout\);

-- Location: FF_X28_Y12_N15
\UNI1|reg_bank|xreg32[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][10]~q\);

-- Location: LCCOMB_X26_Y11_N20
\UNI1|reg_bank|xreg32[7][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[7][10]~feeder_combout\);

-- Location: FF_X26_Y11_N21
\UNI1|reg_bank|xreg32[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][10]~q\);

-- Location: LCCOMB_X21_Y10_N26
\UNI1|reg_bank|xreg32[4][10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][10]~feeder_combout\ = \UNI1|reg_bank|xreg32~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~51_combout\,
	combout => \UNI1|reg_bank|xreg32[4][10]~feeder_combout\);

-- Location: FF_X21_Y10_N27
\UNI1|reg_bank|xreg32[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][10]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][10]~q\);

-- Location: FF_X21_Y10_N17
\UNI1|reg_bank|xreg32[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~51_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][10]~q\);

-- Location: LCCOMB_X21_Y10_N0
\UNI1|mux_alusrc|C[10]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~223_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[5][10]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][10]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][10]~q\,
	datab => \UNI1|reg_bank|xreg32[5][10]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[10]~223_combout\);

-- Location: LCCOMB_X26_Y11_N26
\UNI1|mux_alusrc|C[10]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~224_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[10]~223_combout\ & ((\UNI1|reg_bank|xreg32[7][10]~q\))) # (!\UNI1|mux_alusrc|C[10]~223_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][10]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[10]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][10]~q\,
	datab => \UNI1|reg_bank|xreg32[7][10]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[10]~223_combout\,
	combout => \UNI1|mux_alusrc|C[10]~224_combout\);

-- Location: LCCOMB_X25_Y13_N16
\UNI1|mux_alusrc|C[10]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~225_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[10]~224_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][10]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][10]~q\,
	datad => \UNI1|mux_alusrc|C[10]~224_combout\,
	combout => \UNI1|mux_alusrc|C[10]~225_combout\);

-- Location: LCCOMB_X25_Y13_N22
\UNI1|mux_alusrc|C[10]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~226_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[10]~225_combout\ & (\UNI1|reg_bank|xreg32[3][10]~q\)) # (!\UNI1|mux_alusrc|C[10]~225_combout\ & ((\UNI1|reg_bank|xreg32[2][10]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[10]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][10]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][10]~q\,
	datad => \UNI1|mux_alusrc|C[10]~225_combout\,
	combout => \UNI1|mux_alusrc|C[10]~226_combout\);

-- Location: LCCOMB_X21_Y13_N28
\UNI1|mux_alusrc|C[10]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~227_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[10]~222_combout\) # ((\UNI1|mux_alusrc|C[12]~10_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- \UNI1|mux_alusrc|C[10]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[10]~222_combout\,
	datac => \UNI1|mux_alusrc|C[12]~10_combout\,
	datad => \UNI1|mux_alusrc|C[10]~226_combout\,
	combout => \UNI1|mux_alusrc|C[10]~227_combout\);

-- Location: LCCOMB_X21_Y13_N10
\UNI1|mux_alusrc|C[10]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~230_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[10]~227_combout\ & (\UNI1|mux_alusrc|C[10]~229_combout\)) # (!\UNI1|mux_alusrc|C[10]~227_combout\ & ((\UNI1|mux_alusrc|C[10]~220_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[10]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[10]~229_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[10]~220_combout\,
	datad => \UNI1|mux_alusrc|C[10]~227_combout\,
	combout => \UNI1|mux_alusrc|C[10]~230_combout\);

-- Location: LCCOMB_X21_Y13_N24
\UNI1|mux_alusrc|C[10]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[10]~231_combout\ = (\UNI1|gen_imm|Mux21~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[10]~230_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux21~0_combout\ & 
-- (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[10]~230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux21~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|ctrl_unit|Mux7~0_combout\,
	datad => \UNI1|mux_alusrc|C[10]~230_combout\,
	combout => \UNI1|mux_alusrc|C[10]~231_combout\);

-- Location: LCCOMB_X22_Y13_N12
\UNI1|alu_inst|adder|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~37_combout\ = \UNI1|mux_alusrc|C[10]~231_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[10]~231_combout\,
	combout => \UNI1|alu_inst|adder|Add0~37_combout\);

-- Location: FF_X18_Y16_N5
\UNI1|reg_bank|xreg32[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~49_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][9]~q\);

-- Location: FF_X26_Y10_N17
\UNI1|reg_bank|xreg32[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][9]~q\);

-- Location: FF_X26_Y10_N19
\UNI1|reg_bank|xreg32[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][9]~q\);

-- Location: LCCOMB_X24_Y8_N16
\UNI1|reg_bank|xreg32[14][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[14][9]~feeder_combout\);

-- Location: FF_X24_Y8_N17
\UNI1|reg_bank|xreg32[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][9]~q\);

-- Location: LCCOMB_X24_Y8_N6
\UNI1|reg_bank|oREGA[9]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~216_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][9]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][9]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][9]~q\,
	datab => \UNI1|reg_bank|xreg32[14][9]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~216_combout\);

-- Location: LCCOMB_X22_Y12_N30
\UNI1|reg_bank|oREGA[9]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~217_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[9]~216_combout\ & (\UNI1|reg_bank|xreg32[15][9]~q\)) # (!\UNI1|reg_bank|oREGA[9]~216_combout\ & ((\UNI1|reg_bank|xreg32[13][9]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[9]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[15][9]~q\,
	datac => \UNI1|reg_bank|xreg32[13][9]~q\,
	datad => \UNI1|reg_bank|oREGA[9]~216_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~217_combout\);

-- Location: LCCOMB_X26_Y15_N0
\UNI1|reg_bank|xreg32[10][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[10][9]~feeder_combout\);

-- Location: FF_X26_Y15_N1
\UNI1|reg_bank|xreg32[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][9]~q\);

-- Location: LCCOMB_X26_Y15_N30
\UNI1|reg_bank|xreg32[8][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[8][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[8][9]~feeder_combout\);

-- Location: FF_X26_Y15_N31
\UNI1|reg_bank|xreg32[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[8][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][9]~q\);

-- Location: FF_X25_Y14_N23
\UNI1|reg_bank|xreg32[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][9]~q\);

-- Location: LCCOMB_X25_Y14_N22
\UNI1|reg_bank|oREGA[9]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~199_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][9]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][9]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][9]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~199_combout\);

-- Location: LCCOMB_X26_Y16_N16
\UNI1|reg_bank|oREGA[9]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~200_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[9]~199_combout\ & (\UNI1|reg_bank|xreg32[11][9]~q\)) # (!\UNI1|reg_bank|oREGA[9]~199_combout\ & ((\UNI1|reg_bank|xreg32[10][9]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[9]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][9]~q\,
	datab => \UNI1|reg_bank|xreg32[10][9]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~199_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~200_combout\);

-- Location: FF_X22_Y13_N31
\UNI1|reg_bank|xreg32[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][9]~q\);

-- Location: LCCOMB_X25_Y13_N28
\UNI1|reg_bank|xreg32~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~50_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux22~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \UNI1|ctrl_unit|Mux0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|alu_inst|Mux22~1_combout\,
	combout => \UNI1|reg_bank|xreg32~50_combout\);

-- Location: FF_X25_Y13_N29
\UNI1|reg_bank|xreg32[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~50_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][9]~q\);

-- Location: FF_X22_Y13_N29
\UNI1|reg_bank|xreg32[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][9]~q\);

-- Location: FF_X17_Y13_N7
\UNI1|reg_bank|xreg32[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][9]~q\);

-- Location: FF_X22_Y12_N7
\UNI1|reg_bank|xreg32[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][9]~q\);

-- Location: FF_X17_Y13_N17
\UNI1|reg_bank|xreg32[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][9]~q\);

-- Location: FF_X18_Y16_N25
\UNI1|reg_bank|xreg32[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][9]~q\);

-- Location: LCCOMB_X18_Y16_N22
\UNI1|reg_bank|oREGA[9]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~211_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][9]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][9]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][9]~q\,
	datab => \UNI1|reg_bank|xreg32[6][9]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~211_combout\);

-- Location: LCCOMB_X22_Y12_N6
\UNI1|reg_bank|oREGA[9]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~212_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[9]~211_combout\ & (\UNI1|reg_bank|xreg32[7][9]~q\)) # (!\UNI1|reg_bank|oREGA[9]~211_combout\ & ((\UNI1|reg_bank|xreg32[5][9]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[9]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][9]~q\,
	datac => \UNI1|reg_bank|xreg32[5][9]~q\,
	datad => \UNI1|reg_bank|oREGA[9]~211_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~212_combout\);

-- Location: LCCOMB_X22_Y12_N28
\UNI1|reg_bank|oREGA[9]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~213_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[9]~212_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][9]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|xreg32[1][9]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~212_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~213_combout\);

-- Location: LCCOMB_X22_Y12_N14
\UNI1|reg_bank|oREGA[9]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~214_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[9]~213_combout\ & (\UNI1|reg_bank|xreg32[3][9]~q\)) # (!\UNI1|reg_bank|oREGA[9]~213_combout\ & ((\UNI1|reg_bank|xreg32[2][9]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[9]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][9]~q\,
	datab => \UNI1|reg_bank|xreg32[2][9]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~213_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~214_combout\);

-- Location: FF_X18_Y14_N13
\UNI1|reg_bank|xreg32[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][9]~q\);

-- Location: FF_X17_Y14_N31
\UNI1|reg_bank|xreg32[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][9]~q\);

-- Location: LCCOMB_X17_Y14_N30
\UNI1|reg_bank|oREGA[9]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~205_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][9]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][9]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][9]~q\,
	datac => \UNI1|reg_bank|xreg32[20][9]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~205_combout\);

-- Location: FF_X18_Y14_N11
\UNI1|reg_bank|xreg32[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][9]~q\);

-- Location: FF_X17_Y14_N17
\UNI1|reg_bank|xreg32[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][9]~q\);

-- Location: LCCOMB_X17_Y14_N16
\UNI1|reg_bank|oREGA[9]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~206_combout\ = (\UNI1|reg_bank|oREGA[9]~205_combout\ & ((\UNI1|reg_bank|xreg32[28][9]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[9]~205_combout\ & (((\UNI1|reg_bank|xreg32[24][9]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[9]~205_combout\,
	datab => \UNI1|reg_bank|xreg32[28][9]~q\,
	datac => \UNI1|reg_bank|xreg32[24][9]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~206_combout\);

-- Location: FF_X17_Y17_N11
\UNI1|reg_bank|xreg32[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][9]~q\);

-- Location: FF_X16_Y16_N23
\UNI1|reg_bank|xreg32[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][9]~q\);

-- Location: FF_X17_Y17_N5
\UNI1|reg_bank|xreg32[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][9]~q\);

-- Location: LCCOMB_X16_Y16_N16
\UNI1|reg_bank|xreg32[22][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[22][9]~feeder_combout\);

-- Location: FF_X16_Y16_N17
\UNI1|reg_bank|xreg32[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][9]~q\);

-- Location: LCCOMB_X16_Y16_N2
\UNI1|reg_bank|oREGA[9]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~203_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][9]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][9]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][9]~q\,
	datab => \UNI1|reg_bank|xreg32[22][9]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~203_combout\);

-- Location: LCCOMB_X16_Y16_N22
\UNI1|reg_bank|oREGA[9]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~204_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[9]~203_combout\ & (\UNI1|reg_bank|xreg32[30][9]~q\)) # (!\UNI1|reg_bank|oREGA[9]~203_combout\ & ((\UNI1|reg_bank|xreg32[26][9]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[9]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][9]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[26][9]~q\,
	datad => \UNI1|reg_bank|oREGA[9]~203_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~204_combout\);

-- Location: LCCOMB_X22_Y12_N26
\UNI1|reg_bank|oREGA[9]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~207_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[9]~204_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[9]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[9]~206_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~204_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~207_combout\);

-- Location: FF_X17_Y10_N27
\UNI1|reg_bank|xreg32[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][9]~q\);

-- Location: FF_X16_Y10_N23
\UNI1|reg_bank|xreg32[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][9]~q\);

-- Location: LCCOMB_X17_Y10_N26
\UNI1|reg_bank|oREGA[9]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~201_combout\ = (\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~12_combout\)) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[25][9]~q\)) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ 
-- & ((\UNI1|reg_bank|xreg32[17][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][9]~q\,
	datad => \UNI1|reg_bank|xreg32[17][9]~q\,
	combout => \UNI1|reg_bank|oREGA[9]~201_combout\);

-- Location: FF_X17_Y8_N29
\UNI1|reg_bank|xreg32[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][9]~q\);

-- Location: FF_X17_Y8_N23
\UNI1|reg_bank|xreg32[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][9]~q\);

-- Location: LCCOMB_X17_Y8_N28
\UNI1|reg_bank|oREGA[9]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~202_combout\ = (\UNI1|reg_bank|oREGA[9]~201_combout\ & (((\UNI1|reg_bank|xreg32[29][9]~q\)) # (!\UNI1|iRS1[2]~0_combout\))) # (!\UNI1|reg_bank|oREGA[9]~201_combout\ & (\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[21][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[9]~201_combout\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][9]~q\,
	datad => \UNI1|reg_bank|xreg32[29][9]~q\,
	combout => \UNI1|reg_bank|oREGA[9]~202_combout\);

-- Location: LCCOMB_X13_Y10_N24
\UNI1|reg_bank|xreg32[19][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[19][9]~feeder_combout\);

-- Location: FF_X13_Y10_N25
\UNI1|reg_bank|xreg32[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][9]~q\);

-- Location: FF_X12_Y10_N23
\UNI1|reg_bank|xreg32[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][9]~q\);

-- Location: LCCOMB_X12_Y10_N22
\UNI1|reg_bank|oREGA[9]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~208_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][9]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][9]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][9]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[27][9]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~208_combout\);

-- Location: LCCOMB_X13_Y10_N30
\UNI1|reg_bank|xreg32[31][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[31][9]~feeder_combout\);

-- Location: FF_X13_Y10_N31
\UNI1|reg_bank|xreg32[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][9]~q\);

-- Location: FF_X12_Y10_N1
\UNI1|reg_bank|xreg32[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~49_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][9]~q\);

-- Location: LCCOMB_X12_Y10_N0
\UNI1|reg_bank|oREGA[9]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~209_combout\ = (\UNI1|reg_bank|oREGA[9]~208_combout\ & ((\UNI1|reg_bank|xreg32[31][9]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[9]~208_combout\ & (((\UNI1|reg_bank|xreg32[23][9]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[9]~208_combout\,
	datab => \UNI1|reg_bank|xreg32[31][9]~q\,
	datac => \UNI1|reg_bank|xreg32[23][9]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~209_combout\);

-- Location: LCCOMB_X22_Y12_N20
\UNI1|reg_bank|oREGA[9]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~210_combout\ = (\UNI1|reg_bank|oREGA[9]~207_combout\ & (((\UNI1|reg_bank|oREGA[9]~209_combout\)) # (!\UNI1|iRS1[0]~1_combout\))) # (!\UNI1|reg_bank|oREGA[9]~207_combout\ & (\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[9]~202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[9]~207_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[9]~202_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~209_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~210_combout\);

-- Location: LCCOMB_X22_Y12_N16
\UNI1|reg_bank|oREGA[9]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~215_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[9]~210_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- (\UNI1|reg_bank|oREGA[9]~214_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[9]~214_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~210_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~215_combout\);

-- Location: LCCOMB_X22_Y12_N24
\UNI1|reg_bank|oREGA[9]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~218_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[9]~215_combout\ & (\UNI1|reg_bank|oREGA[9]~217_combout\)) # (!\UNI1|reg_bank|oREGA[9]~215_combout\ & ((\UNI1|reg_bank|oREGA[9]~200_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[9]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[9]~217_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[9]~200_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~215_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~218_combout\);

-- Location: LCCOMB_X22_Y12_N2
\UNI1|reg_bank|oREGA[9]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[9]~219_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[9]~218_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~218_combout\,
	combout => \UNI1|reg_bank|oREGA[9]~219_combout\);

-- Location: LCCOMB_X22_Y12_N4
\UNI1|alu_inst|adder|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~34_combout\ = \UNI1|mux_alusrc|C[9]~210_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[9]~210_combout\,
	combout => \UNI1|alu_inst|adder|Add0~34_combout\);

-- Location: LCCOMB_X26_Y16_N20
\UNI1|reg_bank|xreg32[15][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[15][8]~feeder_combout\);

-- Location: FF_X26_Y16_N21
\UNI1|reg_bank|xreg32[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][8]~q\);

-- Location: LCCOMB_X16_Y15_N20
\UNI1|reg_bank|xreg32[12][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[12][8]~feeder_combout\);

-- Location: FF_X16_Y15_N21
\UNI1|reg_bank|xreg32[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][8]~q\);

-- Location: FF_X16_Y15_N15
\UNI1|reg_bank|xreg32[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][8]~q\);

-- Location: LCCOMB_X16_Y15_N12
\UNI1|mux_alusrc|C[8]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~186_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][8]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[12][8]~q\,
	datac => \UNI1|reg_bank|xreg32[13][8]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[8]~186_combout\);

-- Location: LCCOMB_X17_Y15_N0
\UNI1|mux_alusrc|C[8]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~187_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[8]~186_combout\ & ((\UNI1|reg_bank|xreg32[15][8]~q\))) # (!\UNI1|mux_alusrc|C[8]~186_combout\ & (\UNI1|reg_bank|xreg32[14][8]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[8]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[15][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~186_combout\,
	combout => \UNI1|mux_alusrc|C[8]~187_combout\);

-- Location: LCCOMB_X26_Y9_N24
\UNI1|reg_bank|xreg32[9][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[9][8]~feeder_combout\);

-- Location: FF_X26_Y9_N25
\UNI1|reg_bank|xreg32[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][8]~q\);

-- Location: FF_X26_Y14_N23
\UNI1|reg_bank|xreg32[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][8]~q\);

-- Location: LCCOMB_X26_Y9_N18
\UNI1|reg_bank|xreg32[10][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[10][8]~feeder_combout\);

-- Location: FF_X26_Y9_N19
\UNI1|reg_bank|xreg32[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][8]~q\);

-- Location: FF_X26_Y14_N17
\UNI1|reg_bank|xreg32[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][8]~q\);

-- Location: LCCOMB_X26_Y14_N16
\UNI1|mux_alusrc|C[8]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~179_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][8]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][8]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[8]~179_combout\);

-- Location: LCCOMB_X26_Y14_N22
\UNI1|mux_alusrc|C[8]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~180_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[8]~179_combout\ & ((\UNI1|reg_bank|xreg32[11][8]~q\))) # (!\UNI1|mux_alusrc|C[8]~179_combout\ & (\UNI1|reg_bank|xreg32[9][8]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[8]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][8]~q\,
	datac => \UNI1|reg_bank|xreg32[11][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~179_combout\,
	combout => \UNI1|mux_alusrc|C[8]~180_combout\);

-- Location: LCCOMB_X24_Y16_N30
\UNI1|reg_bank|xreg32~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~48_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux23~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(8),
	datac => \UNI1|alu_inst|Mux23~1_combout\,
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32~48_combout\);

-- Location: FF_X24_Y16_N31
\UNI1|reg_bank|xreg32[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~48_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][8]~q\);

-- Location: LCCOMB_X24_Y16_N24
\UNI1|reg_bank|xreg32[3][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[3][8]~feeder_combout\);

-- Location: FF_X24_Y16_N25
\UNI1|reg_bank|xreg32[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][8]~q\);

-- Location: FF_X21_Y13_N3
\UNI1|reg_bank|xreg32[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][8]~q\);

-- Location: FF_X17_Y12_N1
\UNI1|reg_bank|xreg32[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][8]~q\);

-- Location: FF_X21_Y13_N21
\UNI1|reg_bank|xreg32[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][8]~q\);

-- Location: FF_X22_Y12_N13
\UNI1|reg_bank|xreg32[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][8]~q\);

-- Location: LCCOMB_X22_Y12_N18
\UNI1|reg_bank|xreg32[4][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[4][8]~feeder_combout\);

-- Location: FF_X22_Y12_N19
\UNI1|reg_bank|xreg32[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][8]~q\);

-- Location: LCCOMB_X22_Y12_N0
\UNI1|mux_alusrc|C[8]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~181_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[5][8]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][8]~q\,
	datab => \UNI1|reg_bank|xreg32[4][8]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[8]~181_combout\);

-- Location: LCCOMB_X21_Y13_N20
\UNI1|mux_alusrc|C[8]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~182_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[8]~181_combout\ & ((\UNI1|reg_bank|xreg32[7][8]~q\))) # (!\UNI1|mux_alusrc|C[8]~181_combout\ & (\UNI1|reg_bank|xreg32[6][8]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[8]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[6][8]~q\,
	datac => \UNI1|reg_bank|xreg32[7][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~181_combout\,
	combout => \UNI1|mux_alusrc|C[8]~182_combout\);

-- Location: LCCOMB_X21_Y13_N2
\UNI1|mux_alusrc|C[8]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~183_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[8]~182_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~182_combout\,
	combout => \UNI1|mux_alusrc|C[8]~183_combout\);

-- Location: LCCOMB_X24_Y16_N6
\UNI1|mux_alusrc|C[8]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~184_combout\ = (\UNI1|mux_alusrc|C[8]~183_combout\ & (((\UNI1|reg_bank|xreg32[3][8]~q\) # (!\UNI1|mux_alusrc|C[12]~14_combout\)))) # (!\UNI1|mux_alusrc|C[8]~183_combout\ & (\UNI1|reg_bank|xreg32[2][8]~q\ & 
-- ((\UNI1|mux_alusrc|C[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][8]~q\,
	datab => \UNI1|reg_bank|xreg32[3][8]~q\,
	datac => \UNI1|mux_alusrc|C[8]~183_combout\,
	datad => \UNI1|mux_alusrc|C[12]~14_combout\,
	combout => \UNI1|mux_alusrc|C[8]~184_combout\);

-- Location: LCCOMB_X24_Y16_N4
\UNI1|mux_alusrc|C[8]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~185_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[12]~13_combout\)) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[8]~180_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[8]~184_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[8]~180_combout\,
	datad => \UNI1|mux_alusrc|C[8]~184_combout\,
	combout => \UNI1|mux_alusrc|C[8]~185_combout\);

-- Location: FF_X13_Y13_N31
\UNI1|reg_bank|xreg32[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][8]~q\);

-- Location: FF_X12_Y13_N9
\UNI1|reg_bank|xreg32[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][8]~q\);

-- Location: LCCOMB_X12_Y13_N30
\UNI1|reg_bank|xreg32[19][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[19][8]~feeder_combout\);

-- Location: FF_X12_Y13_N31
\UNI1|reg_bank|xreg32[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][8]~q\);

-- Location: LCCOMB_X13_Y13_N28
\UNI1|reg_bank|xreg32[23][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[23][8]~feeder_combout\);

-- Location: FF_X13_Y13_N29
\UNI1|reg_bank|xreg32[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][8]~q\);

-- Location: LCCOMB_X12_Y13_N18
\UNI1|mux_alusrc|C[8]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~176_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][8]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[23][8]~q\,
	combout => \UNI1|mux_alusrc|C[8]~176_combout\);

-- Location: LCCOMB_X12_Y13_N8
\UNI1|mux_alusrc|C[8]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~177_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[8]~176_combout\ & (\UNI1|reg_bank|xreg32[31][8]~q\)) # (!\UNI1|mux_alusrc|C[8]~176_combout\ & ((\UNI1|reg_bank|xreg32[27][8]~q\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[8]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[27][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~176_combout\,
	combout => \UNI1|mux_alusrc|C[8]~177_combout\);

-- Location: LCCOMB_X12_Y14_N4
\UNI1|reg_bank|xreg32[30][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[30][8]~feeder_combout\);

-- Location: FF_X12_Y14_N5
\UNI1|reg_bank|xreg32[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][8]~q\);

-- Location: FF_X16_Y16_N31
\UNI1|reg_bank|xreg32[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][8]~q\);

-- Location: FF_X16_Y16_N5
\UNI1|reg_bank|xreg32[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][8]~q\);

-- Location: LCCOMB_X17_Y16_N20
\UNI1|reg_bank|xreg32[18][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[18][8]~feeder_combout\);

-- Location: FF_X17_Y16_N21
\UNI1|reg_bank|xreg32[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][8]~q\);

-- Location: LCCOMB_X17_Y16_N22
\UNI1|mux_alusrc|C[8]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~169_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][8]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[22][8]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[18][8]~q\,
	combout => \UNI1|mux_alusrc|C[8]~169_combout\);

-- Location: LCCOMB_X16_Y16_N30
\UNI1|mux_alusrc|C[8]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~170_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[8]~169_combout\ & (\UNI1|reg_bank|xreg32[30][8]~q\)) # (!\UNI1|mux_alusrc|C[8]~169_combout\ & ((\UNI1|reg_bank|xreg32[26][8]~q\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[8]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~169_combout\,
	combout => \UNI1|mux_alusrc|C[8]~170_combout\);

-- Location: LCCOMB_X11_Y14_N8
\UNI1|reg_bank|xreg32[20][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[20][8]~feeder_combout\);

-- Location: FF_X11_Y14_N9
\UNI1|reg_bank|xreg32[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[20][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][8]~q\);

-- Location: FF_X18_Y14_N3
\UNI1|reg_bank|xreg32[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][8]~q\);

-- Location: FF_X18_Y14_N1
\UNI1|reg_bank|xreg32[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][8]~q\);

-- Location: LCCOMB_X12_Y12_N24
\UNI1|reg_bank|xreg32[24][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[24][8]~feeder_combout\);

-- Location: FF_X12_Y12_N25
\UNI1|reg_bank|xreg32[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][8]~q\);

-- Location: LCCOMB_X18_Y14_N0
\UNI1|mux_alusrc|C[8]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~173_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][8]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][8]~q\,
	datad => \UNI1|reg_bank|xreg32[24][8]~q\,
	combout => \UNI1|mux_alusrc|C[8]~173_combout\);

-- Location: LCCOMB_X18_Y14_N2
\UNI1|mux_alusrc|C[8]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~174_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[8]~173_combout\ & ((\UNI1|reg_bank|xreg32[28][8]~q\))) # (!\UNI1|mux_alusrc|C[8]~173_combout\ & (\UNI1|reg_bank|xreg32[20][8]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[8]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][8]~q\,
	datad => \UNI1|mux_alusrc|C[8]~173_combout\,
	combout => \UNI1|mux_alusrc|C[8]~174_combout\);

-- Location: LCCOMB_X18_Y10_N30
\UNI1|reg_bank|xreg32[29][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[29][8]~feeder_combout\);

-- Location: FF_X18_Y10_N31
\UNI1|reg_bank|xreg32[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][8]~q\);

-- Location: FF_X18_Y10_N13
\UNI1|reg_bank|xreg32[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][8]~q\);

-- Location: FF_X17_Y10_N25
\UNI1|reg_bank|xreg32[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][8]~q\);

-- Location: FF_X16_Y10_N21
\UNI1|reg_bank|xreg32[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~47_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][8]~q\);

-- Location: LCCOMB_X16_Y10_N20
\UNI1|mux_alusrc|C[8]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~171_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][8]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][8]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[17][8]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[8]~171_combout\);

-- Location: LCCOMB_X18_Y10_N8
\UNI1|mux_alusrc|C[8]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~172_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[8]~171_combout\ & (\UNI1|reg_bank|xreg32[29][8]~q\)) # (!\UNI1|mux_alusrc|C[8]~171_combout\ & ((\UNI1|reg_bank|xreg32[21][8]~q\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[8]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][8]~q\,
	datab => \UNI1|reg_bank|xreg32[21][8]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[8]~171_combout\,
	combout => \UNI1|mux_alusrc|C[8]~172_combout\);

-- Location: LCCOMB_X16_Y16_N18
\UNI1|mux_alusrc|C[8]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~175_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[8]~172_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[8]~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[8]~174_combout\,
	datad => \UNI1|mux_alusrc|C[8]~172_combout\,
	combout => \UNI1|mux_alusrc|C[8]~175_combout\);

-- Location: LCCOMB_X16_Y16_N8
\UNI1|mux_alusrc|C[8]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~178_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[8]~175_combout\ & (\UNI1|mux_alusrc|C[8]~177_combout\)) # (!\UNI1|mux_alusrc|C[8]~175_combout\ & 
-- ((\UNI1|mux_alusrc|C[8]~170_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[8]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|mux_alusrc|C[8]~177_combout\,
	datac => \UNI1|mux_alusrc|C[8]~170_combout\,
	datad => \UNI1|mux_alusrc|C[8]~175_combout\,
	combout => \UNI1|mux_alusrc|C[8]~178_combout\);

-- Location: LCCOMB_X24_Y16_N22
\UNI1|mux_alusrc|C[8]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~188_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[8]~185_combout\ & (\UNI1|mux_alusrc|C[8]~187_combout\)) # (!\UNI1|mux_alusrc|C[8]~185_combout\ & ((\UNI1|mux_alusrc|C[8]~178_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[8]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[8]~187_combout\,
	datac => \UNI1|mux_alusrc|C[8]~185_combout\,
	datad => \UNI1|mux_alusrc|C[8]~178_combout\,
	combout => \UNI1|mux_alusrc|C[8]~188_combout\);

-- Location: LCCOMB_X19_Y16_N10
\UNI1|mux_alusrc|C[8]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[8]~189_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[8]~188_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux23~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[8]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|gen_imm|Mux23~0_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[8]~188_combout\,
	combout => \UNI1|mux_alusrc|C[8]~189_combout\);

-- Location: LCCOMB_X19_Y16_N4
\UNI1|alu_inst|adder|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~31_combout\ = \UNI1|mux_alusrc|C[8]~189_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[8]~189_combout\,
	combout => \UNI1|alu_inst|adder|Add0~31_combout\);

-- Location: FF_X18_Y16_N7
\UNI1|reg_bank|xreg32[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~45_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][7]~q\);

-- Location: LCCOMB_X26_Y10_N26
\UNI1|reg_bank|xreg32[12][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[12][7]~feeder_combout\);

-- Location: FF_X26_Y10_N27
\UNI1|reg_bank|xreg32[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][7]~q\);

-- Location: LCCOMB_X29_Y14_N16
\UNI1|reg_bank|xreg32[14][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[14][7]~feeder_combout\);

-- Location: FF_X29_Y14_N17
\UNI1|reg_bank|xreg32[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][7]~q\);

-- Location: LCCOMB_X26_Y10_N0
\UNI1|mux_alusrc|C[7]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~165_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[14][7]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][7]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][7]~q\,
	datab => \UNI1|reg_bank|xreg32[14][7]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[7]~165_combout\);

-- Location: LCCOMB_X26_Y10_N22
\UNI1|mux_alusrc|C[7]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~166_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[7]~165_combout\ & ((\UNI1|reg_bank|xreg32[15][7]~q\))) # (!\UNI1|mux_alusrc|C[7]~165_combout\ & (\UNI1|reg_bank|xreg32[13][7]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[7]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][7]~q\,
	datac => \UNI1|reg_bank|xreg32[15][7]~q\,
	datad => \UNI1|mux_alusrc|C[7]~165_combout\,
	combout => \UNI1|mux_alusrc|C[7]~166_combout\);

-- Location: LCCOMB_X24_Y16_N20
\UNI1|reg_bank|xreg32~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~46_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|alu_inst|Mux24~1_combout\)) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \UNI1|alu_inst|Mux24~1_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32~46_combout\);

-- Location: FF_X24_Y16_N21
\UNI1|reg_bank|xreg32[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~46_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][7]~q\);

-- Location: FF_X22_Y16_N17
\UNI1|reg_bank|xreg32[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][7]~q\);

-- Location: LCCOMB_X22_Y16_N22
\UNI1|reg_bank|xreg32[1][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[1][7]~feeder_combout\);

-- Location: FF_X22_Y16_N23
\UNI1|reg_bank|xreg32[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][7]~q\);

-- Location: FF_X17_Y12_N29
\UNI1|reg_bank|xreg32[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][7]~q\);

-- Location: LCCOMB_X17_Y16_N24
\UNI1|reg_bank|xreg32[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[7][7]~feeder_combout\);

-- Location: FF_X17_Y16_N25
\UNI1|reg_bank|xreg32[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][7]~q\);

-- Location: FF_X17_Y13_N27
\UNI1|reg_bank|xreg32[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][7]~q\);

-- Location: FF_X17_Y12_N3
\UNI1|reg_bank|xreg32[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][7]~q\);

-- Location: LCCOMB_X17_Y13_N26
\UNI1|mux_alusrc|C[7]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~160_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|reg_bank|xreg32[6][7]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][7]~q\,
	datad => \UNI1|reg_bank|xreg32[6][7]~q\,
	combout => \UNI1|mux_alusrc|C[7]~160_combout\);

-- Location: LCCOMB_X17_Y16_N26
\UNI1|mux_alusrc|C[7]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~161_combout\ = (\UNI1|mux_alusrc|C[7]~160_combout\ & (((\UNI1|reg_bank|xreg32[7][7]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[7]~160_combout\ & (\UNI1|reg_bank|xreg32[5][7]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][7]~q\,
	datab => \UNI1|reg_bank|xreg32[7][7]~q\,
	datac => \UNI1|mux_alusrc|C[7]~160_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[7]~161_combout\);

-- Location: LCCOMB_X22_Y16_N20
\UNI1|mux_alusrc|C[7]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~162_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[7]~161_combout\) # (!\UNI1|mux_alusrc|C[12]~17_combout\)))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][7]~q\ & 
-- (\UNI1|mux_alusrc|C[12]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][7]~q\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|mux_alusrc|C[12]~17_combout\,
	datad => \UNI1|mux_alusrc|C[7]~161_combout\,
	combout => \UNI1|mux_alusrc|C[7]~162_combout\);

-- Location: LCCOMB_X22_Y16_N16
\UNI1|mux_alusrc|C[7]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~163_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[7]~162_combout\ & ((\UNI1|reg_bank|xreg32[3][7]~q\))) # (!\UNI1|mux_alusrc|C[7]~162_combout\ & (\UNI1|reg_bank|xreg32[2][7]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[7]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][7]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[3][7]~q\,
	datad => \UNI1|mux_alusrc|C[7]~162_combout\,
	combout => \UNI1|mux_alusrc|C[7]~163_combout\);

-- Location: FF_X18_Y15_N29
\UNI1|reg_bank|xreg32[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][7]~q\);

-- Location: FF_X18_Y15_N3
\UNI1|reg_bank|xreg32[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][7]~q\);

-- Location: FF_X19_Y15_N1
\UNI1|reg_bank|xreg32[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][7]~q\);

-- Location: FF_X19_Y15_N7
\UNI1|reg_bank|xreg32[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][7]~q\);

-- Location: LCCOMB_X19_Y15_N6
\UNI1|mux_alusrc|C[7]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~157_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][7]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][7]~q\,
	datac => \UNI1|reg_bank|xreg32[19][7]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[7]~157_combout\);

-- Location: LCCOMB_X18_Y15_N2
\UNI1|mux_alusrc|C[7]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~158_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[7]~157_combout\ & ((\UNI1|reg_bank|xreg32[31][7]~q\))) # (!\UNI1|mux_alusrc|C[7]~157_combout\ & (\UNI1|reg_bank|xreg32[27][7]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[7]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][7]~q\,
	datac => \UNI1|reg_bank|xreg32[31][7]~q\,
	datad => \UNI1|mux_alusrc|C[7]~157_combout\,
	combout => \UNI1|mux_alusrc|C[7]~158_combout\);

-- Location: FF_X21_Y17_N1
\UNI1|reg_bank|xreg32[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][7]~q\);

-- Location: FF_X19_Y17_N31
\UNI1|reg_bank|xreg32[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][7]~q\);

-- Location: FF_X21_Y17_N11
\UNI1|reg_bank|xreg32[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][7]~q\);

-- Location: FF_X19_Y17_N1
\UNI1|reg_bank|xreg32[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][7]~q\);

-- Location: LCCOMB_X19_Y17_N0
\UNI1|mux_alusrc|C[7]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~150_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][7]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][7]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][7]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][7]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[7]~150_combout\);

-- Location: LCCOMB_X19_Y17_N30
\UNI1|mux_alusrc|C[7]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~151_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[7]~150_combout\ & ((\UNI1|reg_bank|xreg32[29][7]~q\))) # (!\UNI1|mux_alusrc|C[7]~150_combout\ & (\UNI1|reg_bank|xreg32[21][7]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[7]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][7]~q\,
	datac => \UNI1|reg_bank|xreg32[29][7]~q\,
	datad => \UNI1|mux_alusrc|C[7]~150_combout\,
	combout => \UNI1|mux_alusrc|C[7]~151_combout\);

-- Location: FF_X14_Y17_N17
\UNI1|reg_bank|xreg32[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][7]~q\);

-- Location: FF_X13_Y17_N29
\UNI1|reg_bank|xreg32[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][7]~q\);

-- Location: FF_X14_Y17_N7
\UNI1|reg_bank|xreg32[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][7]~q\);

-- Location: LCCOMB_X13_Y17_N2
\UNI1|reg_bank|xreg32[24][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[24][7]~feeder_combout\);

-- Location: FF_X13_Y17_N3
\UNI1|reg_bank|xreg32[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][7]~q\);

-- Location: LCCOMB_X14_Y17_N6
\UNI1|mux_alusrc|C[7]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~154_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][7]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][7]~q\,
	datad => \UNI1|reg_bank|xreg32[24][7]~q\,
	combout => \UNI1|mux_alusrc|C[7]~154_combout\);

-- Location: LCCOMB_X13_Y17_N28
\UNI1|mux_alusrc|C[7]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~155_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[7]~154_combout\ & ((\UNI1|reg_bank|xreg32[28][7]~q\))) # (!\UNI1|mux_alusrc|C[7]~154_combout\ & (\UNI1|reg_bank|xreg32[20][7]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[7]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][7]~q\,
	datac => \UNI1|reg_bank|xreg32[28][7]~q\,
	datad => \UNI1|mux_alusrc|C[7]~154_combout\,
	combout => \UNI1|mux_alusrc|C[7]~155_combout\);

-- Location: FF_X16_Y16_N25
\UNI1|reg_bank|xreg32[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][7]~q\);

-- Location: LCCOMB_X17_Y17_N22
\UNI1|reg_bank|xreg32[18][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[18][7]~feeder_combout\);

-- Location: FF_X17_Y17_N23
\UNI1|reg_bank|xreg32[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][7]~q\);

-- Location: LCCOMB_X16_Y16_N14
\UNI1|reg_bank|xreg32[22][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[22][7]~feeder_combout\);

-- Location: FF_X16_Y16_N15
\UNI1|reg_bank|xreg32[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][7]~q\);

-- Location: LCCOMB_X17_Y17_N2
\UNI1|mux_alusrc|C[7]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~152_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][7]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][7]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[22][7]~q\,
	combout => \UNI1|mux_alusrc|C[7]~152_combout\);

-- Location: FF_X17_Y17_N9
\UNI1|reg_bank|xreg32[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][7]~q\);

-- Location: LCCOMB_X17_Y17_N8
\UNI1|mux_alusrc|C[7]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~153_combout\ = (\UNI1|mux_alusrc|C[7]~152_combout\ & (((\UNI1|reg_bank|xreg32[30][7]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[7]~152_combout\ & (\UNI1|reg_bank|xreg32[26][7]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][7]~q\,
	datab => \UNI1|mux_alusrc|C[7]~152_combout\,
	datac => \UNI1|reg_bank|xreg32[30][7]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[7]~153_combout\);

-- Location: LCCOMB_X22_Y16_N0
\UNI1|mux_alusrc|C[7]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~156_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|mux_alusrc|C[7]~153_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[7]~155_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[7]~155_combout\,
	datad => \UNI1|mux_alusrc|C[7]~153_combout\,
	combout => \UNI1|mux_alusrc|C[7]~156_combout\);

-- Location: LCCOMB_X22_Y16_N6
\UNI1|mux_alusrc|C[7]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~159_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[7]~156_combout\ & (\UNI1|mux_alusrc|C[7]~158_combout\)) # (!\UNI1|mux_alusrc|C[7]~156_combout\ & 
-- ((\UNI1|mux_alusrc|C[7]~151_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[7]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[7]~158_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[7]~151_combout\,
	datad => \UNI1|mux_alusrc|C[7]~156_combout\,
	combout => \UNI1|mux_alusrc|C[7]~159_combout\);

-- Location: LCCOMB_X22_Y16_N14
\UNI1|mux_alusrc|C[7]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~164_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[12]~13_combout\) # (\UNI1|mux_alusrc|C[7]~159_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[7]~163_combout\ & 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[7]~163_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[7]~159_combout\,
	combout => \UNI1|mux_alusrc|C[7]~164_combout\);

-- Location: LCCOMB_X22_Y19_N12
\UNI1|reg_bank|xreg32[10][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[10][7]~feeder_combout\);

-- Location: FF_X22_Y19_N13
\UNI1|reg_bank|xreg32[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][7]~q\);

-- Location: LCCOMB_X22_Y19_N18
\UNI1|reg_bank|xreg32[11][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[11][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[11][7]~feeder_combout\);

-- Location: FF_X22_Y19_N19
\UNI1|reg_bank|xreg32[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[11][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][7]~q\);

-- Location: FF_X21_Y6_N3
\UNI1|reg_bank|xreg32[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][7]~q\);

-- Location: FF_X21_Y6_N21
\UNI1|reg_bank|xreg32[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~45_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][7]~q\);

-- Location: LCCOMB_X21_Y6_N2
\UNI1|mux_alusrc|C[7]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~148_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][7]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][7]~q\,
	datad => \UNI1|reg_bank|xreg32[9][7]~q\,
	combout => \UNI1|mux_alusrc|C[7]~148_combout\);

-- Location: LCCOMB_X22_Y19_N6
\UNI1|mux_alusrc|C[7]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~149_combout\ = (\UNI1|mux_alusrc|C[7]~148_combout\ & (((\UNI1|reg_bank|xreg32[11][7]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[7]~148_combout\ & (\UNI1|reg_bank|xreg32[10][7]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][7]~q\,
	datab => \UNI1|reg_bank|xreg32[11][7]~q\,
	datac => \UNI1|mux_alusrc|C[7]~148_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[7]~149_combout\);

-- Location: LCCOMB_X22_Y16_N24
\UNI1|mux_alusrc|C[7]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~167_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[7]~164_combout\ & (\UNI1|mux_alusrc|C[7]~166_combout\)) # (!\UNI1|mux_alusrc|C[7]~164_combout\ & ((\UNI1|mux_alusrc|C[7]~149_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[7]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[7]~166_combout\,
	datac => \UNI1|mux_alusrc|C[7]~164_combout\,
	datad => \UNI1|mux_alusrc|C[7]~149_combout\,
	combout => \UNI1|mux_alusrc|C[7]~167_combout\);

-- Location: LCCOMB_X22_Y16_N2
\UNI1|mux_alusrc|C[7]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[7]~168_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[7]~167_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux24~1_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux24~1_combout\,
	datad => \UNI1|mux_alusrc|C[7]~167_combout\,
	combout => \UNI1|mux_alusrc|C[7]~168_combout\);

-- Location: LCCOMB_X22_Y16_N12
\UNI1|alu_inst|adder|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~28_combout\ = \UNI1|mux_alusrc|C[7]~168_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[7]~168_combout\,
	combout => \UNI1|alu_inst|adder|Add0~28_combout\);

-- Location: LCCOMB_X26_Y13_N30
\UNI1|reg_bank|xreg32[15][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[15][6]~feeder_combout\);

-- Location: FF_X26_Y13_N31
\UNI1|reg_bank|xreg32[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][6]~q\);

-- Location: LCCOMB_X16_Y15_N30
\UNI1|reg_bank|xreg32[12][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[12][6]~feeder_combout\);

-- Location: FF_X16_Y15_N31
\UNI1|reg_bank|xreg32[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][6]~q\);

-- Location: FF_X16_Y15_N9
\UNI1|reg_bank|xreg32[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][6]~q\);

-- Location: LCCOMB_X16_Y15_N8
\UNI1|reg_bank|oREGA[6]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~153_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[13][6]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[12][6]~q\ & ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[12][6]~q\,
	datac => \UNI1|reg_bank|xreg32[13][6]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~153_combout\);

-- Location: LCCOMB_X26_Y13_N28
\UNI1|reg_bank|oREGA[6]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~154_combout\ = (\UNI1|reg_bank|oREGA[6]~153_combout\ & (((\UNI1|reg_bank|xreg32[15][6]~q\) # (!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[6]~153_combout\ & (\UNI1|reg_bank|xreg32[14][6]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][6]~q\,
	datab => \UNI1|reg_bank|xreg32[15][6]~q\,
	datac => \UNI1|reg_bank|oREGA[6]~153_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~154_combout\);

-- Location: FF_X24_Y17_N31
\UNI1|reg_bank|xreg32[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][6]~q\);

-- Location: FF_X25_Y17_N29
\UNI1|reg_bank|xreg32[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][6]~q\);

-- Location: FF_X24_Y17_N9
\UNI1|reg_bank|xreg32[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][6]~q\);

-- Location: FF_X25_Y17_N3
\UNI1|reg_bank|xreg32[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][6]~q\);

-- Location: LCCOMB_X25_Y17_N2
\UNI1|reg_bank|oREGA[6]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~146_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][6]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][6]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][6]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][6]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~146_combout\);

-- Location: LCCOMB_X25_Y17_N28
\UNI1|reg_bank|oREGA[6]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~147_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[6]~146_combout\ & (\UNI1|reg_bank|xreg32[11][6]~q\)) # (!\UNI1|reg_bank|oREGA[6]~146_combout\ & ((\UNI1|reg_bank|xreg32[9][6]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[6]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[11][6]~q\,
	datac => \UNI1|reg_bank|xreg32[9][6]~q\,
	datad => \UNI1|reg_bank|oREGA[6]~146_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~147_combout\);

-- Location: LCCOMB_X24_Y16_N10
\UNI1|reg_bank|xreg32[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[3][6]~feeder_combout\);

-- Location: FF_X24_Y16_N11
\UNI1|reg_bank|xreg32[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][6]~q\);

-- Location: LCCOMB_X24_Y16_N8
\UNI1|reg_bank|xreg32~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~44_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux25~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|alu_inst|Mux25~1_combout\,
	combout => \UNI1|reg_bank|xreg32~44_combout\);

-- Location: FF_X24_Y16_N9
\UNI1|reg_bank|xreg32[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~44_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][6]~q\);

-- Location: FF_X21_Y13_N5
\UNI1|reg_bank|xreg32[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][6]~q\);

-- Location: LCCOMB_X17_Y12_N12
\UNI1|reg_bank|xreg32[6][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[6][6]~feeder_combout\);

-- Location: FF_X17_Y12_N13
\UNI1|reg_bank|xreg32[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][6]~q\);

-- Location: FF_X16_Y13_N9
\UNI1|reg_bank|xreg32[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][6]~q\);

-- Location: LCCOMB_X17_Y12_N6
\UNI1|reg_bank|xreg32[5][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[5][6]~feeder_combout\);

-- Location: FF_X17_Y12_N7
\UNI1|reg_bank|xreg32[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][6]~q\);

-- Location: LCCOMB_X16_Y13_N30
\UNI1|reg_bank|xreg32[4][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[4][6]~feeder_combout\);

-- Location: FF_X16_Y13_N31
\UNI1|reg_bank|xreg32[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][6]~q\);

-- Location: LCCOMB_X17_Y12_N20
\UNI1|reg_bank|oREGA[6]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~148_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[5][6]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[4][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[5][6]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|xreg32[4][6]~q\,
	combout => \UNI1|reg_bank|oREGA[6]~148_combout\);

-- Location: LCCOMB_X17_Y12_N18
\UNI1|reg_bank|oREGA[6]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~149_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[6]~148_combout\ & ((\UNI1|reg_bank|xreg32[7][6]~q\))) # (!\UNI1|reg_bank|oREGA[6]~148_combout\ & (\UNI1|reg_bank|xreg32[6][6]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[6]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][6]~q\,
	datab => \UNI1|reg_bank|xreg32[7][6]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~148_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~149_combout\);

-- Location: LCCOMB_X17_Y13_N8
\UNI1|reg_bank|oREGA[6]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~150_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[6]~149_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][6]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][6]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~149_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~150_combout\);

-- Location: LCCOMB_X26_Y13_N6
\UNI1|reg_bank|oREGA[6]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~151_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[6]~150_combout\ & (\UNI1|reg_bank|xreg32[3][6]~q\)) # (!\UNI1|reg_bank|oREGA[6]~150_combout\ & ((\UNI1|reg_bank|xreg32[2][6]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[6]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][6]~q\,
	datab => \UNI1|reg_bank|xreg32[2][6]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~150_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~151_combout\);

-- Location: LCCOMB_X26_Y13_N4
\UNI1|reg_bank|oREGA[6]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~152_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[26]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[6]~147_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[6]~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[6]~147_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~151_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~152_combout\);

-- Location: FF_X18_Y15_N23
\UNI1|reg_bank|xreg32[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][6]~q\);

-- Location: LCCOMB_X18_Y15_N16
\UNI1|reg_bank|xreg32[27][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[27][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[27][6]~feeder_combout\);

-- Location: FF_X18_Y15_N17
\UNI1|reg_bank|xreg32[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[27][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][6]~q\);

-- Location: FF_X19_Y15_N3
\UNI1|reg_bank|xreg32[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][6]~q\);

-- Location: LCCOMB_X17_Y15_N4
\UNI1|reg_bank|oREGA[6]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~143_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][6]~q\) # ((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[19][6]~q\ & 
-- !\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[27][6]~q\,
	datac => \UNI1|reg_bank|xreg32[19][6]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~143_combout\);

-- Location: FF_X19_Y15_N29
\UNI1|reg_bank|xreg32[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][6]~q\);

-- Location: LCCOMB_X19_Y15_N28
\UNI1|reg_bank|oREGA[6]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~144_combout\ = (\UNI1|reg_bank|oREGA[6]~143_combout\ & ((\UNI1|reg_bank|xreg32[31][6]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[6]~143_combout\ & (((\UNI1|reg_bank|xreg32[23][6]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][6]~q\,
	datab => \UNI1|reg_bank|oREGA[6]~143_combout\,
	datac => \UNI1|reg_bank|xreg32[23][6]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~144_combout\);

-- Location: FF_X16_Y16_N21
\UNI1|reg_bank|xreg32[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][6]~q\);

-- Location: LCCOMB_X16_Y17_N28
\UNI1|reg_bank|xreg32[30][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[30][6]~feeder_combout\);

-- Location: FF_X16_Y17_N29
\UNI1|reg_bank|xreg32[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][6]~q\);

-- Location: LCCOMB_X17_Y16_N8
\UNI1|reg_bank|xreg32[18][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[18][6]~feeder_combout\);

-- Location: FF_X17_Y16_N9
\UNI1|reg_bank|xreg32[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][6]~q\);

-- Location: FF_X16_Y16_N7
\UNI1|reg_bank|xreg32[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][6]~q\);

-- Location: LCCOMB_X16_Y16_N6
\UNI1|reg_bank|oREGA[6]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~136_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][6]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][6]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][6]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[22][6]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~136_combout\);

-- Location: LCCOMB_X16_Y17_N2
\UNI1|reg_bank|oREGA[6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~137_combout\ = (\UNI1|reg_bank|oREGA[6]~136_combout\ & (((\UNI1|reg_bank|xreg32[30][6]~q\) # (!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[6]~136_combout\ & (\UNI1|reg_bank|xreg32[26][6]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][6]~q\,
	datab => \UNI1|reg_bank|xreg32[30][6]~q\,
	datac => \UNI1|reg_bank|oREGA[6]~136_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~137_combout\);

-- Location: FF_X19_Y17_N7
\UNI1|reg_bank|xreg32[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][6]~q\);

-- Location: FF_X19_Y17_N13
\UNI1|reg_bank|xreg32[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][6]~q\);

-- Location: FF_X21_Y17_N3
\UNI1|reg_bank|xreg32[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][6]~q\);

-- Location: LCCOMB_X21_Y17_N2
\UNI1|reg_bank|oREGA[6]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~138_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][6]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][6]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][6]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][6]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~138_combout\);

-- Location: FF_X21_Y17_N13
\UNI1|reg_bank|xreg32[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][6]~q\);

-- Location: LCCOMB_X21_Y17_N12
\UNI1|reg_bank|oREGA[6]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~139_combout\ = (\UNI1|reg_bank|oREGA[6]~138_combout\ & ((\UNI1|reg_bank|xreg32[29][6]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[6]~138_combout\ & (((\UNI1|reg_bank|xreg32[21][6]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][6]~q\,
	datab => \UNI1|reg_bank|oREGA[6]~138_combout\,
	datac => \UNI1|reg_bank|xreg32[21][6]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~139_combout\);

-- Location: FF_X13_Y17_N27
\UNI1|reg_bank|xreg32[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][6]~q\);

-- Location: LCCOMB_X13_Y17_N4
\UNI1|reg_bank|xreg32[24][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[24][6]~feeder_combout\);

-- Location: FF_X13_Y17_N5
\UNI1|reg_bank|xreg32[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][6]~q\);

-- Location: FF_X14_Y17_N19
\UNI1|reg_bank|xreg32[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][6]~q\);

-- Location: FF_X14_Y17_N9
\UNI1|reg_bank|xreg32[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~43_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][6]~q\);

-- Location: LCCOMB_X14_Y17_N8
\UNI1|reg_bank|oREGA[6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~140_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][6]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[16][6]~q\,
	datac => \UNI1|reg_bank|xreg32[20][6]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~140_combout\);

-- Location: LCCOMB_X13_Y17_N12
\UNI1|reg_bank|oREGA[6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~141_combout\ = (\UNI1|reg_bank|oREGA[6]~140_combout\ & ((\UNI1|reg_bank|xreg32[28][6]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[6]~140_combout\ & (((\UNI1|reg_bank|xreg32[24][6]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][6]~q\,
	datab => \UNI1|reg_bank|xreg32[24][6]~q\,
	datac => \UNI1|reg_bank|oREGA[6]~140_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~141_combout\);

-- Location: LCCOMB_X26_Y13_N10
\UNI1|reg_bank|oREGA[6]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~142_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[6]~139_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[6]~141_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[6]~139_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~141_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~142_combout\);

-- Location: LCCOMB_X26_Y13_N12
\UNI1|reg_bank|oREGA[6]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~145_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[6]~142_combout\ & (\UNI1|reg_bank|oREGA[6]~144_combout\)) # (!\UNI1|reg_bank|oREGA[6]~142_combout\ & ((\UNI1|reg_bank|oREGA[6]~137_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[6]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[6]~144_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[6]~137_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~142_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~145_combout\);

-- Location: LCCOMB_X26_Y13_N18
\UNI1|reg_bank|oREGA[6]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~155_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[6]~152_combout\ & (\UNI1|reg_bank|oREGA[6]~154_combout\)) # (!\UNI1|reg_bank|oREGA[6]~152_combout\ & ((\UNI1|reg_bank|oREGA[6]~145_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[6]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[6]~154_combout\,
	datac => \UNI1|reg_bank|oREGA[6]~152_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~145_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~155_combout\);

-- Location: LCCOMB_X26_Y13_N16
\UNI1|reg_bank|oREGA[6]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[6]~156_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[6]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~155_combout\,
	combout => \UNI1|reg_bank|oREGA[6]~156_combout\);

-- Location: LCCOMB_X22_Y16_N26
\UNI1|alu_inst|adder|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~25_combout\ = \UNI1|mux_alusrc|C[6]~147_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[6]~147_combout\,
	combout => \UNI1|alu_inst|adder|Add0~25_combout\);

-- Location: LCCOMB_X26_Y13_N24
\UNI1|reg_bank|xreg32[15][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][5]~feeder_combout\ = \UNI1|reg_bank|xreg32~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~41_combout\,
	combout => \UNI1|reg_bank|xreg32[15][5]~feeder_combout\);

-- Location: FF_X26_Y13_N25
\UNI1|reg_bank|xreg32[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][5]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][5]~q\);

-- Location: LCCOMB_X18_Y6_N10
\UNI1|reg_bank|xreg32[12][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][5]~feeder_combout\ = \UNI1|reg_bank|xreg32~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~41_combout\,
	combout => \UNI1|reg_bank|xreg32[12][5]~feeder_combout\);

-- Location: FF_X18_Y6_N11
\UNI1|reg_bank|xreg32[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][5]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][5]~q\);

-- Location: FF_X22_Y6_N25
\UNI1|reg_bank|xreg32[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][5]~q\);

-- Location: LCCOMB_X22_Y6_N24
\UNI1|reg_bank|oREGA[5]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~132_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][5]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][5]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][5]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[14][5]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~132_combout\);

-- Location: LCCOMB_X22_Y6_N30
\UNI1|reg_bank|oREGA[5]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~133_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[5]~132_combout\ & (\UNI1|reg_bank|xreg32[15][5]~q\)) # (!\UNI1|reg_bank|oREGA[5]~132_combout\ & ((\UNI1|reg_bank|xreg32[13][5]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[5]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[15][5]~q\,
	datac => \UNI1|reg_bank|xreg32[13][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~132_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~133_combout\);

-- Location: FF_X25_Y17_N27
\UNI1|reg_bank|xreg32[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][5]~q\);

-- Location: FF_X24_Y17_N3
\UNI1|reg_bank|xreg32[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][5]~q\);

-- Location: LCCOMB_X24_Y17_N16
\UNI1|reg_bank|xreg32[8][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[8][5]~feeder_combout\ = \UNI1|reg_bank|xreg32~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~41_combout\,
	combout => \UNI1|reg_bank|xreg32[8][5]~feeder_combout\);

-- Location: FF_X24_Y17_N17
\UNI1|reg_bank|xreg32[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[8][5]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][5]~q\);

-- Location: FF_X25_Y17_N5
\UNI1|reg_bank|xreg32[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][5]~q\);

-- Location: LCCOMB_X25_Y17_N4
\UNI1|reg_bank|oREGA[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~115_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][5]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][5]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][5]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~115_combout\);

-- Location: LCCOMB_X24_Y17_N2
\UNI1|reg_bank|oREGA[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~116_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[5]~115_combout\ & ((\UNI1|reg_bank|xreg32[11][5]~q\))) # (!\UNI1|reg_bank|oREGA[5]~115_combout\ & (\UNI1|reg_bank|xreg32[10][5]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[5]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[10][5]~q\,
	datac => \UNI1|reg_bank|xreg32[11][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~115_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~116_combout\);

-- Location: LCCOMB_X26_Y13_N14
\UNI1|reg_bank|xreg32~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~42_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux26~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(5),
	datab => \UNI1|ctrl_unit|Mux0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|alu_inst|Mux26~1_combout\,
	combout => \UNI1|reg_bank|xreg32~42_combout\);

-- Location: FF_X26_Y13_N15
\UNI1|reg_bank|xreg32[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~42_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][5]~q\);

-- Location: FF_X22_Y13_N11
\UNI1|reg_bank|xreg32[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][5]~q\);

-- Location: FF_X22_Y13_N17
\UNI1|reg_bank|xreg32[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][5]~q\);

-- Location: FF_X17_Y13_N11
\UNI1|reg_bank|xreg32[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][5]~q\);

-- Location: FF_X21_Y15_N15
\UNI1|reg_bank|xreg32[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][5]~q\);

-- Location: FF_X17_Y13_N5
\UNI1|reg_bank|xreg32[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][5]~q\);

-- Location: FF_X21_Y15_N21
\UNI1|reg_bank|xreg32[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][5]~q\);

-- Location: LCCOMB_X21_Y15_N20
\UNI1|reg_bank|oREGA[5]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~127_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][5]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][5]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][5]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][5]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~127_combout\);

-- Location: LCCOMB_X21_Y15_N14
\UNI1|reg_bank|oREGA[5]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~128_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[5]~127_combout\ & (\UNI1|reg_bank|xreg32[7][5]~q\)) # (!\UNI1|reg_bank|oREGA[5]~127_combout\ & ((\UNI1|reg_bank|xreg32[5][5]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[5]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][5]~q\,
	datac => \UNI1|reg_bank|xreg32[5][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~127_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~128_combout\);

-- Location: LCCOMB_X21_Y15_N2
\UNI1|reg_bank|oREGA[5]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~129_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[5]~128_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][5]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][5]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[5]~128_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~129_combout\);

-- Location: LCCOMB_X21_Y15_N8
\UNI1|reg_bank|oREGA[5]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~130_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[5]~129_combout\ & ((\UNI1|reg_bank|xreg32[3][5]~q\))) # (!\UNI1|reg_bank|oREGA[5]~129_combout\ & (\UNI1|reg_bank|xreg32[2][5]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[5]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[2][5]~q\,
	datac => \UNI1|reg_bank|xreg32[3][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~129_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~130_combout\);

-- Location: FF_X19_Y17_N25
\UNI1|reg_bank|xreg32[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][5]~q\);

-- Location: FF_X21_Y17_N23
\UNI1|reg_bank|xreg32[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][5]~q\);

-- Location: LCCOMB_X21_Y17_N22
\UNI1|reg_bank|oREGA[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~117_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][5]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][5]~q\,
	datac => \UNI1|reg_bank|xreg32[25][5]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~117_combout\);

-- Location: FF_X19_Y17_N11
\UNI1|reg_bank|xreg32[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][5]~q\);

-- Location: FF_X21_Y17_N25
\UNI1|reg_bank|xreg32[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][5]~q\);

-- Location: LCCOMB_X21_Y17_N24
\UNI1|reg_bank|oREGA[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~118_combout\ = (\UNI1|reg_bank|oREGA[5]~117_combout\ & ((\UNI1|reg_bank|xreg32[29][5]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[5]~117_combout\ & (((\UNI1|reg_bank|xreg32[21][5]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[5]~117_combout\,
	datab => \UNI1|reg_bank|xreg32[29][5]~q\,
	datac => \UNI1|reg_bank|xreg32[21][5]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~118_combout\);

-- Location: FF_X18_Y15_N31
\UNI1|reg_bank|xreg32[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][5]~q\);

-- Location: FF_X19_Y15_N25
\UNI1|reg_bank|xreg32[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][5]~q\);

-- Location: FF_X19_Y15_N23
\UNI1|reg_bank|xreg32[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][5]~q\);

-- Location: FF_X18_Y15_N25
\UNI1|reg_bank|xreg32[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][5]~q\);

-- Location: LCCOMB_X18_Y15_N24
\UNI1|reg_bank|oREGA[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~124_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][5]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][5]~q\,
	datac => \UNI1|reg_bank|xreg32[27][5]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~124_combout\);

-- Location: LCCOMB_X19_Y15_N24
\UNI1|reg_bank|oREGA[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~125_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[5]~124_combout\ & (\UNI1|reg_bank|xreg32[31][5]~q\)) # (!\UNI1|reg_bank|oREGA[5]~124_combout\ & ((\UNI1|reg_bank|xreg32[23][5]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[5]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][5]~q\,
	datac => \UNI1|reg_bank|xreg32[23][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~124_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~125_combout\);

-- Location: FF_X17_Y17_N17
\UNI1|reg_bank|xreg32[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][5]~q\);

-- Location: FF_X18_Y17_N5
\UNI1|reg_bank|xreg32[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][5]~q\);

-- Location: FF_X17_Y17_N15
\UNI1|reg_bank|xreg32[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][5]~q\);

-- Location: FF_X18_Y17_N19
\UNI1|reg_bank|xreg32[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][5]~q\);

-- Location: LCCOMB_X18_Y17_N18
\UNI1|reg_bank|oREGA[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~119_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][5]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][5]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][5]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~119_combout\);

-- Location: LCCOMB_X18_Y17_N4
\UNI1|reg_bank|oREGA[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~120_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[5]~119_combout\ & (\UNI1|reg_bank|xreg32[30][5]~q\)) # (!\UNI1|reg_bank|oREGA[5]~119_combout\ & ((\UNI1|reg_bank|xreg32[26][5]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[5]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][5]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[26][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~119_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~120_combout\);

-- Location: FF_X13_Y17_N15
\UNI1|reg_bank|xreg32[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][5]~q\);

-- Location: FF_X13_Y17_N17
\UNI1|reg_bank|xreg32[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][5]~q\);

-- Location: FF_X14_Y17_N3
\UNI1|reg_bank|xreg32[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][5]~q\);

-- Location: FF_X14_Y17_N5
\UNI1|reg_bank|xreg32[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~41_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][5]~q\);

-- Location: LCCOMB_X14_Y17_N4
\UNI1|reg_bank|oREGA[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~121_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][5]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[16][5]~q\,
	datac => \UNI1|reg_bank|xreg32[20][5]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~121_combout\);

-- Location: LCCOMB_X13_Y17_N16
\UNI1|reg_bank|oREGA[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~122_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[5]~121_combout\ & (\UNI1|reg_bank|xreg32[28][5]~q\)) # (!\UNI1|reg_bank|oREGA[5]~121_combout\ & ((\UNI1|reg_bank|xreg32[24][5]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[5]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[28][5]~q\,
	datac => \UNI1|reg_bank|xreg32[24][5]~q\,
	datad => \UNI1|reg_bank|oREGA[5]~121_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~122_combout\);

-- Location: LCCOMB_X21_Y15_N18
\UNI1|reg_bank|oREGA[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~123_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|oREGA[5]~120_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[5]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[5]~120_combout\,
	datad => \UNI1|reg_bank|oREGA[5]~122_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~123_combout\);

-- Location: LCCOMB_X21_Y15_N0
\UNI1|reg_bank|oREGA[5]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~126_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[5]~123_combout\ & ((\UNI1|reg_bank|oREGA[5]~125_combout\))) # (!\UNI1|reg_bank|oREGA[5]~123_combout\ & (\UNI1|reg_bank|oREGA[5]~118_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[5]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[5]~118_combout\,
	datac => \UNI1|reg_bank|oREGA[5]~125_combout\,
	datad => \UNI1|reg_bank|oREGA[5]~123_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~126_combout\);

-- Location: LCCOMB_X21_Y15_N30
\UNI1|reg_bank|oREGA[5]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~131_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[5]~126_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[5]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[5]~130_combout\,
	datad => \UNI1|reg_bank|oREGA[5]~126_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~131_combout\);

-- Location: LCCOMB_X22_Y13_N6
\UNI1|reg_bank|oREGA[5]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~134_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[5]~131_combout\ & (\UNI1|reg_bank|oREGA[5]~133_combout\)) # (!\UNI1|reg_bank|oREGA[5]~131_combout\ & ((\UNI1|reg_bank|oREGA[5]~116_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[5]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[5]~133_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[5]~116_combout\,
	datad => \UNI1|reg_bank|oREGA[5]~131_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~134_combout\);

-- Location: LCCOMB_X22_Y13_N0
\UNI1|reg_bank|oREGA[5]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[5]~135_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[5]~134_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[5]~134_combout\,
	combout => \UNI1|reg_bank|oREGA[5]~135_combout\);

-- Location: LCCOMB_X22_Y13_N24
\UNI1|alu_inst|adder|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~22_combout\ = \UNI1|mux_alusrc|C[5]~126_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|mux_alusrc|C[5]~126_combout\,
	datad => \UNI1|alu_inst|subt_i~2_combout\,
	combout => \UNI1|alu_inst|adder|Add0~22_combout\);

-- Location: LCCOMB_X22_Y18_N26
\UNI1|reg_bank|xreg32[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][4]~feeder_combout\ = \UNI1|reg_bank|xreg32~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~39_combout\,
	combout => \UNI1|reg_bank|xreg32[14][4]~feeder_combout\);

-- Location: FF_X22_Y18_N27
\UNI1|reg_bank|xreg32[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][4]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][4]~q\);

-- Location: FF_X22_Y11_N25
\UNI1|reg_bank|xreg32[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~39_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][4]~q\);

-- Location: LCCOMB_X22_Y18_N12
\UNI1|reg_bank|xreg32[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][4]~feeder_combout\ = \UNI1|reg_bank|xreg32~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~39_combout\,
	combout => \UNI1|reg_bank|xreg32[13][4]~feeder_combout\);

-- Location: FF_X22_Y18_N13
\UNI1|reg_bank|xreg32[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][4]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][4]~q\);

-- Location: FF_X21_Y18_N9
\UNI1|reg_bank|xreg32[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][4]~q\);

-- Location: LCCOMB_X22_Y18_N10
\UNI1|reg_bank|oREGA[4]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~111_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[13][4]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][4]~q\,
	datab => \UNI1|reg_bank|xreg32[12][4]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~111_combout\);

-- Location: LCCOMB_X22_Y18_N4
\UNI1|reg_bank|oREGA[4]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~112_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[4]~111_combout\ & ((\UNI1|reg_bank|xreg32[15][4]~q\))) # (!\UNI1|reg_bank|oREGA[4]~111_combout\ & (\UNI1|reg_bank|xreg32[14][4]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[4]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][4]~q\,
	datab => \UNI1|reg_bank|xreg32[15][4]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~111_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~112_combout\);

-- Location: FF_X24_Y17_N7
\UNI1|reg_bank|xreg32[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][4]~q\);

-- Location: FF_X24_Y17_N13
\UNI1|reg_bank|xreg32[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][4]~q\);

-- Location: FF_X25_Y17_N9
\UNI1|reg_bank|xreg32[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][4]~q\);

-- Location: LCCOMB_X25_Y17_N8
\UNI1|reg_bank|oREGA[4]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~104_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][4]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][4]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][4]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][4]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~104_combout\);

-- Location: FF_X25_Y17_N19
\UNI1|reg_bank|xreg32[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][4]~q\);

-- Location: LCCOMB_X25_Y17_N18
\UNI1|reg_bank|oREGA[4]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~105_combout\ = (\UNI1|reg_bank|oREGA[4]~104_combout\ & ((\UNI1|reg_bank|xreg32[11][4]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[4]~104_combout\ & (((\UNI1|reg_bank|xreg32[9][4]~q\ & \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][4]~q\,
	datab => \UNI1|reg_bank|oREGA[4]~104_combout\,
	datac => \UNI1|reg_bank|xreg32[9][4]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~105_combout\);

-- Location: FF_X19_Y14_N11
\UNI1|reg_bank|xreg32[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][4]~q\);

-- Location: LCCOMB_X24_Y16_N26
\UNI1|reg_bank|xreg32~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~40_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux27~3_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|alu_inst|Mux27~3_combout\,
	combout => \UNI1|reg_bank|xreg32~40_combout\);

-- Location: FF_X24_Y16_N27
\UNI1|reg_bank|xreg32[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~40_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][4]~q\);

-- Location: FF_X21_Y13_N7
\UNI1|reg_bank|xreg32[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][4]~q\);

-- Location: FF_X17_Y13_N23
\UNI1|reg_bank|xreg32[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][4]~q\);

-- Location: FF_X21_Y15_N5
\UNI1|reg_bank|xreg32[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][4]~q\);

-- Location: FF_X17_Y13_N13
\UNI1|reg_bank|xreg32[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][4]~q\);

-- Location: LCCOMB_X21_Y15_N22
\UNI1|reg_bank|xreg32[5][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][4]~feeder_combout\ = \UNI1|reg_bank|xreg32~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~39_combout\,
	combout => \UNI1|reg_bank|xreg32[5][4]~feeder_combout\);

-- Location: FF_X21_Y15_N23
\UNI1|reg_bank|xreg32[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][4]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][4]~q\);

-- Location: LCCOMB_X21_Y15_N16
\UNI1|reg_bank|oREGA[4]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~106_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][4]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][4]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[5][4]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~106_combout\);

-- Location: LCCOMB_X21_Y15_N4
\UNI1|reg_bank|oREGA[4]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~107_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[4]~106_combout\ & (\UNI1|reg_bank|xreg32[7][4]~q\)) # (!\UNI1|reg_bank|oREGA[4]~106_combout\ & ((\UNI1|reg_bank|xreg32[6][4]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[4]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][4]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][4]~q\,
	datad => \UNI1|reg_bank|oREGA[4]~106_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~107_combout\);

-- Location: LCCOMB_X21_Y15_N6
\UNI1|reg_bank|oREGA[4]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~108_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[4]~107_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][4]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|xreg32[1][4]~q\,
	datac => \UNI1|reg_bank|oREGA[4]~107_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~3_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~108_combout\);

-- Location: LCCOMB_X21_Y15_N12
\UNI1|reg_bank|oREGA[4]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~109_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[4]~108_combout\ & (\UNI1|reg_bank|xreg32[3][4]~q\)) # (!\UNI1|reg_bank|oREGA[4]~108_combout\ & ((\UNI1|reg_bank|xreg32[2][4]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[4]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][4]~q\,
	datab => \UNI1|reg_bank|xreg32[2][4]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~108_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~109_combout\);

-- Location: LCCOMB_X21_Y15_N26
\UNI1|reg_bank|oREGA[4]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~110_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\) # ((\UNI1|reg_bank|oREGA[4]~105_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (!\UNI1|reg_bank|oREGA[26]~13_combout\ & 
-- ((\UNI1|reg_bank|oREGA[4]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[4]~105_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~109_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~110_combout\);

-- Location: FF_X18_Y17_N13
\UNI1|reg_bank|xreg32[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][4]~q\);

-- Location: FF_X17_Y17_N1
\UNI1|reg_bank|xreg32[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][4]~q\);

-- Location: FF_X17_Y17_N31
\UNI1|reg_bank|xreg32[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][4]~q\);

-- Location: FF_X18_Y17_N23
\UNI1|reg_bank|xreg32[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][4]~q\);

-- Location: LCCOMB_X18_Y17_N22
\UNI1|reg_bank|oREGA[4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~94_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][4]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][4]~q\ & ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][4]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[22][4]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~94_combout\);

-- Location: LCCOMB_X17_Y17_N0
\UNI1|reg_bank|oREGA[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~95_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[4]~94_combout\ & ((\UNI1|reg_bank|xreg32[30][4]~q\))) # (!\UNI1|reg_bank|oREGA[4]~94_combout\ & (\UNI1|reg_bank|xreg32[26][4]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[4]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][4]~q\,
	datac => \UNI1|reg_bank|xreg32[30][4]~q\,
	datad => \UNI1|reg_bank|oREGA[4]~94_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~95_combout\);

-- Location: FF_X18_Y15_N27
\UNI1|reg_bank|xreg32[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][4]~q\);

-- Location: FF_X19_Y15_N27
\UNI1|reg_bank|xreg32[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][4]~q\);

-- Location: FF_X18_Y15_N13
\UNI1|reg_bank|xreg32[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][4]~q\);

-- Location: LCCOMB_X18_Y15_N12
\UNI1|reg_bank|oREGA[4]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~101_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][4]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][4]~q\,
	datac => \UNI1|reg_bank|xreg32[27][4]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~101_combout\);

-- Location: LCCOMB_X19_Y15_N20
\UNI1|reg_bank|oREGA[4]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~102_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[4]~101_combout\ & (\UNI1|reg_bank|xreg32[31][4]~q\)) # (!\UNI1|reg_bank|oREGA[4]~101_combout\ & ((\UNI1|reg_bank|xreg32[23][4]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[4]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][4]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[23][4]~q\,
	datad => \UNI1|reg_bank|oREGA[4]~101_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~102_combout\);

-- Location: FF_X19_Y17_N17
\UNI1|reg_bank|xreg32[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][4]~q\);

-- Location: FF_X21_Y17_N31
\UNI1|reg_bank|xreg32[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][4]~q\);

-- Location: LCCOMB_X21_Y17_N30
\UNI1|reg_bank|oREGA[4]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~96_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][4]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][4]~q\ & ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][4]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][4]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~96_combout\);

-- Location: FF_X19_Y17_N3
\UNI1|reg_bank|xreg32[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][4]~q\);

-- Location: FF_X21_Y17_N21
\UNI1|reg_bank|xreg32[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][4]~q\);

-- Location: LCCOMB_X21_Y17_N20
\UNI1|reg_bank|oREGA[4]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~97_combout\ = (\UNI1|reg_bank|oREGA[4]~96_combout\ & ((\UNI1|reg_bank|xreg32[29][4]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[4]~96_combout\ & (((\UNI1|reg_bank|xreg32[21][4]~q\ & \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[4]~96_combout\,
	datab => \UNI1|reg_bank|xreg32[29][4]~q\,
	datac => \UNI1|reg_bank|xreg32[21][4]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~97_combout\);

-- Location: LCCOMB_X13_Y17_N6
\UNI1|reg_bank|xreg32[24][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][4]~feeder_combout\ = \UNI1|reg_bank|xreg32~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~39_combout\,
	combout => \UNI1|reg_bank|xreg32[24][4]~feeder_combout\);

-- Location: FF_X13_Y17_N7
\UNI1|reg_bank|xreg32[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][4]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][4]~q\);

-- Location: FF_X13_Y17_N1
\UNI1|reg_bank|xreg32[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][4]~q\);

-- Location: LCCOMB_X14_Y17_N24
\UNI1|reg_bank|xreg32[16][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][4]~feeder_combout\ = \UNI1|reg_bank|xreg32~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~39_combout\,
	combout => \UNI1|reg_bank|xreg32[16][4]~feeder_combout\);

-- Location: FF_X14_Y17_N25
\UNI1|reg_bank|xreg32[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][4]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][4]~q\);

-- Location: FF_X14_Y17_N27
\UNI1|reg_bank|xreg32[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][4]~q\);

-- Location: LCCOMB_X14_Y17_N26
\UNI1|reg_bank|oREGA[4]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~98_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][4]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[16][4]~q\,
	datac => \UNI1|reg_bank|xreg32[20][4]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~98_combout\);

-- Location: LCCOMB_X13_Y17_N22
\UNI1|reg_bank|oREGA[4]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~99_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[4]~98_combout\ & ((\UNI1|reg_bank|xreg32[28][4]~q\))) # (!\UNI1|reg_bank|oREGA[4]~98_combout\ & (\UNI1|reg_bank|xreg32[24][4]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[4]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][4]~q\,
	datab => \UNI1|reg_bank|xreg32[28][4]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~98_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~99_combout\);

-- Location: LCCOMB_X21_Y15_N24
\UNI1|reg_bank|oREGA[4]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~100_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[4]~97_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[4]~99_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[4]~97_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~99_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~100_combout\);

-- Location: LCCOMB_X21_Y15_N10
\UNI1|reg_bank|oREGA[4]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~103_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[4]~100_combout\ & ((\UNI1|reg_bank|oREGA[4]~102_combout\))) # (!\UNI1|reg_bank|oREGA[4]~100_combout\ & (\UNI1|reg_bank|oREGA[4]~95_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[4]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[4]~95_combout\,
	datac => \UNI1|reg_bank|oREGA[4]~102_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~100_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~103_combout\);

-- Location: LCCOMB_X21_Y15_N28
\UNI1|reg_bank|oREGA[4]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~113_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[4]~110_combout\ & (\UNI1|reg_bank|oREGA[4]~112_combout\)) # (!\UNI1|reg_bank|oREGA[4]~110_combout\ & ((\UNI1|reg_bank|oREGA[4]~103_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[4]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[4]~112_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[4]~110_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~103_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~113_combout\);

-- Location: LCCOMB_X22_Y15_N12
\UNI1|reg_bank|oREGA[4]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[4]~114_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[4]~113_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~113_combout\,
	combout => \UNI1|reg_bank|oREGA[4]~114_combout\);

-- Location: LCCOMB_X19_Y14_N16
\UNI1|alu_inst|adder|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~18_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[4]~105_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux27~1_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[4]~105_combout\,
	datad => \UNI1|gen_imm|Mux27~1_combout\,
	combout => \UNI1|alu_inst|adder|Add0~18_combout\);

-- Location: LCCOMB_X19_Y14_N6
\UNI1|alu_inst|adder|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~19_combout\ = \UNI1|alu_inst|adder|Add0~18_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|alu_inst|adder|Add0~18_combout\,
	combout => \UNI1|alu_inst|adder|Add0~19_combout\);

-- Location: FF_X16_Y15_N25
\UNI1|reg_bank|xreg32[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][3]~q\);

-- Location: LCCOMB_X18_Y16_N8
\UNI1|reg_bank|xreg32[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][3]~feeder_combout\ = \UNI1|reg_bank|xreg32~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~37_combout\,
	combout => \UNI1|reg_bank|xreg32[15][3]~feeder_combout\);

-- Location: FF_X18_Y16_N9
\UNI1|reg_bank|xreg32[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][3]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][3]~q\);

-- Location: FF_X16_Y15_N19
\UNI1|reg_bank|xreg32[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][3]~q\);

-- Location: LCCOMB_X22_Y18_N20
\UNI1|reg_bank|xreg32[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][3]~feeder_combout\ = \UNI1|reg_bank|xreg32~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~37_combout\,
	combout => \UNI1|reg_bank|xreg32[14][3]~feeder_combout\);

-- Location: FF_X22_Y18_N21
\UNI1|reg_bank|xreg32[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][3]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][3]~q\);

-- Location: LCCOMB_X22_Y18_N6
\UNI1|reg_bank|oREGA[3]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~90_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][3]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][3]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][3]~q\,
	datab => \UNI1|reg_bank|xreg32[14][3]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~90_combout\);

-- Location: LCCOMB_X22_Y18_N28
\UNI1|reg_bank|oREGA[3]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~91_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[3]~90_combout\ & ((\UNI1|reg_bank|xreg32[15][3]~q\))) # (!\UNI1|reg_bank|oREGA[3]~90_combout\ & (\UNI1|reg_bank|xreg32[13][3]~q\)))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[3]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][3]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[15][3]~q\,
	datad => \UNI1|reg_bank|oREGA[3]~90_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~91_combout\);

-- Location: FF_X24_Y17_N21
\UNI1|reg_bank|xreg32[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][3]~q\);

-- Location: FF_X25_Y17_N13
\UNI1|reg_bank|xreg32[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][3]~q\);

-- Location: LCCOMB_X25_Y17_N12
\UNI1|reg_bank|oREGA[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~73_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][3]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][3]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][3]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~73_combout\);

-- Location: FF_X24_Y17_N19
\UNI1|reg_bank|xreg32[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][3]~q\);

-- Location: LCCOMB_X25_Y17_N30
\UNI1|reg_bank|oREGA[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~74_combout\ = (\UNI1|reg_bank|oREGA[3]~73_combout\ & ((\UNI1|reg_bank|xreg32[11][3]~q\) # ((!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[3]~73_combout\ & (((\UNI1|reg_bank|xreg32[10][3]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[3]~73_combout\,
	datab => \UNI1|reg_bank|xreg32[11][3]~q\,
	datac => \UNI1|reg_bank|xreg32[10][3]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~74_combout\);

-- Location: LCCOMB_X24_Y16_N16
\UNI1|reg_bank|xreg32~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~38_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux28~3_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \UNI1|alu_inst|Mux28~3_combout\,
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32~38_combout\);

-- Location: FF_X24_Y16_N17
\UNI1|reg_bank|xreg32[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~38_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][3]~q\);

-- Location: FF_X22_Y16_N9
\UNI1|reg_bank|xreg32[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][3]~q\);

-- Location: FF_X22_Y13_N13
\UNI1|reg_bank|xreg32[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][3]~q\);

-- Location: FF_X17_Y13_N31
\UNI1|reg_bank|xreg32[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][3]~q\);

-- Location: FF_X23_Y16_N15
\UNI1|reg_bank|xreg32[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][3]~q\);

-- Location: FF_X17_Y13_N29
\UNI1|reg_bank|xreg32[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][3]~q\);

-- Location: FF_X18_Y16_N17
\UNI1|reg_bank|xreg32[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][3]~q\);

-- Location: LCCOMB_X18_Y16_N18
\UNI1|reg_bank|oREGA[3]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~85_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][3]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][3]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][3]~q\,
	datab => \UNI1|reg_bank|xreg32[6][3]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~85_combout\);

-- Location: LCCOMB_X23_Y16_N14
\UNI1|reg_bank|oREGA[3]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~86_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[3]~85_combout\ & (\UNI1|reg_bank|xreg32[7][3]~q\)) # (!\UNI1|reg_bank|oREGA[3]~85_combout\ & ((\UNI1|reg_bank|xreg32[5][3]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[3]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][3]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[5][3]~q\,
	datad => \UNI1|reg_bank|oREGA[3]~85_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~86_combout\);

-- Location: LCCOMB_X23_Y16_N28
\UNI1|reg_bank|oREGA[3]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~87_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[3]~86_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][3]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][3]~q\,
	datac => \UNI1|reg_bank|oREGA[3]~86_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~87_combout\);

-- Location: LCCOMB_X23_Y16_N30
\UNI1|reg_bank|oREGA[3]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~88_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[3]~87_combout\ & ((\UNI1|reg_bank|xreg32[3][3]~q\))) # (!\UNI1|reg_bank|oREGA[3]~87_combout\ & (\UNI1|reg_bank|xreg32[2][3]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[3]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][3]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][3]~q\,
	datad => \UNI1|reg_bank|oREGA[3]~87_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~88_combout\);

-- Location: LCCOMB_X21_Y16_N0
\UNI1|reg_bank|xreg32[29][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][3]~feeder_combout\ = \UNI1|reg_bank|xreg32~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~37_combout\,
	combout => \UNI1|reg_bank|xreg32[29][3]~feeder_combout\);

-- Location: FF_X21_Y16_N1
\UNI1|reg_bank|xreg32[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][3]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][3]~q\);

-- Location: FF_X21_Y17_N29
\UNI1|reg_bank|xreg32[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][3]~q\);

-- Location: FF_X19_Y17_N27
\UNI1|reg_bank|xreg32[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][3]~q\);

-- Location: FF_X21_Y17_N19
\UNI1|reg_bank|xreg32[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][3]~q\);

-- Location: LCCOMB_X21_Y17_N18
\UNI1|reg_bank|oREGA[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~75_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][3]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][3]~q\ & ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][3]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][3]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~75_combout\);

-- Location: LCCOMB_X21_Y17_N28
\UNI1|reg_bank|oREGA[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~76_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[3]~75_combout\ & (\UNI1|reg_bank|xreg32[29][3]~q\)) # (!\UNI1|reg_bank|oREGA[3]~75_combout\ & ((\UNI1|reg_bank|xreg32[21][3]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[3]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][3]~q\,
	datac => \UNI1|reg_bank|xreg32[21][3]~q\,
	datad => \UNI1|reg_bank|oREGA[3]~75_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~76_combout\);

-- Location: FF_X19_Y15_N15
\UNI1|reg_bank|xreg32[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][3]~q\);

-- Location: FF_X18_Y15_N5
\UNI1|reg_bank|xreg32[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][3]~q\);

-- Location: LCCOMB_X18_Y15_N4
\UNI1|reg_bank|oREGA[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~82_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][3]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][3]~q\ & ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[19][3]~q\,
	datac => \UNI1|reg_bank|xreg32[27][3]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~82_combout\);

-- Location: FF_X19_Y15_N17
\UNI1|reg_bank|xreg32[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][3]~q\);

-- Location: FF_X18_Y15_N19
\UNI1|reg_bank|xreg32[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][3]~q\);

-- Location: LCCOMB_X19_Y15_N16
\UNI1|reg_bank|oREGA[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~83_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[3]~82_combout\ & ((\UNI1|reg_bank|xreg32[31][3]~q\))) # (!\UNI1|reg_bank|oREGA[3]~82_combout\ & (\UNI1|reg_bank|xreg32[23][3]~q\)))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|oREGA[3]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[3]~82_combout\,
	datac => \UNI1|reg_bank|xreg32[23][3]~q\,
	datad => \UNI1|reg_bank|xreg32[31][3]~q\,
	combout => \UNI1|reg_bank|oREGA[3]~83_combout\);

-- Location: FF_X17_Y17_N27
\UNI1|reg_bank|xreg32[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][3]~q\);

-- Location: FF_X18_Y17_N7
\UNI1|reg_bank|xreg32[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][3]~q\);

-- Location: LCCOMB_X17_Y17_N12
\UNI1|reg_bank|xreg32[18][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][3]~feeder_combout\ = \UNI1|reg_bank|xreg32~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~37_combout\,
	combout => \UNI1|reg_bank|xreg32[18][3]~feeder_combout\);

-- Location: FF_X17_Y17_N13
\UNI1|reg_bank|xreg32[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][3]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][3]~q\);

-- Location: LCCOMB_X18_Y17_N8
\UNI1|reg_bank|xreg32[22][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][3]~feeder_combout\ = \UNI1|reg_bank|xreg32~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~37_combout\,
	combout => \UNI1|reg_bank|xreg32[22][3]~feeder_combout\);

-- Location: FF_X18_Y17_N9
\UNI1|reg_bank|xreg32[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][3]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][3]~q\);

-- Location: LCCOMB_X18_Y17_N2
\UNI1|reg_bank|oREGA[3]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~77_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][3]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][3]~q\ & ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][3]~q\,
	datab => \UNI1|reg_bank|xreg32[22][3]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~77_combout\);

-- Location: LCCOMB_X18_Y17_N6
\UNI1|reg_bank|oREGA[3]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~78_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[3]~77_combout\ & (\UNI1|reg_bank|xreg32[30][3]~q\)) # (!\UNI1|reg_bank|oREGA[3]~77_combout\ & ((\UNI1|reg_bank|xreg32[26][3]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[3]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][3]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[26][3]~q\,
	datad => \UNI1|reg_bank|oREGA[3]~77_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~78_combout\);

-- Location: FF_X14_Y16_N15
\UNI1|reg_bank|xreg32[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][3]~q\);

-- Location: FF_X23_Y16_N1
\UNI1|reg_bank|xreg32[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][3]~q\);

-- Location: LCCOMB_X14_Y17_N30
\UNI1|reg_bank|xreg32[16][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][3]~feeder_combout\ = \UNI1|reg_bank|xreg32~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~37_combout\,
	combout => \UNI1|reg_bank|xreg32[16][3]~feeder_combout\);

-- Location: FF_X14_Y17_N31
\UNI1|reg_bank|xreg32[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][3]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][3]~q\);

-- Location: FF_X14_Y17_N13
\UNI1|reg_bank|xreg32[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][3]~q\);

-- Location: LCCOMB_X14_Y17_N12
\UNI1|reg_bank|oREGA[3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~79_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][3]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[16][3]~q\,
	datac => \UNI1|reg_bank|xreg32[20][3]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~79_combout\);

-- Location: LCCOMB_X23_Y16_N0
\UNI1|reg_bank|oREGA[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~80_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[3]~79_combout\ & (\UNI1|reg_bank|xreg32[28][3]~q\)) # (!\UNI1|reg_bank|oREGA[3]~79_combout\ & ((\UNI1|reg_bank|xreg32[24][3]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[3]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][3]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][3]~q\,
	datad => \UNI1|reg_bank|oREGA[3]~79_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~80_combout\);

-- Location: LCCOMB_X23_Y16_N2
\UNI1|reg_bank|oREGA[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~81_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|oREGA[3]~78_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[3]~78_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~80_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~81_combout\);

-- Location: LCCOMB_X23_Y16_N12
\UNI1|reg_bank|oREGA[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~84_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[3]~81_combout\ & ((\UNI1|reg_bank|oREGA[3]~83_combout\))) # (!\UNI1|reg_bank|oREGA[3]~81_combout\ & (\UNI1|reg_bank|oREGA[3]~76_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[3]~76_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[3]~83_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~81_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~84_combout\);

-- Location: LCCOMB_X23_Y16_N24
\UNI1|reg_bank|oREGA[3]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~89_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[3]~84_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[3]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[3]~88_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~84_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~89_combout\);

-- Location: LCCOMB_X23_Y16_N10
\UNI1|reg_bank|oREGA[3]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~92_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[3]~89_combout\ & (\UNI1|reg_bank|oREGA[3]~91_combout\)) # (!\UNI1|reg_bank|oREGA[3]~89_combout\ & ((\UNI1|reg_bank|oREGA[3]~74_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[3]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[3]~91_combout\,
	datac => \UNI1|reg_bank|oREGA[3]~74_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~89_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~92_combout\);

-- Location: LCCOMB_X23_Y16_N20
\UNI1|reg_bank|oREGA[3]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[3]~93_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[3]~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~92_combout\,
	combout => \UNI1|reg_bank|oREGA[3]~93_combout\);

-- Location: LCCOMB_X22_Y16_N10
\UNI1|alu_inst|adder|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~14_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[3]~85_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux28~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux28~0_combout\,
	datad => \UNI1|mux_alusrc|C[3]~85_combout\,
	combout => \UNI1|alu_inst|adder|Add0~14_combout\);

-- Location: LCCOMB_X22_Y16_N4
\UNI1|alu_inst|adder|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~15_combout\ = \UNI1|alu_inst|adder|Add0~14_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|alu_inst|adder|Add0~14_combout\,
	combout => \UNI1|alu_inst|adder|Add0~15_combout\);

-- Location: FF_X17_Y17_N19
\UNI1|reg_bank|xreg32[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][2]~q\);

-- Location: FF_X18_Y17_N15
\UNI1|reg_bank|xreg32[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][2]~q\);

-- Location: FF_X18_Y17_N25
\UNI1|reg_bank|xreg32[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][2]~q\);

-- Location: FF_X17_Y17_N29
\UNI1|reg_bank|xreg32[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][2]~q\);

-- Location: LCCOMB_X17_Y17_N28
\UNI1|mux_alusrc|C[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~46_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][2]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][2]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][2]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[18][2]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[2]~46_combout\);

-- Location: LCCOMB_X18_Y17_N14
\UNI1|mux_alusrc|C[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~47_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[2]~46_combout\ & (\UNI1|reg_bank|xreg32[30][2]~q\)) # (!\UNI1|mux_alusrc|C[2]~46_combout\ & ((\UNI1|reg_bank|xreg32[26][2]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[30][2]~q\,
	datac => \UNI1|reg_bank|xreg32[26][2]~q\,
	datad => \UNI1|mux_alusrc|C[2]~46_combout\,
	combout => \UNI1|mux_alusrc|C[2]~47_combout\);

-- Location: FF_X14_Y17_N21
\UNI1|reg_bank|xreg32[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][2]~q\);

-- Location: FF_X13_Y17_N19
\UNI1|reg_bank|xreg32[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][2]~q\);

-- Location: LCCOMB_X13_Y17_N24
\UNI1|reg_bank|xreg32[24][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[24][2]~feeder_combout\);

-- Location: FF_X13_Y17_N25
\UNI1|reg_bank|xreg32[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][2]~q\);

-- Location: FF_X14_Y17_N23
\UNI1|reg_bank|xreg32[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][2]~q\);

-- Location: LCCOMB_X14_Y17_N22
\UNI1|mux_alusrc|C[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~50_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][2]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][2]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][2]~q\,
	datac => \UNI1|reg_bank|xreg32[16][2]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[2]~50_combout\);

-- Location: LCCOMB_X13_Y17_N18
\UNI1|mux_alusrc|C[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~51_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[2]~50_combout\ & ((\UNI1|reg_bank|xreg32[28][2]~q\))) # (!\UNI1|mux_alusrc|C[2]~50_combout\ & (\UNI1|reg_bank|xreg32[20][2]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[2]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][2]~q\,
	datac => \UNI1|reg_bank|xreg32[28][2]~q\,
	datad => \UNI1|mux_alusrc|C[2]~50_combout\,
	combout => \UNI1|mux_alusrc|C[2]~51_combout\);

-- Location: FF_X21_Y17_N5
\UNI1|reg_bank|xreg32[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][2]~q\);

-- Location: FF_X19_Y17_N5
\UNI1|reg_bank|xreg32[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][2]~q\);

-- Location: FF_X21_Y17_N27
\UNI1|reg_bank|xreg32[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][2]~q\);

-- Location: FF_X19_Y17_N15
\UNI1|reg_bank|xreg32[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][2]~q\);

-- Location: LCCOMB_X19_Y17_N14
\UNI1|mux_alusrc|C[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~48_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][2]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][2]~q\,
	datac => \UNI1|reg_bank|xreg32[17][2]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[2]~48_combout\);

-- Location: LCCOMB_X19_Y17_N4
\UNI1|mux_alusrc|C[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~49_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[2]~48_combout\ & ((\UNI1|reg_bank|xreg32[29][2]~q\))) # (!\UNI1|mux_alusrc|C[2]~48_combout\ & (\UNI1|reg_bank|xreg32[21][2]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][2]~q\,
	datac => \UNI1|reg_bank|xreg32[29][2]~q\,
	datad => \UNI1|mux_alusrc|C[2]~48_combout\,
	combout => \UNI1|mux_alusrc|C[2]~49_combout\);

-- Location: LCCOMB_X18_Y17_N26
\UNI1|mux_alusrc|C[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~52_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[2]~49_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[2]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|mux_alusrc|C[2]~51_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[2]~49_combout\,
	combout => \UNI1|mux_alusrc|C[2]~52_combout\);

-- Location: FF_X19_Y15_N13
\UNI1|reg_bank|xreg32[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][2]~q\);

-- Location: FF_X19_Y15_N11
\UNI1|reg_bank|xreg32[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][2]~q\);

-- Location: LCCOMB_X19_Y15_N10
\UNI1|mux_alusrc|C[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~53_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][2]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][2]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[19][2]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[2]~53_combout\);

-- Location: FF_X18_Y15_N11
\UNI1|reg_bank|xreg32[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][2]~q\);

-- Location: FF_X18_Y15_N21
\UNI1|reg_bank|xreg32[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][2]~q\);

-- Location: LCCOMB_X18_Y15_N10
\UNI1|mux_alusrc|C[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~54_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[2]~53_combout\ & (\UNI1|reg_bank|xreg32[31][2]~q\)) # (!\UNI1|mux_alusrc|C[2]~53_combout\ & ((\UNI1|reg_bank|xreg32[27][2]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|mux_alusrc|C[2]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|mux_alusrc|C[2]~53_combout\,
	datac => \UNI1|reg_bank|xreg32[31][2]~q\,
	datad => \UNI1|reg_bank|xreg32[27][2]~q\,
	combout => \UNI1|mux_alusrc|C[2]~54_combout\);

-- Location: LCCOMB_X18_Y17_N28
\UNI1|mux_alusrc|C[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~55_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[2]~52_combout\ & ((\UNI1|mux_alusrc|C[2]~54_combout\))) # (!\UNI1|mux_alusrc|C[2]~52_combout\ & (\UNI1|mux_alusrc|C[2]~47_combout\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|mux_alusrc|C[2]~47_combout\,
	datac => \UNI1|mux_alusrc|C[2]~52_combout\,
	datad => \UNI1|mux_alusrc|C[2]~54_combout\,
	combout => \UNI1|mux_alusrc|C[2]~55_combout\);

-- Location: LCCOMB_X26_Y13_N8
\UNI1|reg_bank|xreg32[15][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[15][2]~feeder_combout\);

-- Location: FF_X26_Y13_N9
\UNI1|reg_bank|xreg32[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][2]~q\);

-- Location: LCCOMB_X25_Y16_N18
\UNI1|reg_bank|xreg32[12][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[12][2]~feeder_combout\);

-- Location: FF_X25_Y16_N19
\UNI1|reg_bank|xreg32[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][2]~q\);

-- Location: LCCOMB_X21_Y16_N4
\UNI1|reg_bank|xreg32[13][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[13][2]~feeder_combout\);

-- Location: FF_X21_Y16_N5
\UNI1|reg_bank|xreg32[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][2]~q\);

-- Location: LCCOMB_X25_Y16_N8
\UNI1|mux_alusrc|C[2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~63_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[13][2]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][2]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[12][2]~q\,
	datac => \UNI1|reg_bank|xreg32[13][2]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[2]~63_combout\);

-- Location: LCCOMB_X25_Y16_N22
\UNI1|mux_alusrc|C[2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~64_combout\ = (\UNI1|mux_alusrc|C[2]~63_combout\ & (((\UNI1|reg_bank|xreg32[15][2]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[2]~63_combout\ & (\UNI1|reg_bank|xreg32[14][2]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][2]~q\,
	datab => \UNI1|reg_bank|xreg32[15][2]~q\,
	datac => \UNI1|mux_alusrc|C[2]~63_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[2]~64_combout\);

-- Location: LCCOMB_X24_Y17_N26
\UNI1|reg_bank|xreg32[11][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[11][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[11][2]~feeder_combout\);

-- Location: FF_X24_Y17_N27
\UNI1|reg_bank|xreg32[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[11][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][2]~q\);

-- Location: FF_X25_Y17_N1
\UNI1|reg_bank|xreg32[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][2]~q\);

-- Location: LCCOMB_X25_Y17_N10
\UNI1|reg_bank|xreg32[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[10][2]~feeder_combout\);

-- Location: FF_X25_Y17_N11
\UNI1|reg_bank|xreg32[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][2]~q\);

-- Location: LCCOMB_X24_Y17_N4
\UNI1|reg_bank|xreg32[8][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[8][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[8][2]~feeder_combout\);

-- Location: FF_X24_Y17_N5
\UNI1|reg_bank|xreg32[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[8][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][2]~q\);

-- Location: LCCOMB_X24_Y17_N28
\UNI1|mux_alusrc|C[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~56_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][2]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][2]~q\,
	datab => \UNI1|reg_bank|xreg32[8][2]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[2]~56_combout\);

-- Location: LCCOMB_X24_Y17_N14
\UNI1|mux_alusrc|C[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~57_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[2]~56_combout\ & (\UNI1|reg_bank|xreg32[11][2]~q\)) # (!\UNI1|mux_alusrc|C[2]~56_combout\ & ((\UNI1|reg_bank|xreg32[9][2]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[2]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][2]~q\,
	datab => \UNI1|reg_bank|xreg32[9][2]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[2]~56_combout\,
	combout => \UNI1|mux_alusrc|C[2]~57_combout\);

-- Location: LCCOMB_X25_Y13_N30
\UNI1|reg_bank|xreg32~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~36_combout\ = (\reset~input_o\) # ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux29~3_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|alu_inst|Mux29~3_combout\,
	datad => \UNI1|ctrl_unit|Mux0~0_combout\,
	combout => \UNI1|reg_bank|xreg32~36_combout\);

-- Location: FF_X25_Y13_N31
\UNI1|reg_bank|xreg32[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~36_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][2]~q\);

-- Location: FF_X19_Y14_N3
\UNI1|reg_bank|xreg32[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][2]~q\);

-- Location: FF_X21_Y13_N31
\UNI1|reg_bank|xreg32[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][2]~q\);

-- Location: LCCOMB_X17_Y13_N14
\UNI1|reg_bank|xreg32[7][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[7][2]~feeder_combout\);

-- Location: FF_X17_Y13_N15
\UNI1|reg_bank|xreg32[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][2]~q\);

-- Location: LCCOMB_X24_Y13_N8
\UNI1|reg_bank|xreg32[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[6][2]~feeder_combout\);

-- Location: FF_X24_Y13_N9
\UNI1|reg_bank|xreg32[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][2]~q\);

-- Location: FF_X17_Y13_N1
\UNI1|reg_bank|xreg32[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][2]~q\);

-- Location: FF_X24_Y13_N3
\UNI1|reg_bank|xreg32[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~35_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][2]~q\);

-- Location: LCCOMB_X17_Y13_N24
\UNI1|mux_alusrc|C[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~58_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # (\UNI1|reg_bank|xreg32[5][2]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][2]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[4][2]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[5][2]~q\,
	combout => \UNI1|mux_alusrc|C[2]~58_combout\);

-- Location: LCCOMB_X17_Y13_N18
\UNI1|mux_alusrc|C[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~59_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[2]~58_combout\ & (\UNI1|reg_bank|xreg32[7][2]~q\)) # (!\UNI1|mux_alusrc|C[2]~58_combout\ & ((\UNI1|reg_bank|xreg32[6][2]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[7][2]~q\,
	datac => \UNI1|reg_bank|xreg32[6][2]~q\,
	datad => \UNI1|mux_alusrc|C[2]~58_combout\,
	combout => \UNI1|mux_alusrc|C[2]~59_combout\);

-- Location: LCCOMB_X21_Y13_N30
\UNI1|mux_alusrc|C[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~60_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[2]~59_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][2]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][2]~q\,
	datad => \UNI1|mux_alusrc|C[2]~59_combout\,
	combout => \UNI1|mux_alusrc|C[2]~60_combout\);

-- Location: LCCOMB_X19_Y14_N2
\UNI1|mux_alusrc|C[2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~61_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[2]~60_combout\ & ((\UNI1|reg_bank|xreg32[3][2]~q\))) # (!\UNI1|mux_alusrc|C[2]~60_combout\ & (\UNI1|reg_bank|xreg32[2][2]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[2]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][2]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[3][2]~q\,
	datad => \UNI1|mux_alusrc|C[2]~60_combout\,
	combout => \UNI1|mux_alusrc|C[2]~61_combout\);

-- Location: LCCOMB_X19_Y14_N8
\UNI1|mux_alusrc|C[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~62_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[12]~13_combout\)) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[2]~57_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[2]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[2]~57_combout\,
	datad => \UNI1|mux_alusrc|C[2]~61_combout\,
	combout => \UNI1|mux_alusrc|C[2]~62_combout\);

-- Location: LCCOMB_X19_Y13_N6
\UNI1|mux_alusrc|C[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~65_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[2]~62_combout\ & ((\UNI1|mux_alusrc|C[2]~64_combout\))) # (!\UNI1|mux_alusrc|C[2]~62_combout\ & (\UNI1|mux_alusrc|C[2]~55_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[2]~55_combout\,
	datac => \UNI1|mux_alusrc|C[2]~64_combout\,
	datad => \UNI1|mux_alusrc|C[2]~62_combout\,
	combout => \UNI1|mux_alusrc|C[2]~65_combout\);

-- Location: LCCOMB_X19_Y13_N0
\UNI1|alu_inst|adder|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~10_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[2]~65_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux29~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux29~0_combout\,
	datad => \UNI1|mux_alusrc|C[2]~65_combout\,
	combout => \UNI1|alu_inst|adder|Add0~10_combout\);

-- Location: LCCOMB_X19_Y13_N22
\UNI1|alu_inst|adder|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~11_combout\ = \UNI1|alu_inst|adder|Add0~10_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|alu_inst|adder|Add0~10_combout\,
	combout => \UNI1|alu_inst|adder|Add0~11_combout\);

-- Location: M9K_X27_Y16_N0
\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramD:MemD_inst|altsyncram:altsyncram_component|altsyncram_07s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \UNI1|ctrl_unit|Mux6~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X23_Y14_N29
\UNI1|reg_bank|xreg32[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~34_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][1]~q\);

-- Location: LCCOMB_X18_Y6_N6
\UNI1|reg_bank|xreg32[12][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[12][1]~feeder_combout\);

-- Location: FF_X18_Y6_N7
\UNI1|reg_bank|xreg32[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][1]~q\);

-- Location: FF_X22_Y6_N5
\UNI1|reg_bank|xreg32[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][1]~q\);

-- Location: LCCOMB_X18_Y6_N12
\UNI1|mux_alusrc|C[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~43_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][1]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][1]~q\,
	datab => \UNI1|reg_bank|xreg32[14][1]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[1]~43_combout\);

-- Location: LCCOMB_X18_Y6_N2
\UNI1|mux_alusrc|C[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~44_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[1]~43_combout\ & ((\UNI1|reg_bank|xreg32[15][1]~q\))) # (!\UNI1|mux_alusrc|C[1]~43_combout\ & (\UNI1|reg_bank|xreg32[13][1]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[1]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][1]~q\,
	datac => \UNI1|reg_bank|xreg32[15][1]~q\,
	datad => \UNI1|mux_alusrc|C[1]~43_combout\,
	combout => \UNI1|mux_alusrc|C[1]~44_combout\);

-- Location: FF_X25_Y14_N13
\UNI1|reg_bank|xreg32[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][1]~q\);

-- Location: FF_X24_Y17_N23
\UNI1|reg_bank|xreg32[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][1]~q\);

-- Location: FF_X24_Y17_N1
\UNI1|reg_bank|xreg32[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][1]~q\);

-- Location: LCCOMB_X25_Y14_N2
\UNI1|reg_bank|xreg32[9][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[9][1]~feeder_combout\);

-- Location: FF_X25_Y14_N3
\UNI1|reg_bank|xreg32[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][1]~q\);

-- Location: LCCOMB_X24_Y17_N0
\UNI1|mux_alusrc|C[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~26_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][1]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][1]~q\,
	datad => \UNI1|reg_bank|xreg32[9][1]~q\,
	combout => \UNI1|mux_alusrc|C[1]~26_combout\);

-- Location: LCCOMB_X24_Y17_N22
\UNI1|mux_alusrc|C[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~27_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[1]~26_combout\ & ((\UNI1|reg_bank|xreg32[11][1]~q\))) # (!\UNI1|mux_alusrc|C[1]~26_combout\ & (\UNI1|reg_bank|xreg32[10][1]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][1]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[11][1]~q\,
	datad => \UNI1|mux_alusrc|C[1]~26_combout\,
	combout => \UNI1|mux_alusrc|C[1]~27_combout\);

-- Location: LCCOMB_X19_Y14_N12
\UNI1|reg_bank|xreg32[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[2][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[2][1]~feeder_combout\);

-- Location: FF_X19_Y14_N13
\UNI1|reg_bank|xreg32[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[2][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][1]~q\);

-- Location: FF_X19_Y14_N27
\UNI1|reg_bank|xreg32[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][1]~q\);

-- Location: FF_X21_Y13_N1
\UNI1|reg_bank|xreg32[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][1]~q\);

-- Location: LCCOMB_X14_Y13_N2
\UNI1|reg_bank|xreg32[7][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[7][1]~feeder_combout\);

-- Location: FF_X14_Y13_N3
\UNI1|reg_bank|xreg32[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][1]~q\);

-- Location: LCCOMB_X14_Y13_N0
\UNI1|reg_bank|xreg32[4][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[4][1]~feeder_combout\);

-- Location: FF_X14_Y13_N1
\UNI1|reg_bank|xreg32[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][1]~q\);

-- Location: FF_X21_Y14_N31
\UNI1|reg_bank|xreg32[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][1]~q\);

-- Location: LCCOMB_X14_Y13_N4
\UNI1|mux_alusrc|C[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~38_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # (\UNI1|reg_bank|xreg32[6][1]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][1]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[4][1]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|reg_bank|xreg32[6][1]~q\,
	combout => \UNI1|mux_alusrc|C[1]~38_combout\);

-- Location: FF_X21_Y14_N27
\UNI1|reg_bank|xreg32[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][1]~q\);

-- Location: LCCOMB_X14_Y13_N10
\UNI1|mux_alusrc|C[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~39_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[1]~38_combout\ & (\UNI1|reg_bank|xreg32[7][1]~q\)) # (!\UNI1|mux_alusrc|C[1]~38_combout\ & ((\UNI1|reg_bank|xreg32[5][1]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[1]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[7][1]~q\,
	datac => \UNI1|mux_alusrc|C[1]~38_combout\,
	datad => \UNI1|reg_bank|xreg32[5][1]~q\,
	combout => \UNI1|mux_alusrc|C[1]~39_combout\);

-- Location: LCCOMB_X21_Y13_N0
\UNI1|mux_alusrc|C[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~40_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[1]~39_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][1]~q\,
	datad => \UNI1|mux_alusrc|C[1]~39_combout\,
	combout => \UNI1|mux_alusrc|C[1]~40_combout\);

-- Location: LCCOMB_X19_Y14_N28
\UNI1|mux_alusrc|C[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~41_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[1]~40_combout\ & ((\UNI1|reg_bank|xreg32[3][1]~q\))) # (!\UNI1|mux_alusrc|C[1]~40_combout\ & (\UNI1|reg_bank|xreg32[2][1]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][1]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[3][1]~q\,
	datad => \UNI1|mux_alusrc|C[1]~40_combout\,
	combout => \UNI1|mux_alusrc|C[1]~41_combout\);

-- Location: FF_X18_Y15_N9
\UNI1|reg_bank|xreg32[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][1]~q\);

-- Location: FF_X18_Y15_N7
\UNI1|reg_bank|xreg32[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][1]~q\);

-- Location: FF_X19_Y15_N9
\UNI1|reg_bank|xreg32[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][1]~q\);

-- Location: FF_X19_Y15_N19
\UNI1|reg_bank|xreg32[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][1]~q\);

-- Location: LCCOMB_X19_Y15_N18
\UNI1|mux_alusrc|C[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~35_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][1]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][1]~q\,
	datac => \UNI1|reg_bank|xreg32[19][1]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[1]~35_combout\);

-- Location: LCCOMB_X18_Y15_N6
\UNI1|mux_alusrc|C[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~36_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[1]~35_combout\ & ((\UNI1|reg_bank|xreg32[31][1]~q\))) # (!\UNI1|mux_alusrc|C[1]~35_combout\ & (\UNI1|reg_bank|xreg32[27][1]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[1]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][1]~q\,
	datac => \UNI1|reg_bank|xreg32[31][1]~q\,
	datad => \UNI1|mux_alusrc|C[1]~35_combout\,
	combout => \UNI1|mux_alusrc|C[1]~36_combout\);

-- Location: FF_X21_Y17_N17
\UNI1|reg_bank|xreg32[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][1]~q\);

-- Location: LCCOMB_X19_Y17_N20
\UNI1|reg_bank|xreg32[17][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[17][1]~feeder_combout\);

-- Location: FF_X19_Y17_N21
\UNI1|reg_bank|xreg32[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][1]~q\);

-- Location: FF_X21_Y17_N7
\UNI1|reg_bank|xreg32[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][1]~q\);

-- Location: LCCOMB_X19_Y17_N28
\UNI1|mux_alusrc|C[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~28_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][1]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[17][1]~q\,
	datac => \UNI1|reg_bank|xreg32[25][1]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[1]~28_combout\);

-- Location: FF_X19_Y17_N19
\UNI1|reg_bank|xreg32[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][1]~q\);

-- Location: LCCOMB_X19_Y17_N18
\UNI1|mux_alusrc|C[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~29_combout\ = (\UNI1|mux_alusrc|C[1]~28_combout\ & (((\UNI1|reg_bank|xreg32[29][1]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[1]~28_combout\ & (\UNI1|reg_bank|xreg32[21][1]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][1]~q\,
	datab => \UNI1|mux_alusrc|C[1]~28_combout\,
	datac => \UNI1|reg_bank|xreg32[29][1]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[1]~29_combout\);

-- Location: FF_X16_Y14_N13
\UNI1|reg_bank|xreg32[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][1]~q\);

-- Location: FF_X16_Y14_N19
\UNI1|reg_bank|xreg32[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][1]~q\);

-- Location: FF_X19_Y13_N25
\UNI1|reg_bank|xreg32[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][1]~q\);

-- Location: LCCOMB_X19_Y13_N24
\UNI1|mux_alusrc|C[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~32_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][1]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][1]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][1]~q\,
	datac => \UNI1|reg_bank|xreg32[16][1]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[1]~32_combout\);

-- Location: FF_X19_Y13_N31
\UNI1|reg_bank|xreg32[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][1]~q\);

-- Location: LCCOMB_X19_Y13_N30
\UNI1|mux_alusrc|C[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~33_combout\ = (\UNI1|mux_alusrc|C[1]~32_combout\ & (((\UNI1|reg_bank|xreg32[28][1]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[1]~32_combout\ & (\UNI1|reg_bank|xreg32[20][1]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][1]~q\,
	datab => \UNI1|mux_alusrc|C[1]~32_combout\,
	datac => \UNI1|reg_bank|xreg32[28][1]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[1]~33_combout\);

-- Location: FF_X18_Y17_N17
\UNI1|reg_bank|xreg32[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][1]~q\);

-- Location: FF_X22_Y17_N19
\UNI1|reg_bank|xreg32[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][1]~q\);

-- Location: FF_X22_Y17_N13
\UNI1|reg_bank|xreg32[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~34_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][1]~q\);

-- Location: LCCOMB_X18_Y17_N10
\UNI1|reg_bank|xreg32[22][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[22][1]~feeder_combout\);

-- Location: FF_X18_Y17_N11
\UNI1|reg_bank|xreg32[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][1]~q\);

-- Location: LCCOMB_X22_Y17_N20
\UNI1|mux_alusrc|C[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~30_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # (\UNI1|reg_bank|xreg32[22][1]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][1]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][1]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[22][1]~q\,
	combout => \UNI1|mux_alusrc|C[1]~30_combout\);

-- Location: LCCOMB_X22_Y17_N26
\UNI1|mux_alusrc|C[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~31_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[1]~30_combout\ & ((\UNI1|reg_bank|xreg32[30][1]~q\))) # (!\UNI1|mux_alusrc|C[1]~30_combout\ & (\UNI1|reg_bank|xreg32[26][1]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][1]~q\,
	datab => \UNI1|reg_bank|xreg32[30][1]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|mux_alusrc|C[1]~30_combout\,
	combout => \UNI1|mux_alusrc|C[1]~31_combout\);

-- Location: LCCOMB_X19_Y13_N18
\UNI1|mux_alusrc|C[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~34_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[1]~31_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[1]~33_combout\,
	datad => \UNI1|mux_alusrc|C[1]~31_combout\,
	combout => \UNI1|mux_alusrc|C[1]~34_combout\);

-- Location: LCCOMB_X19_Y13_N12
\UNI1|mux_alusrc|C[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~37_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[1]~34_combout\ & (\UNI1|mux_alusrc|C[1]~36_combout\)) # (!\UNI1|mux_alusrc|C[1]~34_combout\ & ((\UNI1|mux_alusrc|C[1]~29_combout\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[1]~36_combout\,
	datac => \UNI1|mux_alusrc|C[1]~29_combout\,
	datad => \UNI1|mux_alusrc|C[1]~34_combout\,
	combout => \UNI1|mux_alusrc|C[1]~37_combout\);

-- Location: LCCOMB_X19_Y13_N2
\UNI1|mux_alusrc|C[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~42_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\) # ((\UNI1|mux_alusrc|C[1]~37_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (!\UNI1|mux_alusrc|C[12]~13_combout\ & 
-- (\UNI1|mux_alusrc|C[1]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[1]~41_combout\,
	datad => \UNI1|mux_alusrc|C[1]~37_combout\,
	combout => \UNI1|mux_alusrc|C[1]~42_combout\);

-- Location: LCCOMB_X19_Y13_N16
\UNI1|mux_alusrc|C[1]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~45_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[1]~42_combout\ & (\UNI1|mux_alusrc|C[1]~44_combout\)) # (!\UNI1|mux_alusrc|C[1]~42_combout\ & ((\UNI1|mux_alusrc|C[1]~27_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[1]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[1]~44_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[1]~27_combout\,
	datad => \UNI1|mux_alusrc|C[1]~42_combout\,
	combout => \UNI1|mux_alusrc|C[1]~45_combout\);

-- Location: LCCOMB_X19_Y13_N28
\UNI1|mux_alusrc|C[1]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[1]~677_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[1]~45_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux30~3_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux30~3_combout\,
	datad => \UNI1|mux_alusrc|C[1]~45_combout\,
	combout => \UNI1|mux_alusrc|C[1]~677_combout\);

-- Location: LCCOMB_X23_Y14_N2
\UNI1|mux_mem2reg_inst|C[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[1]~5_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[1]~677_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|reg_bank|oREGA[1]~50_combout\,
	datad => \UNI1|mux_alusrc|C[1]~677_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[1]~5_combout\);

-- Location: LCCOMB_X23_Y14_N12
\UNI1|mux_mem2reg_inst|C[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[1]~6_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # (\UNI1|mux_mem2reg_inst|C[1]~5_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(1) & (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(1),
	datac => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[1]~5_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[1]~6_combout\);

-- Location: LCCOMB_X23_Y14_N22
\UNI1|alu_inst|oResult~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~0_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|reg_bank|oREGA[1]~50_combout\ & \UNI1|mux_alusrc|C[1]~677_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|reg_bank|oREGA[1]~50_combout\,
	datad => \UNI1|mux_alusrc|C[1]~677_combout\,
	combout => \UNI1|alu_inst|oResult~0_combout\);

-- Location: LCCOMB_X19_Y13_N10
\UNI1|alu_inst|adder|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~6_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[1]~45_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux30~3_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux30~3_combout\,
	datad => \UNI1|mux_alusrc|C[1]~45_combout\,
	combout => \UNI1|alu_inst|adder|Add0~6_combout\);

-- Location: LCCOMB_X19_Y13_N20
\UNI1|alu_inst|adder|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~7_combout\ = \UNI1|alu_inst|adder|Add0~6_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|alu_inst|adder|Add0~6_combout\,
	combout => \UNI1|alu_inst|adder|Add0~7_combout\);

-- Location: LCCOMB_X22_Y17_N16
\UNI1|reg_bank|xreg32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~0_combout\ = (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(0) & (!\reset~input_o\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(0),
	datab => \reset~input_o\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \UNI1|reg_bank|xreg32~0_combout\);

-- Location: LCCOMB_X22_Y17_N12
\UNI1|reg_bank|xreg32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~1_combout\ = (!\reset~input_o\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \reset~input_o\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \UNI1|reg_bank|xreg32~1_combout\);

-- Location: FF_X21_Y18_N5
\UNI1|reg_bank|xreg32[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][0]~q\);

-- Location: FF_X25_Y13_N15
\UNI1|reg_bank|xreg32[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][0]~q\);

-- Location: FF_X18_Y13_N19
\UNI1|reg_bank|xreg32[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][0]~q\);

-- Location: FF_X21_Y14_N7
\UNI1|reg_bank|xreg32[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][0]~q\);

-- Location: LCCOMB_X21_Y14_N6
\UNI1|reg_bank|oREGA[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~8_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][0]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[4][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|xreg32[4][0]~q\,
	datac => \UNI1|reg_bank|xreg32[5][0]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~8_combout\);

-- Location: FF_X18_Y13_N21
\UNI1|reg_bank|xreg32[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][0]~q\);

-- Location: FF_X21_Y14_N29
\UNI1|reg_bank|xreg32[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][0]~q\);

-- Location: LCCOMB_X21_Y14_N28
\UNI1|reg_bank|oREGA[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~7_combout\ = (\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[7][0]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[6][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][0]~q\,
	datac => \UNI1|reg_bank|xreg32[6][0]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~7_combout\);

-- Location: LCCOMB_X21_Y14_N16
\UNI1|reg_bank|oREGA[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~9_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[0]~7_combout\))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[0]~8_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~7_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~9_combout\);

-- Location: LCCOMB_X21_Y14_N10
\UNI1|reg_bank|oREGA[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~10_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[0]~9_combout\ & (\UNI1|reg_bank|xreg32[3][0]~q\)) # (!\UNI1|reg_bank|oREGA[0]~9_combout\ & ((\UNI1|reg_bank|xreg32[2][0]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][0]~q\,
	datab => \UNI1|reg_bank|xreg32[2][0]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~9_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~10_combout\);

-- Location: LCCOMB_X25_Y13_N12
\UNI1|reg_bank|xreg32[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][0]~feeder_combout\ = \UNI1|reg_bank|xreg32~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~2_combout\,
	combout => \UNI1|reg_bank|xreg32[1][0]~feeder_combout\);

-- Location: FF_X25_Y13_N13
\UNI1|reg_bank|xreg32[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][0]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][0]~q\);

-- Location: LCCOMB_X21_Y14_N26
\UNI1|reg_bank|oREGA[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~4_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & ((!\UNI1|reg_bank|oREGA[26]~2_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][0]~q\ & \UNI1|reg_bank|oREGA[26]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][0]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~4_combout\);

-- Location: LCCOMB_X21_Y18_N14
\UNI1|reg_bank|oREGA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~5_combout\ = (\UNI1|reg_bank|xreg32[3][0]~q\) # (!\UNI1|reg_bank|oREGA[26]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|xreg32[3][0]~q\,
	combout => \UNI1|reg_bank|oREGA[0]~5_combout\);

-- Location: LCCOMB_X21_Y14_N12
\UNI1|reg_bank|oREGA[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~11_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[0]~4_combout\ & ((\UNI1|reg_bank|oREGA[0]~5_combout\))) # (!\UNI1|reg_bank|oREGA[0]~4_combout\ & (\UNI1|reg_bank|oREGA[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[0]~10_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[0]~4_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~5_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~11_combout\);

-- Location: FF_X24_Y17_N11
\UNI1|reg_bank|xreg32[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][0]~q\);

-- Location: FF_X25_Y17_N17
\UNI1|reg_bank|xreg32[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][0]~q\);

-- Location: FF_X24_Y17_N25
\UNI1|reg_bank|xreg32[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][0]~q\);

-- Location: FF_X25_Y17_N7
\UNI1|reg_bank|xreg32[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][0]~q\);

-- Location: LCCOMB_X25_Y17_N6
\UNI1|reg_bank|oREGA[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~16_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][0]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][0]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][0]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][0]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~16_combout\);

-- Location: LCCOMB_X25_Y17_N16
\UNI1|reg_bank|oREGA[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~17_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[0]~16_combout\ & (\UNI1|reg_bank|xreg32[11][0]~q\)) # (!\UNI1|reg_bank|oREGA[0]~16_combout\ & ((\UNI1|reg_bank|xreg32[9][0]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][0]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[9][0]~q\,
	datad => \UNI1|reg_bank|oREGA[0]~16_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~17_combout\);

-- Location: FF_X23_Y14_N31
\UNI1|reg_bank|xreg32[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][0]~q\);

-- Location: LCCOMB_X22_Y18_N30
\UNI1|reg_bank|xreg32[13][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][0]~feeder_combout\ = \UNI1|reg_bank|xreg32~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~2_combout\,
	combout => \UNI1|reg_bank|xreg32[13][0]~feeder_combout\);

-- Location: FF_X22_Y18_N31
\UNI1|reg_bank|xreg32[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][0]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][0]~q\);

-- Location: FF_X23_Y14_N9
\UNI1|reg_bank|xreg32[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][0]~q\);

-- Location: LCCOMB_X22_Y18_N0
\UNI1|reg_bank|oREGA[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~14_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[13][0]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][0]~q\,
	datab => \UNI1|reg_bank|xreg32[12][0]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~14_combout\);

-- Location: LCCOMB_X22_Y18_N18
\UNI1|reg_bank|oREGA[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~15_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[0]~14_combout\ & ((\UNI1|reg_bank|xreg32[15][0]~q\))) # (!\UNI1|reg_bank|oREGA[0]~14_combout\ & (\UNI1|reg_bank|xreg32[14][0]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][0]~q\,
	datab => \UNI1|reg_bank|xreg32[15][0]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~14_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~15_combout\);

-- Location: LCCOMB_X21_Y14_N22
\UNI1|reg_bank|oREGA[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~18_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[0]~15_combout\))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[0]~17_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((!\UNI1|reg_bank|oREGA[26]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[0]~17_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~15_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~18_combout\);

-- Location: FF_X18_Y15_N15
\UNI1|reg_bank|xreg32[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][0]~q\);

-- Location: FF_X19_Y15_N5
\UNI1|reg_bank|xreg32[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][0]~q\);

-- Location: LCCOMB_X18_Y15_N0
\UNI1|reg_bank|xreg32[27][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[27][0]~feeder_combout\ = \UNI1|reg_bank|xreg32~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~2_combout\,
	combout => \UNI1|reg_bank|xreg32[27][0]~feeder_combout\);

-- Location: FF_X18_Y15_N1
\UNI1|reg_bank|xreg32[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[27][0]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][0]~q\);

-- Location: FF_X19_Y15_N31
\UNI1|reg_bank|xreg32[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][0]~q\);

-- Location: LCCOMB_X19_Y14_N0
\UNI1|reg_bank|oREGA[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~21_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[27][0]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][0]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[19][0]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~21_combout\);

-- Location: LCCOMB_X19_Y15_N4
\UNI1|reg_bank|oREGA[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~22_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[0]~21_combout\ & (\UNI1|reg_bank|xreg32[31][0]~q\)) # (!\UNI1|reg_bank|oREGA[0]~21_combout\ & ((\UNI1|reg_bank|xreg32[23][0]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][0]~q\,
	datac => \UNI1|reg_bank|xreg32[23][0]~q\,
	datad => \UNI1|reg_bank|oREGA[0]~21_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~22_combout\);

-- Location: FF_X19_Y17_N23
\UNI1|reg_bank|xreg32[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][0]~q\);

-- Location: FF_X19_Y17_N9
\UNI1|reg_bank|xreg32[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][0]~q\);

-- Location: FF_X21_Y17_N15
\UNI1|reg_bank|xreg32[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][0]~q\);

-- Location: LCCOMB_X21_Y17_N14
\UNI1|reg_bank|oREGA[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~19_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][0]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][0]~q\ & ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][0]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][0]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~19_combout\);

-- Location: FF_X21_Y17_N9
\UNI1|reg_bank|xreg32[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][0]~q\);

-- Location: LCCOMB_X21_Y17_N8
\UNI1|reg_bank|oREGA[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~20_combout\ = (\UNI1|reg_bank|oREGA[0]~19_combout\ & ((\UNI1|reg_bank|xreg32[29][0]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[0]~19_combout\ & (((\UNI1|reg_bank|xreg32[21][0]~q\ & \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][0]~q\,
	datab => \UNI1|reg_bank|oREGA[0]~19_combout\,
	datac => \UNI1|reg_bank|xreg32[21][0]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~20_combout\);

-- Location: FF_X18_Y17_N1
\UNI1|reg_bank|xreg32[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][0]~q\);

-- Location: FF_X22_Y17_N7
\UNI1|reg_bank|xreg32[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~2_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][0]~q\);

-- Location: FF_X22_Y17_N9
\UNI1|reg_bank|xreg32[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][0]~q\);

-- Location: FF_X18_Y17_N31
\UNI1|reg_bank|xreg32[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][0]~q\);

-- Location: LCCOMB_X18_Y17_N30
\UNI1|reg_bank|oREGA[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~25_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][0]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][0]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][0]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~25_combout\);

-- Location: LCCOMB_X21_Y14_N8
\UNI1|reg_bank|oREGA[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~26_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[0]~25_combout\ & ((\UNI1|reg_bank|xreg32[30][0]~q\))) # (!\UNI1|reg_bank|oREGA[0]~25_combout\ & (\UNI1|reg_bank|xreg32[26][0]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][0]~q\,
	datac => \UNI1|reg_bank|xreg32[30][0]~q\,
	datad => \UNI1|reg_bank|oREGA[0]~25_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~26_combout\);

-- Location: FF_X13_Y17_N11
\UNI1|reg_bank|xreg32[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][0]~q\);

-- Location: FF_X13_Y17_N9
\UNI1|reg_bank|xreg32[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][0]~q\);

-- Location: FF_X14_Y17_N11
\UNI1|reg_bank|xreg32[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][0]~q\);

-- Location: FF_X14_Y17_N29
\UNI1|reg_bank|xreg32[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~2_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][0]~q\);

-- Location: LCCOMB_X14_Y17_N28
\UNI1|reg_bank|oREGA[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~23_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][0]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][0]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][0]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~23_combout\);

-- Location: LCCOMB_X13_Y17_N8
\UNI1|reg_bank|oREGA[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~24_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[0]~23_combout\ & (\UNI1|reg_bank|xreg32[28][0]~q\)) # (!\UNI1|reg_bank|oREGA[0]~23_combout\ & ((\UNI1|reg_bank|xreg32[24][0]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[0]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][0]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][0]~q\,
	datad => \UNI1|reg_bank|oREGA[0]~23_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~24_combout\);

-- Location: LCCOMB_X21_Y14_N2
\UNI1|reg_bank|oREGA[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~27_combout\ = (\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[26]~6_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[0]~26_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ 
-- & ((\UNI1|reg_bank|oREGA[0]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[0]~26_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~24_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~27_combout\);

-- Location: LCCOMB_X21_Y14_N20
\UNI1|reg_bank|oREGA[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~28_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[0]~27_combout\ & (\UNI1|reg_bank|oREGA[0]~22_combout\)) # (!\UNI1|reg_bank|oREGA[0]~27_combout\ & ((\UNI1|reg_bank|oREGA[0]~20_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[0]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[0]~22_combout\,
	datac => \UNI1|reg_bank|oREGA[0]~20_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~27_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~28_combout\);

-- Location: LCCOMB_X21_Y14_N18
\UNI1|reg_bank|oREGA[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~29_combout\ = (\UNI1|reg_bank|oREGA[0]~18_combout\ & (\UNI1|reg_bank|oREGA[0]~11_combout\)) # (!\UNI1|reg_bank|oREGA[0]~18_combout\ & (((!\UNI1|reg_bank|oREGA[26]~0_combout\ & \UNI1|reg_bank|oREGA[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[0]~11_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[0]~18_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~28_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~29_combout\);

-- Location: LCCOMB_X21_Y14_N24
\UNI1|reg_bank|oREGA[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[0]~30_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[0]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~29_combout\,
	combout => \UNI1|reg_bank|oREGA[0]~30_combout\);

-- Location: LCCOMB_X23_Y13_N16
\UNI1|alu_inst|adder|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~3_cout\ = CARRY((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datad => VCC,
	cout => \UNI1|alu_inst|adder|Add0~3_cout\);

-- Location: LCCOMB_X23_Y13_N18
\UNI1|alu_inst|adder|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~4_combout\ = (\UNI1|alu_inst|adder|Add0~1_combout\ & ((\UNI1|reg_bank|oREGA[0]~30_combout\ & (\UNI1|alu_inst|adder|Add0~3_cout\ & VCC)) # (!\UNI1|reg_bank|oREGA[0]~30_combout\ & (!\UNI1|alu_inst|adder|Add0~3_cout\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~1_combout\ & ((\UNI1|reg_bank|oREGA[0]~30_combout\ & (!\UNI1|alu_inst|adder|Add0~3_cout\)) # (!\UNI1|reg_bank|oREGA[0]~30_combout\ & ((\UNI1|alu_inst|adder|Add0~3_cout\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~5\ = CARRY((\UNI1|alu_inst|adder|Add0~1_combout\ & (!\UNI1|reg_bank|oREGA[0]~30_combout\ & !\UNI1|alu_inst|adder|Add0~3_cout\)) # (!\UNI1|alu_inst|adder|Add0~1_combout\ & ((!\UNI1|alu_inst|adder|Add0~3_cout\) # 
-- (!\UNI1|reg_bank|oREGA[0]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~1_combout\,
	datab => \UNI1|reg_bank|oREGA[0]~30_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~3_cout\,
	combout => \UNI1|alu_inst|adder|Add0~4_combout\,
	cout => \UNI1|alu_inst|adder|Add0~5\);

-- Location: LCCOMB_X22_Y17_N30
\UNI1|mux_alusrc|C[0]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~673_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[0]~24_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux31~5_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux31~5_combout\,
	datad => \UNI1|mux_alusrc|C[0]~24_combout\,
	combout => \UNI1|mux_alusrc|C[0]~673_combout\);

-- Location: LCCOMB_X22_Y17_N22
\UNI1|alu_inst|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux31~2_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[0]~673_combout\ & ((\UNI1|reg_bank|oREGA[0]~30_combout\) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\))) # (!\UNI1|mux_alusrc|C[0]~673_combout\ & 
-- (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & \UNI1|reg_bank|oREGA[0]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[0]~673_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[0]~30_combout\,
	combout => \UNI1|alu_inst|Mux31~2_combout\);

-- Location: LCCOMB_X19_Y9_N16
\UNI1|gen_imm|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux0~4_combout\ = (\UNI1|gen_imm|Mux0~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31) & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux0~4_combout\);

-- Location: M9K_X27_Y14_N0
\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramD:MemD_inst|altsyncram:altsyncram_component|altsyncram_07s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \UNI1|ctrl_unit|Mux6~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: FF_X21_Y9_N27
\UNI1|reg_bank|xreg32[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][31]~q\);

-- Location: FF_X21_Y6_N31
\UNI1|reg_bank|xreg32[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][31]~q\);

-- Location: FF_X21_Y6_N25
\UNI1|reg_bank|xreg32[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][31]~q\);

-- Location: LCCOMB_X21_Y6_N24
\UNI1|reg_bank|oREGA[31]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~661_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][31]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][31]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][31]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~661_combout\);

-- Location: FF_X21_Y9_N13
\UNI1|reg_bank|xreg32[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][31]~q\);

-- Location: LCCOMB_X21_Y9_N12
\UNI1|reg_bank|oREGA[31]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~662_combout\ = (\UNI1|reg_bank|oREGA[31]~661_combout\ & (((\UNI1|reg_bank|xreg32[11][31]~q\) # (!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[31]~661_combout\ & (\UNI1|reg_bank|xreg32[10][31]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][31]~q\,
	datab => \UNI1|reg_bank|oREGA[31]~661_combout\,
	datac => \UNI1|reg_bank|xreg32[11][31]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~662_combout\);

-- Location: FF_X19_Y9_N5
\UNI1|reg_bank|xreg32[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][31]~q\);

-- Location: FF_X19_Y9_N11
\UNI1|reg_bank|xreg32[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~74_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][31]~q\);

-- Location: FF_X18_Y9_N1
\UNI1|reg_bank|xreg32[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][31]~q\);

-- Location: LCCOMB_X18_Y9_N10
\UNI1|reg_bank|oREGA[31]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~678_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[14][31]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][31]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[14][31]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~678_combout\);

-- Location: LCCOMB_X18_Y9_N26
\UNI1|reg_bank|oREGA[31]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~679_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[31]~678_combout\ & ((\UNI1|reg_bank|xreg32[15][31]~q\))) # (!\UNI1|reg_bank|oREGA[31]~678_combout\ & (\UNI1|reg_bank|xreg32[13][31]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[31]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][31]~q\,
	datab => \UNI1|reg_bank|xreg32[15][31]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~678_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~679_combout\);

-- Location: FF_X19_Y11_N5
\UNI1|reg_bank|xreg32[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][31]~q\);

-- Location: LCCOMB_X21_Y7_N16
\UNI1|reg_bank|xreg32[3][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[3][31]~feeder_combout\);

-- Location: FF_X21_Y7_N17
\UNI1|reg_bank|xreg32[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][31]~q\);

-- Location: FF_X19_Y11_N15
\UNI1|reg_bank|xreg32[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][31]~q\);

-- Location: FF_X21_Y12_N19
\UNI1|reg_bank|xreg32[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][31]~q\);

-- Location: FF_X21_Y10_N15
\UNI1|reg_bank|xreg32[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][31]~q\);

-- Location: LCCOMB_X21_Y8_N30
\UNI1|reg_bank|xreg32[4][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[4][31]~feeder_combout\);

-- Location: FF_X21_Y8_N31
\UNI1|reg_bank|xreg32[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][31]~q\);

-- Location: LCCOMB_X21_Y8_N28
\UNI1|reg_bank|xreg32[6][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[6][31]~feeder_combout\);

-- Location: FF_X21_Y8_N29
\UNI1|reg_bank|xreg32[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][31]~q\);

-- Location: LCCOMB_X21_Y8_N12
\UNI1|reg_bank|oREGA[31]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~673_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][31]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][31]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][31]~q\,
	datab => \UNI1|reg_bank|xreg32[6][31]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~673_combout\);

-- Location: LCCOMB_X21_Y10_N14
\UNI1|reg_bank|oREGA[31]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~674_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[31]~673_combout\ & (\UNI1|reg_bank|xreg32[7][31]~q\)) # (!\UNI1|reg_bank|oREGA[31]~673_combout\ & ((\UNI1|reg_bank|xreg32[5][31]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[31]~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][31]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[5][31]~q\,
	datad => \UNI1|reg_bank|oREGA[31]~673_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~674_combout\);

-- Location: LCCOMB_X21_Y7_N18
\UNI1|reg_bank|oREGA[31]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~675_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[31]~674_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][31]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][31]~q\,
	datac => \UNI1|reg_bank|oREGA[31]~674_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~675_combout\);

-- Location: LCCOMB_X21_Y7_N28
\UNI1|reg_bank|oREGA[31]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~676_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[31]~675_combout\ & ((\UNI1|reg_bank|xreg32[3][31]~q\))) # (!\UNI1|reg_bank|oREGA[31]~675_combout\ & (\UNI1|reg_bank|xreg32[2][31]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[31]~675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][31]~q\,
	datab => \UNI1|reg_bank|xreg32[3][31]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~675_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~676_combout\);

-- Location: FF_X18_Y10_N1
\UNI1|reg_bank|xreg32[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][31]~q\);

-- Location: FF_X18_Y10_N11
\UNI1|reg_bank|xreg32[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][31]~q\);

-- Location: FF_X16_Y10_N19
\UNI1|reg_bank|xreg32[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][31]~q\);

-- Location: FF_X17_Y10_N31
\UNI1|reg_bank|xreg32[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][31]~q\);

-- Location: LCCOMB_X17_Y10_N30
\UNI1|reg_bank|oREGA[31]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~663_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][31]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][31]~q\,
	datac => \UNI1|reg_bank|xreg32[25][31]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~663_combout\);

-- Location: LCCOMB_X18_Y10_N10
\UNI1|reg_bank|oREGA[31]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~664_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[31]~663_combout\ & ((\UNI1|reg_bank|xreg32[29][31]~q\))) # (!\UNI1|reg_bank|oREGA[31]~663_combout\ & (\UNI1|reg_bank|xreg32[21][31]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[31]~663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[21][31]~q\,
	datac => \UNI1|reg_bank|xreg32[29][31]~q\,
	datad => \UNI1|reg_bank|oREGA[31]~663_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~664_combout\);

-- Location: FF_X13_Y9_N13
\UNI1|reg_bank|xreg32[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][31]~q\);

-- Location: FF_X17_Y9_N23
\UNI1|reg_bank|xreg32[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][31]~q\);

-- Location: LCCOMB_X17_Y9_N22
\UNI1|reg_bank|oREGA[31]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~670_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][31]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][31]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][31]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[27][31]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~670_combout\);

-- Location: FF_X13_Y9_N31
\UNI1|reg_bank|xreg32[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][31]~q\);

-- Location: FF_X17_Y9_N5
\UNI1|reg_bank|xreg32[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][31]~q\);

-- Location: LCCOMB_X17_Y9_N4
\UNI1|reg_bank|oREGA[31]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~671_combout\ = (\UNI1|reg_bank|oREGA[31]~670_combout\ & ((\UNI1|reg_bank|xreg32[31][31]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[31]~670_combout\ & (((\UNI1|reg_bank|xreg32[23][31]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[31]~670_combout\,
	datab => \UNI1|reg_bank|xreg32[31][31]~q\,
	datac => \UNI1|reg_bank|xreg32[23][31]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~671_combout\);

-- Location: FF_X14_Y7_N31
\UNI1|reg_bank|xreg32[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][31]~q\);

-- Location: LCCOMB_X13_Y7_N24
\UNI1|reg_bank|xreg32[24][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[24][31]~feeder_combout\);

-- Location: FF_X13_Y7_N25
\UNI1|reg_bank|xreg32[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][31]~q\);

-- Location: LCCOMB_X13_Y7_N6
\UNI1|reg_bank|xreg32[20][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[20][31]~feeder_combout\);

-- Location: FF_X13_Y7_N7
\UNI1|reg_bank|xreg32[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[20][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][31]~q\);

-- Location: FF_X14_Y7_N17
\UNI1|reg_bank|xreg32[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][31]~q\);

-- Location: LCCOMB_X13_Y7_N16
\UNI1|reg_bank|oREGA[31]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~667_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[20][31]~q\)) # (!\UNI1|iRS1[2]~0_combout\ & 
-- ((\UNI1|reg_bank|xreg32[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][31]~q\,
	datab => \UNI1|reg_bank|xreg32[16][31]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~667_combout\);

-- Location: LCCOMB_X13_Y7_N26
\UNI1|reg_bank|oREGA[31]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~668_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[31]~667_combout\ & (\UNI1|reg_bank|xreg32[28][31]~q\)) # (!\UNI1|reg_bank|oREGA[31]~667_combout\ & ((\UNI1|reg_bank|xreg32[24][31]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[31]~667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][31]~q\,
	datab => \UNI1|reg_bank|xreg32[24][31]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~667_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~668_combout\);

-- Location: LCCOMB_X18_Y11_N22
\UNI1|reg_bank|xreg32[26][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[26][31]~feeder_combout\);

-- Location: FF_X18_Y11_N23
\UNI1|reg_bank|xreg32[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][31]~q\);

-- Location: LCCOMB_X18_Y7_N10
\UNI1|reg_bank|xreg32[30][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[30][31]~feeder_combout\);

-- Location: FF_X18_Y7_N11
\UNI1|reg_bank|xreg32[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][31]~q\);

-- Location: LCCOMB_X18_Y11_N24
\UNI1|reg_bank|xreg32[22][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[22][31]~feeder_combout\);

-- Location: FF_X18_Y11_N25
\UNI1|reg_bank|xreg32[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][31]~q\);

-- Location: LCCOMB_X18_Y7_N20
\UNI1|reg_bank|xreg32[18][31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][31]~feeder_combout\ = \UNI1|reg_bank|xreg32~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~74_combout\,
	combout => \UNI1|reg_bank|xreg32[18][31]~feeder_combout\);

-- Location: FF_X18_Y7_N21
\UNI1|reg_bank|xreg32[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][31]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][31]~q\);

-- Location: LCCOMB_X18_Y11_N18
\UNI1|reg_bank|oREGA[31]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~665_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[22][31]~q\)) # (!\UNI1|iRS1[2]~0_combout\ & 
-- ((\UNI1|reg_bank|xreg32[18][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][31]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|xreg32[18][31]~q\,
	combout => \UNI1|reg_bank|oREGA[31]~665_combout\);

-- Location: LCCOMB_X18_Y11_N8
\UNI1|reg_bank|oREGA[31]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~666_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[31]~665_combout\ & ((\UNI1|reg_bank|xreg32[30][31]~q\))) # (!\UNI1|reg_bank|oREGA[31]~665_combout\ & (\UNI1|reg_bank|xreg32[26][31]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[31]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][31]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[30][31]~q\,
	datad => \UNI1|reg_bank|oREGA[31]~665_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~666_combout\);

-- Location: LCCOMB_X21_Y9_N10
\UNI1|reg_bank|oREGA[31]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~669_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|oREGA[31]~666_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[31]~668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[31]~668_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~666_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~669_combout\);

-- Location: LCCOMB_X21_Y9_N28
\UNI1|reg_bank|oREGA[31]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~672_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[31]~669_combout\ & ((\UNI1|reg_bank|oREGA[31]~671_combout\))) # (!\UNI1|reg_bank|oREGA[31]~669_combout\ & (\UNI1|reg_bank|oREGA[31]~664_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[31]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[31]~664_combout\,
	datac => \UNI1|reg_bank|oREGA[31]~671_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~669_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~672_combout\);

-- Location: LCCOMB_X21_Y9_N2
\UNI1|reg_bank|oREGA[31]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~677_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[31]~672_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[31]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[31]~676_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~672_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~677_combout\);

-- Location: LCCOMB_X21_Y9_N24
\UNI1|reg_bank|oREGA[31]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~680_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[31]~677_combout\ & ((\UNI1|reg_bank|oREGA[31]~679_combout\))) # (!\UNI1|reg_bank|oREGA[31]~677_combout\ & (\UNI1|reg_bank|oREGA[31]~662_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[31]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[31]~662_combout\,
	datac => \UNI1|reg_bank|oREGA[31]~679_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~677_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~680_combout\);

-- Location: LCCOMB_X25_Y11_N10
\UNI1|mux_mem2reg_inst|C[31]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[31]~45_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[31]~672_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[31]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|mux_alusrc|C[31]~672_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~680_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[31]~45_combout\);

-- Location: LCCOMB_X25_Y11_N20
\UNI1|mux_mem2reg_inst|C[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[31]~46_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # ((\UNI1|mux_mem2reg_inst|C[31]~45_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(31),
	datad => \UNI1|mux_mem2reg_inst|C[31]~45_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[31]~46_combout\);

-- Location: LCCOMB_X21_Y9_N18
\UNI1|alu_inst|oResult~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~20_combout\ = (\UNI1|reg_bank|oREGA[31]~680_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|mux_alusrc|C[31]~672_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|oREGA[31]~680_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|mux_alusrc|C[31]~672_combout\,
	combout => \UNI1|alu_inst|oResult~20_combout\);

-- Location: LCCOMB_X19_Y9_N20
\UNI1|alu_inst|adder|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~100_combout\ = \UNI1|mux_alusrc|C[31]~672_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[31]~672_combout\,
	combout => \UNI1|alu_inst|adder|Add0~100_combout\);

-- Location: LCCOMB_X22_Y9_N18
\UNI1|reg_bank|oREGA[31]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[31]~681_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[31]~680_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~680_combout\,
	combout => \UNI1|reg_bank|oREGA[31]~681_combout\);

-- Location: LCCOMB_X19_Y8_N10
\UNI1|gen_imm|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux1~0_combout\ = (\UNI1|gen_imm|Mux0~0_combout\ & (\UNI1|gen_imm|Mux0~1_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|gen_imm|Mux0~1_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30),
	combout => \UNI1|gen_imm|Mux1~0_combout\);

-- Location: FF_X16_Y8_N23
\UNI1|reg_bank|xreg32[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][30]~q\);

-- Location: FF_X23_Y9_N31
\UNI1|reg_bank|xreg32[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][30]~q\);

-- Location: FF_X16_Y7_N19
\UNI1|reg_bank|xreg32[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][30]~q\);

-- Location: FF_X16_Y7_N25
\UNI1|reg_bank|xreg32[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][30]~q\);

-- Location: LCCOMB_X16_Y7_N24
\UNI1|reg_bank|oREGA[30]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~598_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][30]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][30]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~598_combout\);

-- Location: LCCOMB_X23_Y9_N30
\UNI1|reg_bank|oREGA[30]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~599_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[30]~598_combout\ & ((\UNI1|reg_bank|xreg32[30][30]~q\))) # (!\UNI1|reg_bank|oREGA[30]~598_combout\ & (\UNI1|reg_bank|xreg32[26][30]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[30]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[30][30]~q\,
	datad => \UNI1|reg_bank|oREGA[30]~598_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~599_combout\);

-- Location: FF_X23_Y9_N7
\UNI1|reg_bank|xreg32[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][30]~q\);

-- Location: LCCOMB_X13_Y9_N2
\UNI1|reg_bank|xreg32[31][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][30]~feeder_combout\ = \UNI1|reg_bank|xreg32~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~70_combout\,
	combout => \UNI1|reg_bank|xreg32[31][30]~feeder_combout\);

-- Location: FF_X13_Y9_N3
\UNI1|reg_bank|xreg32[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][30]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][30]~q\);

-- Location: FF_X12_Y13_N23
\UNI1|reg_bank|xreg32[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][30]~q\);

-- Location: FF_X12_Y13_N1
\UNI1|reg_bank|xreg32[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][30]~q\);

-- Location: LCCOMB_X12_Y13_N14
\UNI1|reg_bank|oREGA[30]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~605_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][30]~q\) # ((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[19][30]~q\ & 
-- !\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[19][30]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~605_combout\);

-- Location: LCCOMB_X23_Y9_N8
\UNI1|reg_bank|oREGA[30]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~606_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[30]~605_combout\ & ((\UNI1|reg_bank|xreg32[31][30]~q\))) # (!\UNI1|reg_bank|oREGA[30]~605_combout\ & (\UNI1|reg_bank|xreg32[23][30]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[30]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][30]~q\,
	datab => \UNI1|reg_bank|xreg32[31][30]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~605_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~606_combout\);

-- Location: FF_X14_Y8_N29
\UNI1|reg_bank|xreg32[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][30]~q\);

-- Location: FF_X18_Y8_N23
\UNI1|reg_bank|xreg32[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][30]~q\);

-- Location: LCCOMB_X18_Y8_N22
\UNI1|reg_bank|oREGA[30]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~600_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][30]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][30]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[25][30]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~600_combout\);

-- Location: FF_X18_Y8_N5
\UNI1|reg_bank|xreg32[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][30]~q\);

-- Location: FF_X14_Y8_N23
\UNI1|reg_bank|xreg32[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][30]~q\);

-- Location: LCCOMB_X18_Y8_N4
\UNI1|reg_bank|oREGA[30]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~601_combout\ = (\UNI1|reg_bank|oREGA[30]~600_combout\ & (((\UNI1|reg_bank|xreg32[29][30]~q\)) # (!\UNI1|iRS1[2]~0_combout\))) # (!\UNI1|reg_bank|oREGA[30]~600_combout\ & (\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[30]~600_combout\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][30]~q\,
	datad => \UNI1|reg_bank|xreg32[29][30]~q\,
	combout => \UNI1|reg_bank|oREGA[30]~601_combout\);

-- Location: FF_X14_Y11_N7
\UNI1|reg_bank|xreg32[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][30]~q\);

-- Location: FF_X13_Y11_N13
\UNI1|reg_bank|xreg32[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][30]~q\);

-- Location: FF_X14_Y11_N9
\UNI1|reg_bank|xreg32[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][30]~q\);

-- Location: FF_X13_Y11_N11
\UNI1|reg_bank|xreg32[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][30]~q\);

-- Location: LCCOMB_X13_Y11_N10
\UNI1|reg_bank|oREGA[30]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~602_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][30]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][30]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][30]~q\,
	datac => \UNI1|reg_bank|xreg32[20][30]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~602_combout\);

-- Location: LCCOMB_X13_Y11_N12
\UNI1|reg_bank|oREGA[30]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~603_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[30]~602_combout\ & (\UNI1|reg_bank|xreg32[28][30]~q\)) # (!\UNI1|reg_bank|oREGA[30]~602_combout\ & ((\UNI1|reg_bank|xreg32[24][30]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[30]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][30]~q\,
	datad => \UNI1|reg_bank|oREGA[30]~602_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~603_combout\);

-- Location: LCCOMB_X23_Y9_N28
\UNI1|reg_bank|oREGA[30]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~604_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[30]~601_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[30]~603_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[30]~601_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~603_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~604_combout\);

-- Location: LCCOMB_X23_Y9_N26
\UNI1|reg_bank|oREGA[30]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~607_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[30]~604_combout\ & ((\UNI1|reg_bank|oREGA[30]~606_combout\))) # (!\UNI1|reg_bank|oREGA[30]~604_combout\ & (\UNI1|reg_bank|oREGA[30]~599_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[30]~604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[30]~599_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[30]~606_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~604_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~607_combout\);

-- Location: LCCOMB_X24_Y8_N10
\UNI1|reg_bank|xreg32[14][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][30]~feeder_combout\ = \UNI1|reg_bank|xreg32~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~70_combout\,
	combout => \UNI1|reg_bank|xreg32[14][30]~feeder_combout\);

-- Location: FF_X24_Y8_N11
\UNI1|reg_bank|xreg32[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][30]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][30]~q\);

-- Location: FF_X23_Y8_N7
\UNI1|reg_bank|xreg32[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][30]~q\);

-- Location: LCCOMB_X23_Y8_N16
\UNI1|reg_bank|xreg32[12][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][30]~feeder_combout\ = \UNI1|reg_bank|xreg32~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~70_combout\,
	combout => \UNI1|reg_bank|xreg32[12][30]~feeder_combout\);

-- Location: FF_X23_Y8_N17
\UNI1|reg_bank|xreg32[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][30]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][30]~q\);

-- Location: LCCOMB_X23_Y8_N6
\UNI1|reg_bank|oREGA[30]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~615_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[13][30]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[13][30]~q\,
	datad => \UNI1|reg_bank|xreg32[12][30]~q\,
	combout => \UNI1|reg_bank|oREGA[30]~615_combout\);

-- Location: LCCOMB_X23_Y9_N14
\UNI1|reg_bank|oREGA[30]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~616_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[30]~615_combout\ & ((\UNI1|reg_bank|xreg32[15][30]~q\))) # (!\UNI1|reg_bank|oREGA[30]~615_combout\ & (\UNI1|reg_bank|xreg32[14][30]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[30]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[15][30]~q\,
	datad => \UNI1|reg_bank|oREGA[30]~615_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~616_combout\);

-- Location: FF_X25_Y9_N3
\UNI1|reg_bank|xreg32[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][30]~q\);

-- Location: FF_X25_Y14_N17
\UNI1|reg_bank|xreg32[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][30]~q\);

-- Location: FF_X25_Y9_N1
\UNI1|reg_bank|xreg32[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][30]~q\);

-- Location: FF_X25_Y14_N11
\UNI1|reg_bank|xreg32[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][30]~q\);

-- Location: LCCOMB_X25_Y14_N10
\UNI1|reg_bank|oREGA[30]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~608_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][30]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][30]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][30]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~608_combout\);

-- Location: LCCOMB_X25_Y14_N16
\UNI1|reg_bank|oREGA[30]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~609_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[30]~608_combout\ & (\UNI1|reg_bank|xreg32[11][30]~q\)) # (!\UNI1|reg_bank|oREGA[30]~608_combout\ & ((\UNI1|reg_bank|xreg32[9][30]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[30]~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[11][30]~q\,
	datac => \UNI1|reg_bank|xreg32[9][30]~q\,
	datad => \UNI1|reg_bank|oREGA[30]~608_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~609_combout\);

-- Location: FF_X19_Y11_N1
\UNI1|reg_bank|xreg32[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][30]~q\);

-- Location: FF_X17_Y11_N5
\UNI1|reg_bank|xreg32[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][30]~q\);

-- Location: FF_X19_Y11_N11
\UNI1|reg_bank|xreg32[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][30]~q\);

-- Location: LCCOMB_X24_Y8_N4
\UNI1|reg_bank|xreg32[7][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][30]~feeder_combout\ = \UNI1|reg_bank|xreg32~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~70_combout\,
	combout => \UNI1|reg_bank|xreg32[7][30]~feeder_combout\);

-- Location: FF_X24_Y8_N5
\UNI1|reg_bank|xreg32[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][30]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][30]~q\);

-- Location: LCCOMB_X17_Y11_N26
\UNI1|reg_bank|xreg32[6][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][30]~feeder_combout\ = \UNI1|reg_bank|xreg32~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~70_combout\,
	combout => \UNI1|reg_bank|xreg32[6][30]~feeder_combout\);

-- Location: FF_X17_Y11_N27
\UNI1|reg_bank|xreg32[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][30]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][30]~q\);

-- Location: LCCOMB_X25_Y11_N18
\UNI1|reg_bank|xreg32[4][30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][30]~feeder_combout\ = \UNI1|reg_bank|xreg32~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~70_combout\,
	combout => \UNI1|reg_bank|xreg32[4][30]~feeder_combout\);

-- Location: FF_X25_Y11_N19
\UNI1|reg_bank|xreg32[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][30]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][30]~q\);

-- Location: FF_X24_Y11_N13
\UNI1|reg_bank|xreg32[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~70_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][30]~q\);

-- Location: LCCOMB_X24_Y11_N12
\UNI1|reg_bank|oREGA[30]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~610_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][30]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[4][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[4][30]~q\,
	datac => \UNI1|reg_bank|xreg32[5][30]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~610_combout\);

-- Location: LCCOMB_X17_Y11_N24
\UNI1|reg_bank|oREGA[30]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~611_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[30]~610_combout\ & (\UNI1|reg_bank|xreg32[7][30]~q\)) # (!\UNI1|reg_bank|oREGA[30]~610_combout\ & ((\UNI1|reg_bank|xreg32[6][30]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[30]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][30]~q\,
	datad => \UNI1|reg_bank|oREGA[30]~610_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~611_combout\);

-- Location: LCCOMB_X17_Y11_N2
\UNI1|reg_bank|oREGA[30]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~612_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[30]~611_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][30]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~611_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~612_combout\);

-- Location: LCCOMB_X17_Y11_N4
\UNI1|reg_bank|oREGA[30]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~613_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[30]~612_combout\ & ((\UNI1|reg_bank|xreg32[3][30]~q\))) # (!\UNI1|reg_bank|oREGA[30]~612_combout\ & (\UNI1|reg_bank|xreg32[2][30]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[30]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][30]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][30]~q\,
	datad => \UNI1|reg_bank|oREGA[30]~612_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~613_combout\);

-- Location: LCCOMB_X23_Y9_N24
\UNI1|reg_bank|oREGA[30]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~614_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[30]~609_combout\) # ((\UNI1|reg_bank|oREGA[26]~13_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((!\UNI1|reg_bank|oREGA[26]~13_combout\ & 
-- \UNI1|reg_bank|oREGA[30]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[30]~609_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~613_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~614_combout\);

-- Location: LCCOMB_X23_Y9_N20
\UNI1|reg_bank|oREGA[30]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~617_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[30]~614_combout\ & ((\UNI1|reg_bank|oREGA[30]~616_combout\))) # (!\UNI1|reg_bank|oREGA[30]~614_combout\ & (\UNI1|reg_bank|oREGA[30]~607_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[30]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[30]~607_combout\,
	datab => \UNI1|reg_bank|oREGA[30]~616_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~614_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~617_combout\);

-- Location: LCCOMB_X23_Y9_N10
\UNI1|alu_inst|oResult~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~17_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|mux_alusrc|C[30]~609_combout\ & \UNI1|reg_bank|oREGA[30]~617_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[30]~609_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~617_combout\,
	combout => \UNI1|alu_inst|oResult~17_combout\);

-- Location: LCCOMB_X23_Y9_N22
\UNI1|reg_bank|oREGA[30]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[30]~618_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[30]~617_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~617_combout\,
	combout => \UNI1|reg_bank|oREGA[30]~618_combout\);

-- Location: LCCOMB_X18_Y7_N16
\UNI1|gen_imm|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux2~0_combout\ = (\UNI1|gen_imm|Mux0~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29) & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux2~0_combout\);

-- Location: LCCOMB_X23_Y7_N14
\UNI1|reg_bank|xreg32[13][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[13][29]~feeder_combout\);

-- Location: FF_X23_Y7_N15
\UNI1|reg_bank|xreg32[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][29]~q\);

-- Location: FF_X22_Y6_N9
\UNI1|reg_bank|xreg32[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][29]~q\);

-- Location: FF_X23_Y8_N31
\UNI1|reg_bank|xreg32[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][29]~q\);

-- Location: LCCOMB_X23_Y8_N30
\UNI1|mux_alusrc|C[29]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~627_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][29]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[12][29]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][29]~q\,
	datac => \UNI1|reg_bank|xreg32[12][29]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[29]~627_combout\);

-- Location: LCCOMB_X22_Y7_N28
\UNI1|reg_bank|xreg32[15][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[15][29]~feeder_combout\);

-- Location: FF_X22_Y7_N29
\UNI1|reg_bank|xreg32[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][29]~q\);

-- Location: LCCOMB_X23_Y7_N20
\UNI1|mux_alusrc|C[29]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~628_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[29]~627_combout\ & ((\UNI1|reg_bank|xreg32[15][29]~q\))) # (!\UNI1|mux_alusrc|C[29]~627_combout\ & 
-- (\UNI1|reg_bank|xreg32[13][29]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[29]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][29]~q\,
	datac => \UNI1|mux_alusrc|C[29]~627_combout\,
	datad => \UNI1|reg_bank|xreg32[15][29]~q\,
	combout => \UNI1|mux_alusrc|C[29]~628_combout\);

-- Location: FF_X22_Y6_N1
\UNI1|reg_bank|xreg32[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][29]~q\);

-- Location: LCCOMB_X21_Y6_N4
\UNI1|reg_bank|xreg32[9][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[9][29]~feeder_combout\);

-- Location: FF_X21_Y6_N5
\UNI1|reg_bank|xreg32[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][29]~q\);

-- Location: FF_X21_Y6_N15
\UNI1|reg_bank|xreg32[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][29]~q\);

-- Location: LCCOMB_X21_Y6_N14
\UNI1|mux_alusrc|C[29]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~610_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][29]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[9][29]~q\,
	datac => \UNI1|reg_bank|xreg32[8][29]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[29]~610_combout\);

-- Location: LCCOMB_X22_Y7_N18
\UNI1|mux_alusrc|C[29]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~611_combout\ = (\UNI1|mux_alusrc|C[29]~610_combout\ & (((\UNI1|reg_bank|xreg32[11][29]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[29]~610_combout\ & 
-- (\UNI1|reg_bank|xreg32[10][29]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][29]~q\,
	datab => \UNI1|reg_bank|xreg32[11][29]~q\,
	datac => \UNI1|mux_alusrc|C[29]~610_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[29]~611_combout\);

-- Location: FF_X19_Y11_N31
\UNI1|reg_bank|xreg32[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][29]~q\);

-- Location: LCCOMB_X21_Y12_N14
\UNI1|reg_bank|xreg32[5][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[5][29]~feeder_combout\);

-- Location: FF_X21_Y12_N15
\UNI1|reg_bank|xreg32[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][29]~q\);

-- Location: LCCOMB_X21_Y12_N4
\UNI1|reg_bank|xreg32[7][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[7][29]~feeder_combout\);

-- Location: FF_X21_Y12_N5
\UNI1|reg_bank|xreg32[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][29]~q\);

-- Location: LCCOMB_X21_Y8_N22
\UNI1|reg_bank|xreg32[4][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[4][29]~feeder_combout\);

-- Location: FF_X21_Y8_N23
\UNI1|reg_bank|xreg32[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][29]~q\);

-- Location: LCCOMB_X21_Y8_N8
\UNI1|reg_bank|xreg32[6][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[6][29]~feeder_combout\);

-- Location: FF_X21_Y8_N9
\UNI1|reg_bank|xreg32[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][29]~q\);

-- Location: LCCOMB_X21_Y8_N10
\UNI1|mux_alusrc|C[29]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~622_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][29]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][29]~q\,
	datab => \UNI1|reg_bank|xreg32[6][29]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[29]~622_combout\);

-- Location: LCCOMB_X21_Y8_N20
\UNI1|mux_alusrc|C[29]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~623_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[29]~622_combout\ & ((\UNI1|reg_bank|xreg32[7][29]~q\))) # (!\UNI1|mux_alusrc|C[29]~622_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][29]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[29]~622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][29]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[7][29]~q\,
	datad => \UNI1|mux_alusrc|C[29]~622_combout\,
	combout => \UNI1|mux_alusrc|C[29]~623_combout\);

-- Location: LCCOMB_X19_Y11_N30
\UNI1|mux_alusrc|C[29]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~624_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[29]~623_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][29]~q\,
	datad => \UNI1|mux_alusrc|C[29]~623_combout\,
	combout => \UNI1|mux_alusrc|C[29]~624_combout\);

-- Location: FF_X19_Y11_N13
\UNI1|reg_bank|xreg32[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][29]~q\);

-- Location: LCCOMB_X21_Y7_N20
\UNI1|reg_bank|xreg32[3][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[3][29]~feeder_combout\);

-- Location: FF_X21_Y7_N21
\UNI1|reg_bank|xreg32[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][29]~q\);

-- Location: LCCOMB_X19_Y11_N12
\UNI1|mux_alusrc|C[29]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~625_combout\ = (\UNI1|mux_alusrc|C[29]~624_combout\ & (((\UNI1|reg_bank|xreg32[3][29]~q\)) # (!\UNI1|mux_alusrc|C[12]~14_combout\))) # (!\UNI1|mux_alusrc|C[29]~624_combout\ & (\UNI1|mux_alusrc|C[12]~14_combout\ & 
-- (\UNI1|reg_bank|xreg32[2][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[29]~624_combout\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][29]~q\,
	datad => \UNI1|reg_bank|xreg32[3][29]~q\,
	combout => \UNI1|mux_alusrc|C[29]~625_combout\);

-- Location: LCCOMB_X23_Y6_N12
\UNI1|reg_bank|xreg32[29][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[29][29]~feeder_combout\);

-- Location: FF_X23_Y6_N13
\UNI1|reg_bank|xreg32[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][29]~q\);

-- Location: LCCOMB_X23_Y6_N28
\UNI1|reg_bank|xreg32[21][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[21][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[21][29]~feeder_combout\);

-- Location: FF_X23_Y6_N29
\UNI1|reg_bank|xreg32[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[21][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][29]~q\);

-- Location: LCCOMB_X21_Y7_N22
\UNI1|reg_bank|xreg32[25][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[25][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[25][29]~feeder_combout\);

-- Location: FF_X21_Y7_N23
\UNI1|reg_bank|xreg32[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[25][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][29]~q\);

-- Location: FF_X16_Y10_N17
\UNI1|reg_bank|xreg32[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][29]~q\);

-- Location: LCCOMB_X16_Y10_N16
\UNI1|mux_alusrc|C[29]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~612_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][29]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][29]~q\,
	datac => \UNI1|reg_bank|xreg32[17][29]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[29]~612_combout\);

-- Location: LCCOMB_X23_Y6_N0
\UNI1|mux_alusrc|C[29]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~613_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[29]~612_combout\ & (\UNI1|reg_bank|xreg32[29][29]~q\)) # (!\UNI1|mux_alusrc|C[29]~612_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][29]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[29]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][29]~q\,
	datab => \UNI1|reg_bank|xreg32[21][29]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[29]~612_combout\,
	combout => \UNI1|mux_alusrc|C[29]~613_combout\);

-- Location: FF_X17_Y9_N7
\UNI1|reg_bank|xreg32[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][29]~q\);

-- Location: LCCOMB_X13_Y9_N24
\UNI1|reg_bank|xreg32[31][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[31][29]~feeder_combout\);

-- Location: FF_X13_Y9_N25
\UNI1|reg_bank|xreg32[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][29]~q\);

-- Location: LCCOMB_X14_Y9_N2
\UNI1|reg_bank|xreg32[19][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[19][29]~feeder_combout\);

-- Location: FF_X14_Y9_N3
\UNI1|reg_bank|xreg32[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][29]~q\);

-- Location: FF_X17_Y9_N21
\UNI1|reg_bank|xreg32[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][29]~q\);

-- Location: LCCOMB_X14_Y9_N20
\UNI1|mux_alusrc|C[29]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~619_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[23][29]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][29]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[19][29]~q\,
	datac => \UNI1|reg_bank|xreg32[23][29]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[29]~619_combout\);

-- Location: LCCOMB_X13_Y9_N14
\UNI1|mux_alusrc|C[29]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~620_combout\ = (\UNI1|mux_alusrc|C[29]~619_combout\ & (((\UNI1|reg_bank|xreg32[31][29]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[29]~619_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][29]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][29]~q\,
	datab => \UNI1|reg_bank|xreg32[31][29]~q\,
	datac => \UNI1|mux_alusrc|C[29]~619_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[29]~620_combout\);

-- Location: FF_X17_Y7_N19
\UNI1|reg_bank|xreg32[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][29]~q\);

-- Location: FF_X17_Y7_N27
\UNI1|reg_bank|xreg32[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][29]~q\);

-- Location: LCCOMB_X16_Y7_N16
\UNI1|reg_bank|xreg32[22][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[22][29]~feeder_combout\);

-- Location: FF_X16_Y7_N17
\UNI1|reg_bank|xreg32[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][29]~q\);

-- Location: FF_X16_Y7_N3
\UNI1|reg_bank|xreg32[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][29]~q\);

-- Location: LCCOMB_X16_Y7_N2
\UNI1|mux_alusrc|C[29]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~614_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][29]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][29]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][29]~q\,
	datac => \UNI1|reg_bank|xreg32[18][29]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[29]~614_combout\);

-- Location: LCCOMB_X17_Y7_N26
\UNI1|mux_alusrc|C[29]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~615_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[29]~614_combout\ & ((\UNI1|reg_bank|xreg32[30][29]~q\))) # (!\UNI1|mux_alusrc|C[29]~614_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][29]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[29]~614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[26][29]~q\,
	datac => \UNI1|reg_bank|xreg32[30][29]~q\,
	datad => \UNI1|mux_alusrc|C[29]~614_combout\,
	combout => \UNI1|mux_alusrc|C[29]~615_combout\);

-- Location: LCCOMB_X13_Y7_N20
\UNI1|reg_bank|xreg32[24][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[24][29]~feeder_combout\);

-- Location: FF_X13_Y7_N21
\UNI1|reg_bank|xreg32[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][29]~q\);

-- Location: FF_X14_Y7_N21
\UNI1|reg_bank|xreg32[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][29]~q\);

-- Location: LCCOMB_X14_Y7_N20
\UNI1|mux_alusrc|C[29]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~616_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][29]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[24][29]~q\,
	datac => \UNI1|reg_bank|xreg32[16][29]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[29]~616_combout\);

-- Location: FF_X14_Y7_N15
\UNI1|reg_bank|xreg32[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~71_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][29]~q\);

-- Location: LCCOMB_X13_Y7_N14
\UNI1|reg_bank|xreg32[20][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[20][29]~feeder_combout\);

-- Location: FF_X13_Y7_N15
\UNI1|reg_bank|xreg32[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[20][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][29]~q\);

-- Location: LCCOMB_X14_Y7_N14
\UNI1|mux_alusrc|C[29]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~617_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[29]~616_combout\ & (\UNI1|reg_bank|xreg32[28][29]~q\)) # (!\UNI1|mux_alusrc|C[29]~616_combout\ & 
-- ((\UNI1|reg_bank|xreg32[20][29]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[29]~616_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[29]~616_combout\,
	datac => \UNI1|reg_bank|xreg32[28][29]~q\,
	datad => \UNI1|reg_bank|xreg32[20][29]~q\,
	combout => \UNI1|mux_alusrc|C[29]~617_combout\);

-- Location: LCCOMB_X18_Y7_N14
\UNI1|mux_alusrc|C[29]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~618_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[29]~615_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[29]~617_combout\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[29]~615_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[29]~617_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[29]~618_combout\);

-- Location: LCCOMB_X23_Y7_N16
\UNI1|mux_alusrc|C[29]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~621_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[29]~618_combout\ & ((\UNI1|mux_alusrc|C[29]~620_combout\))) # (!\UNI1|mux_alusrc|C[29]~618_combout\ & 
-- (\UNI1|mux_alusrc|C[29]~613_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[29]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[29]~613_combout\,
	datac => \UNI1|mux_alusrc|C[29]~620_combout\,
	datad => \UNI1|mux_alusrc|C[29]~618_combout\,
	combout => \UNI1|mux_alusrc|C[29]~621_combout\);

-- Location: LCCOMB_X23_Y7_N10
\UNI1|mux_alusrc|C[29]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~626_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[12]~13_combout\) # (\UNI1|mux_alusrc|C[29]~621_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[29]~625_combout\ & 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[29]~625_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[29]~621_combout\,
	combout => \UNI1|mux_alusrc|C[29]~626_combout\);

-- Location: LCCOMB_X23_Y7_N2
\UNI1|mux_alusrc|C[29]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~629_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[29]~626_combout\ & (\UNI1|mux_alusrc|C[29]~628_combout\)) # (!\UNI1|mux_alusrc|C[29]~626_combout\ & ((\UNI1|mux_alusrc|C[29]~611_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[29]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[29]~628_combout\,
	datab => \UNI1|mux_alusrc|C[29]~611_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[29]~626_combout\,
	combout => \UNI1|mux_alusrc|C[29]~629_combout\);

-- Location: LCCOMB_X23_Y7_N0
\UNI1|mux_alusrc|C[29]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[29]~630_combout\ = (\UNI1|gen_imm|Mux2~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[29]~629_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux2~0_combout\ & 
-- (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[29]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux2~0_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[29]~629_combout\,
	combout => \UNI1|mux_alusrc|C[29]~630_combout\);

-- Location: LCCOMB_X23_Y7_N22
\UNI1|mux_mem2reg_inst|C[29]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[29]~41_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[29]~630_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[29]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[29]~638_combout\,
	datad => \UNI1|mux_alusrc|C[29]~630_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[29]~41_combout\);

-- Location: LCCOMB_X23_Y7_N28
\UNI1|mux_mem2reg_inst|C[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[29]~42_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~3_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[29]~41_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(29),
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[29]~41_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[29]~42_combout\);

-- Location: LCCOMB_X23_Y7_N18
\UNI1|alu_inst|adder|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~92_combout\ = \UNI1|mux_alusrc|C[29]~630_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[29]~630_combout\,
	combout => \UNI1|alu_inst|adder|Add0~92_combout\);

-- Location: LCCOMB_X18_Y7_N26
\UNI1|gen_imm|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux3~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28) & (\UNI1|gen_imm|Mux0~0_combout\ & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28),
	datac => \UNI1|gen_imm|Mux0~0_combout\,
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux3~0_combout\);

-- Location: LCCOMB_X25_Y8_N12
\UNI1|reg_bank|xreg32[14][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[14][28]~feeder_combout\);

-- Location: FF_X25_Y8_N13
\UNI1|reg_bank|xreg32[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][28]~q\);

-- Location: FF_X24_Y11_N23
\UNI1|reg_bank|xreg32[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~72_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][28]~q\);

-- Location: FF_X23_Y8_N23
\UNI1|reg_bank|xreg32[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][28]~q\);

-- Location: LCCOMB_X23_Y8_N0
\UNI1|reg_bank|oREGA[28]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~657_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[13][28]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[13][28]~q\,
	datad => \UNI1|reg_bank|xreg32[12][28]~q\,
	combout => \UNI1|reg_bank|oREGA[28]~657_combout\);

-- Location: LCCOMB_X24_Y11_N24
\UNI1|reg_bank|oREGA[28]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~658_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[28]~657_combout\ & ((\UNI1|reg_bank|xreg32[15][28]~q\))) # (!\UNI1|reg_bank|oREGA[28]~657_combout\ & (\UNI1|reg_bank|xreg32[14][28]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[28]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[14][28]~q\,
	datac => \UNI1|reg_bank|xreg32[15][28]~q\,
	datad => \UNI1|reg_bank|oREGA[28]~657_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~658_combout\);

-- Location: LCCOMB_X11_Y9_N2
\UNI1|reg_bank|xreg32[28][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[28][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[28][28]~feeder_combout\);

-- Location: FF_X11_Y9_N3
\UNI1|reg_bank|xreg32[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[28][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][28]~q\);

-- Location: LCCOMB_X13_Y7_N28
\UNI1|reg_bank|xreg32[24][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[24][28]~feeder_combout\);

-- Location: FF_X13_Y7_N29
\UNI1|reg_bank|xreg32[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][28]~q\);

-- Location: LCCOMB_X11_Y9_N0
\UNI1|reg_bank|xreg32[16][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[16][28]~feeder_combout\);

-- Location: FF_X11_Y9_N1
\UNI1|reg_bank|xreg32[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][28]~q\);

-- Location: LCCOMB_X13_Y7_N18
\UNI1|reg_bank|xreg32[20][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[20][28]~feeder_combout\);

-- Location: FF_X13_Y7_N19
\UNI1|reg_bank|xreg32[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[20][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][28]~q\);

-- Location: LCCOMB_X13_Y7_N0
\UNI1|reg_bank|oREGA[28]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~644_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][28]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][28]~q\,
	datab => \UNI1|reg_bank|xreg32[20][28]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~644_combout\);

-- Location: LCCOMB_X13_Y7_N10
\UNI1|reg_bank|oREGA[28]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~645_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[28]~644_combout\ & (\UNI1|reg_bank|xreg32[28][28]~q\)) # (!\UNI1|reg_bank|oREGA[28]~644_combout\ & ((\UNI1|reg_bank|xreg32[24][28]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[28]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][28]~q\,
	datab => \UNI1|reg_bank|xreg32[24][28]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~644_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~645_combout\);

-- Location: LCCOMB_X25_Y11_N6
\UNI1|reg_bank|xreg32[21][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[21][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[21][28]~feeder_combout\);

-- Location: FF_X25_Y11_N7
\UNI1|reg_bank|xreg32[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[21][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][28]~q\);

-- Location: LCCOMB_X12_Y11_N20
\UNI1|reg_bank|xreg32[29][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[29][28]~feeder_combout\);

-- Location: FF_X12_Y11_N21
\UNI1|reg_bank|xreg32[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][28]~q\);

-- Location: LCCOMB_X14_Y9_N18
\UNI1|reg_bank|xreg32[17][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[17][28]~feeder_combout\);

-- Location: FF_X14_Y9_N19
\UNI1|reg_bank|xreg32[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][28]~q\);

-- Location: LCCOMB_X21_Y7_N8
\UNI1|reg_bank|xreg32[25][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[25][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[25][28]~feeder_combout\);

-- Location: FF_X21_Y7_N9
\UNI1|reg_bank|xreg32[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[25][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][28]~q\);

-- Location: LCCOMB_X21_Y7_N6
\UNI1|reg_bank|oREGA[28]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~642_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][28]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][28]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][28]~q\,
	datab => \UNI1|reg_bank|xreg32[25][28]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~642_combout\);

-- Location: LCCOMB_X25_Y11_N28
\UNI1|reg_bank|oREGA[28]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~643_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[28]~642_combout\ & ((\UNI1|reg_bank|xreg32[29][28]~q\))) # (!\UNI1|reg_bank|oREGA[28]~642_combout\ & (\UNI1|reg_bank|xreg32[21][28]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[28]~642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][28]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[29][28]~q\,
	datad => \UNI1|reg_bank|oREGA[28]~642_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~643_combout\);

-- Location: LCCOMB_X24_Y11_N14
\UNI1|reg_bank|oREGA[28]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~646_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[28]~643_combout\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[28]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[28]~645_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~643_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~646_combout\);

-- Location: FF_X17_Y7_N9
\UNI1|reg_bank|xreg32[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][28]~q\);

-- Location: FF_X17_Y7_N31
\UNI1|reg_bank|xreg32[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][28]~q\);

-- Location: FF_X16_Y7_N11
\UNI1|reg_bank|xreg32[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][28]~q\);

-- Location: FF_X16_Y7_N9
\UNI1|reg_bank|xreg32[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][28]~q\);

-- Location: LCCOMB_X16_Y7_N8
\UNI1|reg_bank|oREGA[28]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~640_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][28]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][28]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][28]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~640_combout\);

-- Location: LCCOMB_X17_Y7_N30
\UNI1|reg_bank|oREGA[28]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~641_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[28]~640_combout\ & ((\UNI1|reg_bank|xreg32[30][28]~q\))) # (!\UNI1|reg_bank|oREGA[28]~640_combout\ & (\UNI1|reg_bank|xreg32[26][28]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[28]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][28]~q\,
	datac => \UNI1|reg_bank|xreg32[30][28]~q\,
	datad => \UNI1|reg_bank|oREGA[28]~640_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~641_combout\);

-- Location: LCCOMB_X12_Y11_N26
\UNI1|reg_bank|xreg32[31][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[31][28]~feeder_combout\);

-- Location: FF_X12_Y11_N27
\UNI1|reg_bank|xreg32[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][28]~q\);

-- Location: FF_X17_Y9_N25
\UNI1|reg_bank|xreg32[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][28]~q\);

-- Location: FF_X14_Y9_N17
\UNI1|reg_bank|xreg32[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][28]~q\);

-- Location: FF_X17_Y9_N11
\UNI1|reg_bank|xreg32[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][28]~q\);

-- Location: LCCOMB_X17_Y9_N10
\UNI1|reg_bank|oREGA[28]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~647_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][28]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][28]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][28]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[27][28]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~647_combout\);

-- Location: LCCOMB_X17_Y9_N24
\UNI1|reg_bank|oREGA[28]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~648_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[28]~647_combout\ & (\UNI1|reg_bank|xreg32[31][28]~q\)) # (!\UNI1|reg_bank|oREGA[28]~647_combout\ & ((\UNI1|reg_bank|xreg32[23][28]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[28]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][28]~q\,
	datac => \UNI1|reg_bank|xreg32[23][28]~q\,
	datad => \UNI1|reg_bank|oREGA[28]~647_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~648_combout\);

-- Location: LCCOMB_X24_Y11_N4
\UNI1|reg_bank|oREGA[28]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~649_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[28]~646_combout\ & ((\UNI1|reg_bank|oREGA[28]~648_combout\))) # (!\UNI1|reg_bank|oREGA[28]~646_combout\ & (\UNI1|reg_bank|oREGA[28]~641_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[28]~646_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[28]~646_combout\,
	datac => \UNI1|reg_bank|oREGA[28]~641_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~648_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~649_combout\);

-- Location: FF_X25_Y9_N13
\UNI1|reg_bank|xreg32[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][28]~q\);

-- Location: FF_X26_Y9_N31
\UNI1|reg_bank|xreg32[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][28]~q\);

-- Location: LCCOMB_X26_Y9_N30
\UNI1|reg_bank|oREGA[28]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~650_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][28]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][28]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][28]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][28]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~650_combout\);

-- Location: FF_X25_Y9_N15
\UNI1|reg_bank|xreg32[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][28]~q\);

-- Location: FF_X26_Y9_N21
\UNI1|reg_bank|xreg32[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][28]~q\);

-- Location: LCCOMB_X26_Y9_N20
\UNI1|reg_bank|oREGA[28]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~651_combout\ = (\UNI1|reg_bank|oREGA[28]~650_combout\ & ((\UNI1|reg_bank|xreg32[11][28]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[28]~650_combout\ & (((\UNI1|reg_bank|xreg32[9][28]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[28]~650_combout\,
	datab => \UNI1|reg_bank|xreg32[11][28]~q\,
	datac => \UNI1|reg_bank|xreg32[9][28]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~651_combout\);

-- Location: LCCOMB_X24_Y11_N6
\UNI1|reg_bank|xreg32~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~73_combout\ = (\reset~input_o\) # (\UNI1|mux_mem2reg_inst|C\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(28),
	combout => \UNI1|reg_bank|xreg32~73_combout\);

-- Location: FF_X25_Y10_N3
\UNI1|reg_bank|xreg32[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~73_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][28]~q\);

-- Location: FF_X23_Y11_N31
\UNI1|reg_bank|xreg32[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][28]~q\);

-- Location: FF_X25_Y10_N21
\UNI1|reg_bank|xreg32[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][28]~q\);

-- Location: LCCOMB_X21_Y8_N14
\UNI1|reg_bank|xreg32[6][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[6][28]~feeder_combout\);

-- Location: FF_X21_Y8_N15
\UNI1|reg_bank|xreg32[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][28]~q\);

-- Location: FF_X24_Y11_N7
\UNI1|reg_bank|xreg32[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~73_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][28]~q\);

-- Location: LCCOMB_X21_Y8_N0
\UNI1|reg_bank|xreg32[4][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[4][28]~feeder_combout\);

-- Location: FF_X21_Y8_N1
\UNI1|reg_bank|xreg32[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][28]~q\);

-- Location: LCCOMB_X21_Y8_N26
\UNI1|reg_bank|oREGA[28]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~652_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[5][28]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[4][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][28]~q\,
	datab => \UNI1|reg_bank|xreg32[4][28]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~652_combout\);

-- Location: LCCOMB_X25_Y8_N22
\UNI1|reg_bank|xreg32[7][28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][28]~feeder_combout\ = \UNI1|reg_bank|xreg32~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~72_combout\,
	combout => \UNI1|reg_bank|xreg32[7][28]~feeder_combout\);

-- Location: FF_X25_Y8_N23
\UNI1|reg_bank|xreg32[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][28]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][28]~q\);

-- Location: LCCOMB_X21_Y8_N16
\UNI1|reg_bank|oREGA[28]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~653_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[28]~652_combout\ & ((\UNI1|reg_bank|xreg32[7][28]~q\))) # (!\UNI1|reg_bank|oREGA[28]~652_combout\ & (\UNI1|reg_bank|xreg32[6][28]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[28]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[6][28]~q\,
	datac => \UNI1|reg_bank|oREGA[28]~652_combout\,
	datad => \UNI1|reg_bank|xreg32[7][28]~q\,
	combout => \UNI1|reg_bank|oREGA[28]~653_combout\);

-- Location: LCCOMB_X24_Y11_N16
\UNI1|reg_bank|oREGA[28]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~654_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[28]~653_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][28]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][28]~q\,
	datac => \UNI1|reg_bank|oREGA[28]~653_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~654_combout\);

-- Location: LCCOMB_X24_Y11_N2
\UNI1|reg_bank|oREGA[28]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~655_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[28]~654_combout\ & ((\UNI1|reg_bank|xreg32[3][28]~q\))) # (!\UNI1|reg_bank|oREGA[28]~654_combout\ & (\UNI1|reg_bank|xreg32[2][28]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[28]~654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][28]~q\,
	datab => \UNI1|reg_bank|xreg32[3][28]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~654_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~655_combout\);

-- Location: LCCOMB_X24_Y11_N20
\UNI1|reg_bank|oREGA[28]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~656_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[26]~0_combout\)) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[28]~651_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[28]~655_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[28]~651_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~655_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~656_combout\);

-- Location: LCCOMB_X24_Y11_N10
\UNI1|reg_bank|oREGA[28]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~659_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[28]~656_combout\ & (\UNI1|reg_bank|oREGA[28]~658_combout\)) # (!\UNI1|reg_bank|oREGA[28]~656_combout\ & ((\UNI1|reg_bank|oREGA[28]~649_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[28]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[28]~658_combout\,
	datac => \UNI1|reg_bank|oREGA[28]~649_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~656_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~659_combout\);

-- Location: LCCOMB_X24_Y11_N28
\UNI1|alu_inst|oResult~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~19_combout\ = (\UNI1|reg_bank|oREGA[28]~659_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|mux_alusrc|C[28]~651_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[28]~659_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|mux_alusrc|C[28]~651_combout\,
	combout => \UNI1|alu_inst|oResult~19_combout\);

-- Location: LCCOMB_X24_Y11_N26
\UNI1|mux_mem2reg_inst|C[28]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[28]~43_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[28]~651_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[28]~659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[28]~651_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~659_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[28]~43_combout\);

-- Location: LCCOMB_X24_Y11_N8
\UNI1|mux_mem2reg_inst|C[28]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[28]~44_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|mux_mem2reg_inst|C[28]~43_combout\) # ((\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(28) & !\UNI1|mux_mem2reg_inst|C[19]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[28]~43_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(28),
	datac => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[28]~44_combout\);

-- Location: LCCOMB_X24_Y11_N0
\UNI1|reg_bank|oREGA[28]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[28]~660_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[28]~659_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[28]~659_combout\,
	combout => \UNI1|reg_bank|oREGA[28]~660_combout\);

-- Location: LCCOMB_X16_Y13_N8
\UNI1|gen_imm|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux4~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27) & (\UNI1|gen_imm|Mux0~0_combout\ & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27),
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux4~0_combout\);

-- Location: FF_X22_Y11_N5
\UNI1|reg_bank|xreg32[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~69_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][27]~q\);

-- Location: LCCOMB_X28_Y10_N20
\UNI1|reg_bank|xreg32[14][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[14][27]~feeder_combout\);

-- Location: FF_X28_Y10_N21
\UNI1|reg_bank|xreg32[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][27]~q\);

-- Location: FF_X26_Y10_N13
\UNI1|reg_bank|xreg32[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][27]~q\);

-- Location: LCCOMB_X26_Y10_N12
\UNI1|mux_alusrc|C[27]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~585_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][27]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[12][27]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][27]~q\,
	datac => \UNI1|reg_bank|xreg32[12][27]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[27]~585_combout\);

-- Location: LCCOMB_X26_Y10_N6
\UNI1|mux_alusrc|C[27]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~586_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[27]~585_combout\ & (\UNI1|reg_bank|xreg32[15][27]~q\)) # (!\UNI1|mux_alusrc|C[27]~585_combout\ & 
-- ((\UNI1|reg_bank|xreg32[13][27]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[27]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][27]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~585_combout\,
	combout => \UNI1|mux_alusrc|C[27]~586_combout\);

-- Location: LCCOMB_X25_Y7_N12
\UNI1|reg_bank|xreg32[10][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[10][27]~feeder_combout\);

-- Location: FF_X25_Y7_N13
\UNI1|reg_bank|xreg32[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][27]~q\);

-- Location: FF_X21_Y6_N29
\UNI1|reg_bank|xreg32[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][27]~q\);

-- Location: FF_X21_Y6_N19
\UNI1|reg_bank|xreg32[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][27]~q\);

-- Location: LCCOMB_X21_Y6_N18
\UNI1|mux_alusrc|C[27]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~568_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][27]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[9][27]~q\,
	datac => \UNI1|reg_bank|xreg32[8][27]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[27]~568_combout\);

-- Location: FF_X22_Y6_N17
\UNI1|reg_bank|xreg32[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][27]~q\);

-- Location: LCCOMB_X24_Y8_N30
\UNI1|mux_alusrc|C[27]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~569_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[27]~568_combout\ & ((\UNI1|reg_bank|xreg32[11][27]~q\))) # (!\UNI1|mux_alusrc|C[27]~568_combout\ & 
-- (\UNI1|reg_bank|xreg32[10][27]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[27]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[10][27]~q\,
	datac => \UNI1|mux_alusrc|C[27]~568_combout\,
	datad => \UNI1|reg_bank|xreg32[11][27]~q\,
	combout => \UNI1|mux_alusrc|C[27]~569_combout\);

-- Location: LCCOMB_X13_Y9_N22
\UNI1|reg_bank|xreg32[31][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[31][27]~feeder_combout\);

-- Location: FF_X13_Y9_N23
\UNI1|reg_bank|xreg32[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][27]~q\);

-- Location: FF_X17_Y9_N13
\UNI1|reg_bank|xreg32[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][27]~q\);

-- Location: LCCOMB_X14_Y9_N8
\UNI1|reg_bank|xreg32[19][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[19][27]~feeder_combout\);

-- Location: FF_X14_Y9_N9
\UNI1|reg_bank|xreg32[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][27]~q\);

-- Location: LCCOMB_X14_Y9_N12
\UNI1|mux_alusrc|C[27]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~577_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][27]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][27]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[19][27]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[27]~577_combout\);

-- Location: FF_X17_Y9_N3
\UNI1|reg_bank|xreg32[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][27]~q\);

-- Location: LCCOMB_X13_Y9_N20
\UNI1|mux_alusrc|C[27]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~578_combout\ = (\UNI1|mux_alusrc|C[27]~577_combout\ & ((\UNI1|reg_bank|xreg32[31][27]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[27]~577_combout\ & 
-- (((\UNI1|reg_bank|xreg32[27][27]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][27]~q\,
	datab => \UNI1|mux_alusrc|C[27]~577_combout\,
	datac => \UNI1|reg_bank|xreg32[27][27]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[27]~578_combout\);

-- Location: FF_X18_Y10_N5
\UNI1|reg_bank|xreg32[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][27]~q\);

-- Location: FF_X18_Y10_N3
\UNI1|reg_bank|xreg32[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][27]~q\);

-- Location: LCCOMB_X14_Y9_N14
\UNI1|reg_bank|xreg32[17][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[17][27]~feeder_combout\);

-- Location: FF_X14_Y9_N15
\UNI1|reg_bank|xreg32[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][27]~q\);

-- Location: LCCOMB_X21_Y7_N4
\UNI1|reg_bank|xreg32[25][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[25][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[25][27]~feeder_combout\);

-- Location: FF_X21_Y7_N5
\UNI1|reg_bank|xreg32[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[25][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][27]~q\);

-- Location: LCCOMB_X14_Y9_N6
\UNI1|mux_alusrc|C[27]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~570_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][27]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][27]~q\,
	datad => \UNI1|reg_bank|xreg32[25][27]~q\,
	combout => \UNI1|mux_alusrc|C[27]~570_combout\);

-- Location: LCCOMB_X18_Y10_N2
\UNI1|mux_alusrc|C[27]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~571_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[27]~570_combout\ & ((\UNI1|reg_bank|xreg32[29][27]~q\))) # (!\UNI1|mux_alusrc|C[27]~570_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][27]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[27]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][27]~q\,
	datac => \UNI1|reg_bank|xreg32[29][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~570_combout\,
	combout => \UNI1|mux_alusrc|C[27]~571_combout\);

-- Location: FF_X17_Y7_N15
\UNI1|reg_bank|xreg32[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][27]~q\);

-- Location: FF_X17_Y7_N7
\UNI1|reg_bank|xreg32[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][27]~q\);

-- Location: LCCOMB_X18_Y7_N28
\UNI1|reg_bank|xreg32[18][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[18][27]~feeder_combout\);

-- Location: FF_X18_Y7_N29
\UNI1|reg_bank|xreg32[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][27]~q\);

-- Location: LCCOMB_X16_Y7_N6
\UNI1|reg_bank|xreg32[22][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[22][27]~feeder_combout\);

-- Location: FF_X16_Y7_N7
\UNI1|reg_bank|xreg32[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][27]~q\);

-- Location: LCCOMB_X17_Y7_N24
\UNI1|mux_alusrc|C[27]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~572_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][27]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[18][27]~q\,
	datac => \UNI1|reg_bank|xreg32[22][27]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[27]~572_combout\);

-- Location: LCCOMB_X17_Y7_N6
\UNI1|mux_alusrc|C[27]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~573_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[27]~572_combout\ & ((\UNI1|reg_bank|xreg32[30][27]~q\))) # (!\UNI1|mux_alusrc|C[27]~572_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][27]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[27]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[26][27]~q\,
	datac => \UNI1|reg_bank|xreg32[30][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~572_combout\,
	combout => \UNI1|mux_alusrc|C[27]~573_combout\);

-- Location: FF_X22_Y8_N31
\UNI1|reg_bank|xreg32[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][27]~q\);

-- Location: FF_X14_Y7_N27
\UNI1|reg_bank|xreg32[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][27]~q\);

-- Location: FF_X14_Y7_N1
\UNI1|reg_bank|xreg32[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][27]~q\);

-- Location: FF_X22_Y8_N13
\UNI1|reg_bank|xreg32[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][27]~q\);

-- Location: LCCOMB_X14_Y7_N0
\UNI1|mux_alusrc|C[27]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~574_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][27]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[16][27]~q\,
	datad => \UNI1|reg_bank|xreg32[24][27]~q\,
	combout => \UNI1|mux_alusrc|C[27]~574_combout\);

-- Location: LCCOMB_X14_Y7_N26
\UNI1|mux_alusrc|C[27]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~575_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[27]~574_combout\ & ((\UNI1|reg_bank|xreg32[28][27]~q\))) # (!\UNI1|mux_alusrc|C[27]~574_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][27]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[27]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][27]~q\,
	datac => \UNI1|reg_bank|xreg32[28][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~574_combout\,
	combout => \UNI1|mux_alusrc|C[27]~575_combout\);

-- Location: LCCOMB_X24_Y8_N12
\UNI1|mux_alusrc|C[27]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~576_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[27]~573_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[27]~575_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[27]~573_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[27]~575_combout\,
	combout => \UNI1|mux_alusrc|C[27]~576_combout\);

-- Location: LCCOMB_X24_Y8_N22
\UNI1|mux_alusrc|C[27]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~579_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[27]~576_combout\ & (\UNI1|mux_alusrc|C[27]~578_combout\)) # (!\UNI1|mux_alusrc|C[27]~576_combout\ & 
-- ((\UNI1|mux_alusrc|C[27]~571_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[27]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[27]~578_combout\,
	datac => \UNI1|mux_alusrc|C[27]~571_combout\,
	datad => \UNI1|mux_alusrc|C[27]~576_combout\,
	combout => \UNI1|mux_alusrc|C[27]~579_combout\);

-- Location: LCCOMB_X21_Y7_N12
\UNI1|reg_bank|xreg32[3][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[3][27]~feeder_combout\);

-- Location: FF_X21_Y7_N13
\UNI1|reg_bank|xreg32[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][27]~q\);

-- Location: FF_X25_Y13_N21
\UNI1|reg_bank|xreg32[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][27]~q\);

-- Location: FF_X25_Y13_N19
\UNI1|reg_bank|xreg32[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][27]~q\);

-- Location: FF_X21_Y12_N27
\UNI1|reg_bank|xreg32[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][27]~q\);

-- Location: FF_X21_Y12_N1
\UNI1|reg_bank|xreg32[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][27]~q\);

-- Location: LCCOMB_X19_Y10_N4
\UNI1|reg_bank|xreg32[6][27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][27]~feeder_combout\ = \UNI1|reg_bank|xreg32~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~69_combout\,
	combout => \UNI1|reg_bank|xreg32[6][27]~feeder_combout\);

-- Location: FF_X19_Y10_N5
\UNI1|reg_bank|xreg32[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][27]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][27]~q\);

-- Location: FF_X21_Y10_N5
\UNI1|reg_bank|xreg32[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][27]~q\);

-- Location: LCCOMB_X21_Y10_N4
\UNI1|mux_alusrc|C[27]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~580_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[6][27]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[4][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][27]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][27]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[27]~580_combout\);

-- Location: LCCOMB_X21_Y12_N0
\UNI1|mux_alusrc|C[27]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~581_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[27]~580_combout\ & ((\UNI1|reg_bank|xreg32[7][27]~q\))) # (!\UNI1|mux_alusrc|C[27]~580_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][27]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[27]~580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][27]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[7][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~580_combout\,
	combout => \UNI1|mux_alusrc|C[27]~581_combout\);

-- Location: LCCOMB_X25_Y13_N18
\UNI1|mux_alusrc|C[27]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~582_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[27]~581_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][27]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~581_combout\,
	combout => \UNI1|mux_alusrc|C[27]~582_combout\);

-- Location: LCCOMB_X25_Y13_N20
\UNI1|mux_alusrc|C[27]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~583_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[27]~582_combout\ & (\UNI1|reg_bank|xreg32[3][27]~q\)) # (!\UNI1|mux_alusrc|C[27]~582_combout\ & ((\UNI1|reg_bank|xreg32[2][27]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[27]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][27]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][27]~q\,
	datad => \UNI1|mux_alusrc|C[27]~582_combout\,
	combout => \UNI1|mux_alusrc|C[27]~583_combout\);

-- Location: LCCOMB_X24_Y8_N24
\UNI1|mux_alusrc|C[27]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~584_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[27]~579_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[27]~583_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[27]~579_combout\,
	datad => \UNI1|mux_alusrc|C[27]~583_combout\,
	combout => \UNI1|mux_alusrc|C[27]~584_combout\);

-- Location: LCCOMB_X24_Y8_N18
\UNI1|mux_alusrc|C[27]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~587_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[27]~584_combout\ & (\UNI1|mux_alusrc|C[27]~586_combout\)) # (!\UNI1|mux_alusrc|C[27]~584_combout\ & ((\UNI1|mux_alusrc|C[27]~569_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[27]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[27]~586_combout\,
	datac => \UNI1|mux_alusrc|C[27]~569_combout\,
	datad => \UNI1|mux_alusrc|C[27]~584_combout\,
	combout => \UNI1|mux_alusrc|C[27]~587_combout\);

-- Location: LCCOMB_X24_Y8_N0
\UNI1|mux_alusrc|C[27]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[27]~588_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[27]~587_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux4~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux4~0_combout\,
	datad => \UNI1|mux_alusrc|C[27]~587_combout\,
	combout => \UNI1|mux_alusrc|C[27]~588_combout\);

-- Location: LCCOMB_X22_Y11_N12
\UNI1|mux_mem2reg_inst|C[27]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[27]~37_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[27]~588_combout\) # ((\UNI1|reg_bank|oREGA[27]~596_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|mux_alusrc|C[27]~588_combout\,
	datac => \UNI1|reg_bank|oREGA[27]~596_combout\,
	datad => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[27]~37_combout\);

-- Location: LCCOMB_X22_Y11_N22
\UNI1|mux_mem2reg_inst|C[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[27]~38_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # (\UNI1|mux_mem2reg_inst|C[27]~37_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(27) & (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(27),
	datab => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[27]~37_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[27]~38_combout\);

-- Location: LCCOMB_X22_Y8_N6
\UNI1|alu_inst|oResult~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~16_combout\ = (\UNI1|mux_alusrc|C[27]~588_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[27]~596_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[27]~588_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[27]~596_combout\,
	combout => \UNI1|alu_inst|oResult~16_combout\);

-- Location: LCCOMB_X24_Y8_N26
\UNI1|alu_inst|adder|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~88_combout\ = \UNI1|mux_alusrc|C[27]~588_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[27]~588_combout\,
	combout => \UNI1|alu_inst|adder|Add0~88_combout\);

-- Location: M9K_X27_Y12_N0
\UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "DE_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "uniciclo:UNI1|ramD:MemD_inst|altsyncram:altsyncram_component|altsyncram_07s3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \UNI1|ctrl_unit|Mux6~0_combout\,
	portare => VCC,
	clk0 => \CLOCK~inputclkctrl_outclk\,
	portadatain => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \UNI1|MemD_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N0
\UNI1|gen_imm|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux5~0_combout\ = (\UNI1|gen_imm|Mux0~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26) & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux0~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y8_N14
\UNI1|reg_bank|xreg32[14][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[14][26]~feeder_combout\);

-- Location: FF_X25_Y8_N15
\UNI1|reg_bank|xreg32[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][26]~q\);

-- Location: LCCOMB_X23_Y8_N28
\UNI1|reg_bank|xreg32[12][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[12][26]~feeder_combout\);

-- Location: FF_X23_Y8_N29
\UNI1|reg_bank|xreg32[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][26]~q\);

-- Location: FF_X23_Y8_N3
\UNI1|reg_bank|xreg32[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][26]~q\);

-- Location: LCCOMB_X24_Y8_N20
\UNI1|mux_alusrc|C[26]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~543_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # (\UNI1|reg_bank|xreg32[13][26]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][26]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[12][26]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[13][26]~q\,
	combout => \UNI1|mux_alusrc|C[26]~543_combout\);

-- Location: LCCOMB_X25_Y8_N0
\UNI1|mux_alusrc|C[26]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~544_combout\ = (\UNI1|mux_alusrc|C[26]~543_combout\ & ((\UNI1|reg_bank|xreg32[15][26]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[26]~543_combout\ & 
-- (((\UNI1|reg_bank|xreg32[14][26]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][26]~q\,
	datab => \UNI1|reg_bank|xreg32[14][26]~q\,
	datac => \UNI1|mux_alusrc|C[26]~543_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[26]~544_combout\);

-- Location: LCCOMB_X17_Y9_N8
\UNI1|reg_bank|xreg32[23][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[23][26]~feeder_combout\);

-- Location: FF_X17_Y9_N9
\UNI1|reg_bank|xreg32[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][26]~q\);

-- Location: FF_X14_Y9_N27
\UNI1|reg_bank|xreg32[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][26]~q\);

-- Location: LCCOMB_X14_Y9_N26
\UNI1|mux_alusrc|C[26]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~533_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][26]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][26]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[19][26]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[26]~533_combout\);

-- Location: LCCOMB_X13_Y9_N8
\UNI1|reg_bank|xreg32[31][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[31][26]~feeder_combout\);

-- Location: FF_X13_Y9_N9
\UNI1|reg_bank|xreg32[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][26]~q\);

-- Location: FF_X17_Y9_N27
\UNI1|reg_bank|xreg32[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][26]~q\);

-- Location: LCCOMB_X17_Y9_N26
\UNI1|mux_alusrc|C[26]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~534_combout\ = (\UNI1|mux_alusrc|C[26]~533_combout\ & ((\UNI1|reg_bank|xreg32[31][26]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[26]~533_combout\ & 
-- (((\UNI1|reg_bank|xreg32[27][26]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[26]~533_combout\,
	datab => \UNI1|reg_bank|xreg32[31][26]~q\,
	datac => \UNI1|reg_bank|xreg32[27][26]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[26]~534_combout\);

-- Location: FF_X13_Y11_N21
\UNI1|reg_bank|xreg32[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][26]~q\);

-- Location: FF_X14_Y7_N19
\UNI1|reg_bank|xreg32[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][26]~q\);

-- Location: LCCOMB_X14_Y7_N18
\UNI1|mux_alusrc|C[26]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~530_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][26]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][26]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][26]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[26]~530_combout\);

-- Location: FF_X14_Y7_N9
\UNI1|reg_bank|xreg32[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][26]~q\);

-- Location: FF_X13_Y11_N7
\UNI1|reg_bank|xreg32[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][26]~q\);

-- Location: LCCOMB_X14_Y7_N8
\UNI1|mux_alusrc|C[26]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~531_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[26]~530_combout\ & (\UNI1|reg_bank|xreg32[28][26]~q\)) # (!\UNI1|mux_alusrc|C[26]~530_combout\ & 
-- ((\UNI1|reg_bank|xreg32[20][26]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[26]~530_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[26]~530_combout\,
	datac => \UNI1|reg_bank|xreg32[28][26]~q\,
	datad => \UNI1|reg_bank|xreg32[20][26]~q\,
	combout => \UNI1|mux_alusrc|C[26]~531_combout\);

-- Location: FF_X14_Y8_N9
\UNI1|reg_bank|xreg32[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][26]~q\);

-- Location: LCCOMB_X21_Y7_N0
\UNI1|reg_bank|xreg32[25][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[25][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[25][26]~feeder_combout\);

-- Location: FF_X21_Y7_N1
\UNI1|reg_bank|xreg32[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[25][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][26]~q\);

-- Location: LCCOMB_X14_Y8_N8
\UNI1|mux_alusrc|C[26]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~528_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[25][26]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[17][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[17][26]~q\,
	datad => \UNI1|reg_bank|xreg32[25][26]~q\,
	combout => \UNI1|mux_alusrc|C[26]~528_combout\);

-- Location: FF_X14_Y8_N31
\UNI1|reg_bank|xreg32[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][26]~q\);

-- Location: LCCOMB_X22_Y5_N8
\UNI1|reg_bank|xreg32[21][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[21][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[21][26]~feeder_combout\);

-- Location: FF_X22_Y5_N9
\UNI1|reg_bank|xreg32[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[21][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][26]~q\);

-- Location: LCCOMB_X14_Y8_N30
\UNI1|mux_alusrc|C[26]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~529_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[26]~528_combout\ & (\UNI1|reg_bank|xreg32[29][26]~q\)) # (!\UNI1|mux_alusrc|C[26]~528_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][26]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[26]~528_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[26]~528_combout\,
	datac => \UNI1|reg_bank|xreg32[29][26]~q\,
	datad => \UNI1|reg_bank|xreg32[21][26]~q\,
	combout => \UNI1|mux_alusrc|C[26]~529_combout\);

-- Location: LCCOMB_X25_Y9_N30
\UNI1|mux_alusrc|C[26]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~532_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[26]~529_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[26]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[26]~531_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[26]~529_combout\,
	combout => \UNI1|mux_alusrc|C[26]~532_combout\);

-- Location: FF_X17_Y7_N17
\UNI1|reg_bank|xreg32[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][26]~q\);

-- Location: FF_X17_Y7_N3
\UNI1|reg_bank|xreg32[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][26]~q\);

-- Location: LCCOMB_X16_Y7_N26
\UNI1|reg_bank|xreg32[18][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[18][26]~feeder_combout\);

-- Location: FF_X16_Y7_N27
\UNI1|reg_bank|xreg32[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][26]~q\);

-- Location: FF_X16_Y7_N21
\UNI1|reg_bank|xreg32[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][26]~q\);

-- Location: LCCOMB_X16_Y7_N12
\UNI1|mux_alusrc|C[26]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~526_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[22][26]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][26]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][26]~q\,
	datab => \UNI1|reg_bank|xreg32[22][26]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[26]~526_combout\);

-- Location: LCCOMB_X17_Y7_N2
\UNI1|mux_alusrc|C[26]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~527_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[26]~526_combout\ & (\UNI1|reg_bank|xreg32[30][26]~q\)) # (!\UNI1|mux_alusrc|C[26]~526_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][26]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[26]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[30][26]~q\,
	datac => \UNI1|reg_bank|xreg32[26][26]~q\,
	datad => \UNI1|mux_alusrc|C[26]~526_combout\,
	combout => \UNI1|mux_alusrc|C[26]~527_combout\);

-- Location: LCCOMB_X25_Y9_N8
\UNI1|mux_alusrc|C[26]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~535_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[26]~532_combout\ & (\UNI1|mux_alusrc|C[26]~534_combout\)) # (!\UNI1|mux_alusrc|C[26]~532_combout\ & 
-- ((\UNI1|mux_alusrc|C[26]~527_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[26]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[26]~534_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[26]~532_combout\,
	datad => \UNI1|mux_alusrc|C[26]~527_combout\,
	combout => \UNI1|mux_alusrc|C[26]~535_combout\);

-- Location: LCCOMB_X26_Y15_N10
\UNI1|reg_bank|xreg32[8][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[8][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[8][26]~feeder_combout\);

-- Location: FF_X26_Y15_N11
\UNI1|reg_bank|xreg32[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[8][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][26]~q\);

-- Location: LCCOMB_X26_Y15_N28
\UNI1|reg_bank|xreg32[10][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[10][26]~feeder_combout\);

-- Location: FF_X26_Y15_N29
\UNI1|reg_bank|xreg32[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][26]~q\);

-- Location: LCCOMB_X26_Y15_N18
\UNI1|mux_alusrc|C[26]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~536_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[10][26]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[8][26]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][26]~q\,
	datab => \UNI1|reg_bank|xreg32[10][26]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[26]~536_combout\);

-- Location: FF_X25_Y9_N5
\UNI1|reg_bank|xreg32[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][26]~q\);

-- Location: LCCOMB_X25_Y14_N30
\UNI1|reg_bank|xreg32[9][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[9][26]~feeder_combout\);

-- Location: FF_X25_Y14_N31
\UNI1|reg_bank|xreg32[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][26]~q\);

-- Location: LCCOMB_X25_Y9_N4
\UNI1|mux_alusrc|C[26]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~537_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[26]~536_combout\ & (\UNI1|reg_bank|xreg32[11][26]~q\)) # (!\UNI1|mux_alusrc|C[26]~536_combout\ & 
-- ((\UNI1|reg_bank|xreg32[9][26]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[26]~536_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[26]~536_combout\,
	datac => \UNI1|reg_bank|xreg32[11][26]~q\,
	datad => \UNI1|reg_bank|xreg32[9][26]~q\,
	combout => \UNI1|mux_alusrc|C[26]~537_combout\);

-- Location: FF_X17_Y11_N15
\UNI1|reg_bank|xreg32[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][26]~q\);

-- Location: FF_X25_Y13_N25
\UNI1|reg_bank|xreg32[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][26]~q\);

-- Location: FF_X25_Y13_N11
\UNI1|reg_bank|xreg32[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][26]~q\);

-- Location: FF_X17_Y11_N21
\UNI1|reg_bank|xreg32[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~67_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][26]~q\);

-- Location: LCCOMB_X25_Y7_N20
\UNI1|reg_bank|xreg32[7][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[7][26]~feeder_combout\);

-- Location: FF_X25_Y7_N21
\UNI1|reg_bank|xreg32[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][26]~q\);

-- Location: LCCOMB_X19_Y10_N14
\UNI1|reg_bank|xreg32[5][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[5][26]~feeder_combout\);

-- Location: FF_X19_Y10_N15
\UNI1|reg_bank|xreg32[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][26]~q\);

-- Location: LCCOMB_X24_Y7_N24
\UNI1|reg_bank|xreg32[4][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[4][26]~feeder_combout\);

-- Location: FF_X24_Y7_N25
\UNI1|reg_bank|xreg32[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][26]~q\);

-- Location: LCCOMB_X24_Y7_N28
\UNI1|mux_alusrc|C[26]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~538_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][26]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][26]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][26]~q\,
	datab => \UNI1|reg_bank|xreg32[4][26]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[26]~538_combout\);

-- Location: LCCOMB_X25_Y7_N30
\UNI1|mux_alusrc|C[26]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~539_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[26]~538_combout\ & ((\UNI1|reg_bank|xreg32[7][26]~q\))) # (!\UNI1|mux_alusrc|C[26]~538_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][26]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[26]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][26]~q\,
	datab => \UNI1|reg_bank|xreg32[7][26]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[26]~538_combout\,
	combout => \UNI1|mux_alusrc|C[26]~539_combout\);

-- Location: LCCOMB_X25_Y13_N10
\UNI1|mux_alusrc|C[26]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~540_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[26]~539_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][26]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][26]~q\,
	datad => \UNI1|mux_alusrc|C[26]~539_combout\,
	combout => \UNI1|mux_alusrc|C[26]~540_combout\);

-- Location: LCCOMB_X25_Y13_N24
\UNI1|mux_alusrc|C[26]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~541_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[26]~540_combout\ & (\UNI1|reg_bank|xreg32[3][26]~q\)) # (!\UNI1|mux_alusrc|C[26]~540_combout\ & ((\UNI1|reg_bank|xreg32[2][26]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[26]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][26]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][26]~q\,
	datad => \UNI1|mux_alusrc|C[26]~540_combout\,
	combout => \UNI1|mux_alusrc|C[26]~541_combout\);

-- Location: LCCOMB_X25_Y9_N18
\UNI1|mux_alusrc|C[26]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~542_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\) # ((\UNI1|mux_alusrc|C[26]~537_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- ((\UNI1|mux_alusrc|C[26]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[26]~537_combout\,
	datad => \UNI1|mux_alusrc|C[26]~541_combout\,
	combout => \UNI1|mux_alusrc|C[26]~542_combout\);

-- Location: LCCOMB_X25_Y9_N16
\UNI1|mux_alusrc|C[26]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~545_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[26]~542_combout\ & (\UNI1|mux_alusrc|C[26]~544_combout\)) # (!\UNI1|mux_alusrc|C[26]~542_combout\ & ((\UNI1|mux_alusrc|C[26]~535_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[26]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[26]~544_combout\,
	datac => \UNI1|mux_alusrc|C[26]~535_combout\,
	datad => \UNI1|mux_alusrc|C[26]~542_combout\,
	combout => \UNI1|mux_alusrc|C[26]~545_combout\);

-- Location: LCCOMB_X25_Y9_N26
\UNI1|mux_alusrc|C[26]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[26]~546_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[26]~545_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux5~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[26]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux5~0_combout\,
	datad => \UNI1|mux_alusrc|C[26]~545_combout\,
	combout => \UNI1|mux_alusrc|C[26]~546_combout\);

-- Location: LCCOMB_X24_Y7_N8
\UNI1|mux_mem2reg_inst|C[26]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[26]~33_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[26]~546_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[26]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|mux_alusrc|C[26]~546_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~554_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[26]~33_combout\);

-- Location: LCCOMB_X24_Y7_N14
\UNI1|mux_mem2reg_inst|C[26]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[26]~34_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~3_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[26]~33_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(26),
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[26]~33_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[26]~34_combout\);

-- Location: LCCOMB_X24_Y9_N0
\UNI1|alu_inst|adder|Add0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~82_combout\ = \UNI1|mux_alusrc|C[26]~546_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[26]~546_combout\,
	combout => \UNI1|alu_inst|adder|Add0~82_combout\);

-- Location: LCCOMB_X25_Y7_N24
\UNI1|reg_bank|xreg32[10][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[10][25]~feeder_combout\);

-- Location: FF_X25_Y7_N25
\UNI1|reg_bank|xreg32[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][25]~q\);

-- Location: FF_X22_Y6_N23
\UNI1|reg_bank|xreg32[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][25]~q\);

-- Location: LCCOMB_X21_Y6_N12
\UNI1|reg_bank|xreg32[9][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[9][25]~feeder_combout\);

-- Location: FF_X21_Y6_N13
\UNI1|reg_bank|xreg32[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][25]~q\);

-- Location: FF_X21_Y6_N7
\UNI1|reg_bank|xreg32[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][25]~q\);

-- Location: LCCOMB_X22_Y6_N12
\UNI1|reg_bank|oREGA[25]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~556_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[9][25]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[8][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][25]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[8][25]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~556_combout\);

-- Location: LCCOMB_X22_Y6_N22
\UNI1|reg_bank|oREGA[25]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~557_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[25]~556_combout\ & ((\UNI1|reg_bank|xreg32[11][25]~q\))) # (!\UNI1|reg_bank|oREGA[25]~556_combout\ & (\UNI1|reg_bank|xreg32[10][25]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[25]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][25]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[11][25]~q\,
	datad => \UNI1|reg_bank|oREGA[25]~556_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~557_combout\);

-- Location: LCCOMB_X24_Y9_N18
\UNI1|reg_bank|xreg32[13][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[13][25]~feeder_combout\);

-- Location: FF_X24_Y9_N19
\UNI1|reg_bank|xreg32[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][25]~q\);

-- Location: FF_X22_Y11_N7
\UNI1|reg_bank|xreg32[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~68_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][25]~q\);

-- Location: FF_X18_Y9_N7
\UNI1|reg_bank|xreg32[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][25]~q\);

-- Location: FF_X18_Y9_N17
\UNI1|reg_bank|xreg32[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][25]~q\);

-- Location: LCCOMB_X18_Y9_N16
\UNI1|reg_bank|oREGA[25]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~573_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[14][25]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][25]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[14][25]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~573_combout\);

-- Location: LCCOMB_X18_Y9_N24
\UNI1|reg_bank|oREGA[25]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~574_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[25]~573_combout\ & ((\UNI1|reg_bank|xreg32[15][25]~q\))) # (!\UNI1|reg_bank|oREGA[25]~573_combout\ & (\UNI1|reg_bank|xreg32[13][25]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[25]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][25]~q\,
	datab => \UNI1|reg_bank|xreg32[15][25]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[25]~573_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~574_combout\);

-- Location: FF_X18_Y10_N15
\UNI1|reg_bank|xreg32[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][25]~q\);

-- Location: LCCOMB_X14_Y9_N28
\UNI1|reg_bank|xreg32[17][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[17][25]~feeder_combout\);

-- Location: FF_X14_Y9_N29
\UNI1|reg_bank|xreg32[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][25]~q\);

-- Location: FF_X18_Y8_N1
\UNI1|reg_bank|xreg32[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][25]~q\);

-- Location: LCCOMB_X18_Y8_N0
\UNI1|reg_bank|oREGA[25]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~558_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][25]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][25]~q\,
	datac => \UNI1|reg_bank|xreg32[25][25]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~558_combout\);

-- Location: LCCOMB_X18_Y8_N26
\UNI1|reg_bank|oREGA[25]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~559_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[25]~558_combout\ & (\UNI1|reg_bank|xreg32[29][25]~q\)) # (!\UNI1|reg_bank|oREGA[25]~558_combout\ & ((\UNI1|reg_bank|xreg32[21][25]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[25]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][25]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][25]~q\,
	datad => \UNI1|reg_bank|oREGA[25]~558_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~559_combout\);

-- Location: FF_X14_Y9_N11
\UNI1|reg_bank|xreg32[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][25]~q\);

-- Location: FF_X17_Y9_N15
\UNI1|reg_bank|xreg32[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][25]~q\);

-- Location: LCCOMB_X17_Y9_N14
\UNI1|reg_bank|oREGA[25]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~565_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][25]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][25]~q\,
	datac => \UNI1|reg_bank|xreg32[27][25]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~565_combout\);

-- Location: FF_X17_Y9_N17
\UNI1|reg_bank|xreg32[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][25]~q\);

-- Location: LCCOMB_X13_Y9_N18
\UNI1|reg_bank|xreg32[31][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[31][25]~feeder_combout\);

-- Location: FF_X13_Y9_N19
\UNI1|reg_bank|xreg32[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][25]~q\);

-- Location: LCCOMB_X17_Y9_N16
\UNI1|reg_bank|oREGA[25]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~566_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[25]~565_combout\ & ((\UNI1|reg_bank|xreg32[31][25]~q\))) # (!\UNI1|reg_bank|oREGA[25]~565_combout\ & (\UNI1|reg_bank|xreg32[23][25]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|oREGA[25]~565_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[25]~565_combout\,
	datac => \UNI1|reg_bank|xreg32[23][25]~q\,
	datad => \UNI1|reg_bank|xreg32[31][25]~q\,
	combout => \UNI1|reg_bank|oREGA[25]~566_combout\);

-- Location: LCCOMB_X14_Y7_N2
\UNI1|reg_bank|xreg32[16][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[16][25]~feeder_combout\);

-- Location: FF_X14_Y7_N3
\UNI1|reg_bank|xreg32[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][25]~q\);

-- Location: FF_X13_Y11_N31
\UNI1|reg_bank|xreg32[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][25]~q\);

-- Location: LCCOMB_X13_Y11_N30
\UNI1|reg_bank|oREGA[25]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~562_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][25]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][25]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][25]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~562_combout\);

-- Location: FF_X14_Y7_N13
\UNI1|reg_bank|xreg32[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][25]~q\);

-- Location: FF_X13_Y11_N5
\UNI1|reg_bank|xreg32[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][25]~q\);

-- Location: LCCOMB_X13_Y11_N4
\UNI1|reg_bank|oREGA[25]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~563_combout\ = (\UNI1|reg_bank|oREGA[25]~562_combout\ & ((\UNI1|reg_bank|xreg32[28][25]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[25]~562_combout\ & (((\UNI1|reg_bank|xreg32[24][25]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[25]~562_combout\,
	datab => \UNI1|reg_bank|xreg32[28][25]~q\,
	datac => \UNI1|reg_bank|xreg32[24][25]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~563_combout\);

-- Location: FF_X16_Y8_N5
\UNI1|reg_bank|xreg32[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][25]~q\);

-- Location: FF_X16_Y8_N15
\UNI1|reg_bank|xreg32[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][25]~q\);

-- Location: LCCOMB_X16_Y7_N14
\UNI1|reg_bank|xreg32[22][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[22][25]~feeder_combout\);

-- Location: FF_X16_Y7_N15
\UNI1|reg_bank|xreg32[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][25]~q\);

-- Location: LCCOMB_X16_Y7_N4
\UNI1|reg_bank|xreg32[18][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[18][25]~feeder_combout\);

-- Location: FF_X16_Y7_N5
\UNI1|reg_bank|xreg32[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][25]~q\);

-- Location: LCCOMB_X16_Y7_N30
\UNI1|reg_bank|oREGA[25]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~560_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[22][25]~q\)) # (!\UNI1|iRS1[2]~0_combout\ & 
-- ((\UNI1|reg_bank|xreg32[18][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][25]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[18][25]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~560_combout\);

-- Location: LCCOMB_X16_Y8_N14
\UNI1|reg_bank|oREGA[25]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~561_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[25]~560_combout\ & (\UNI1|reg_bank|xreg32[30][25]~q\)) # (!\UNI1|reg_bank|oREGA[25]~560_combout\ & ((\UNI1|reg_bank|xreg32[26][25]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[25]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][25]~q\,
	datac => \UNI1|reg_bank|xreg32[26][25]~q\,
	datad => \UNI1|reg_bank|oREGA[25]~560_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~561_combout\);

-- Location: LCCOMB_X17_Y8_N30
\UNI1|reg_bank|oREGA[25]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~564_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\) # (\UNI1|reg_bank|oREGA[25]~561_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[25]~563_combout\ & 
-- (!\UNI1|iRS1[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[25]~563_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[25]~561_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~564_combout\);

-- Location: LCCOMB_X18_Y8_N14
\UNI1|reg_bank|oREGA[25]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~567_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[25]~564_combout\ & ((\UNI1|reg_bank|oREGA[25]~566_combout\))) # (!\UNI1|reg_bank|oREGA[25]~564_combout\ & (\UNI1|reg_bank|oREGA[25]~559_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[25]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[25]~559_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[25]~566_combout\,
	datad => \UNI1|reg_bank|oREGA[25]~564_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~567_combout\);

-- Location: FF_X25_Y10_N29
\UNI1|reg_bank|xreg32[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][25]~q\);

-- Location: FF_X17_Y11_N17
\UNI1|reg_bank|xreg32[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][25]~q\);

-- Location: LCCOMB_X25_Y10_N10
\UNI1|reg_bank|xreg32[1][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[1][25]~feeder_combout\);

-- Location: FF_X25_Y10_N11
\UNI1|reg_bank|xreg32[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][25]~q\);

-- Location: FF_X16_Y9_N1
\UNI1|reg_bank|xreg32[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][25]~q\);

-- Location: FF_X19_Y10_N27
\UNI1|reg_bank|xreg32[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][25]~q\);

-- Location: FF_X16_Y9_N19
\UNI1|reg_bank|xreg32[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][25]~q\);

-- Location: LCCOMB_X19_Y10_N24
\UNI1|reg_bank|xreg32[6][25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][25]~feeder_combout\ = \UNI1|reg_bank|xreg32~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~68_combout\,
	combout => \UNI1|reg_bank|xreg32[6][25]~feeder_combout\);

-- Location: FF_X19_Y10_N25
\UNI1|reg_bank|xreg32[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][25]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][25]~q\);

-- Location: LCCOMB_X19_Y10_N6
\UNI1|reg_bank|oREGA[25]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~568_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[6][25]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][25]~q\,
	datab => \UNI1|reg_bank|xreg32[6][25]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~568_combout\);

-- Location: LCCOMB_X19_Y10_N26
\UNI1|reg_bank|oREGA[25]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~569_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[25]~568_combout\ & (\UNI1|reg_bank|xreg32[7][25]~q\)) # (!\UNI1|reg_bank|oREGA[25]~568_combout\ & ((\UNI1|reg_bank|xreg32[5][25]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[25]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][25]~q\,
	datac => \UNI1|reg_bank|xreg32[5][25]~q\,
	datad => \UNI1|reg_bank|oREGA[25]~568_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~569_combout\);

-- Location: LCCOMB_X17_Y11_N18
\UNI1|reg_bank|oREGA[25]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~570_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[25]~569_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][25]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][25]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[25]~569_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~570_combout\);

-- Location: LCCOMB_X17_Y11_N16
\UNI1|reg_bank|oREGA[25]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~571_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[25]~570_combout\ & ((\UNI1|reg_bank|xreg32[3][25]~q\))) # (!\UNI1|reg_bank|oREGA[25]~570_combout\ & (\UNI1|reg_bank|xreg32[2][25]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[25]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][25]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][25]~q\,
	datad => \UNI1|reg_bank|oREGA[25]~570_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~571_combout\);

-- Location: LCCOMB_X18_Y8_N20
\UNI1|reg_bank|oREGA[25]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~572_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[25]~567_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[25]~571_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[25]~567_combout\,
	datad => \UNI1|reg_bank|oREGA[25]~571_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~572_combout\);

-- Location: LCCOMB_X18_Y8_N2
\UNI1|reg_bank|oREGA[25]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~575_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[25]~572_combout\ & ((\UNI1|reg_bank|oREGA[25]~574_combout\))) # (!\UNI1|reg_bank|oREGA[25]~572_combout\ & (\UNI1|reg_bank|oREGA[25]~557_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[25]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[25]~557_combout\,
	datac => \UNI1|reg_bank|oREGA[25]~574_combout\,
	datad => \UNI1|reg_bank|oREGA[25]~572_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~575_combout\);

-- Location: LCCOMB_X21_Y11_N22
\UNI1|mux_mem2reg_inst|C[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[25]~35_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[25]~567_combout\) # ((\UNI1|reg_bank|oREGA[25]~575_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[25]~575_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[25]~567_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[25]~35_combout\);

-- Location: LCCOMB_X22_Y11_N8
\UNI1|mux_mem2reg_inst|C[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[25]~36_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # (\UNI1|mux_mem2reg_inst|C[25]~35_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(25) & (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(25),
	datab => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[25]~35_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[25]~36_combout\);

-- Location: LCCOMB_X21_Y11_N0
\UNI1|alu_inst|oResult~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~15_combout\ = (\UNI1|reg_bank|oREGA[25]~575_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|mux_alusrc|C[25]~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[25]~575_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[25]~567_combout\,
	combout => \UNI1|alu_inst|oResult~15_combout\);

-- Location: LCCOMB_X19_Y11_N26
\UNI1|reg_bank|oREGA[25]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[25]~576_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[25]~575_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[25]~575_combout\,
	combout => \UNI1|reg_bank|oREGA[25]~576_combout\);

-- Location: LCCOMB_X21_Y12_N8
\UNI1|gen_imm|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux7~0_combout\ = (\UNI1|gen_imm|Mux0~1_combout\ & (\UNI1|gen_imm|Mux0~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux0~1_combout\,
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24),
	combout => \UNI1|gen_imm|Mux7~0_combout\);

-- Location: FF_X23_Y8_N21
\UNI1|reg_bank|xreg32[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][24]~q\);

-- Location: FF_X23_Y8_N27
\UNI1|reg_bank|xreg32[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][24]~q\);

-- Location: LCCOMB_X23_Y8_N26
\UNI1|mux_alusrc|C[24]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~522_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[13][24]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[12][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[13][24]~q\,
	datac => \UNI1|reg_bank|xreg32[12][24]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[24]~522_combout\);

-- Location: FF_X22_Y11_N19
\UNI1|reg_bank|xreg32[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~66_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][24]~q\);

-- Location: LCCOMB_X22_Y15_N16
\UNI1|mux_alusrc|C[24]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~523_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[24]~522_combout\ & ((\UNI1|reg_bank|xreg32[15][24]~q\))) # (!\UNI1|mux_alusrc|C[24]~522_combout\ & 
-- (\UNI1|reg_bank|xreg32[14][24]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[24]~522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][24]~q\,
	datac => \UNI1|mux_alusrc|C[24]~522_combout\,
	datad => \UNI1|reg_bank|xreg32[15][24]~q\,
	combout => \UNI1|mux_alusrc|C[24]~523_combout\);

-- Location: LCCOMB_X13_Y8_N10
\UNI1|reg_bank|xreg32[29][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][24]~feeder_combout\ = \UNI1|reg_bank|xreg32~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~66_combout\,
	combout => \UNI1|reg_bank|xreg32[29][24]~feeder_combout\);

-- Location: FF_X13_Y8_N11
\UNI1|reg_bank|xreg32[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][24]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][24]~q\);

-- Location: FF_X18_Y8_N17
\UNI1|reg_bank|xreg32[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][24]~q\);

-- Location: FF_X18_Y8_N31
\UNI1|reg_bank|xreg32[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][24]~q\);

-- Location: LCCOMB_X13_Y8_N20
\UNI1|reg_bank|xreg32[17][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][24]~feeder_combout\ = \UNI1|reg_bank|xreg32~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~66_combout\,
	combout => \UNI1|reg_bank|xreg32[17][24]~feeder_combout\);

-- Location: FF_X13_Y8_N21
\UNI1|reg_bank|xreg32[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][24]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][24]~q\);

-- Location: LCCOMB_X13_Y8_N28
\UNI1|mux_alusrc|C[24]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~507_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][24]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][24]~q\,
	datab => \UNI1|reg_bank|xreg32[17][24]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[24]~507_combout\);

-- Location: LCCOMB_X13_Y8_N18
\UNI1|mux_alusrc|C[24]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~508_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[24]~507_combout\ & (\UNI1|reg_bank|xreg32[29][24]~q\)) # (!\UNI1|mux_alusrc|C[24]~507_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][24]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[24]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][24]~q\,
	datab => \UNI1|reg_bank|xreg32[21][24]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[24]~507_combout\,
	combout => \UNI1|mux_alusrc|C[24]~508_combout\);

-- Location: FF_X13_Y11_N27
\UNI1|reg_bank|xreg32[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][24]~q\);

-- Location: FF_X14_Y11_N3
\UNI1|reg_bank|xreg32[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][24]~q\);

-- Location: LCCOMB_X14_Y7_N22
\UNI1|reg_bank|xreg32[16][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][24]~feeder_combout\ = \UNI1|reg_bank|xreg32~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~66_combout\,
	combout => \UNI1|reg_bank|xreg32[16][24]~feeder_combout\);

-- Location: FF_X14_Y7_N23
\UNI1|reg_bank|xreg32[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][24]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][24]~q\);

-- Location: FF_X13_Y11_N17
\UNI1|reg_bank|xreg32[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][24]~q\);

-- Location: LCCOMB_X14_Y7_N4
\UNI1|mux_alusrc|C[24]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~509_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][24]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[16][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][24]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[24][24]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[24]~509_combout\);

-- Location: LCCOMB_X14_Y11_N2
\UNI1|mux_alusrc|C[24]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~510_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[24]~509_combout\ & ((\UNI1|reg_bank|xreg32[28][24]~q\))) # (!\UNI1|mux_alusrc|C[24]~509_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][24]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[24]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][24]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][24]~q\,
	datad => \UNI1|mux_alusrc|C[24]~509_combout\,
	combout => \UNI1|mux_alusrc|C[24]~510_combout\);

-- Location: LCCOMB_X21_Y11_N26
\UNI1|mux_alusrc|C[24]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~511_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[24]~508_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[24]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[24]~508_combout\,
	datad => \UNI1|mux_alusrc|C[24]~510_combout\,
	combout => \UNI1|mux_alusrc|C[24]~511_combout\);

-- Location: FF_X16_Y7_N29
\UNI1|reg_bank|xreg32[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][24]~q\);

-- Location: FF_X16_Y7_N23
\UNI1|reg_bank|xreg32[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][24]~q\);

-- Location: LCCOMB_X16_Y7_N22
\UNI1|mux_alusrc|C[24]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~505_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][24]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][24]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][24]~q\,
	datac => \UNI1|reg_bank|xreg32[18][24]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[24]~505_combout\);

-- Location: FF_X17_Y7_N21
\UNI1|reg_bank|xreg32[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][24]~q\);

-- Location: FF_X23_Y10_N31
\UNI1|reg_bank|xreg32[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][24]~q\);

-- Location: LCCOMB_X17_Y7_N20
\UNI1|mux_alusrc|C[24]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~506_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[24]~505_combout\ & ((\UNI1|reg_bank|xreg32[30][24]~q\))) # (!\UNI1|mux_alusrc|C[24]~505_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][24]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|mux_alusrc|C[24]~505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|mux_alusrc|C[24]~505_combout\,
	datac => \UNI1|reg_bank|xreg32[26][24]~q\,
	datad => \UNI1|reg_bank|xreg32[30][24]~q\,
	combout => \UNI1|mux_alusrc|C[24]~506_combout\);

-- Location: FF_X17_Y9_N1
\UNI1|reg_bank|xreg32[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][24]~q\);

-- Location: FF_X14_Y9_N5
\UNI1|reg_bank|xreg32[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][24]~q\);

-- Location: LCCOMB_X14_Y9_N4
\UNI1|mux_alusrc|C[24]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~512_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][24]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[19][24]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[23][24]~q\,
	datac => \UNI1|reg_bank|xreg32[19][24]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[24]~512_combout\);

-- Location: FF_X17_Y9_N31
\UNI1|reg_bank|xreg32[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][24]~q\);

-- Location: LCCOMB_X13_Y9_N10
\UNI1|reg_bank|xreg32[31][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][24]~feeder_combout\ = \UNI1|reg_bank|xreg32~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~66_combout\,
	combout => \UNI1|reg_bank|xreg32[31][24]~feeder_combout\);

-- Location: FF_X13_Y9_N11
\UNI1|reg_bank|xreg32[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][24]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][24]~q\);

-- Location: LCCOMB_X17_Y9_N30
\UNI1|mux_alusrc|C[24]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~513_combout\ = (\UNI1|mux_alusrc|C[24]~512_combout\ & (((\UNI1|reg_bank|xreg32[31][24]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))) # (!\UNI1|mux_alusrc|C[24]~512_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[27][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[24]~512_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[27][24]~q\,
	datad => \UNI1|reg_bank|xreg32[31][24]~q\,
	combout => \UNI1|mux_alusrc|C[24]~513_combout\);

-- Location: LCCOMB_X21_Y11_N4
\UNI1|mux_alusrc|C[24]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~514_combout\ = (\UNI1|mux_alusrc|C[24]~511_combout\ & (((\UNI1|mux_alusrc|C[24]~513_combout\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[24]~511_combout\ & 
-- (\UNI1|mux_alusrc|C[24]~506_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[24]~511_combout\,
	datab => \UNI1|mux_alusrc|C[24]~506_combout\,
	datac => \UNI1|mux_alusrc|C[24]~513_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[24]~514_combout\);

-- Location: FF_X26_Y9_N1
\UNI1|reg_bank|xreg32[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][24]~q\);

-- Location: FF_X25_Y9_N11
\UNI1|reg_bank|xreg32[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][24]~q\);

-- Location: FF_X26_Y9_N7
\UNI1|reg_bank|xreg32[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][24]~q\);

-- Location: FF_X25_Y9_N21
\UNI1|reg_bank|xreg32[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][24]~q\);

-- Location: LCCOMB_X25_Y9_N20
\UNI1|mux_alusrc|C[24]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~515_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[10][24]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[8][24]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][24]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[8][24]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[24]~515_combout\);

-- Location: LCCOMB_X25_Y9_N10
\UNI1|mux_alusrc|C[24]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~516_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[24]~515_combout\ & ((\UNI1|reg_bank|xreg32[11][24]~q\))) # (!\UNI1|mux_alusrc|C[24]~515_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][24]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[24]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][24]~q\,
	datac => \UNI1|reg_bank|xreg32[11][24]~q\,
	datad => \UNI1|mux_alusrc|C[24]~515_combout\,
	combout => \UNI1|mux_alusrc|C[24]~516_combout\);

-- Location: FF_X21_Y11_N3
\UNI1|reg_bank|xreg32[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][24]~q\);

-- Location: FF_X21_Y11_N13
\UNI1|reg_bank|xreg32[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][24]~q\);

-- Location: FF_X22_Y13_N15
\UNI1|reg_bank|xreg32[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][24]~q\);

-- Location: FF_X16_Y11_N17
\UNI1|reg_bank|xreg32[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][24]~q\);

-- Location: FF_X16_Y9_N17
\UNI1|reg_bank|xreg32[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][24]~q\);

-- Location: FF_X16_Y11_N23
\UNI1|reg_bank|xreg32[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][24]~q\);

-- Location: FF_X16_Y9_N3
\UNI1|reg_bank|xreg32[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~66_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][24]~q\);

-- Location: LCCOMB_X16_Y9_N2
\UNI1|mux_alusrc|C[24]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~517_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][24]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][24]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][24]~q\,
	datac => \UNI1|reg_bank|xreg32[4][24]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[24]~517_combout\);

-- Location: LCCOMB_X16_Y9_N16
\UNI1|mux_alusrc|C[24]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~518_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[24]~517_combout\ & ((\UNI1|reg_bank|xreg32[7][24]~q\))) # (!\UNI1|mux_alusrc|C[24]~517_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][24]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[24]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][24]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[7][24]~q\,
	datad => \UNI1|mux_alusrc|C[24]~517_combout\,
	combout => \UNI1|mux_alusrc|C[24]~518_combout\);

-- Location: LCCOMB_X22_Y13_N14
\UNI1|mux_alusrc|C[24]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~519_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[24]~518_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][24]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][24]~q\,
	datad => \UNI1|mux_alusrc|C[24]~518_combout\,
	combout => \UNI1|mux_alusrc|C[24]~519_combout\);

-- Location: LCCOMB_X21_Y11_N12
\UNI1|mux_alusrc|C[24]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~520_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[24]~519_combout\ & (\UNI1|reg_bank|xreg32[3][24]~q\)) # (!\UNI1|mux_alusrc|C[24]~519_combout\ & ((\UNI1|reg_bank|xreg32[2][24]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[24]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][24]~q\,
	datac => \UNI1|reg_bank|xreg32[2][24]~q\,
	datad => \UNI1|mux_alusrc|C[24]~519_combout\,
	combout => \UNI1|mux_alusrc|C[24]~520_combout\);

-- Location: LCCOMB_X21_Y11_N6
\UNI1|mux_alusrc|C[24]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~521_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[12]~13_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[24]~516_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[24]~520_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[24]~516_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[24]~520_combout\,
	combout => \UNI1|mux_alusrc|C[24]~521_combout\);

-- Location: LCCOMB_X21_Y11_N16
\UNI1|mux_alusrc|C[24]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~524_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[24]~521_combout\ & (\UNI1|mux_alusrc|C[24]~523_combout\)) # (!\UNI1|mux_alusrc|C[24]~521_combout\ & ((\UNI1|mux_alusrc|C[24]~514_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[24]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[24]~523_combout\,
	datab => \UNI1|mux_alusrc|C[24]~514_combout\,
	datac => \UNI1|mux_alusrc|C[12]~10_combout\,
	datad => \UNI1|mux_alusrc|C[24]~521_combout\,
	combout => \UNI1|mux_alusrc|C[24]~524_combout\);

-- Location: LCCOMB_X21_Y11_N10
\UNI1|mux_alusrc|C[24]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[24]~525_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[24]~524_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux7~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[24]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|gen_imm|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[24]~524_combout\,
	combout => \UNI1|mux_alusrc|C[24]~525_combout\);

-- Location: LCCOMB_X23_Y10_N28
\UNI1|alu_inst|oResult~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~13_combout\ = (\UNI1|mux_alusrc|C[24]~525_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[24]~533_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[24]~525_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~533_combout\,
	combout => \UNI1|alu_inst|oResult~13_combout\);

-- Location: LCCOMB_X23_Y10_N26
\UNI1|mux_mem2reg_inst|C[24]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[24]~31_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[24]~525_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[24]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[24]~525_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~533_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[24]~31_combout\);

-- Location: LCCOMB_X24_Y11_N30
\UNI1|mux_mem2reg_inst|C[24]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[24]~32_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[24]~31_combout\) # (\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(24) & ((!\UNI1|mux_mem2reg_inst|C[19]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(24),
	datab => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[24]~31_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[24]~32_combout\);

-- Location: LCCOMB_X22_Y11_N28
\UNI1|alu_inst|adder|Add0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~79_combout\ = \UNI1|mux_alusrc|C[24]~525_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[24]~525_combout\,
	combout => \UNI1|alu_inst|adder|Add0~79_combout\);

-- Location: LCCOMB_X18_Y11_N12
\UNI1|gen_imm|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux8~0_combout\ = (\UNI1|gen_imm|Mux0~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux8~0_combout\);

-- Location: FF_X21_Y9_N31
\UNI1|reg_bank|xreg32[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][23]~q\);

-- Location: FF_X21_Y9_N9
\UNI1|reg_bank|xreg32[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][23]~q\);

-- Location: FF_X21_Y6_N11
\UNI1|reg_bank|xreg32[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][23]~q\);

-- Location: FF_X21_Y6_N9
\UNI1|reg_bank|xreg32[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][23]~q\);

-- Location: LCCOMB_X21_Y6_N8
\UNI1|reg_bank|oREGA[23]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~493_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][23]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][23]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][23]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~493_combout\);

-- Location: LCCOMB_X21_Y9_N8
\UNI1|reg_bank|oREGA[23]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~494_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[23]~493_combout\ & ((\UNI1|reg_bank|xreg32[11][23]~q\))) # (!\UNI1|reg_bank|oREGA[23]~493_combout\ & (\UNI1|reg_bank|xreg32[10][23]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[23]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][23]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[11][23]~q\,
	datad => \UNI1|reg_bank|oREGA[23]~493_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~494_combout\);

-- Location: LCCOMB_X22_Y7_N16
\UNI1|reg_bank|xreg32[15][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[15][23]~feeder_combout\);

-- Location: FF_X22_Y7_N17
\UNI1|reg_bank|xreg32[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][23]~q\);

-- Location: FF_X18_Y9_N23
\UNI1|reg_bank|xreg32[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][23]~q\);

-- Location: FF_X18_Y9_N29
\UNI1|reg_bank|xreg32[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][23]~q\);

-- Location: LCCOMB_X18_Y9_N28
\UNI1|reg_bank|oREGA[23]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~510_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[14][23]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][23]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[14][23]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~510_combout\);

-- Location: LCCOMB_X19_Y7_N24
\UNI1|reg_bank|oREGA[23]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~511_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[23]~510_combout\ & (\UNI1|reg_bank|xreg32[15][23]~q\)) # (!\UNI1|reg_bank|oREGA[23]~510_combout\ & ((\UNI1|reg_bank|xreg32[13][23]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[23]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][23]~q\,
	datab => \UNI1|reg_bank|xreg32[13][23]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[23]~510_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~511_combout\);

-- Location: LCCOMB_X13_Y9_N0
\UNI1|reg_bank|xreg32[31][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[31][23]~feeder_combout\);

-- Location: FF_X13_Y9_N1
\UNI1|reg_bank|xreg32[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][23]~q\);

-- Location: FF_X12_Y10_N21
\UNI1|reg_bank|xreg32[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][23]~q\);

-- Location: LCCOMB_X13_Y9_N6
\UNI1|reg_bank|xreg32[19][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[19][23]~feeder_combout\);

-- Location: FF_X13_Y9_N7
\UNI1|reg_bank|xreg32[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][23]~q\);

-- Location: FF_X12_Y10_N3
\UNI1|reg_bank|xreg32[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][23]~q\);

-- Location: LCCOMB_X12_Y10_N2
\UNI1|reg_bank|oREGA[23]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~502_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][23]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][23]~q\,
	datac => \UNI1|reg_bank|xreg32[27][23]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~502_combout\);

-- Location: LCCOMB_X12_Y10_N20
\UNI1|reg_bank|oREGA[23]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~503_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[23]~502_combout\ & (\UNI1|reg_bank|xreg32[31][23]~q\)) # (!\UNI1|reg_bank|oREGA[23]~502_combout\ & ((\UNI1|reg_bank|xreg32[23][23]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[23]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][23]~q\,
	datac => \UNI1|reg_bank|xreg32[23][23]~q\,
	datad => \UNI1|reg_bank|oREGA[23]~502_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~503_combout\);

-- Location: FF_X14_Y8_N19
\UNI1|reg_bank|xreg32[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][23]~q\);

-- Location: FF_X18_Y8_N9
\UNI1|reg_bank|xreg32[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][23]~q\);

-- Location: FF_X14_Y8_N21
\UNI1|reg_bank|xreg32[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][23]~q\);

-- Location: FF_X18_Y8_N19
\UNI1|reg_bank|xreg32[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][23]~q\);

-- Location: LCCOMB_X18_Y8_N18
\UNI1|reg_bank|oREGA[23]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~495_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][23]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][23]~q\,
	datac => \UNI1|reg_bank|xreg32[25][23]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~495_combout\);

-- Location: LCCOMB_X18_Y8_N8
\UNI1|reg_bank|oREGA[23]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~496_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[23]~495_combout\ & (\UNI1|reg_bank|xreg32[29][23]~q\)) # (!\UNI1|reg_bank|oREGA[23]~495_combout\ & ((\UNI1|reg_bank|xreg32[21][23]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[23]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][23]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][23]~q\,
	datad => \UNI1|reg_bank|oREGA[23]~495_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~496_combout\);

-- Location: FF_X14_Y7_N11
\UNI1|reg_bank|xreg32[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][23]~q\);

-- Location: FF_X19_Y7_N31
\UNI1|reg_bank|xreg32[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][23]~q\);

-- Location: LCCOMB_X14_Y7_N24
\UNI1|reg_bank|xreg32[16][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[16][23]~feeder_combout\);

-- Location: FF_X14_Y7_N25
\UNI1|reg_bank|xreg32[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][23]~q\);

-- Location: FF_X19_Y7_N17
\UNI1|reg_bank|xreg32[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][23]~q\);

-- Location: LCCOMB_X19_Y7_N16
\UNI1|reg_bank|oREGA[23]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~499_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][23]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][23]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][23]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[20][23]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~499_combout\);

-- Location: LCCOMB_X19_Y7_N30
\UNI1|reg_bank|oREGA[23]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~500_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[23]~499_combout\ & (\UNI1|reg_bank|xreg32[28][23]~q\)) # (!\UNI1|reg_bank|oREGA[23]~499_combout\ & ((\UNI1|reg_bank|xreg32[24][23]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[23]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][23]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][23]~q\,
	datad => \UNI1|reg_bank|oREGA[23]~499_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~500_combout\);

-- Location: FF_X16_Y8_N17
\UNI1|reg_bank|xreg32[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][23]~q\);

-- Location: FF_X16_Y8_N31
\UNI1|reg_bank|xreg32[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][23]~q\);

-- Location: FF_X17_Y6_N15
\UNI1|reg_bank|xreg32[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][23]~q\);

-- Location: FF_X17_Y6_N25
\UNI1|reg_bank|xreg32[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][23]~q\);

-- Location: LCCOMB_X17_Y6_N24
\UNI1|reg_bank|oREGA[23]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~497_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][23]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][23]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][23]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~497_combout\);

-- Location: LCCOMB_X16_Y8_N30
\UNI1|reg_bank|oREGA[23]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~498_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[23]~497_combout\ & (\UNI1|reg_bank|xreg32[30][23]~q\)) # (!\UNI1|reg_bank|oREGA[23]~497_combout\ & ((\UNI1|reg_bank|xreg32[26][23]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[23]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][23]~q\,
	datac => \UNI1|reg_bank|xreg32[26][23]~q\,
	datad => \UNI1|reg_bank|oREGA[23]~497_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~498_combout\);

-- Location: LCCOMB_X19_Y7_N10
\UNI1|reg_bank|oREGA[23]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~501_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[23]~498_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[23]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[23]~500_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[23]~498_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~501_combout\);

-- Location: LCCOMB_X19_Y7_N8
\UNI1|reg_bank|oREGA[23]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~504_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[23]~501_combout\ & (\UNI1|reg_bank|oREGA[23]~503_combout\)) # (!\UNI1|reg_bank|oREGA[23]~501_combout\ & ((\UNI1|reg_bank|oREGA[23]~496_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[23]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[23]~503_combout\,
	datac => \UNI1|reg_bank|oREGA[23]~496_combout\,
	datad => \UNI1|reg_bank|oREGA[23]~501_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~504_combout\);

-- Location: LCCOMB_X16_Y11_N28
\UNI1|reg_bank|xreg32[5][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[5][23]~feeder_combout\);

-- Location: FF_X16_Y11_N29
\UNI1|reg_bank|xreg32[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][23]~q\);

-- Location: FF_X16_Y9_N5
\UNI1|reg_bank|xreg32[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][23]~q\);

-- Location: LCCOMB_X16_Y9_N22
\UNI1|reg_bank|xreg32[4][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[4][23]~feeder_combout\);

-- Location: FF_X16_Y9_N23
\UNI1|reg_bank|xreg32[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][23]~q\);

-- Location: LCCOMB_X16_Y11_N30
\UNI1|reg_bank|xreg32[6][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[6][23]~feeder_combout\);

-- Location: FF_X16_Y11_N31
\UNI1|reg_bank|xreg32[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][23]~q\);

-- Location: LCCOMB_X16_Y11_N20
\UNI1|reg_bank|oREGA[23]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~505_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][23]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][23]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][23]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][23]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~505_combout\);

-- Location: LCCOMB_X16_Y11_N6
\UNI1|reg_bank|oREGA[23]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~506_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[23]~505_combout\ & ((\UNI1|reg_bank|xreg32[7][23]~q\))) # (!\UNI1|reg_bank|oREGA[23]~505_combout\ & (\UNI1|reg_bank|xreg32[5][23]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[23]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[5][23]~q\,
	datac => \UNI1|reg_bank|xreg32[7][23]~q\,
	datad => \UNI1|reg_bank|oREGA[23]~505_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~506_combout\);

-- Location: FF_X21_Y13_N23
\UNI1|reg_bank|xreg32[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][23]~q\);

-- Location: LCCOMB_X21_Y11_N30
\UNI1|reg_bank|oREGA[23]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~507_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|oREGA[23]~506_combout\)) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|xreg32[1][23]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (\UNI1|reg_bank|oREGA[26]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[23]~506_combout\,
	datad => \UNI1|reg_bank|xreg32[1][23]~q\,
	combout => \UNI1|reg_bank|oREGA[23]~507_combout\);

-- Location: FF_X21_Y11_N25
\UNI1|reg_bank|xreg32[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][23]~q\);

-- Location: FF_X21_Y11_N19
\UNI1|reg_bank|xreg32[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~65_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][23]~q\);

-- Location: LCCOMB_X21_Y11_N24
\UNI1|reg_bank|oREGA[23]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~508_combout\ = (\UNI1|reg_bank|oREGA[23]~507_combout\ & (((\UNI1|reg_bank|xreg32[3][23]~q\)) # (!\UNI1|reg_bank|oREGA[26]~1_combout\))) # (!\UNI1|reg_bank|oREGA[23]~507_combout\ & (\UNI1|reg_bank|oREGA[26]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[2][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[23]~507_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][23]~q\,
	datad => \UNI1|reg_bank|xreg32[2][23]~q\,
	combout => \UNI1|reg_bank|oREGA[23]~508_combout\);

-- Location: LCCOMB_X19_Y7_N2
\UNI1|reg_bank|oREGA[23]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~509_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[23]~504_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- ((\UNI1|reg_bank|oREGA[23]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[23]~504_combout\,
	datad => \UNI1|reg_bank|oREGA[23]~508_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~509_combout\);

-- Location: LCCOMB_X19_Y7_N22
\UNI1|reg_bank|oREGA[23]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~512_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[23]~509_combout\ & ((\UNI1|reg_bank|oREGA[23]~511_combout\))) # (!\UNI1|reg_bank|oREGA[23]~509_combout\ & (\UNI1|reg_bank|oREGA[23]~494_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[23]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[23]~494_combout\,
	datab => \UNI1|reg_bank|oREGA[23]~511_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[23]~509_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~512_combout\);

-- Location: LCCOMB_X19_Y7_N26
\UNI1|mux_mem2reg_inst|C[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[23]~29_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[23]~504_combout\) # ((\UNI1|reg_bank|oREGA[23]~512_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[23]~512_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[23]~504_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[23]~29_combout\);

-- Location: LCCOMB_X22_Y7_N20
\UNI1|mux_mem2reg_inst|C[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[23]~30_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # ((\UNI1|mux_mem2reg_inst|C[23]~29_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[23]~29_combout\,
	datad => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_mem2reg_inst|C[23]~30_combout\);

-- Location: LCCOMB_X18_Y11_N14
\UNI1|alu_inst|oResult~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~12_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|reg_bank|oREGA[23]~512_combout\ & \UNI1|mux_alusrc|C[23]~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|reg_bank|oREGA[23]~512_combout\,
	datad => \UNI1|mux_alusrc|C[23]~504_combout\,
	combout => \UNI1|alu_inst|oResult~12_combout\);

-- Location: LCCOMB_X19_Y7_N28
\UNI1|reg_bank|oREGA[23]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[23]~513_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[23]~512_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[23]~512_combout\,
	combout => \UNI1|reg_bank|oREGA[23]~513_combout\);

-- Location: FF_X25_Y12_N29
\UNI1|reg_bank|xreg32[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~60_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][22]~q\);

-- Location: LCCOMB_X22_Y15_N22
\UNI1|reg_bank|xreg32[14][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[14][22]~feeder_combout\);

-- Location: FF_X22_Y15_N23
\UNI1|reg_bank|xreg32[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][22]~q\);

-- Location: FF_X23_Y8_N11
\UNI1|reg_bank|xreg32[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][22]~q\);

-- Location: FF_X23_Y8_N13
\UNI1|reg_bank|xreg32[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][22]~q\);

-- Location: LCCOMB_X23_Y8_N12
\UNI1|reg_bank|oREGA[22]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~405_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[13][22]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[12][22]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][22]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[13][22]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~405_combout\);

-- Location: LCCOMB_X23_Y8_N24
\UNI1|reg_bank|oREGA[22]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~406_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[22]~405_combout\ & (\UNI1|reg_bank|xreg32[15][22]~q\)) # (!\UNI1|reg_bank|oREGA[22]~405_combout\ & ((\UNI1|reg_bank|xreg32[14][22]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[22]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[15][22]~q\,
	datac => \UNI1|reg_bank|xreg32[14][22]~q\,
	datad => \UNI1|reg_bank|oREGA[22]~405_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~406_combout\);

-- Location: LCCOMB_X13_Y13_N22
\UNI1|reg_bank|xreg32[31][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[31][22]~feeder_combout\);

-- Location: FF_X13_Y13_N23
\UNI1|reg_bank|xreg32[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][22]~q\);

-- Location: LCCOMB_X13_Y13_N16
\UNI1|reg_bank|xreg32[23][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[23][22]~feeder_combout\);

-- Location: FF_X13_Y13_N17
\UNI1|reg_bank|xreg32[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][22]~q\);

-- Location: LCCOMB_X13_Y12_N26
\UNI1|reg_bank|xreg32[19][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[19][22]~feeder_combout\);

-- Location: FF_X13_Y12_N27
\UNI1|reg_bank|xreg32[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][22]~q\);

-- Location: LCCOMB_X12_Y12_N30
\UNI1|reg_bank|oREGA[22]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~395_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][22]~q\) # ((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((!\UNI1|iRS1[2]~0_combout\ & 
-- \UNI1|reg_bank|xreg32[19][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[27][22]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|xreg32[19][22]~q\,
	combout => \UNI1|reg_bank|oREGA[22]~395_combout\);

-- Location: LCCOMB_X13_Y11_N28
\UNI1|reg_bank|oREGA[22]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~396_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[22]~395_combout\ & (\UNI1|reg_bank|xreg32[31][22]~q\)) # (!\UNI1|reg_bank|oREGA[22]~395_combout\ & ((\UNI1|reg_bank|xreg32[23][22]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[22]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][22]~q\,
	datac => \UNI1|reg_bank|xreg32[23][22]~q\,
	datad => \UNI1|reg_bank|oREGA[22]~395_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~396_combout\);

-- Location: LCCOMB_X16_Y8_N6
\UNI1|reg_bank|xreg32[30][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[30][22]~feeder_combout\);

-- Location: FF_X16_Y8_N7
\UNI1|reg_bank|xreg32[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][22]~q\);

-- Location: LCCOMB_X16_Y8_N8
\UNI1|reg_bank|xreg32[26][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[26][22]~feeder_combout\);

-- Location: FF_X16_Y8_N9
\UNI1|reg_bank|xreg32[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][22]~q\);

-- Location: FF_X17_Y6_N23
\UNI1|reg_bank|xreg32[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][22]~q\);

-- Location: FF_X17_Y6_N29
\UNI1|reg_bank|xreg32[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][22]~q\);

-- Location: LCCOMB_X17_Y6_N28
\UNI1|reg_bank|oREGA[22]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~388_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][22]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][22]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][22]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~388_combout\);

-- Location: LCCOMB_X16_Y8_N12
\UNI1|reg_bank|oREGA[22]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~389_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[22]~388_combout\ & (\UNI1|reg_bank|xreg32[30][22]~q\)) # (!\UNI1|reg_bank|oREGA[22]~388_combout\ & ((\UNI1|reg_bank|xreg32[26][22]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[22]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][22]~q\,
	datab => \UNI1|reg_bank|xreg32[26][22]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~388_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~389_combout\);

-- Location: FF_X14_Y11_N23
\UNI1|reg_bank|xreg32[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][22]~q\);

-- Location: FF_X13_Y11_N23
\UNI1|reg_bank|xreg32[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][22]~q\);

-- Location: FF_X14_Y11_N17
\UNI1|reg_bank|xreg32[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][22]~q\);

-- Location: FF_X13_Y11_N1
\UNI1|reg_bank|xreg32[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][22]~q\);

-- Location: LCCOMB_X13_Y11_N0
\UNI1|reg_bank|oREGA[22]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~392_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][22]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][22]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][22]~q\,
	datac => \UNI1|reg_bank|xreg32[20][22]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~392_combout\);

-- Location: LCCOMB_X13_Y11_N22
\UNI1|reg_bank|oREGA[22]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~393_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[22]~392_combout\ & (\UNI1|reg_bank|xreg32[28][22]~q\)) # (!\UNI1|reg_bank|oREGA[22]~392_combout\ & ((\UNI1|reg_bank|xreg32[24][22]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[22]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][22]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][22]~q\,
	datad => \UNI1|reg_bank|oREGA[22]~392_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~393_combout\);

-- Location: LCCOMB_X13_Y8_N14
\UNI1|reg_bank|xreg32[29][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[29][22]~feeder_combout\);

-- Location: FF_X13_Y8_N15
\UNI1|reg_bank|xreg32[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][22]~q\);

-- Location: FF_X17_Y8_N25
\UNI1|reg_bank|xreg32[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][22]~q\);

-- Location: LCCOMB_X13_Y8_N24
\UNI1|reg_bank|xreg32[17][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[17][22]~feeder_combout\);

-- Location: FF_X13_Y8_N25
\UNI1|reg_bank|xreg32[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][22]~q\);

-- Location: FF_X17_Y10_N1
\UNI1|reg_bank|xreg32[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][22]~q\);

-- Location: LCCOMB_X17_Y10_N0
\UNI1|reg_bank|oREGA[22]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~390_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][22]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][22]~q\,
	datac => \UNI1|reg_bank|xreg32[25][22]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~390_combout\);

-- Location: LCCOMB_X17_Y8_N24
\UNI1|reg_bank|oREGA[22]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~391_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[22]~390_combout\ & (\UNI1|reg_bank|xreg32[29][22]~q\)) # (!\UNI1|reg_bank|oREGA[22]~390_combout\ & ((\UNI1|reg_bank|xreg32[21][22]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[22]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][22]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][22]~q\,
	datad => \UNI1|reg_bank|oREGA[22]~390_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~391_combout\);

-- Location: LCCOMB_X13_Y11_N18
\UNI1|reg_bank|oREGA[22]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~394_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[22]~391_combout\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[22]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[22]~393_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~391_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~394_combout\);

-- Location: LCCOMB_X13_Y11_N2
\UNI1|reg_bank|oREGA[22]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~397_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[22]~394_combout\ & (\UNI1|reg_bank|oREGA[22]~396_combout\)) # (!\UNI1|reg_bank|oREGA[22]~394_combout\ & ((\UNI1|reg_bank|oREGA[22]~389_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[22]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[22]~396_combout\,
	datac => \UNI1|reg_bank|oREGA[22]~389_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~394_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~397_combout\);

-- Location: FF_X26_Y14_N25
\UNI1|reg_bank|xreg32[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][22]~q\);

-- Location: FF_X26_Y14_N19
\UNI1|reg_bank|xreg32[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][22]~q\);

-- Location: FF_X26_Y9_N15
\UNI1|reg_bank|xreg32[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][22]~q\);

-- Location: LCCOMB_X26_Y9_N14
\UNI1|reg_bank|oREGA[22]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~398_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][22]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][22]~q\,
	datac => \UNI1|reg_bank|xreg32[10][22]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~398_combout\);

-- Location: FF_X26_Y9_N9
\UNI1|reg_bank|xreg32[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][22]~q\);

-- Location: LCCOMB_X26_Y9_N8
\UNI1|reg_bank|oREGA[22]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~399_combout\ = (\UNI1|reg_bank|oREGA[22]~398_combout\ & ((\UNI1|reg_bank|xreg32[11][22]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[22]~398_combout\ & (((\UNI1|reg_bank|xreg32[9][22]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][22]~q\,
	datab => \UNI1|reg_bank|oREGA[22]~398_combout\,
	datac => \UNI1|reg_bank|xreg32[9][22]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~399_combout\);

-- Location: FF_X25_Y13_N9
\UNI1|reg_bank|xreg32[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][22]~q\);

-- Location: LCCOMB_X24_Y14_N16
\UNI1|reg_bank|xreg32[3][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[3][22]~feeder_combout\);

-- Location: FF_X24_Y14_N17
\UNI1|reg_bank|xreg32[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][22]~q\);

-- Location: FF_X25_Y13_N3
\UNI1|reg_bank|xreg32[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~60_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][22]~q\);

-- Location: LCCOMB_X26_Y11_N30
\UNI1|reg_bank|xreg32[7][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[7][22]~feeder_combout\);

-- Location: FF_X26_Y11_N31
\UNI1|reg_bank|xreg32[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][22]~q\);

-- Location: LCCOMB_X26_Y11_N28
\UNI1|reg_bank|xreg32[6][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[6][22]~feeder_combout\);

-- Location: FF_X26_Y11_N29
\UNI1|reg_bank|xreg32[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][22]~q\);

-- Location: LCCOMB_X29_Y12_N16
\UNI1|reg_bank|xreg32[4][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[4][22]~feeder_combout\);

-- Location: FF_X29_Y12_N17
\UNI1|reg_bank|xreg32[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][22]~q\);

-- Location: LCCOMB_X25_Y12_N16
\UNI1|reg_bank|xreg32[5][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[5][22]~feeder_combout\);

-- Location: FF_X25_Y12_N17
\UNI1|reg_bank|xreg32[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][22]~q\);

-- Location: LCCOMB_X25_Y12_N26
\UNI1|reg_bank|oREGA[22]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~400_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[5][22]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[4][22]~q\ & ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][22]~q\,
	datab => \UNI1|reg_bank|xreg32[5][22]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~400_combout\);

-- Location: LCCOMB_X25_Y11_N4
\UNI1|reg_bank|oREGA[22]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~401_combout\ = (\UNI1|reg_bank|oREGA[22]~400_combout\ & ((\UNI1|reg_bank|xreg32[7][22]~q\) # ((!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[22]~400_combout\ & (((\UNI1|reg_bank|xreg32[6][22]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][22]~q\,
	datab => \UNI1|reg_bank|xreg32[6][22]~q\,
	datac => \UNI1|reg_bank|oREGA[22]~400_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~401_combout\);

-- Location: LCCOMB_X24_Y14_N2
\UNI1|reg_bank|oREGA[22]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~402_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[22]~401_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][22]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (\UNI1|reg_bank|oREGA[26]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|xreg32[1][22]~q\,
	datad => \UNI1|reg_bank|oREGA[22]~401_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~402_combout\);

-- Location: LCCOMB_X24_Y14_N24
\UNI1|reg_bank|oREGA[22]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~403_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[22]~402_combout\ & ((\UNI1|reg_bank|xreg32[3][22]~q\))) # (!\UNI1|reg_bank|oREGA[22]~402_combout\ & (\UNI1|reg_bank|xreg32[2][22]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[22]~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][22]~q\,
	datab => \UNI1|reg_bank|xreg32[3][22]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~402_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~403_combout\);

-- Location: LCCOMB_X24_Y14_N6
\UNI1|reg_bank|oREGA[22]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~404_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[26]~0_combout\)) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[22]~399_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[22]~403_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[22]~399_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~403_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~404_combout\);

-- Location: LCCOMB_X24_Y14_N20
\UNI1|reg_bank|oREGA[22]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~407_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[22]~404_combout\ & (\UNI1|reg_bank|oREGA[22]~406_combout\)) # (!\UNI1|reg_bank|oREGA[22]~404_combout\ & ((\UNI1|reg_bank|oREGA[22]~397_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[22]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[22]~406_combout\,
	datac => \UNI1|reg_bank|oREGA[22]~397_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~404_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~407_combout\);

-- Location: LCCOMB_X24_Y14_N22
\UNI1|reg_bank|oREGA[22]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[22]~408_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[22]~407_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[22]~407_combout\,
	combout => \UNI1|reg_bank|oREGA[22]~408_combout\);

-- Location: FF_X21_Y9_N1
\UNI1|reg_bank|xreg32[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][21]~q\);

-- Location: FF_X21_Y9_N15
\UNI1|reg_bank|xreg32[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][21]~q\);

-- Location: FF_X26_Y14_N27
\UNI1|reg_bank|xreg32[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][21]~q\);

-- Location: LCCOMB_X22_Y15_N26
\UNI1|reg_bank|oREGA[21]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~409_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][21]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][21]~q\,
	datab => \UNI1|reg_bank|xreg32[9][21]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~409_combout\);

-- Location: LCCOMB_X21_Y9_N14
\UNI1|reg_bank|oREGA[21]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~410_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[21]~409_combout\ & ((\UNI1|reg_bank|xreg32[11][21]~q\))) # (!\UNI1|reg_bank|oREGA[21]~409_combout\ & (\UNI1|reg_bank|xreg32[10][21]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[21]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[10][21]~q\,
	datac => \UNI1|reg_bank|xreg32[11][21]~q\,
	datad => \UNI1|reg_bank|oREGA[21]~409_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~410_combout\);

-- Location: FF_X23_Y14_N25
\UNI1|reg_bank|xreg32[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~61_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][21]~q\);

-- Location: FF_X23_Y8_N19
\UNI1|reg_bank|xreg32[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][21]~q\);

-- Location: LCCOMB_X18_Y9_N8
\UNI1|reg_bank|xreg32[14][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][21]~feeder_combout\ = \UNI1|reg_bank|xreg32~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~61_combout\,
	combout => \UNI1|reg_bank|xreg32[14][21]~feeder_combout\);

-- Location: FF_X18_Y9_N9
\UNI1|reg_bank|xreg32[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][21]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][21]~q\);

-- Location: LCCOMB_X18_Y9_N14
\UNI1|reg_bank|xreg32[12][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][21]~feeder_combout\ = \UNI1|reg_bank|xreg32~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~61_combout\,
	combout => \UNI1|reg_bank|xreg32[12][21]~feeder_combout\);

-- Location: FF_X18_Y9_N15
\UNI1|reg_bank|xreg32[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][21]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][21]~q\);

-- Location: LCCOMB_X18_Y9_N12
\UNI1|reg_bank|oREGA[21]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~426_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[14][21]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[12][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][21]~q\,
	datab => \UNI1|reg_bank|xreg32[12][21]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~426_combout\);

-- Location: LCCOMB_X22_Y8_N22
\UNI1|reg_bank|oREGA[21]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~427_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[21]~426_combout\ & (\UNI1|reg_bank|xreg32[15][21]~q\)) # (!\UNI1|reg_bank|oREGA[21]~426_combout\ & ((\UNI1|reg_bank|xreg32[13][21]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[21]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][21]~q\,
	datab => \UNI1|reg_bank|xreg32[13][21]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[21]~426_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~427_combout\);

-- Location: FF_X21_Y11_N9
\UNI1|reg_bank|xreg32[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][21]~q\);

-- Location: FF_X21_Y11_N15
\UNI1|reg_bank|xreg32[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][21]~q\);

-- Location: FF_X16_Y13_N15
\UNI1|reg_bank|xreg32[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][21]~q\);

-- Location: FF_X16_Y11_N1
\UNI1|reg_bank|xreg32[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][21]~q\);

-- Location: FF_X16_Y13_N25
\UNI1|reg_bank|xreg32[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][21]~q\);

-- Location: FF_X16_Y11_N11
\UNI1|reg_bank|xreg32[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][21]~q\);

-- Location: LCCOMB_X16_Y11_N10
\UNI1|reg_bank|oREGA[21]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~421_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[6][21]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[4][21]~q\,
	datac => \UNI1|reg_bank|xreg32[6][21]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~421_combout\);

-- Location: LCCOMB_X16_Y11_N0
\UNI1|reg_bank|oREGA[21]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~422_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[21]~421_combout\ & (\UNI1|reg_bank|xreg32[7][21]~q\)) # (!\UNI1|reg_bank|oREGA[21]~421_combout\ & ((\UNI1|reg_bank|xreg32[5][21]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[21]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][21]~q\,
	datac => \UNI1|reg_bank|xreg32[5][21]~q\,
	datad => \UNI1|reg_bank|oREGA[21]~421_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~422_combout\);

-- Location: FF_X21_Y13_N27
\UNI1|reg_bank|xreg32[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][21]~q\);

-- Location: LCCOMB_X21_Y11_N28
\UNI1|reg_bank|oREGA[21]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~423_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|oREGA[21]~422_combout\)) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|xreg32[1][21]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|oREGA[21]~422_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datad => \UNI1|reg_bank|xreg32[1][21]~q\,
	combout => \UNI1|reg_bank|oREGA[21]~423_combout\);

-- Location: LCCOMB_X21_Y11_N14
\UNI1|reg_bank|oREGA[21]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~424_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[21]~423_combout\ & ((\UNI1|reg_bank|xreg32[3][21]~q\))) # (!\UNI1|reg_bank|oREGA[21]~423_combout\ & (\UNI1|reg_bank|xreg32[2][21]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[21]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[2][21]~q\,
	datac => \UNI1|reg_bank|xreg32[3][21]~q\,
	datad => \UNI1|reg_bank|oREGA[21]~423_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~424_combout\);

-- Location: FF_X14_Y11_N15
\UNI1|reg_bank|xreg32[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][21]~q\);

-- Location: FF_X22_Y8_N9
\UNI1|reg_bank|xreg32[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][21]~q\);

-- Location: FF_X14_Y11_N1
\UNI1|reg_bank|xreg32[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][21]~q\);

-- Location: FF_X22_Y8_N11
\UNI1|reg_bank|xreg32[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][21]~q\);

-- Location: LCCOMB_X22_Y8_N10
\UNI1|reg_bank|oREGA[21]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~415_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][21]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][21]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][21]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~415_combout\);

-- Location: LCCOMB_X22_Y8_N8
\UNI1|reg_bank|oREGA[21]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~416_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[21]~415_combout\ & (\UNI1|reg_bank|xreg32[28][21]~q\)) # (!\UNI1|reg_bank|oREGA[21]~415_combout\ & ((\UNI1|reg_bank|xreg32[24][21]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[21]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][21]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][21]~q\,
	datad => \UNI1|reg_bank|oREGA[21]~415_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~416_combout\);

-- Location: LCCOMB_X16_Y8_N18
\UNI1|reg_bank|xreg32[30][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][21]~feeder_combout\ = \UNI1|reg_bank|xreg32~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~61_combout\,
	combout => \UNI1|reg_bank|xreg32[30][21]~feeder_combout\);

-- Location: FF_X16_Y8_N19
\UNI1|reg_bank|xreg32[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][21]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][21]~q\);

-- Location: FF_X16_Y8_N21
\UNI1|reg_bank|xreg32[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][21]~q\);

-- Location: FF_X17_Y6_N11
\UNI1|reg_bank|xreg32[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][21]~q\);

-- Location: FF_X17_Y6_N17
\UNI1|reg_bank|xreg32[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][21]~q\);

-- Location: LCCOMB_X17_Y6_N16
\UNI1|reg_bank|oREGA[21]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~413_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][21]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][21]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][21]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~413_combout\);

-- Location: LCCOMB_X16_Y8_N20
\UNI1|reg_bank|oREGA[21]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~414_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[21]~413_combout\ & (\UNI1|reg_bank|xreg32[30][21]~q\)) # (!\UNI1|reg_bank|oREGA[21]~413_combout\ & ((\UNI1|reg_bank|xreg32[26][21]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[21]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][21]~q\,
	datac => \UNI1|reg_bank|xreg32[26][21]~q\,
	datad => \UNI1|reg_bank|oREGA[21]~413_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~414_combout\);

-- Location: LCCOMB_X22_Y8_N28
\UNI1|reg_bank|oREGA[21]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~417_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[21]~414_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[21]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[21]~416_combout\,
	datac => \UNI1|reg_bank|oREGA[21]~414_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~417_combout\);

-- Location: LCCOMB_X12_Y9_N16
\UNI1|reg_bank|xreg32[19][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][21]~feeder_combout\ = \UNI1|reg_bank|xreg32~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~61_combout\,
	combout => \UNI1|reg_bank|xreg32[19][21]~feeder_combout\);

-- Location: FF_X12_Y9_N17
\UNI1|reg_bank|xreg32[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][21]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][21]~q\);

-- Location: FF_X12_Y10_N11
\UNI1|reg_bank|xreg32[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][21]~q\);

-- Location: LCCOMB_X12_Y10_N10
\UNI1|reg_bank|oREGA[21]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~418_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][21]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][21]~q\,
	datac => \UNI1|reg_bank|xreg32[27][21]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~418_combout\);

-- Location: LCCOMB_X12_Y9_N10
\UNI1|reg_bank|xreg32[31][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][21]~feeder_combout\ = \UNI1|reg_bank|xreg32~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~61_combout\,
	combout => \UNI1|reg_bank|xreg32[31][21]~feeder_combout\);

-- Location: FF_X12_Y9_N11
\UNI1|reg_bank|xreg32[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][21]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][21]~q\);

-- Location: FF_X12_Y10_N25
\UNI1|reg_bank|xreg32[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][21]~q\);

-- Location: LCCOMB_X12_Y10_N24
\UNI1|reg_bank|oREGA[21]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~419_combout\ = (\UNI1|reg_bank|oREGA[21]~418_combout\ & ((\UNI1|reg_bank|xreg32[31][21]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[21]~418_combout\ & (((\UNI1|reg_bank|xreg32[23][21]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[21]~418_combout\,
	datab => \UNI1|reg_bank|xreg32[31][21]~q\,
	datac => \UNI1|reg_bank|xreg32[23][21]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~419_combout\);

-- Location: FF_X14_Y8_N17
\UNI1|reg_bank|xreg32[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][21]~q\);

-- Location: FF_X17_Y10_N15
\UNI1|reg_bank|xreg32[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][21]~q\);

-- Location: LCCOMB_X17_Y10_N14
\UNI1|reg_bank|oREGA[21]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~411_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][21]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][21]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][21]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][21]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~411_combout\);

-- Location: FF_X17_Y8_N19
\UNI1|reg_bank|xreg32[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][21]~q\);

-- Location: FF_X17_Y8_N1
\UNI1|reg_bank|xreg32[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~61_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][21]~q\);

-- Location: LCCOMB_X17_Y8_N18
\UNI1|reg_bank|oREGA[21]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~412_combout\ = (\UNI1|reg_bank|oREGA[21]~411_combout\ & (((\UNI1|reg_bank|xreg32[29][21]~q\)) # (!\UNI1|iRS1[2]~0_combout\))) # (!\UNI1|reg_bank|oREGA[21]~411_combout\ & (\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[21]~411_combout\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][21]~q\,
	datad => \UNI1|reg_bank|xreg32[29][21]~q\,
	combout => \UNI1|reg_bank|oREGA[21]~412_combout\);

-- Location: LCCOMB_X22_Y8_N2
\UNI1|reg_bank|oREGA[21]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~420_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[21]~417_combout\ & (\UNI1|reg_bank|oREGA[21]~419_combout\)) # (!\UNI1|reg_bank|oREGA[21]~417_combout\ & ((\UNI1|reg_bank|oREGA[21]~412_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[21]~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[21]~417_combout\,
	datac => \UNI1|reg_bank|oREGA[21]~419_combout\,
	datad => \UNI1|reg_bank|oREGA[21]~412_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~420_combout\);

-- Location: LCCOMB_X22_Y8_N16
\UNI1|reg_bank|oREGA[21]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~425_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[21]~420_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- (\UNI1|reg_bank|oREGA[21]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[21]~424_combout\,
	datad => \UNI1|reg_bank|oREGA[21]~420_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~425_combout\);

-- Location: LCCOMB_X22_Y8_N24
\UNI1|reg_bank|oREGA[21]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~428_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[21]~425_combout\ & ((\UNI1|reg_bank|oREGA[21]~427_combout\))) # (!\UNI1|reg_bank|oREGA[21]~425_combout\ & (\UNI1|reg_bank|oREGA[21]~410_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[21]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[21]~410_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[21]~427_combout\,
	datad => \UNI1|reg_bank|oREGA[21]~425_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~428_combout\);

-- Location: LCCOMB_X23_Y14_N18
\UNI1|mux_mem2reg_inst|C[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[21]~21_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[21]~420_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[21]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_alusrc|C[21]~420_combout\,
	datac => \UNI1|reg_bank|oREGA[21]~428_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[21]~21_combout\);

-- Location: LCCOMB_X23_Y14_N16
\UNI1|mux_mem2reg_inst|C[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[21]~22_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # ((\UNI1|mux_mem2reg_inst|C[21]~21_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_mem2reg_inst|C[21]~21_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[21]~22_combout\);

-- Location: LCCOMB_X23_Y8_N14
\UNI1|alu_inst|oResult~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~8_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|mux_alusrc|C[21]~420_combout\ & \UNI1|reg_bank|oREGA[21]~428_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[21]~420_combout\,
	datad => \UNI1|reg_bank|oREGA[21]~428_combout\,
	combout => \UNI1|alu_inst|oResult~8_combout\);

-- Location: LCCOMB_X22_Y8_N26
\UNI1|reg_bank|oREGA[21]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[21]~429_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[21]~428_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[21]~428_combout\,
	combout => \UNI1|reg_bank|oREGA[21]~429_combout\);

-- Location: LCCOMB_X16_Y12_N22
\UNI1|gen_imm|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux11~0_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31) & 
-- \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	combout => \UNI1|gen_imm|Mux11~0_combout\);

-- Location: LCCOMB_X16_Y12_N28
\UNI1|gen_imm|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux11~1_combout\ = (\UNI1|gen_imm|Mux0~1_combout\ & ((\UNI1|gen_imm|Mux11~0_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & \UNI1|gen_imm|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datac => \UNI1|gen_imm|Mux11~0_combout\,
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux11~1_combout\);

-- Location: FF_X16_Y15_N5
\UNI1|reg_bank|xreg32[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][20]~q\);

-- Location: LCCOMB_X17_Y15_N2
\UNI1|reg_bank|xreg32[12][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[12][20]~feeder_combout\);

-- Location: FF_X17_Y15_N3
\UNI1|reg_bank|xreg32[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][20]~q\);

-- Location: LCCOMB_X17_Y15_N20
\UNI1|mux_alusrc|C[20]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~438_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][20]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|reg_bank|xreg32[12][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][20]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[12][20]~q\,
	combout => \UNI1|mux_alusrc|C[20]~438_combout\);

-- Location: FF_X18_Y12_N13
\UNI1|reg_bank|xreg32[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~62_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][20]~q\);

-- Location: LCCOMB_X18_Y12_N10
\UNI1|mux_alusrc|C[20]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~439_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[20]~438_combout\ & ((\UNI1|reg_bank|xreg32[15][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~438_combout\ & 
-- (\UNI1|reg_bank|xreg32[14][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[20]~438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][20]~q\,
	datac => \UNI1|mux_alusrc|C[20]~438_combout\,
	datad => \UNI1|reg_bank|xreg32[15][20]~q\,
	combout => \UNI1|mux_alusrc|C[20]~439_combout\);

-- Location: FF_X22_Y9_N19
\UNI1|reg_bank|xreg32[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][20]~q\);

-- Location: FF_X22_Y9_N9
\UNI1|reg_bank|xreg32[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][20]~q\);

-- Location: FF_X21_Y13_N13
\UNI1|reg_bank|xreg32[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][20]~q\);

-- Location: LCCOMB_X16_Y11_N4
\UNI1|reg_bank|xreg32[6][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[6][20]~feeder_combout\);

-- Location: FF_X16_Y11_N5
\UNI1|reg_bank|xreg32[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][20]~q\);

-- Location: FF_X16_Y13_N11
\UNI1|reg_bank|xreg32[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][20]~q\);

-- Location: FF_X16_Y13_N21
\UNI1|reg_bank|xreg32[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][20]~q\);

-- Location: LCCOMB_X16_Y11_N2
\UNI1|reg_bank|xreg32[5][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[5][20]~feeder_combout\);

-- Location: FF_X16_Y11_N3
\UNI1|reg_bank|xreg32[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][20]~q\);

-- Location: LCCOMB_X16_Y13_N20
\UNI1|mux_alusrc|C[20]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~433_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][20]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][20]~q\,
	datad => \UNI1|reg_bank|xreg32[5][20]~q\,
	combout => \UNI1|mux_alusrc|C[20]~433_combout\);

-- Location: LCCOMB_X16_Y13_N10
\UNI1|mux_alusrc|C[20]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~434_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[20]~433_combout\ & ((\UNI1|reg_bank|xreg32[7][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~433_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[20]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[6][20]~q\,
	datac => \UNI1|reg_bank|xreg32[7][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~433_combout\,
	combout => \UNI1|mux_alusrc|C[20]~434_combout\);

-- Location: LCCOMB_X21_Y13_N12
\UNI1|mux_alusrc|C[20]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~435_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[20]~434_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~434_combout\,
	combout => \UNI1|mux_alusrc|C[20]~435_combout\);

-- Location: LCCOMB_X22_Y9_N8
\UNI1|mux_alusrc|C[20]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~436_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[20]~435_combout\ & (\UNI1|reg_bank|xreg32[3][20]~q\)) # (!\UNI1|mux_alusrc|C[20]~435_combout\ & ((\UNI1|reg_bank|xreg32[2][20]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[20]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][20]~q\,
	datac => \UNI1|reg_bank|xreg32[2][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~435_combout\,
	combout => \UNI1|mux_alusrc|C[20]~436_combout\);

-- Location: FF_X26_Y9_N13
\UNI1|reg_bank|xreg32[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][20]~q\);

-- Location: FF_X25_Y9_N7
\UNI1|reg_bank|xreg32[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][20]~q\);

-- Location: FF_X26_Y9_N11
\UNI1|reg_bank|xreg32[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][20]~q\);

-- Location: FF_X25_Y9_N25
\UNI1|reg_bank|xreg32[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][20]~q\);

-- Location: LCCOMB_X25_Y9_N24
\UNI1|mux_alusrc|C[20]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~431_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][20]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][20]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][20]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[20]~431_combout\);

-- Location: LCCOMB_X25_Y9_N6
\UNI1|mux_alusrc|C[20]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~432_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[20]~431_combout\ & ((\UNI1|reg_bank|xreg32[11][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~431_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[20]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][20]~q\,
	datac => \UNI1|reg_bank|xreg32[11][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~431_combout\,
	combout => \UNI1|mux_alusrc|C[20]~432_combout\);

-- Location: LCCOMB_X22_Y9_N0
\UNI1|mux_alusrc|C[20]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~437_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[12]~13_combout\)) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[20]~432_combout\))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[20]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[20]~436_combout\,
	datad => \UNI1|mux_alusrc|C[20]~432_combout\,
	combout => \UNI1|mux_alusrc|C[20]~437_combout\);

-- Location: LCCOMB_X12_Y12_N6
\UNI1|reg_bank|xreg32[27][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[27][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[27][20]~feeder_combout\);

-- Location: FF_X12_Y12_N7
\UNI1|reg_bank|xreg32[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[27][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][20]~q\);

-- Location: LCCOMB_X13_Y12_N22
\UNI1|reg_bank|xreg32[19][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[19][20]~feeder_combout\);

-- Location: FF_X13_Y12_N23
\UNI1|reg_bank|xreg32[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][20]~q\);

-- Location: LCCOMB_X13_Y13_N0
\UNI1|reg_bank|xreg32[23][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[23][20]~feeder_combout\);

-- Location: FF_X13_Y13_N1
\UNI1|reg_bank|xreg32[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][20]~q\);

-- Location: LCCOMB_X13_Y12_N12
\UNI1|mux_alusrc|C[20]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~428_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][20]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][20]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[23][20]~q\,
	combout => \UNI1|mux_alusrc|C[20]~428_combout\);

-- Location: FF_X13_Y13_N27
\UNI1|reg_bank|xreg32[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][20]~q\);

-- Location: LCCOMB_X12_Y12_N10
\UNI1|mux_alusrc|C[20]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~429_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[20]~428_combout\ & ((\UNI1|reg_bank|xreg32[31][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~428_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[20]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][20]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|mux_alusrc|C[20]~428_combout\,
	datad => \UNI1|reg_bank|xreg32[31][20]~q\,
	combout => \UNI1|mux_alusrc|C[20]~429_combout\);

-- Location: LCCOMB_X19_Y7_N6
\UNI1|reg_bank|xreg32[20][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[20][20]~feeder_combout\);

-- Location: FF_X19_Y7_N7
\UNI1|reg_bank|xreg32[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[20][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][20]~q\);

-- Location: FF_X14_Y11_N11
\UNI1|reg_bank|xreg32[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][20]~q\);

-- Location: LCCOMB_X19_Y7_N12
\UNI1|reg_bank|xreg32[24][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[24][20]~feeder_combout\);

-- Location: FF_X19_Y7_N13
\UNI1|reg_bank|xreg32[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][20]~q\);

-- Location: FF_X14_Y11_N25
\UNI1|reg_bank|xreg32[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][20]~q\);

-- Location: LCCOMB_X14_Y11_N24
\UNI1|mux_alusrc|C[20]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~425_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][20]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][20]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][20]~q\,
	datac => \UNI1|reg_bank|xreg32[16][20]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[20]~425_combout\);

-- Location: LCCOMB_X14_Y11_N10
\UNI1|mux_alusrc|C[20]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~426_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[20]~425_combout\ & ((\UNI1|reg_bank|xreg32[28][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~425_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[20]~425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][20]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~425_combout\,
	combout => \UNI1|mux_alusrc|C[20]~426_combout\);

-- Location: FF_X17_Y8_N15
\UNI1|reg_bank|xreg32[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][20]~q\);

-- Location: FF_X14_Y8_N1
\UNI1|reg_bank|xreg32[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][20]~q\);

-- Location: FF_X17_Y10_N17
\UNI1|reg_bank|xreg32[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][20]~q\);

-- Location: FF_X14_Y8_N7
\UNI1|reg_bank|xreg32[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][20]~q\);

-- Location: LCCOMB_X14_Y8_N6
\UNI1|mux_alusrc|C[20]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~423_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][20]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][20]~q\,
	datac => \UNI1|reg_bank|xreg32[17][20]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[20]~423_combout\);

-- Location: LCCOMB_X14_Y8_N0
\UNI1|mux_alusrc|C[20]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~424_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[20]~423_combout\ & ((\UNI1|reg_bank|xreg32[29][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~423_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[20]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][20]~q\,
	datac => \UNI1|reg_bank|xreg32[29][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~423_combout\,
	combout => \UNI1|mux_alusrc|C[20]~424_combout\);

-- Location: LCCOMB_X14_Y8_N26
\UNI1|mux_alusrc|C[20]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~427_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[20]~424_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[20]~426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[20]~426_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[20]~424_combout\,
	combout => \UNI1|mux_alusrc|C[20]~427_combout\);

-- Location: LCCOMB_X17_Y7_N4
\UNI1|reg_bank|xreg32[26][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[26][20]~feeder_combout\);

-- Location: FF_X17_Y7_N5
\UNI1|reg_bank|xreg32[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][20]~q\);

-- Location: FF_X17_Y7_N23
\UNI1|reg_bank|xreg32[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][20]~q\);

-- Location: FF_X17_Y6_N1
\UNI1|reg_bank|xreg32[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][20]~q\);

-- Location: FF_X17_Y6_N7
\UNI1|reg_bank|xreg32[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~62_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][20]~q\);

-- Location: LCCOMB_X17_Y6_N6
\UNI1|mux_alusrc|C[20]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~421_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][20]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[22][20]~q\,
	datac => \UNI1|reg_bank|xreg32[18][20]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[20]~421_combout\);

-- Location: LCCOMB_X17_Y7_N0
\UNI1|mux_alusrc|C[20]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~422_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[20]~421_combout\ & ((\UNI1|reg_bank|xreg32[30][20]~q\))) # (!\UNI1|mux_alusrc|C[20]~421_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][20]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[20]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[26][20]~q\,
	datac => \UNI1|reg_bank|xreg32[30][20]~q\,
	datad => \UNI1|mux_alusrc|C[20]~421_combout\,
	combout => \UNI1|mux_alusrc|C[20]~422_combout\);

-- Location: LCCOMB_X14_Y8_N4
\UNI1|mux_alusrc|C[20]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~430_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[20]~427_combout\ & (\UNI1|mux_alusrc|C[20]~429_combout\)) # (!\UNI1|mux_alusrc|C[20]~427_combout\ & 
-- ((\UNI1|mux_alusrc|C[20]~422_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[20]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[20]~429_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[20]~427_combout\,
	datad => \UNI1|mux_alusrc|C[20]~422_combout\,
	combout => \UNI1|mux_alusrc|C[20]~430_combout\);

-- Location: LCCOMB_X16_Y12_N0
\UNI1|mux_alusrc|C[20]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~440_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[20]~437_combout\ & (\UNI1|mux_alusrc|C[20]~439_combout\)) # (!\UNI1|mux_alusrc|C[20]~437_combout\ & ((\UNI1|mux_alusrc|C[20]~430_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[20]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[20]~439_combout\,
	datac => \UNI1|mux_alusrc|C[20]~437_combout\,
	datad => \UNI1|mux_alusrc|C[20]~430_combout\,
	combout => \UNI1|mux_alusrc|C[20]~440_combout\);

-- Location: LCCOMB_X16_Y12_N6
\UNI1|mux_alusrc|C[20]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[20]~441_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[20]~440_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux11~1_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[20]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|gen_imm|Mux11~1_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[20]~440_combout\,
	combout => \UNI1|mux_alusrc|C[20]~441_combout\);

-- Location: LCCOMB_X18_Y12_N22
\UNI1|mux_mem2reg_inst|C[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[20]~23_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[20]~441_combout\) # ((\UNI1|reg_bank|oREGA[20]~449_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|reg_bank|oREGA[20]~449_combout\,
	datac => \UNI1|mux_alusrc|C[20]~441_combout\,
	datad => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[20]~23_combout\);

-- Location: LCCOMB_X18_Y12_N28
\UNI1|mux_mem2reg_inst|C[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[20]~24_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[20]~23_combout\) # (\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(20) & ((!\UNI1|mux_mem2reg_inst|C[19]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_mem2reg_inst|C[20]~23_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[20]~24_combout\);

-- Location: LCCOMB_X22_Y12_N22
\UNI1|alu_inst|adder|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~63_combout\ = \UNI1|mux_alusrc|C[20]~441_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[20]~441_combout\,
	combout => \UNI1|alu_inst|adder|Add0~63_combout\);

-- Location: LCCOMB_X16_Y12_N10
\UNI1|gen_imm|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux18~0_combout\ = (\UNI1|gen_imm|Mux0~1_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & 
-- !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux18~0_combout\);

-- Location: LCCOMB_X19_Y8_N30
\UNI1|gen_imm|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux12~0_combout\ = (\UNI1|gen_imm|Mux18~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|gen_imm|Mux18~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(19),
	combout => \UNI1|gen_imm|Mux12~0_combout\);

-- Location: FF_X12_Y10_N27
\UNI1|reg_bank|xreg32[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][19]~q\);

-- Location: LCCOMB_X12_Y9_N26
\UNI1|reg_bank|xreg32[31][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[31][19]~feeder_combout\);

-- Location: FF_X12_Y9_N27
\UNI1|reg_bank|xreg32[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][19]~q\);

-- Location: LCCOMB_X12_Y9_N4
\UNI1|reg_bank|xreg32[19][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[19][19]~feeder_combout\);

-- Location: FF_X12_Y9_N5
\UNI1|reg_bank|xreg32[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][19]~q\);

-- Location: FF_X12_Y10_N9
\UNI1|reg_bank|xreg32[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][19]~q\);

-- Location: LCCOMB_X12_Y9_N20
\UNI1|mux_alusrc|C[19]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~451_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # (\UNI1|reg_bank|xreg32[23][19]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][19]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[19][19]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[23][19]~q\,
	combout => \UNI1|mux_alusrc|C[19]~451_combout\);

-- Location: LCCOMB_X12_Y9_N30
\UNI1|mux_alusrc|C[19]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~452_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[19]~451_combout\ & ((\UNI1|reg_bank|xreg32[31][19]~q\))) # (!\UNI1|mux_alusrc|C[19]~451_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][19]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[19]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][19]~q\,
	datab => \UNI1|reg_bank|xreg32[31][19]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|mux_alusrc|C[19]~451_combout\,
	combout => \UNI1|mux_alusrc|C[19]~452_combout\);

-- Location: LCCOMB_X13_Y8_N22
\UNI1|reg_bank|xreg32[29][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[29][19]~feeder_combout\);

-- Location: FF_X13_Y8_N23
\UNI1|reg_bank|xreg32[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][19]~q\);

-- Location: FF_X18_Y8_N11
\UNI1|reg_bank|xreg32[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][19]~q\);

-- Location: LCCOMB_X13_Y8_N12
\UNI1|reg_bank|xreg32[17][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[17][19]~feeder_combout\);

-- Location: FF_X13_Y8_N13
\UNI1|reg_bank|xreg32[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][19]~q\);

-- Location: LCCOMB_X13_Y8_N8
\UNI1|mux_alusrc|C[19]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~444_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][19]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & \UNI1|reg_bank|xreg32[17][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][19]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[17][19]~q\,
	combout => \UNI1|mux_alusrc|C[19]~444_combout\);

-- Location: FF_X18_Y8_N13
\UNI1|reg_bank|xreg32[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][19]~q\);

-- Location: LCCOMB_X13_Y8_N30
\UNI1|mux_alusrc|C[19]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~445_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[19]~444_combout\ & (\UNI1|reg_bank|xreg32[29][19]~q\)) # (!\UNI1|mux_alusrc|C[19]~444_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][19]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[19]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][19]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|mux_alusrc|C[19]~444_combout\,
	datad => \UNI1|reg_bank|xreg32[21][19]~q\,
	combout => \UNI1|mux_alusrc|C[19]~445_combout\);

-- Location: FF_X16_Y8_N11
\UNI1|reg_bank|xreg32[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][19]~q\);

-- Location: FF_X16_Y8_N29
\UNI1|reg_bank|xreg32[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][19]~q\);

-- Location: FF_X17_Y6_N5
\UNI1|reg_bank|xreg32[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][19]~q\);

-- Location: FF_X17_Y6_N27
\UNI1|reg_bank|xreg32[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][19]~q\);

-- Location: LCCOMB_X17_Y6_N26
\UNI1|mux_alusrc|C[19]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~446_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][19]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][19]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][19]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[18][19]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[19]~446_combout\);

-- Location: LCCOMB_X16_Y8_N28
\UNI1|mux_alusrc|C[19]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~447_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[19]~446_combout\ & ((\UNI1|reg_bank|xreg32[30][19]~q\))) # (!\UNI1|mux_alusrc|C[19]~446_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][19]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[19]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][19]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[30][19]~q\,
	datad => \UNI1|mux_alusrc|C[19]~446_combout\,
	combout => \UNI1|mux_alusrc|C[19]~447_combout\);

-- Location: LCCOMB_X23_Y7_N12
\UNI1|reg_bank|xreg32[28][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[28][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[28][19]~feeder_combout\);

-- Location: FF_X23_Y7_N13
\UNI1|reg_bank|xreg32[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[28][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][19]~q\);

-- Location: FF_X19_Y7_N15
\UNI1|reg_bank|xreg32[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][19]~q\);

-- Location: FF_X14_Y11_N5
\UNI1|reg_bank|xreg32[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][19]~q\);

-- Location: LCCOMB_X19_Y7_N20
\UNI1|reg_bank|xreg32[24][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[24][19]~feeder_combout\);

-- Location: FF_X19_Y7_N21
\UNI1|reg_bank|xreg32[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][19]~q\);

-- Location: LCCOMB_X14_Y11_N4
\UNI1|mux_alusrc|C[19]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~448_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][19]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][19]~q\,
	datad => \UNI1|reg_bank|xreg32[24][19]~q\,
	combout => \UNI1|mux_alusrc|C[19]~448_combout\);

-- Location: LCCOMB_X19_Y8_N2
\UNI1|mux_alusrc|C[19]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~449_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[19]~448_combout\ & (\UNI1|reg_bank|xreg32[28][19]~q\)) # (!\UNI1|mux_alusrc|C[19]~448_combout\ & 
-- ((\UNI1|reg_bank|xreg32[20][19]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[19]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][19]~q\,
	datab => \UNI1|reg_bank|xreg32[20][19]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[19]~448_combout\,
	combout => \UNI1|mux_alusrc|C[19]~449_combout\);

-- Location: LCCOMB_X19_Y8_N20
\UNI1|mux_alusrc|C[19]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~450_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[19]~447_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[19]~449_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[19]~447_combout\,
	datad => \UNI1|mux_alusrc|C[19]~449_combout\,
	combout => \UNI1|mux_alusrc|C[19]~450_combout\);

-- Location: LCCOMB_X19_Y8_N14
\UNI1|mux_alusrc|C[19]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~453_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[19]~450_combout\ & (\UNI1|mux_alusrc|C[19]~452_combout\)) # (!\UNI1|mux_alusrc|C[19]~450_combout\ & 
-- ((\UNI1|mux_alusrc|C[19]~445_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[19]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[19]~452_combout\,
	datab => \UNI1|mux_alusrc|C[19]~445_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[19]~450_combout\,
	combout => \UNI1|mux_alusrc|C[19]~453_combout\);

-- Location: FF_X17_Y11_N9
\UNI1|reg_bank|xreg32[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][19]~q\);

-- Location: LCCOMB_X19_Y8_N8
\UNI1|reg_bank|xreg32[2][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[2][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[2][19]~feeder_combout\);

-- Location: FF_X19_Y8_N9
\UNI1|reg_bank|xreg32[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[2][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][19]~q\);

-- Location: FF_X19_Y11_N29
\UNI1|reg_bank|xreg32[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][19]~q\);

-- Location: FF_X16_Y11_N15
\UNI1|reg_bank|xreg32[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][19]~q\);

-- Location: FF_X16_Y9_N15
\UNI1|reg_bank|xreg32[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][19]~q\);

-- Location: LCCOMB_X16_Y11_N24
\UNI1|reg_bank|xreg32[6][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[6][19]~feeder_combout\);

-- Location: FF_X16_Y11_N25
\UNI1|reg_bank|xreg32[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][19]~q\);

-- Location: FF_X16_Y9_N21
\UNI1|reg_bank|xreg32[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][19]~q\);

-- Location: LCCOMB_X16_Y9_N20
\UNI1|mux_alusrc|C[19]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~454_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[6][19]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][19]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][19]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[19]~454_combout\);

-- Location: LCCOMB_X16_Y9_N14
\UNI1|mux_alusrc|C[19]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~455_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[19]~454_combout\ & ((\UNI1|reg_bank|xreg32[7][19]~q\))) # (!\UNI1|mux_alusrc|C[19]~454_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][19]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[19]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][19]~q\,
	datac => \UNI1|reg_bank|xreg32[7][19]~q\,
	datad => \UNI1|mux_alusrc|C[19]~454_combout\,
	combout => \UNI1|mux_alusrc|C[19]~455_combout\);

-- Location: LCCOMB_X19_Y11_N28
\UNI1|mux_alusrc|C[19]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~456_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[19]~455_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][19]~q\,
	datad => \UNI1|mux_alusrc|C[19]~455_combout\,
	combout => \UNI1|mux_alusrc|C[19]~456_combout\);

-- Location: LCCOMB_X19_Y8_N28
\UNI1|mux_alusrc|C[19]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~457_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[19]~456_combout\ & (\UNI1|reg_bank|xreg32[3][19]~q\)) # (!\UNI1|mux_alusrc|C[19]~456_combout\ & ((\UNI1|reg_bank|xreg32[2][19]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[19]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][19]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][19]~q\,
	datad => \UNI1|mux_alusrc|C[19]~456_combout\,
	combout => \UNI1|mux_alusrc|C[19]~457_combout\);

-- Location: LCCOMB_X19_Y8_N22
\UNI1|mux_alusrc|C[19]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~458_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[19]~453_combout\) # ((\UNI1|mux_alusrc|C[12]~13_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((!\UNI1|mux_alusrc|C[12]~13_combout\ & 
-- \UNI1|mux_alusrc|C[19]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[19]~453_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[19]~457_combout\,
	combout => \UNI1|mux_alusrc|C[19]~458_combout\);

-- Location: LCCOMB_X19_Y9_N30
\UNI1|reg_bank|xreg32[13][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[13][19]~feeder_combout\);

-- Location: FF_X19_Y9_N31
\UNI1|reg_bank|xreg32[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][19]~q\);

-- Location: LCCOMB_X24_Y9_N6
\UNI1|reg_bank|xreg32[15][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[15][19]~feeder_combout\);

-- Location: FF_X24_Y9_N7
\UNI1|reg_bank|xreg32[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][19]~q\);

-- Location: FF_X18_Y9_N3
\UNI1|reg_bank|xreg32[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][19]~q\);

-- Location: LCCOMB_X18_Y9_N20
\UNI1|reg_bank|xreg32[12][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[12][19]~feeder_combout\);

-- Location: FF_X18_Y9_N21
\UNI1|reg_bank|xreg32[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][19]~q\);

-- Location: LCCOMB_X18_Y9_N18
\UNI1|mux_alusrc|C[19]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~459_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][19]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & \UNI1|reg_bank|xreg32[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][19]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|reg_bank|xreg32[12][19]~q\,
	combout => \UNI1|mux_alusrc|C[19]~459_combout\);

-- Location: LCCOMB_X19_Y9_N0
\UNI1|mux_alusrc|C[19]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~460_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[19]~459_combout\ & ((\UNI1|reg_bank|xreg32[15][19]~q\))) # (!\UNI1|mux_alusrc|C[19]~459_combout\ & 
-- (\UNI1|reg_bank|xreg32[13][19]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[19]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][19]~q\,
	datab => \UNI1|reg_bank|xreg32[15][19]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[19]~459_combout\,
	combout => \UNI1|mux_alusrc|C[19]~460_combout\);

-- Location: FF_X21_Y9_N23
\UNI1|reg_bank|xreg32[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][19]~q\);

-- Location: LCCOMB_X21_Y9_N4
\UNI1|reg_bank|xreg32[10][19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][19]~feeder_combout\ = \UNI1|reg_bank|xreg32~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~63_combout\,
	combout => \UNI1|reg_bank|xreg32[10][19]~feeder_combout\);

-- Location: FF_X21_Y9_N5
\UNI1|reg_bank|xreg32[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][19]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][19]~q\);

-- Location: FF_X21_Y6_N1
\UNI1|reg_bank|xreg32[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][19]~q\);

-- Location: LCCOMB_X21_Y6_N26
\UNI1|mux_alusrc|C[19]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~442_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][19]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[9][19]~q\,
	datac => \UNI1|reg_bank|xreg32[8][19]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[19]~442_combout\);

-- Location: LCCOMB_X21_Y9_N20
\UNI1|mux_alusrc|C[19]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~443_combout\ = (\UNI1|mux_alusrc|C[19]~442_combout\ & ((\UNI1|reg_bank|xreg32[11][19]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[19]~442_combout\ & 
-- (((\UNI1|reg_bank|xreg32[10][19]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][19]~q\,
	datab => \UNI1|reg_bank|xreg32[10][19]~q\,
	datac => \UNI1|mux_alusrc|C[19]~442_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[19]~443_combout\);

-- Location: LCCOMB_X19_Y8_N16
\UNI1|mux_alusrc|C[19]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~461_combout\ = (\UNI1|mux_alusrc|C[19]~458_combout\ & ((\UNI1|mux_alusrc|C[19]~460_combout\) # ((!\UNI1|mux_alusrc|C[12]~13_combout\)))) # (!\UNI1|mux_alusrc|C[19]~458_combout\ & (((\UNI1|mux_alusrc|C[19]~443_combout\ & 
-- \UNI1|mux_alusrc|C[12]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[19]~458_combout\,
	datab => \UNI1|mux_alusrc|C[19]~460_combout\,
	datac => \UNI1|mux_alusrc|C[19]~443_combout\,
	datad => \UNI1|mux_alusrc|C[12]~13_combout\,
	combout => \UNI1|mux_alusrc|C[19]~461_combout\);

-- Location: LCCOMB_X19_Y8_N12
\UNI1|mux_alusrc|C[19]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[19]~462_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[19]~461_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux12~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux12~0_combout\,
	datad => \UNI1|mux_alusrc|C[19]~461_combout\,
	combout => \UNI1|mux_alusrc|C[19]~462_combout\);

-- Location: LCCOMB_X23_Y9_N18
\UNI1|mux_mem2reg_inst|C[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[19]~25_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[19]~462_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[19]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[19]~462_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[19]~470_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[19]~25_combout\);

-- Location: LCCOMB_X23_Y9_N0
\UNI1|mux_mem2reg_inst|C[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[19]~26_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~3_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|mux_mem2reg_inst|C[19]~25_combout\)) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~25_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(19),
	datad => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[19]~26_combout\);

-- Location: LCCOMB_X23_Y9_N16
\UNI1|alu_inst|oResult~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~10_combout\ = (\UNI1|mux_alusrc|C[19]~462_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[19]~470_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[19]~462_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[19]~470_combout\,
	combout => \UNI1|alu_inst|oResult~10_combout\);

-- Location: LCCOMB_X19_Y8_N18
\UNI1|alu_inst|adder|Add0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~64_combout\ = \UNI1|mux_alusrc|C[19]~462_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[19]~462_combout\,
	combout => \UNI1|alu_inst|adder|Add0~64_combout\);

-- Location: LCCOMB_X16_Y12_N26
\UNI1|gen_imm|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux13~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18) & \UNI1|gen_imm|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(18),
	datad => \UNI1|gen_imm|Mux18~0_combout\,
	combout => \UNI1|gen_imm|Mux13~0_combout\);

-- Location: LCCOMB_X13_Y9_N4
\UNI1|reg_bank|xreg32[31][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[31][18]~feeder_combout\);

-- Location: FF_X13_Y9_N5
\UNI1|reg_bank|xreg32[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][18]~q\);

-- Location: FF_X17_Y9_N19
\UNI1|reg_bank|xreg32[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][18]~q\);

-- Location: LCCOMB_X14_Y9_N24
\UNI1|reg_bank|xreg32[19][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[19][18]~feeder_combout\);

-- Location: FF_X14_Y9_N25
\UNI1|reg_bank|xreg32[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][18]~q\);

-- Location: LCCOMB_X16_Y9_N28
\UNI1|reg_bank|oREGA[18]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~479_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][18]~q\) # ((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[19][18]~q\ & 
-- !\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[27][18]~q\,
	datac => \UNI1|reg_bank|xreg32[19][18]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~479_combout\);

-- Location: FF_X17_Y9_N29
\UNI1|reg_bank|xreg32[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][18]~q\);

-- Location: LCCOMB_X17_Y9_N28
\UNI1|reg_bank|oREGA[18]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~480_combout\ = (\UNI1|reg_bank|oREGA[18]~479_combout\ & ((\UNI1|reg_bank|xreg32[31][18]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[18]~479_combout\ & (((\UNI1|reg_bank|xreg32[23][18]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][18]~q\,
	datab => \UNI1|reg_bank|oREGA[18]~479_combout\,
	datac => \UNI1|reg_bank|xreg32[23][18]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~480_combout\);

-- Location: FF_X17_Y8_N21
\UNI1|reg_bank|xreg32[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][18]~q\);

-- Location: FF_X18_Y8_N29
\UNI1|reg_bank|xreg32[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][18]~q\);

-- Location: FF_X14_Y8_N3
\UNI1|reg_bank|xreg32[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][18]~q\);

-- Location: FF_X18_Y8_N7
\UNI1|reg_bank|xreg32[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][18]~q\);

-- Location: LCCOMB_X18_Y8_N6
\UNI1|reg_bank|oREGA[18]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~474_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][18]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][18]~q\,
	datac => \UNI1|reg_bank|xreg32[25][18]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~474_combout\);

-- Location: LCCOMB_X18_Y8_N28
\UNI1|reg_bank|oREGA[18]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~475_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[18]~474_combout\ & (\UNI1|reg_bank|xreg32[29][18]~q\)) # (!\UNI1|reg_bank|oREGA[18]~474_combout\ & ((\UNI1|reg_bank|xreg32[21][18]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[18]~474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][18]~q\,
	datac => \UNI1|reg_bank|xreg32[21][18]~q\,
	datad => \UNI1|reg_bank|oREGA[18]~474_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~475_combout\);

-- Location: LCCOMB_X11_Y14_N12
\UNI1|reg_bank|xreg32[20][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[20][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[20][18]~feeder_combout\);

-- Location: FF_X11_Y14_N13
\UNI1|reg_bank|xreg32[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[20][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][18]~q\);

-- Location: LCCOMB_X11_Y12_N12
\UNI1|reg_bank|xreg32[16][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[16][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[16][18]~feeder_combout\);

-- Location: FF_X11_Y12_N13
\UNI1|reg_bank|xreg32[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[16][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][18]~q\);

-- Location: LCCOMB_X11_Y14_N6
\UNI1|reg_bank|oREGA[18]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~476_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][18]~q\) # ((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[16][18]~q\ & 
-- !\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][18]~q\,
	datab => \UNI1|reg_bank|xreg32[16][18]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~476_combout\);

-- Location: LCCOMB_X19_Y12_N20
\UNI1|reg_bank|xreg32[24][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[24][18]~feeder_combout\);

-- Location: FF_X19_Y12_N21
\UNI1|reg_bank|xreg32[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][18]~q\);

-- Location: LCCOMB_X11_Y12_N10
\UNI1|reg_bank|xreg32[28][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[28][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[28][18]~feeder_combout\);

-- Location: FF_X11_Y12_N11
\UNI1|reg_bank|xreg32[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[28][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][18]~q\);

-- Location: LCCOMB_X19_Y12_N6
\UNI1|reg_bank|oREGA[18]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~477_combout\ = (\UNI1|reg_bank|oREGA[18]~476_combout\ & (((\UNI1|reg_bank|xreg32[28][18]~q\) # (!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[18]~476_combout\ & (\UNI1|reg_bank|xreg32[24][18]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[18]~476_combout\,
	datab => \UNI1|reg_bank|xreg32[24][18]~q\,
	datac => \UNI1|reg_bank|xreg32[28][18]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~477_combout\);

-- Location: LCCOMB_X19_Y12_N4
\UNI1|reg_bank|oREGA[18]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~478_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[18]~475_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[18]~477_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[18]~475_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~477_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~478_combout\);

-- Location: FF_X17_Y7_N11
\UNI1|reg_bank|xreg32[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][18]~q\);

-- Location: LCCOMB_X18_Y7_N24
\UNI1|reg_bank|xreg32[30][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[30][18]~feeder_combout\);

-- Location: FF_X18_Y7_N25
\UNI1|reg_bank|xreg32[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][18]~q\);

-- Location: FF_X17_Y6_N19
\UNI1|reg_bank|xreg32[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][18]~q\);

-- Location: FF_X17_Y6_N21
\UNI1|reg_bank|xreg32[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][18]~q\);

-- Location: LCCOMB_X17_Y6_N20
\UNI1|reg_bank|oREGA[18]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~472_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][18]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][18]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][18]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~472_combout\);

-- Location: LCCOMB_X18_Y7_N22
\UNI1|reg_bank|oREGA[18]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~473_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[18]~472_combout\ & ((\UNI1|reg_bank|xreg32[30][18]~q\))) # (!\UNI1|reg_bank|oREGA[18]~472_combout\ & (\UNI1|reg_bank|xreg32[26][18]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[18]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][18]~q\,
	datab => \UNI1|reg_bank|xreg32[30][18]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~472_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~473_combout\);

-- Location: LCCOMB_X19_Y12_N10
\UNI1|reg_bank|oREGA[18]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~481_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[18]~478_combout\ & (\UNI1|reg_bank|oREGA[18]~480_combout\)) # (!\UNI1|reg_bank|oREGA[18]~478_combout\ & ((\UNI1|reg_bank|oREGA[18]~473_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[18]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[18]~480_combout\,
	datac => \UNI1|reg_bank|oREGA[18]~478_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~473_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~481_combout\);

-- Location: FF_X18_Y12_N5
\UNI1|reg_bank|xreg32[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][18]~q\);

-- Location: LCCOMB_X17_Y15_N22
\UNI1|reg_bank|xreg32[12][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[12][18]~feeder_combout\);

-- Location: FF_X17_Y15_N23
\UNI1|reg_bank|xreg32[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][18]~q\);

-- Location: FF_X16_Y15_N11
\UNI1|reg_bank|xreg32[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][18]~q\);

-- Location: LCCOMB_X16_Y15_N10
\UNI1|reg_bank|oREGA[18]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~489_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[13][18]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[12][18]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[12][18]~q\,
	datac => \UNI1|reg_bank|xreg32[13][18]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~489_combout\);

-- Location: LCCOMB_X19_Y12_N18
\UNI1|reg_bank|oREGA[18]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~490_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[18]~489_combout\ & (\UNI1|reg_bank|xreg32[15][18]~q\)) # (!\UNI1|reg_bank|oREGA[18]~489_combout\ & ((\UNI1|reg_bank|xreg32[14][18]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[18]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[15][18]~q\,
	datac => \UNI1|reg_bank|xreg32[14][18]~q\,
	datad => \UNI1|reg_bank|oREGA[18]~489_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~490_combout\);

-- Location: FF_X16_Y12_N5
\UNI1|reg_bank|xreg32[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][18]~q\);

-- Location: FF_X19_Y12_N9
\UNI1|reg_bank|xreg32[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][18]~q\);

-- Location: LCCOMB_X16_Y12_N14
\UNI1|reg_bank|xreg32[1][18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][18]~feeder_combout\ = \UNI1|reg_bank|xreg32~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~64_combout\,
	combout => \UNI1|reg_bank|xreg32[1][18]~feeder_combout\);

-- Location: FF_X16_Y12_N15
\UNI1|reg_bank|xreg32[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][18]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][18]~q\);

-- Location: FF_X16_Y9_N25
\UNI1|reg_bank|xreg32[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][18]~q\);

-- Location: FF_X19_Y10_N31
\UNI1|reg_bank|xreg32[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][18]~q\);

-- Location: FF_X16_Y9_N27
\UNI1|reg_bank|xreg32[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][18]~q\);

-- Location: FF_X19_Y10_N13
\UNI1|reg_bank|xreg32[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][18]~q\);

-- Location: LCCOMB_X19_Y10_N12
\UNI1|reg_bank|oREGA[18]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~484_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[5][18]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[4][18]~q\ & ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[4][18]~q\,
	datac => \UNI1|reg_bank|xreg32[5][18]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~484_combout\);

-- Location: LCCOMB_X19_Y10_N30
\UNI1|reg_bank|oREGA[18]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~485_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[18]~484_combout\ & (\UNI1|reg_bank|xreg32[7][18]~q\)) # (!\UNI1|reg_bank|oREGA[18]~484_combout\ & ((\UNI1|reg_bank|xreg32[6][18]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[18]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][18]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][18]~q\,
	datad => \UNI1|reg_bank|oREGA[18]~484_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~485_combout\);

-- Location: LCCOMB_X19_Y12_N2
\UNI1|reg_bank|oREGA[18]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~486_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[18]~485_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][18]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][18]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~485_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~486_combout\);

-- Location: LCCOMB_X19_Y12_N8
\UNI1|reg_bank|oREGA[18]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~487_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[18]~486_combout\ & ((\UNI1|reg_bank|xreg32[3][18]~q\))) # (!\UNI1|reg_bank|oREGA[18]~486_combout\ & (\UNI1|reg_bank|xreg32[2][18]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[18]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[2][18]~q\,
	datac => \UNI1|reg_bank|xreg32[3][18]~q\,
	datad => \UNI1|reg_bank|oREGA[18]~486_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~487_combout\);

-- Location: FF_X25_Y9_N29
\UNI1|reg_bank|xreg32[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][18]~q\);

-- Location: FF_X26_Y9_N23
\UNI1|reg_bank|xreg32[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][18]~q\);

-- Location: LCCOMB_X26_Y9_N22
\UNI1|reg_bank|oREGA[18]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~482_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][18]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][18]~q\,
	datac => \UNI1|reg_bank|xreg32[10][18]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~482_combout\);

-- Location: FF_X25_Y9_N23
\UNI1|reg_bank|xreg32[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][18]~q\);

-- Location: FF_X26_Y9_N5
\UNI1|reg_bank|xreg32[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~64_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][18]~q\);

-- Location: LCCOMB_X26_Y9_N4
\UNI1|reg_bank|oREGA[18]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~483_combout\ = (\UNI1|reg_bank|oREGA[18]~482_combout\ & ((\UNI1|reg_bank|xreg32[11][18]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[18]~482_combout\ & (((\UNI1|reg_bank|xreg32[9][18]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[18]~482_combout\,
	datab => \UNI1|reg_bank|xreg32[11][18]~q\,
	datac => \UNI1|reg_bank|xreg32[9][18]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~483_combout\);

-- Location: LCCOMB_X19_Y12_N24
\UNI1|reg_bank|oREGA[18]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~488_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[26]~0_combout\)) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[18]~483_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[18]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[18]~487_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~483_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~488_combout\);

-- Location: LCCOMB_X19_Y12_N16
\UNI1|reg_bank|oREGA[18]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~491_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[18]~488_combout\ & ((\UNI1|reg_bank|oREGA[18]~490_combout\))) # (!\UNI1|reg_bank|oREGA[18]~488_combout\ & (\UNI1|reg_bank|oREGA[18]~481_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[18]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[18]~481_combout\,
	datab => \UNI1|reg_bank|oREGA[18]~490_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~488_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~491_combout\);

-- Location: LCCOMB_X18_Y12_N26
\UNI1|mux_mem2reg_inst|C[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[18]~27_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[18]~483_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[18]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~483_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~491_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[18]~27_combout\);

-- Location: LCCOMB_X18_Y12_N0
\UNI1|mux_mem2reg_inst|C[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[18]~28_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[18]~27_combout\) # (\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(18) & ((!\UNI1|mux_mem2reg_inst|C[19]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(18),
	datab => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[18]~27_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[18]~28_combout\);

-- Location: LCCOMB_X18_Y12_N8
\UNI1|alu_inst|oResult~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~11_combout\ = (\UNI1|mux_alusrc|C[18]~483_combout\ & (\UNI1|reg_bank|oREGA[18]~491_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~483_combout\,
	datab => \UNI1|reg_bank|oREGA[18]~491_combout\,
	datad => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|alu_inst|oResult~11_combout\);

-- Location: LCCOMB_X19_Y12_N26
\UNI1|reg_bank|oREGA[18]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[18]~492_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[18]~491_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[18]~491_combout\,
	combout => \UNI1|reg_bank|oREGA[18]~492_combout\);

-- Location: LCCOMB_X23_Y9_N12
\UNI1|gen_imm|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux14~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17) & \UNI1|gen_imm|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(17),
	datad => \UNI1|gen_imm|Mux18~0_combout\,
	combout => \UNI1|gen_imm|Mux14~0_combout\);

-- Location: FF_X25_Y12_N31
\UNI1|reg_bank|xreg32[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~59_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][17]~q\);

-- Location: FF_X24_Y9_N13
\UNI1|reg_bank|xreg32[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][17]~q\);

-- Location: LCCOMB_X25_Y8_N26
\UNI1|reg_bank|xreg32[14][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[14][17]~feeder_combout\);

-- Location: FF_X25_Y8_N27
\UNI1|reg_bank|xreg32[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][17]~q\);

-- Location: LCCOMB_X26_Y10_N4
\UNI1|reg_bank|xreg32[12][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[12][17]~feeder_combout\);

-- Location: FF_X26_Y10_N5
\UNI1|reg_bank|xreg32[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][17]~q\);

-- Location: LCCOMB_X25_Y8_N16
\UNI1|mux_alusrc|C[17]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~375_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[14][17]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][17]~q\,
	datab => \UNI1|reg_bank|xreg32[12][17]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[17]~375_combout\);

-- Location: LCCOMB_X24_Y9_N12
\UNI1|mux_alusrc|C[17]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~376_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[17]~375_combout\ & (\UNI1|reg_bank|xreg32[15][17]~q\)) # (!\UNI1|mux_alusrc|C[17]~375_combout\ & 
-- ((\UNI1|reg_bank|xreg32[13][17]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[17]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][17]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][17]~q\,
	datad => \UNI1|mux_alusrc|C[17]~375_combout\,
	combout => \UNI1|mux_alusrc|C[17]~376_combout\);

-- Location: LCCOMB_X21_Y9_N16
\UNI1|reg_bank|xreg32[10][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[10][17]~feeder_combout\);

-- Location: FF_X21_Y9_N17
\UNI1|reg_bank|xreg32[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][17]~q\);

-- Location: FF_X21_Y6_N17
\UNI1|reg_bank|xreg32[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][17]~q\);

-- Location: LCCOMB_X21_Y6_N22
\UNI1|mux_alusrc|C[17]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~358_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][17]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[9][17]~q\,
	datac => \UNI1|reg_bank|xreg32[8][17]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[17]~358_combout\);

-- Location: FF_X21_Y9_N7
\UNI1|reg_bank|xreg32[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][17]~q\);

-- Location: LCCOMB_X24_Y9_N26
\UNI1|mux_alusrc|C[17]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~359_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[17]~358_combout\ & ((\UNI1|reg_bank|xreg32[11][17]~q\))) # (!\UNI1|mux_alusrc|C[17]~358_combout\ & 
-- (\UNI1|reg_bank|xreg32[10][17]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[17]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[10][17]~q\,
	datac => \UNI1|mux_alusrc|C[17]~358_combout\,
	datad => \UNI1|reg_bank|xreg32[11][17]~q\,
	combout => \UNI1|mux_alusrc|C[17]~359_combout\);

-- Location: LCCOMB_X12_Y9_N18
\UNI1|reg_bank|xreg32[31][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[31][17]~feeder_combout\);

-- Location: FF_X12_Y9_N19
\UNI1|reg_bank|xreg32[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][17]~q\);

-- Location: FF_X12_Y10_N31
\UNI1|reg_bank|xreg32[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][17]~q\);

-- Location: FF_X12_Y10_N5
\UNI1|reg_bank|xreg32[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][17]~q\);

-- Location: LCCOMB_X12_Y9_N0
\UNI1|reg_bank|xreg32[19][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[19][17]~feeder_combout\);

-- Location: FF_X12_Y9_N1
\UNI1|reg_bank|xreg32[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][17]~q\);

-- Location: LCCOMB_X12_Y9_N24
\UNI1|mux_alusrc|C[17]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~367_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][17]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][17]~q\,
	datab => \UNI1|reg_bank|xreg32[19][17]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[17]~367_combout\);

-- Location: LCCOMB_X12_Y9_N14
\UNI1|mux_alusrc|C[17]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~368_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[17]~367_combout\ & (\UNI1|reg_bank|xreg32[31][17]~q\)) # (!\UNI1|mux_alusrc|C[17]~367_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][17]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[17]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[31][17]~q\,
	datac => \UNI1|reg_bank|xreg32[27][17]~q\,
	datad => \UNI1|mux_alusrc|C[17]~367_combout\,
	combout => \UNI1|mux_alusrc|C[17]~368_combout\);

-- Location: LCCOMB_X17_Y8_N4
\UNI1|reg_bank|xreg32[21][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[21][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[21][17]~feeder_combout\);

-- Location: FF_X17_Y8_N5
\UNI1|reg_bank|xreg32[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[21][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][17]~q\);

-- Location: FF_X14_Y8_N15
\UNI1|reg_bank|xreg32[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][17]~q\);

-- Location: FF_X17_Y10_N23
\UNI1|reg_bank|xreg32[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][17]~q\);

-- Location: FF_X14_Y8_N25
\UNI1|reg_bank|xreg32[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][17]~q\);

-- Location: LCCOMB_X14_Y8_N24
\UNI1|mux_alusrc|C[17]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~360_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][17]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][17]~q\,
	datac => \UNI1|reg_bank|xreg32[17][17]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[17]~360_combout\);

-- Location: LCCOMB_X14_Y8_N14
\UNI1|mux_alusrc|C[17]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~361_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[17]~360_combout\ & ((\UNI1|reg_bank|xreg32[29][17]~q\))) # (!\UNI1|mux_alusrc|C[17]~360_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][17]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[17]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][17]~q\,
	datac => \UNI1|reg_bank|xreg32[29][17]~q\,
	datad => \UNI1|mux_alusrc|C[17]~360_combout\,
	combout => \UNI1|mux_alusrc|C[17]~361_combout\);

-- Location: FF_X13_Y11_N15
\UNI1|reg_bank|xreg32[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][17]~q\);

-- Location: FF_X14_Y11_N19
\UNI1|reg_bank|xreg32[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][17]~q\);

-- Location: LCCOMB_X13_Y11_N24
\UNI1|reg_bank|xreg32[24][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[24][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[24][17]~feeder_combout\);

-- Location: FF_X13_Y11_N25
\UNI1|reg_bank|xreg32[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[24][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][17]~q\);

-- Location: FF_X14_Y11_N21
\UNI1|reg_bank|xreg32[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][17]~q\);

-- Location: LCCOMB_X14_Y11_N20
\UNI1|mux_alusrc|C[17]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~364_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][17]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][17]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][17]~q\,
	datac => \UNI1|reg_bank|xreg32[16][17]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[17]~364_combout\);

-- Location: LCCOMB_X14_Y11_N18
\UNI1|mux_alusrc|C[17]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~365_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[17]~364_combout\ & ((\UNI1|reg_bank|xreg32[28][17]~q\))) # (!\UNI1|mux_alusrc|C[17]~364_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][17]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[17]~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][17]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][17]~q\,
	datad => \UNI1|mux_alusrc|C[17]~364_combout\,
	combout => \UNI1|mux_alusrc|C[17]~365_combout\);

-- Location: LCCOMB_X24_Y14_N18
\UNI1|reg_bank|xreg32[26][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[26][17]~feeder_combout\);

-- Location: FF_X24_Y14_N19
\UNI1|reg_bank|xreg32[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][17]~q\);

-- Location: FF_X23_Y10_N25
\UNI1|reg_bank|xreg32[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][17]~q\);

-- Location: LCCOMB_X17_Y6_N30
\UNI1|reg_bank|xreg32[18][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[18][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[18][17]~feeder_combout\);

-- Location: FF_X17_Y6_N31
\UNI1|reg_bank|xreg32[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[18][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][17]~q\);

-- Location: LCCOMB_X17_Y6_N8
\UNI1|reg_bank|xreg32[22][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[22][17]~feeder_combout\);

-- Location: FF_X17_Y6_N9
\UNI1|reg_bank|xreg32[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][17]~q\);

-- Location: LCCOMB_X17_Y6_N2
\UNI1|mux_alusrc|C[17]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~362_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[22][17]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][17]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][17]~q\,
	datab => \UNI1|reg_bank|xreg32[22][17]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[17]~362_combout\);

-- Location: LCCOMB_X23_Y10_N24
\UNI1|mux_alusrc|C[17]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~363_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[17]~362_combout\ & ((\UNI1|reg_bank|xreg32[30][17]~q\))) # (!\UNI1|mux_alusrc|C[17]~362_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][17]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[17]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][17]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[30][17]~q\,
	datad => \UNI1|mux_alusrc|C[17]~362_combout\,
	combout => \UNI1|mux_alusrc|C[17]~363_combout\);

-- Location: LCCOMB_X22_Y9_N10
\UNI1|mux_alusrc|C[17]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~366_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # (\UNI1|mux_alusrc|C[17]~363_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[17]~365_combout\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[17]~365_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[17]~363_combout\,
	combout => \UNI1|mux_alusrc|C[17]~366_combout\);

-- Location: LCCOMB_X22_Y9_N4
\UNI1|mux_alusrc|C[17]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~369_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[17]~366_combout\ & (\UNI1|mux_alusrc|C[17]~368_combout\)) # (!\UNI1|mux_alusrc|C[17]~366_combout\ & 
-- ((\UNI1|mux_alusrc|C[17]~361_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[17]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[17]~368_combout\,
	datab => \UNI1|mux_alusrc|C[17]~361_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[17]~366_combout\,
	combout => \UNI1|mux_alusrc|C[17]~369_combout\);

-- Location: LCCOMB_X25_Y10_N16
\UNI1|reg_bank|xreg32[1][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[1][17]~feeder_combout\);

-- Location: FF_X25_Y10_N17
\UNI1|reg_bank|xreg32[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][17]~q\);

-- Location: LCCOMB_X25_Y8_N4
\UNI1|reg_bank|xreg32[7][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[7][17]~feeder_combout\);

-- Location: FF_X25_Y8_N5
\UNI1|reg_bank|xreg32[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][17]~q\);

-- Location: FF_X25_Y12_N15
\UNI1|reg_bank|xreg32[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][17]~q\);

-- Location: FF_X24_Y10_N23
\UNI1|reg_bank|xreg32[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][17]~q\);

-- Location: LCCOMB_X21_Y8_N4
\UNI1|reg_bank|xreg32[4][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[4][17]~feeder_combout\);

-- Location: FF_X21_Y8_N5
\UNI1|reg_bank|xreg32[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][17]~q\);

-- Location: LCCOMB_X21_Y8_N18
\UNI1|mux_alusrc|C[17]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~370_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[6][17]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][17]~q\,
	datab => \UNI1|reg_bank|xreg32[4][17]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[17]~370_combout\);

-- Location: LCCOMB_X25_Y8_N10
\UNI1|mux_alusrc|C[17]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~371_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[17]~370_combout\ & (\UNI1|reg_bank|xreg32[7][17]~q\)) # (!\UNI1|mux_alusrc|C[17]~370_combout\ & 
-- ((\UNI1|reg_bank|xreg32[5][17]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[17]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[7][17]~q\,
	datac => \UNI1|reg_bank|xreg32[5][17]~q\,
	datad => \UNI1|mux_alusrc|C[17]~370_combout\,
	combout => \UNI1|mux_alusrc|C[17]~371_combout\);

-- Location: LCCOMB_X25_Y10_N30
\UNI1|mux_alusrc|C[17]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~372_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[17]~371_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][17]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|reg_bank|xreg32[1][17]~q\,
	datac => \UNI1|mux_alusrc|C[17]~371_combout\,
	datad => \UNI1|mux_alusrc|C[12]~18_combout\,
	combout => \UNI1|mux_alusrc|C[17]~372_combout\);

-- Location: FF_X22_Y9_N21
\UNI1|reg_bank|xreg32[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][17]~q\);

-- Location: LCCOMB_X24_Y14_N30
\UNI1|reg_bank|xreg32[3][17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][17]~feeder_combout\ = \UNI1|reg_bank|xreg32~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~59_combout\,
	combout => \UNI1|reg_bank|xreg32[3][17]~feeder_combout\);

-- Location: FF_X24_Y14_N31
\UNI1|reg_bank|xreg32[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][17]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][17]~q\);

-- Location: LCCOMB_X22_Y9_N20
\UNI1|mux_alusrc|C[17]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~373_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[17]~372_combout\ & ((\UNI1|reg_bank|xreg32[3][17]~q\))) # (!\UNI1|mux_alusrc|C[17]~372_combout\ & (\UNI1|reg_bank|xreg32[2][17]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (\UNI1|mux_alusrc|C[17]~372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|mux_alusrc|C[17]~372_combout\,
	datac => \UNI1|reg_bank|xreg32[2][17]~q\,
	datad => \UNI1|reg_bank|xreg32[3][17]~q\,
	combout => \UNI1|mux_alusrc|C[17]~373_combout\);

-- Location: LCCOMB_X22_Y9_N14
\UNI1|mux_alusrc|C[17]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~374_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\) # ((\UNI1|mux_alusrc|C[17]~369_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (!\UNI1|mux_alusrc|C[12]~13_combout\ & 
-- ((\UNI1|mux_alusrc|C[17]~373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[17]~369_combout\,
	datad => \UNI1|mux_alusrc|C[17]~373_combout\,
	combout => \UNI1|mux_alusrc|C[17]~374_combout\);

-- Location: LCCOMB_X24_Y9_N28
\UNI1|mux_alusrc|C[17]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~377_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[17]~374_combout\ & (\UNI1|mux_alusrc|C[17]~376_combout\)) # (!\UNI1|mux_alusrc|C[17]~374_combout\ & ((\UNI1|mux_alusrc|C[17]~359_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[17]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[17]~376_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[17]~359_combout\,
	datad => \UNI1|mux_alusrc|C[17]~374_combout\,
	combout => \UNI1|mux_alusrc|C[17]~377_combout\);

-- Location: LCCOMB_X24_Y9_N10
\UNI1|mux_alusrc|C[17]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[17]~378_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[17]~377_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux14~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[17]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux14~0_combout\,
	datad => \UNI1|mux_alusrc|C[17]~377_combout\,
	combout => \UNI1|mux_alusrc|C[17]~378_combout\);

-- Location: LCCOMB_X24_Y12_N22
\UNI1|mux_mem2reg_inst|C[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[17]~17_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[17]~378_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[17]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[17]~378_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~386_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[17]~17_combout\);

-- Location: LCCOMB_X24_Y12_N0
\UNI1|mux_mem2reg_inst|C[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[17]~18_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|mux_mem2reg_inst|C[17]~17_combout\) # ((\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(17) & !\UNI1|mux_mem2reg_inst|C[19]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[17]~17_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(17),
	datac => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[17]~18_combout\);

-- Location: LCCOMB_X24_Y12_N4
\UNI1|alu_inst|oResult~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~6_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|reg_bank|oREGA[17]~386_combout\ & \UNI1|mux_alusrc|C[17]~378_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~386_combout\,
	datad => \UNI1|mux_alusrc|C[17]~378_combout\,
	combout => \UNI1|alu_inst|oResult~6_combout\);

-- Location: LCCOMB_X24_Y9_N20
\UNI1|alu_inst|adder|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~58_combout\ = \UNI1|mux_alusrc|C[17]~378_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[17]~378_combout\,
	combout => \UNI1|alu_inst|adder|Add0~58_combout\);

-- Location: FF_X22_Y11_N21
\UNI1|reg_bank|xreg32[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~57_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][16]~q\);

-- Location: LCCOMB_X17_Y15_N14
\UNI1|reg_bank|xreg32[14][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][16]~feeder_combout\ = \UNI1|reg_bank|xreg32~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~57_combout\,
	combout => \UNI1|reg_bank|xreg32[14][16]~feeder_combout\);

-- Location: FF_X17_Y15_N15
\UNI1|reg_bank|xreg32[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][16]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][16]~q\);

-- Location: FF_X16_Y15_N27
\UNI1|reg_bank|xreg32[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][16]~q\);

-- Location: LCCOMB_X16_Y15_N0
\UNI1|reg_bank|oREGA[16]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~363_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[13][16]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][16]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[13][16]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~363_combout\);

-- Location: LCCOMB_X22_Y14_N30
\UNI1|reg_bank|oREGA[16]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~364_combout\ = (\UNI1|reg_bank|oREGA[16]~363_combout\ & ((\UNI1|reg_bank|xreg32[15][16]~q\) # ((!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[16]~363_combout\ & (((\UNI1|reg_bank|xreg32[14][16]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][16]~q\,
	datab => \UNI1|reg_bank|xreg32[14][16]~q\,
	datac => \UNI1|reg_bank|oREGA[16]~363_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~364_combout\);

-- Location: LCCOMB_X12_Y14_N0
\UNI1|reg_bank|xreg32[30][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][16]~feeder_combout\ = \UNI1|reg_bank|xreg32~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~57_combout\,
	combout => \UNI1|reg_bank|xreg32[30][16]~feeder_combout\);

-- Location: FF_X12_Y14_N1
\UNI1|reg_bank|xreg32[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][16]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][16]~q\);

-- Location: LCCOMB_X24_Y14_N14
\UNI1|reg_bank|xreg32[26][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][16]~feeder_combout\ = \UNI1|reg_bank|xreg32~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~57_combout\,
	combout => \UNI1|reg_bank|xreg32[26][16]~feeder_combout\);

-- Location: FF_X24_Y14_N15
\UNI1|reg_bank|xreg32[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][16]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][16]~q\);

-- Location: FF_X16_Y10_N9
\UNI1|reg_bank|xreg32[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][16]~q\);

-- Location: FF_X14_Y10_N27
\UNI1|reg_bank|xreg32[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][16]~q\);

-- Location: LCCOMB_X13_Y10_N2
\UNI1|reg_bank|oREGA[16]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~346_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][16]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][16]~q\,
	datab => \UNI1|reg_bank|xreg32[22][16]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~346_combout\);

-- Location: LCCOMB_X12_Y14_N26
\UNI1|reg_bank|oREGA[16]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~347_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[16]~346_combout\ & (\UNI1|reg_bank|xreg32[30][16]~q\)) # (!\UNI1|reg_bank|oREGA[16]~346_combout\ & ((\UNI1|reg_bank|xreg32[26][16]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[16]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][16]~q\,
	datac => \UNI1|reg_bank|xreg32[26][16]~q\,
	datad => \UNI1|reg_bank|oREGA[16]~346_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~347_combout\);

-- Location: FF_X14_Y11_N27
\UNI1|reg_bank|xreg32[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][16]~q\);

-- Location: FF_X22_Y14_N5
\UNI1|reg_bank|xreg32[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][16]~q\);

-- Location: FF_X14_Y11_N13
\UNI1|reg_bank|xreg32[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][16]~q\);

-- Location: FF_X22_Y14_N19
\UNI1|reg_bank|xreg32[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][16]~q\);

-- Location: LCCOMB_X22_Y14_N18
\UNI1|reg_bank|oREGA[16]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~350_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][16]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][16]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][16]~q\,
	datac => \UNI1|reg_bank|xreg32[20][16]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~350_combout\);

-- Location: LCCOMB_X22_Y14_N4
\UNI1|reg_bank|oREGA[16]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~351_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[16]~350_combout\ & (\UNI1|reg_bank|xreg32[28][16]~q\)) # (!\UNI1|reg_bank|oREGA[16]~350_combout\ & ((\UNI1|reg_bank|xreg32[24][16]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[16]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][16]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][16]~q\,
	datad => \UNI1|reg_bank|oREGA[16]~350_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~351_combout\);

-- Location: FF_X17_Y8_N3
\UNI1|reg_bank|xreg32[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][16]~q\);

-- Location: FF_X17_Y8_N17
\UNI1|reg_bank|xreg32[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][16]~q\);

-- Location: FF_X16_Y10_N15
\UNI1|reg_bank|xreg32[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][16]~q\);

-- Location: FF_X17_Y10_N5
\UNI1|reg_bank|xreg32[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][16]~q\);

-- Location: LCCOMB_X17_Y10_N4
\UNI1|reg_bank|oREGA[16]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~348_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][16]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][16]~q\,
	datac => \UNI1|reg_bank|xreg32[25][16]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~348_combout\);

-- Location: LCCOMB_X17_Y8_N16
\UNI1|reg_bank|oREGA[16]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~349_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[16]~348_combout\ & (\UNI1|reg_bank|xreg32[29][16]~q\)) # (!\UNI1|reg_bank|oREGA[16]~348_combout\ & ((\UNI1|reg_bank|xreg32[21][16]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[16]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][16]~q\,
	datac => \UNI1|reg_bank|xreg32[21][16]~q\,
	datad => \UNI1|reg_bank|oREGA[16]~348_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~349_combout\);

-- Location: LCCOMB_X22_Y14_N8
\UNI1|reg_bank|oREGA[16]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~352_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\) # ((\UNI1|reg_bank|oREGA[16]~349_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (!\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- (\UNI1|reg_bank|oREGA[16]~351_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[16]~351_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~349_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~352_combout\);

-- Location: LCCOMB_X13_Y13_N2
\UNI1|reg_bank|xreg32[23][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][16]~feeder_combout\ = \UNI1|reg_bank|xreg32~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~57_combout\,
	combout => \UNI1|reg_bank|xreg32[23][16]~feeder_combout\);

-- Location: FF_X13_Y13_N3
\UNI1|reg_bank|xreg32[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][16]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][16]~q\);

-- Location: FF_X13_Y13_N19
\UNI1|reg_bank|xreg32[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][16]~q\);

-- Location: FF_X12_Y13_N27
\UNI1|reg_bank|xreg32[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][16]~q\);

-- Location: FF_X12_Y13_N17
\UNI1|reg_bank|xreg32[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][16]~q\);

-- Location: LCCOMB_X13_Y13_N20
\UNI1|reg_bank|oREGA[16]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~353_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[27][16]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][16]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[19][16]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~353_combout\);

-- Location: LCCOMB_X13_Y13_N18
\UNI1|reg_bank|oREGA[16]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~354_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[16]~353_combout\ & ((\UNI1|reg_bank|xreg32[31][16]~q\))) # (!\UNI1|reg_bank|oREGA[16]~353_combout\ & (\UNI1|reg_bank|xreg32[23][16]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[16]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][16]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[31][16]~q\,
	datad => \UNI1|reg_bank|oREGA[16]~353_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~354_combout\);

-- Location: LCCOMB_X22_Y14_N26
\UNI1|reg_bank|oREGA[16]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~355_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[16]~352_combout\ & ((\UNI1|reg_bank|oREGA[16]~354_combout\))) # (!\UNI1|reg_bank|oREGA[16]~352_combout\ & (\UNI1|reg_bank|oREGA[16]~347_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[16]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[16]~347_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[16]~352_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~354_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~355_combout\);

-- Location: LCCOMB_X22_Y11_N14
\UNI1|reg_bank|xreg32~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~58_combout\ = (\reset~input_o\) # (\UNI1|mux_mem2reg_inst|C\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \UNI1|mux_mem2reg_inst|C\(16),
	combout => \UNI1|reg_bank|xreg32~58_combout\);

-- Location: LCCOMB_X23_Y15_N8
\UNI1|reg_bank|xreg32[2][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[2][16]~feeder_combout\ = \UNI1|reg_bank|xreg32~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~58_combout\,
	combout => \UNI1|reg_bank|xreg32[2][16]~feeder_combout\);

-- Location: FF_X23_Y15_N9
\UNI1|reg_bank|xreg32[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[2][16]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][16]~q\);

-- Location: FF_X24_Y15_N31
\UNI1|reg_bank|xreg32[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][16]~q\);

-- Location: LCCOMB_X23_Y15_N2
\UNI1|reg_bank|xreg32[1][16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][16]~feeder_combout\ = \UNI1|reg_bank|xreg32~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~57_combout\,
	combout => \UNI1|reg_bank|xreg32[1][16]~feeder_combout\);

-- Location: FF_X23_Y15_N3
\UNI1|reg_bank|xreg32[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][16]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][16]~q\);

-- Location: FF_X24_Y12_N21
\UNI1|reg_bank|xreg32[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][16]~q\);

-- Location: FF_X24_Y12_N25
\UNI1|reg_bank|xreg32[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][16]~q\);

-- Location: FF_X22_Y11_N15
\UNI1|reg_bank|xreg32[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~58_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][16]~q\);

-- Location: FF_X21_Y10_N19
\UNI1|reg_bank|xreg32[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][16]~q\);

-- Location: LCCOMB_X24_Y12_N18
\UNI1|reg_bank|oREGA[16]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~358_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[5][16]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][16]~q\,
	datab => \UNI1|reg_bank|xreg32[4][16]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~358_combout\);

-- Location: LCCOMB_X24_Y12_N24
\UNI1|reg_bank|oREGA[16]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~359_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[16]~358_combout\ & (\UNI1|reg_bank|xreg32[7][16]~q\)) # (!\UNI1|reg_bank|oREGA[16]~358_combout\ & ((\UNI1|reg_bank|xreg32[6][16]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[16]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[7][16]~q\,
	datac => \UNI1|reg_bank|xreg32[6][16]~q\,
	datad => \UNI1|reg_bank|oREGA[16]~358_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~359_combout\);

-- Location: LCCOMB_X24_Y15_N16
\UNI1|reg_bank|oREGA[16]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~360_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[16]~359_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][16]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][16]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~359_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~360_combout\);

-- Location: LCCOMB_X24_Y15_N30
\UNI1|reg_bank|oREGA[16]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~361_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[16]~360_combout\ & ((\UNI1|reg_bank|xreg32[3][16]~q\))) # (!\UNI1|reg_bank|oREGA[16]~360_combout\ & (\UNI1|reg_bank|xreg32[2][16]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[16]~360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[2][16]~q\,
	datac => \UNI1|reg_bank|xreg32[3][16]~q\,
	datad => \UNI1|reg_bank|oREGA[16]~360_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~361_combout\);

-- Location: FF_X26_Y14_N7
\UNI1|reg_bank|xreg32[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][16]~q\);

-- Location: FF_X26_Y9_N27
\UNI1|reg_bank|xreg32[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][16]~q\);

-- Location: LCCOMB_X26_Y9_N26
\UNI1|reg_bank|oREGA[16]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~356_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][16]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][16]~q\,
	datac => \UNI1|reg_bank|xreg32[10][16]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~356_combout\);

-- Location: FF_X26_Y14_N1
\UNI1|reg_bank|xreg32[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][16]~q\);

-- Location: FF_X26_Y9_N17
\UNI1|reg_bank|xreg32[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][16]~q\);

-- Location: LCCOMB_X26_Y9_N16
\UNI1|reg_bank|oREGA[16]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~357_combout\ = (\UNI1|reg_bank|oREGA[16]~356_combout\ & ((\UNI1|reg_bank|xreg32[11][16]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[16]~356_combout\ & (((\UNI1|reg_bank|xreg32[9][16]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[16]~356_combout\,
	datab => \UNI1|reg_bank|xreg32[11][16]~q\,
	datac => \UNI1|reg_bank|xreg32[9][16]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~357_combout\);

-- Location: LCCOMB_X22_Y14_N12
\UNI1|reg_bank|oREGA[16]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~362_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[26]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[16]~357_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[16]~361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[16]~361_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~357_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~362_combout\);

-- Location: LCCOMB_X22_Y14_N24
\UNI1|reg_bank|oREGA[16]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~365_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[16]~362_combout\ & (\UNI1|reg_bank|oREGA[16]~364_combout\)) # (!\UNI1|reg_bank|oREGA[16]~362_combout\ & ((\UNI1|reg_bank|oREGA[16]~355_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[16]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[16]~364_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[16]~355_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~362_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~365_combout\);

-- Location: LCCOMB_X22_Y14_N14
\UNI1|mux_mem2reg_inst|C[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[16]~15_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[16]~357_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[16]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|mux_alusrc|C[16]~357_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~365_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[16]~15_combout\);

-- Location: LCCOMB_X22_Y11_N0
\UNI1|mux_mem2reg_inst|C[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[16]~16_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # (\UNI1|mux_mem2reg_inst|C[16]~15_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(16) & (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(16),
	datab => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[16]~15_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[16]~16_combout\);

-- Location: LCCOMB_X23_Y15_N0
\UNI1|alu_inst|oResult~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~5_combout\ = (\UNI1|reg_bank|oREGA[16]~365_combout\ & (\UNI1|mux_alusrc|C[16]~357_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[16]~365_combout\,
	datab => \UNI1|mux_alusrc|C[16]~357_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|alu_inst|oResult~5_combout\);

-- Location: LCCOMB_X22_Y14_N2
\UNI1|reg_bank|oREGA[16]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[16]~366_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[16]~365_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[16]~365_combout\,
	combout => \UNI1|reg_bank|oREGA[16]~366_combout\);

-- Location: LCCOMB_X24_Y10_N4
\UNI1|gen_imm|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux16~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15) & \UNI1|gen_imm|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(15),
	datad => \UNI1|gen_imm|Mux18~0_combout\,
	combout => \UNI1|gen_imm|Mux16~0_combout\);

-- Location: FF_X22_Y10_N21
\UNI1|reg_bank|xreg32[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][15]~q\);

-- Location: FF_X22_Y10_N31
\UNI1|reg_bank|xreg32[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][15]~q\);

-- Location: FF_X25_Y14_N25
\UNI1|reg_bank|xreg32[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][15]~q\);

-- Location: FF_X26_Y14_N29
\UNI1|reg_bank|xreg32[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][15]~q\);

-- Location: LCCOMB_X26_Y14_N28
\UNI1|mux_alusrc|C[15]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~316_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][15]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[8][15]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][15]~q\,
	datac => \UNI1|reg_bank|xreg32[8][15]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[15]~316_combout\);

-- Location: LCCOMB_X22_Y10_N30
\UNI1|mux_alusrc|C[15]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~317_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[15]~316_combout\ & (\UNI1|reg_bank|xreg32[11][15]~q\)) # (!\UNI1|mux_alusrc|C[15]~316_combout\ & 
-- ((\UNI1|reg_bank|xreg32[10][15]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[15]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[11][15]~q\,
	datac => \UNI1|reg_bank|xreg32[10][15]~q\,
	datad => \UNI1|mux_alusrc|C[15]~316_combout\,
	combout => \UNI1|mux_alusrc|C[15]~317_combout\);

-- Location: LCCOMB_X26_Y10_N14
\UNI1|reg_bank|xreg32[12][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[12][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[12][15]~feeder_combout\);

-- Location: FF_X26_Y10_N15
\UNI1|reg_bank|xreg32[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[12][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][15]~q\);

-- Location: LCCOMB_X28_Y10_N24
\UNI1|reg_bank|xreg32[14][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[14][15]~feeder_combout\);

-- Location: FF_X28_Y10_N25
\UNI1|reg_bank|xreg32[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][15]~q\);

-- Location: LCCOMB_X25_Y10_N26
\UNI1|mux_alusrc|C[15]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~333_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][15]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][15]~q\,
	datab => \UNI1|reg_bank|xreg32[14][15]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[15]~333_combout\);

-- Location: LCCOMB_X26_Y10_N28
\UNI1|reg_bank|xreg32[13][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[13][15]~feeder_combout\);

-- Location: FF_X26_Y10_N29
\UNI1|reg_bank|xreg32[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][15]~q\);

-- Location: LCCOMB_X25_Y10_N8
\UNI1|mux_alusrc|C[15]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~334_combout\ = (\UNI1|mux_alusrc|C[15]~333_combout\ & (((\UNI1|reg_bank|xreg32[15][15]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[15]~333_combout\ & 
-- (\UNI1|reg_bank|xreg32[13][15]~q\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[15]~333_combout\,
	datab => \UNI1|reg_bank|xreg32[13][15]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|reg_bank|xreg32[15][15]~q\,
	combout => \UNI1|mux_alusrc|C[15]~334_combout\);

-- Location: LCCOMB_X24_Y14_N4
\UNI1|reg_bank|xreg32[3][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[3][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[3][15]~feeder_combout\);

-- Location: FF_X24_Y14_N5
\UNI1|reg_bank|xreg32[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[3][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][15]~q\);

-- Location: FF_X25_Y10_N5
\UNI1|reg_bank|xreg32[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][15]~q\);

-- Location: FF_X25_Y10_N7
\UNI1|reg_bank|xreg32[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][15]~q\);

-- Location: LCCOMB_X12_Y14_N24
\UNI1|reg_bank|xreg32[5][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[5][15]~feeder_combout\);

-- Location: FF_X12_Y14_N25
\UNI1|reg_bank|xreg32[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][15]~q\);

-- Location: LCCOMB_X12_Y16_N16
\UNI1|reg_bank|xreg32[7][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[7][15]~feeder_combout\);

-- Location: FF_X12_Y16_N17
\UNI1|reg_bank|xreg32[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][15]~q\);

-- Location: LCCOMB_X13_Y16_N30
\UNI1|reg_bank|xreg32[4][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[4][15]~feeder_combout\);

-- Location: FF_X13_Y16_N31
\UNI1|reg_bank|xreg32[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][15]~q\);

-- Location: LCCOMB_X13_Y16_N28
\UNI1|reg_bank|xreg32[6][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[6][15]~feeder_combout\);

-- Location: FF_X13_Y16_N29
\UNI1|reg_bank|xreg32[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][15]~q\);

-- Location: LCCOMB_X13_Y16_N26
\UNI1|mux_alusrc|C[15]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~328_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][15]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][15]~q\,
	datab => \UNI1|reg_bank|xreg32[6][15]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[15]~328_combout\);

-- Location: LCCOMB_X12_Y16_N10
\UNI1|mux_alusrc|C[15]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~329_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[15]~328_combout\ & ((\UNI1|reg_bank|xreg32[7][15]~q\))) # (!\UNI1|mux_alusrc|C[15]~328_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][15]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[15]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][15]~q\,
	datab => \UNI1|reg_bank|xreg32[7][15]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[15]~328_combout\,
	combout => \UNI1|mux_alusrc|C[15]~329_combout\);

-- Location: LCCOMB_X25_Y10_N6
\UNI1|mux_alusrc|C[15]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~330_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[15]~329_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][15]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][15]~q\,
	datad => \UNI1|mux_alusrc|C[15]~329_combout\,
	combout => \UNI1|mux_alusrc|C[15]~330_combout\);

-- Location: LCCOMB_X25_Y10_N4
\UNI1|mux_alusrc|C[15]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~331_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[15]~330_combout\ & (\UNI1|reg_bank|xreg32[3][15]~q\)) # (!\UNI1|mux_alusrc|C[15]~330_combout\ & ((\UNI1|reg_bank|xreg32[2][15]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[15]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][15]~q\,
	datac => \UNI1|reg_bank|xreg32[2][15]~q\,
	datad => \UNI1|mux_alusrc|C[15]~330_combout\,
	combout => \UNI1|mux_alusrc|C[15]~331_combout\);

-- Location: FF_X17_Y10_N3
\UNI1|reg_bank|xreg32[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][15]~q\);

-- Location: FF_X16_Y10_N25
\UNI1|reg_bank|xreg32[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][15]~q\);

-- Location: LCCOMB_X16_Y10_N24
\UNI1|mux_alusrc|C[15]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~318_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][15]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][15]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][15]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][15]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[15]~318_combout\);

-- Location: FF_X18_Y10_N21
\UNI1|reg_bank|xreg32[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][15]~q\);

-- Location: FF_X18_Y10_N7
\UNI1|reg_bank|xreg32[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][15]~q\);

-- Location: LCCOMB_X18_Y10_N20
\UNI1|mux_alusrc|C[15]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~319_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[15]~318_combout\ & (\UNI1|reg_bank|xreg32[29][15]~q\)) # (!\UNI1|mux_alusrc|C[15]~318_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][15]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[15]~318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[15]~318_combout\,
	datac => \UNI1|reg_bank|xreg32[29][15]~q\,
	datad => \UNI1|reg_bank|xreg32[21][15]~q\,
	combout => \UNI1|mux_alusrc|C[15]~319_combout\);

-- Location: FF_X12_Y10_N19
\UNI1|reg_bank|xreg32[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][15]~q\);

-- Location: FF_X13_Y10_N23
\UNI1|reg_bank|xreg32[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][15]~q\);

-- Location: LCCOMB_X13_Y10_N4
\UNI1|reg_bank|xreg32[19][15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][15]~feeder_combout\ = \UNI1|reg_bank|xreg32~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~56_combout\,
	combout => \UNI1|reg_bank|xreg32[19][15]~feeder_combout\);

-- Location: FF_X13_Y10_N5
\UNI1|reg_bank|xreg32[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][15]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][15]~q\);

-- Location: FF_X12_Y10_N29
\UNI1|reg_bank|xreg32[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][15]~q\);

-- Location: LCCOMB_X13_Y10_N20
\UNI1|mux_alusrc|C[15]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~325_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # (\UNI1|reg_bank|xreg32[23][15]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][15]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[19][15]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[23][15]~q\,
	combout => \UNI1|mux_alusrc|C[15]~325_combout\);

-- Location: LCCOMB_X13_Y10_N22
\UNI1|mux_alusrc|C[15]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~326_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[15]~325_combout\ & ((\UNI1|reg_bank|xreg32[31][15]~q\))) # (!\UNI1|mux_alusrc|C[15]~325_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][15]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[15]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][15]~q\,
	datac => \UNI1|reg_bank|xreg32[31][15]~q\,
	datad => \UNI1|mux_alusrc|C[15]~325_combout\,
	combout => \UNI1|mux_alusrc|C[15]~326_combout\);

-- Location: FF_X22_Y14_N23
\UNI1|reg_bank|xreg32[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][15]~q\);

-- Location: FF_X14_Y11_N31
\UNI1|reg_bank|xreg32[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][15]~q\);

-- Location: FF_X14_Y11_N29
\UNI1|reg_bank|xreg32[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][15]~q\);

-- Location: FF_X22_Y14_N17
\UNI1|reg_bank|xreg32[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][15]~q\);

-- Location: LCCOMB_X14_Y11_N28
\UNI1|mux_alusrc|C[15]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~322_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][15]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][15]~q\,
	datad => \UNI1|reg_bank|xreg32[24][15]~q\,
	combout => \UNI1|mux_alusrc|C[15]~322_combout\);

-- Location: LCCOMB_X14_Y11_N30
\UNI1|mux_alusrc|C[15]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~323_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[15]~322_combout\ & ((\UNI1|reg_bank|xreg32[28][15]~q\))) # (!\UNI1|mux_alusrc|C[15]~322_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][15]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[15]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][15]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][15]~q\,
	datad => \UNI1|mux_alusrc|C[15]~322_combout\,
	combout => \UNI1|mux_alusrc|C[15]~323_combout\);

-- Location: FF_X14_Y10_N7
\UNI1|reg_bank|xreg32[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][15]~q\);

-- Location: FF_X16_Y10_N27
\UNI1|reg_bank|xreg32[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][15]~q\);

-- Location: LCCOMB_X16_Y10_N26
\UNI1|mux_alusrc|C[15]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~320_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][15]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[22][15]~q\,
	datac => \UNI1|reg_bank|xreg32[18][15]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[15]~320_combout\);

-- Location: FF_X23_Y10_N5
\UNI1|reg_bank|xreg32[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][15]~q\);

-- Location: FF_X14_Y10_N25
\UNI1|reg_bank|xreg32[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~56_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][15]~q\);

-- Location: LCCOMB_X23_Y10_N4
\UNI1|mux_alusrc|C[15]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~321_combout\ = (\UNI1|mux_alusrc|C[15]~320_combout\ & (((\UNI1|reg_bank|xreg32[30][15]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))) # (!\UNI1|mux_alusrc|C[15]~320_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[26][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[15]~320_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[30][15]~q\,
	datad => \UNI1|reg_bank|xreg32[26][15]~q\,
	combout => \UNI1|mux_alusrc|C[15]~321_combout\);

-- Location: LCCOMB_X25_Y10_N0
\UNI1|mux_alusrc|C[15]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~324_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[15]~321_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[15]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[15]~323_combout\,
	datad => \UNI1|mux_alusrc|C[15]~321_combout\,
	combout => \UNI1|mux_alusrc|C[15]~324_combout\);

-- Location: LCCOMB_X25_Y10_N18
\UNI1|mux_alusrc|C[15]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~327_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[15]~324_combout\ & ((\UNI1|mux_alusrc|C[15]~326_combout\))) # (!\UNI1|mux_alusrc|C[15]~324_combout\ & 
-- (\UNI1|mux_alusrc|C[15]~319_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[15]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[15]~319_combout\,
	datab => \UNI1|mux_alusrc|C[15]~326_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[15]~324_combout\,
	combout => \UNI1|mux_alusrc|C[15]~327_combout\);

-- Location: LCCOMB_X25_Y10_N12
\UNI1|mux_alusrc|C[15]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~332_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[15]~327_combout\))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[15]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[15]~331_combout\,
	datad => \UNI1|mux_alusrc|C[15]~327_combout\,
	combout => \UNI1|mux_alusrc|C[15]~332_combout\);

-- Location: LCCOMB_X25_Y10_N22
\UNI1|mux_alusrc|C[15]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~335_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[15]~332_combout\ & ((\UNI1|mux_alusrc|C[15]~334_combout\))) # (!\UNI1|mux_alusrc|C[15]~332_combout\ & (\UNI1|mux_alusrc|C[15]~317_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[15]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[15]~317_combout\,
	datac => \UNI1|mux_alusrc|C[15]~334_combout\,
	datad => \UNI1|mux_alusrc|C[15]~332_combout\,
	combout => \UNI1|mux_alusrc|C[15]~335_combout\);

-- Location: LCCOMB_X24_Y10_N16
\UNI1|mux_alusrc|C[15]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[15]~336_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[15]~335_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux16~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux16~0_combout\,
	datad => \UNI1|mux_alusrc|C[15]~335_combout\,
	combout => \UNI1|mux_alusrc|C[15]~336_combout\);

-- Location: LCCOMB_X24_Y10_N12
\UNI1|alu_inst|oResult~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~4_combout\ = (\UNI1|reg_bank|oREGA[15]~344_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|mux_alusrc|C[15]~336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[15]~344_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|mux_alusrc|C[15]~336_combout\,
	combout => \UNI1|alu_inst|oResult~4_combout\);

-- Location: LCCOMB_X24_Y10_N20
\UNI1|mux_mem2reg_inst|C[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[15]~13_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[15]~336_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[15]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|mux_alusrc|C[15]~336_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~344_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[15]~13_combout\);

-- Location: LCCOMB_X24_Y10_N6
\UNI1|mux_mem2reg_inst|C[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[15]~14_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~3_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[15]~13_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(15),
	datac => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[15]~13_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[15]~14_combout\);

-- Location: LCCOMB_X24_Y10_N22
\UNI1|alu_inst|adder|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~52_combout\ = \UNI1|mux_alusrc|C[15]~336_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[15]~336_combout\,
	combout => \UNI1|alu_inst|adder|Add0~52_combout\);

-- Location: LCCOMB_X14_Y10_N26
\UNI1|gen_imm|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux17~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14) & \UNI1|gen_imm|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(14),
	datad => \UNI1|gen_imm|Mux18~0_combout\,
	combout => \UNI1|gen_imm|Mux17~0_combout\);

-- Location: LCCOMB_X22_Y18_N8
\UNI1|reg_bank|xreg32[14][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[14][14]~feeder_combout\);

-- Location: FF_X22_Y18_N9
\UNI1|reg_bank|xreg32[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][14]~q\);

-- Location: LCCOMB_X30_Y14_N4
\UNI1|reg_bank|xreg32[13][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[13][14]~feeder_combout\);

-- Location: FF_X30_Y14_N5
\UNI1|reg_bank|xreg32[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][14]~q\);

-- Location: FF_X23_Y14_N23
\UNI1|reg_bank|xreg32[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][14]~q\);

-- Location: LCCOMB_X24_Y15_N6
\UNI1|reg_bank|oREGA[14]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~321_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[13][14]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|xreg32[12][14]~q\,
	combout => \UNI1|reg_bank|oREGA[14]~321_combout\);

-- Location: LCCOMB_X24_Y15_N4
\UNI1|reg_bank|oREGA[14]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~322_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[14]~321_combout\ & (\UNI1|reg_bank|xreg32[15][14]~q\)) # (!\UNI1|reg_bank|oREGA[14]~321_combout\ & ((\UNI1|reg_bank|xreg32[14][14]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[14]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[14][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~321_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~322_combout\);

-- Location: LCCOMB_X13_Y13_N14
\UNI1|reg_bank|xreg32[23][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[23][14]~feeder_combout\);

-- Location: FF_X13_Y13_N15
\UNI1|reg_bank|xreg32[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][14]~q\);

-- Location: FF_X13_Y13_N9
\UNI1|reg_bank|xreg32[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][14]~q\);

-- Location: FF_X12_Y13_N7
\UNI1|reg_bank|xreg32[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][14]~q\);

-- Location: FF_X12_Y13_N29
\UNI1|reg_bank|xreg32[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][14]~q\);

-- Location: LCCOMB_X12_Y13_N20
\UNI1|reg_bank|oREGA[14]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~311_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][14]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][14]~q\,
	datab => \UNI1|reg_bank|xreg32[27][14]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~311_combout\);

-- Location: LCCOMB_X13_Y13_N8
\UNI1|reg_bank|oREGA[14]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~312_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[14]~311_combout\ & ((\UNI1|reg_bank|xreg32[31][14]~q\))) # (!\UNI1|reg_bank|oREGA[14]~311_combout\ & (\UNI1|reg_bank|xreg32[23][14]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[14]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][14]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[31][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~311_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~312_combout\);

-- Location: LCCOMB_X14_Y18_N16
\UNI1|reg_bank|xreg32[28][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[28][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[28][14]~feeder_combout\);

-- Location: FF_X14_Y18_N17
\UNI1|reg_bank|xreg32[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[28][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][14]~q\);

-- Location: FF_X22_Y14_N1
\UNI1|reg_bank|xreg32[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][14]~q\);

-- Location: FF_X18_Y14_N15
\UNI1|reg_bank|xreg32[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][14]~q\);

-- Location: FF_X22_Y14_N7
\UNI1|reg_bank|xreg32[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][14]~q\);

-- Location: LCCOMB_X22_Y14_N6
\UNI1|reg_bank|oREGA[14]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~308_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][14]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][14]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~308_combout\);

-- Location: LCCOMB_X22_Y14_N0
\UNI1|reg_bank|oREGA[14]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~309_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[14]~308_combout\ & (\UNI1|reg_bank|xreg32[28][14]~q\)) # (!\UNI1|reg_bank|oREGA[14]~308_combout\ & ((\UNI1|reg_bank|xreg32[24][14]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[14]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~308_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~309_combout\);

-- Location: LCCOMB_X11_Y10_N20
\UNI1|reg_bank|xreg32[29][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[29][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[29][14]~feeder_combout\);

-- Location: FF_X11_Y10_N21
\UNI1|reg_bank|xreg32[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[29][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][14]~q\);

-- Location: FF_X17_Y10_N11
\UNI1|reg_bank|xreg32[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][14]~q\);

-- Location: FF_X16_Y10_N7
\UNI1|reg_bank|xreg32[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][14]~q\);

-- Location: FF_X17_Y10_N13
\UNI1|reg_bank|xreg32[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][14]~q\);

-- Location: LCCOMB_X17_Y10_N12
\UNI1|reg_bank|oREGA[14]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~306_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][14]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][14]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][14]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~306_combout\);

-- Location: LCCOMB_X17_Y10_N10
\UNI1|reg_bank|oREGA[14]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~307_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[14]~306_combout\ & (\UNI1|reg_bank|xreg32[29][14]~q\)) # (!\UNI1|reg_bank|oREGA[14]~306_combout\ & ((\UNI1|reg_bank|xreg32[21][14]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[14]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][14]~q\,
	datac => \UNI1|reg_bank|xreg32[21][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~306_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~307_combout\);

-- Location: LCCOMB_X24_Y15_N8
\UNI1|reg_bank|oREGA[14]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~310_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[14]~307_combout\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[14]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[14]~309_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[14]~307_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~310_combout\);

-- Location: FF_X14_Y10_N23
\UNI1|reg_bank|xreg32[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][14]~q\);

-- Location: FF_X23_Y10_N11
\UNI1|reg_bank|xreg32[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][14]~q\);

-- Location: FF_X16_Y10_N5
\UNI1|reg_bank|xreg32[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][14]~q\);

-- Location: FF_X14_Y10_N21
\UNI1|reg_bank|xreg32[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][14]~q\);

-- Location: LCCOMB_X14_Y10_N20
\UNI1|reg_bank|oREGA[14]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~304_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][14]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][14]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[18][14]~q\,
	datac => \UNI1|reg_bank|xreg32[22][14]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~304_combout\);

-- Location: LCCOMB_X23_Y10_N10
\UNI1|reg_bank|oREGA[14]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~305_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[14]~304_combout\ & ((\UNI1|reg_bank|xreg32[30][14]~q\))) # (!\UNI1|reg_bank|oREGA[14]~304_combout\ & (\UNI1|reg_bank|xreg32[26][14]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[14]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][14]~q\,
	datac => \UNI1|reg_bank|xreg32[30][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~304_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~305_combout\);

-- Location: LCCOMB_X24_Y15_N14
\UNI1|reg_bank|oREGA[14]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~313_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[14]~310_combout\ & (\UNI1|reg_bank|oREGA[14]~312_combout\)) # (!\UNI1|reg_bank|oREGA[14]~310_combout\ & ((\UNI1|reg_bank|oREGA[14]~305_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[14]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[14]~312_combout\,
	datac => \UNI1|reg_bank|oREGA[14]~310_combout\,
	datad => \UNI1|reg_bank|oREGA[14]~305_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~313_combout\);

-- Location: FF_X26_Y14_N11
\UNI1|reg_bank|xreg32[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][14]~q\);

-- Location: LCCOMB_X25_Y14_N20
\UNI1|reg_bank|xreg32[9][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[9][14]~feeder_combout\);

-- Location: FF_X25_Y14_N21
\UNI1|reg_bank|xreg32[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][14]~q\);

-- Location: LCCOMB_X25_Y14_N18
\UNI1|reg_bank|xreg32[10][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[10][14]~feeder_combout\);

-- Location: FF_X25_Y14_N19
\UNI1|reg_bank|xreg32[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][14]~q\);

-- Location: FF_X26_Y14_N13
\UNI1|reg_bank|xreg32[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][14]~q\);

-- Location: LCCOMB_X25_Y14_N4
\UNI1|reg_bank|oREGA[14]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~314_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][14]~q\) # ((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[8][14]~q\ & 
-- !\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[8][14]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~314_combout\);

-- Location: LCCOMB_X25_Y14_N6
\UNI1|reg_bank|oREGA[14]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~315_combout\ = (\UNI1|reg_bank|oREGA[14]~314_combout\ & ((\UNI1|reg_bank|xreg32[11][14]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[14]~314_combout\ & (((\UNI1|reg_bank|xreg32[9][14]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][14]~q\,
	datab => \UNI1|reg_bank|xreg32[9][14]~q\,
	datac => \UNI1|reg_bank|oREGA[14]~314_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~315_combout\);

-- Location: FF_X25_Y13_N27
\UNI1|reg_bank|xreg32[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][14]~q\);

-- Location: FF_X24_Y15_N29
\UNI1|reg_bank|xreg32[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~55_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][14]~q\);

-- Location: LCCOMB_X25_Y13_N4
\UNI1|reg_bank|xreg32[1][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[1][14]~feeder_combout\);

-- Location: FF_X25_Y13_N5
\UNI1|reg_bank|xreg32[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][14]~q\);

-- Location: LCCOMB_X12_Y15_N30
\UNI1|reg_bank|xreg32[7][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[7][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[7][14]~feeder_combout\);

-- Location: FF_X12_Y15_N31
\UNI1|reg_bank|xreg32[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[7][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][14]~q\);

-- Location: LCCOMB_X24_Y15_N22
\UNI1|reg_bank|xreg32[6][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[6][14]~feeder_combout\);

-- Location: FF_X24_Y15_N23
\UNI1|reg_bank|xreg32[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][14]~q\);

-- Location: LCCOMB_X12_Y15_N16
\UNI1|reg_bank|xreg32[4][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[4][14]~feeder_combout\);

-- Location: FF_X12_Y15_N17
\UNI1|reg_bank|xreg32[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][14]~q\);

-- Location: LCCOMB_X11_Y15_N24
\UNI1|reg_bank|xreg32[5][14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][14]~feeder_combout\ = \UNI1|reg_bank|xreg32~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~55_combout\,
	combout => \UNI1|reg_bank|xreg32[5][14]~feeder_combout\);

-- Location: FF_X11_Y15_N25
\UNI1|reg_bank|xreg32[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][14]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][14]~q\);

-- Location: LCCOMB_X11_Y15_N18
\UNI1|reg_bank|oREGA[14]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~316_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][14]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][14]~q\,
	datab => \UNI1|reg_bank|xreg32[5][14]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~316_combout\);

-- Location: LCCOMB_X24_Y15_N20
\UNI1|reg_bank|oREGA[14]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~317_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[14]~316_combout\ & (\UNI1|reg_bank|xreg32[7][14]~q\)) # (!\UNI1|reg_bank|oREGA[14]~316_combout\ & ((\UNI1|reg_bank|xreg32[6][14]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[14]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~316_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~317_combout\);

-- Location: LCCOMB_X24_Y15_N2
\UNI1|reg_bank|oREGA[14]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~318_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[14]~317_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][14]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][14]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datad => \UNI1|reg_bank|oREGA[14]~317_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~318_combout\);

-- Location: LCCOMB_X24_Y15_N28
\UNI1|reg_bank|oREGA[14]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~319_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[14]~318_combout\ & ((\UNI1|reg_bank|xreg32[3][14]~q\))) # (!\UNI1|reg_bank|oREGA[14]~318_combout\ & (\UNI1|reg_bank|xreg32[2][14]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[14]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[2][14]~q\,
	datac => \UNI1|reg_bank|xreg32[3][14]~q\,
	datad => \UNI1|reg_bank|oREGA[14]~318_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~319_combout\);

-- Location: LCCOMB_X24_Y15_N24
\UNI1|reg_bank|oREGA[14]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~320_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[26]~0_combout\)) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[14]~315_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[14]~319_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[14]~315_combout\,
	datad => \UNI1|reg_bank|oREGA[14]~319_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~320_combout\);

-- Location: LCCOMB_X24_Y15_N18
\UNI1|reg_bank|oREGA[14]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~323_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[14]~320_combout\ & (\UNI1|reg_bank|oREGA[14]~322_combout\)) # (!\UNI1|reg_bank|oREGA[14]~320_combout\ & ((\UNI1|reg_bank|oREGA[14]~313_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[14]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[14]~322_combout\,
	datac => \UNI1|reg_bank|oREGA[14]~313_combout\,
	datad => \UNI1|reg_bank|oREGA[14]~320_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~323_combout\);

-- Location: LCCOMB_X23_Y14_N4
\UNI1|alu_inst|oResult~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~3_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|reg_bank|oREGA[14]~323_combout\ & \UNI1|mux_alusrc|C[14]~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[14]~323_combout\,
	datad => \UNI1|mux_alusrc|C[14]~315_combout\,
	combout => \UNI1|alu_inst|oResult~3_combout\);

-- Location: LCCOMB_X24_Y15_N26
\UNI1|mux_mem2reg_inst|C[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[14]~11_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[14]~315_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[14]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|reg_bank|oREGA[14]~323_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|mux_alusrc|C[14]~315_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[14]~11_combout\);

-- Location: LCCOMB_X23_Y14_N26
\UNI1|mux_mem2reg_inst|C[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[14]~12_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # (\UNI1|mux_mem2reg_inst|C[14]~11_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(14) & (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(14),
	datac => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[14]~11_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[14]~12_combout\);

-- Location: LCCOMB_X24_Y15_N0
\UNI1|reg_bank|oREGA[14]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[14]~324_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[14]~323_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[14]~323_combout\,
	combout => \UNI1|reg_bank|oREGA[14]~324_combout\);

-- Location: LCCOMB_X22_Y10_N28
\UNI1|gen_imm|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux18~1_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13) & \UNI1|gen_imm|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(13),
	datad => \UNI1|gen_imm|Mux18~0_combout\,
	combout => \UNI1|gen_imm|Mux18~1_combout\);

-- Location: FF_X26_Y10_N9
\UNI1|reg_bank|xreg32[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][13]~q\);

-- Location: FF_X23_Y10_N7
\UNI1|reg_bank|xreg32[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~54_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][13]~q\);

-- Location: FF_X26_Y10_N31
\UNI1|reg_bank|xreg32[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][13]~q\);

-- Location: LCCOMB_X28_Y10_N28
\UNI1|reg_bank|xreg32[14][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[14][13]~feeder_combout\);

-- Location: FF_X28_Y10_N29
\UNI1|reg_bank|xreg32[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][13]~q\);

-- Location: LCCOMB_X28_Y10_N22
\UNI1|reg_bank|oREGA[13]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~300_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][13]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][13]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][13]~q\,
	datab => \UNI1|reg_bank|xreg32[14][13]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~300_combout\);

-- Location: LCCOMB_X21_Y10_N2
\UNI1|reg_bank|oREGA[13]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~301_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[13]~300_combout\ & ((\UNI1|reg_bank|xreg32[15][13]~q\))) # (!\UNI1|reg_bank|oREGA[13]~300_combout\ & (\UNI1|reg_bank|xreg32[13][13]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[13]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][13]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[15][13]~q\,
	datad => \UNI1|reg_bank|oREGA[13]~300_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~301_combout\);

-- Location: FF_X22_Y10_N13
\UNI1|reg_bank|xreg32[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][13]~q\);

-- Location: FF_X26_Y14_N31
\UNI1|reg_bank|xreg32[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][13]~q\);

-- Location: FF_X25_Y14_N27
\UNI1|reg_bank|xreg32[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][13]~q\);

-- Location: LCCOMB_X25_Y14_N26
\UNI1|reg_bank|oREGA[13]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~283_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][13]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][13]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][13]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~283_combout\);

-- Location: LCCOMB_X21_Y10_N22
\UNI1|reg_bank|oREGA[13]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~284_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[13]~283_combout\ & (\UNI1|reg_bank|xreg32[11][13]~q\)) # (!\UNI1|reg_bank|oREGA[13]~283_combout\ & ((\UNI1|reg_bank|xreg32[10][13]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[13]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][13]~q\,
	datab => \UNI1|reg_bank|xreg32[10][13]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~283_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~284_combout\);

-- Location: LCCOMB_X13_Y10_N18
\UNI1|reg_bank|xreg32[31][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[31][13]~feeder_combout\);

-- Location: FF_X13_Y10_N19
\UNI1|reg_bank|xreg32[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][13]~q\);

-- Location: FF_X12_Y10_N17
\UNI1|reg_bank|xreg32[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][13]~q\);

-- Location: LCCOMB_X13_Y10_N16
\UNI1|reg_bank|xreg32[19][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[19][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[19][13]~feeder_combout\);

-- Location: FF_X13_Y10_N17
\UNI1|reg_bank|xreg32[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[19][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][13]~q\);

-- Location: FF_X12_Y10_N7
\UNI1|reg_bank|xreg32[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][13]~q\);

-- Location: LCCOMB_X12_Y10_N6
\UNI1|reg_bank|oREGA[13]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~292_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][13]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][13]~q\,
	datac => \UNI1|reg_bank|xreg32[27][13]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~292_combout\);

-- Location: LCCOMB_X12_Y10_N16
\UNI1|reg_bank|oREGA[13]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~293_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[13]~292_combout\ & (\UNI1|reg_bank|xreg32[31][13]~q\)) # (!\UNI1|reg_bank|oREGA[13]~292_combout\ & ((\UNI1|reg_bank|xreg32[23][13]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[13]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][13]~q\,
	datac => \UNI1|reg_bank|xreg32[23][13]~q\,
	datad => \UNI1|reg_bank|oREGA[13]~292_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~293_combout\);

-- Location: FF_X18_Y10_N17
\UNI1|reg_bank|xreg32[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][13]~q\);

-- Location: FF_X18_Y10_N19
\UNI1|reg_bank|xreg32[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][13]~q\);

-- Location: LCCOMB_X16_Y10_N12
\UNI1|reg_bank|xreg32[17][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[17][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[17][13]~feeder_combout\);

-- Location: FF_X16_Y10_N13
\UNI1|reg_bank|xreg32[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[17][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][13]~q\);

-- Location: FF_X17_Y10_N19
\UNI1|reg_bank|xreg32[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][13]~q\);

-- Location: LCCOMB_X17_Y10_N18
\UNI1|reg_bank|oREGA[13]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~285_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][13]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][13]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][13]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][13]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~285_combout\);

-- Location: LCCOMB_X18_Y10_N18
\UNI1|reg_bank|oREGA[13]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~286_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[13]~285_combout\ & (\UNI1|reg_bank|xreg32[29][13]~q\)) # (!\UNI1|reg_bank|oREGA[13]~285_combout\ & ((\UNI1|reg_bank|xreg32[21][13]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[13]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][13]~q\,
	datac => \UNI1|reg_bank|xreg32[21][13]~q\,
	datad => \UNI1|reg_bank|oREGA[13]~285_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~286_combout\);

-- Location: FF_X16_Y10_N11
\UNI1|reg_bank|xreg32[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][13]~q\);

-- Location: LCCOMB_X14_Y10_N12
\UNI1|reg_bank|xreg32[22][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[22][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[22][13]~feeder_combout\);

-- Location: FF_X14_Y10_N13
\UNI1|reg_bank|xreg32[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[22][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][13]~q\);

-- Location: LCCOMB_X14_Y10_N10
\UNI1|reg_bank|oREGA[13]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~287_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][13]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][13]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][13]~q\,
	datab => \UNI1|reg_bank|xreg32[22][13]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~287_combout\);

-- Location: LCCOMB_X23_Y10_N12
\UNI1|reg_bank|xreg32[30][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[30][13]~feeder_combout\);

-- Location: FF_X23_Y10_N13
\UNI1|reg_bank|xreg32[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][13]~q\);

-- Location: LCCOMB_X14_Y10_N30
\UNI1|reg_bank|xreg32[26][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[26][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[26][13]~feeder_combout\);

-- Location: FF_X14_Y10_N31
\UNI1|reg_bank|xreg32[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[26][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][13]~q\);

-- Location: LCCOMB_X14_Y10_N16
\UNI1|reg_bank|oREGA[13]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~288_combout\ = (\UNI1|reg_bank|oREGA[13]~287_combout\ & ((\UNI1|reg_bank|xreg32[30][13]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[13]~287_combout\ & (((\UNI1|reg_bank|xreg32[26][13]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[13]~287_combout\,
	datab => \UNI1|reg_bank|xreg32[30][13]~q\,
	datac => \UNI1|reg_bank|xreg32[26][13]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~288_combout\);

-- Location: FF_X18_Y14_N21
\UNI1|reg_bank|xreg32[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][13]~q\);

-- Location: FF_X22_Y14_N11
\UNI1|reg_bank|xreg32[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][13]~q\);

-- Location: LCCOMB_X22_Y14_N10
\UNI1|reg_bank|oREGA[13]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~289_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][13]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][13]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][13]~q\,
	datac => \UNI1|reg_bank|xreg32[20][13]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~289_combout\);

-- Location: FF_X18_Y14_N23
\UNI1|reg_bank|xreg32[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][13]~q\);

-- Location: FF_X22_Y14_N21
\UNI1|reg_bank|xreg32[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][13]~q\);

-- Location: LCCOMB_X22_Y14_N20
\UNI1|reg_bank|oREGA[13]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~290_combout\ = (\UNI1|reg_bank|oREGA[13]~289_combout\ & ((\UNI1|reg_bank|xreg32[28][13]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[13]~289_combout\ & (((\UNI1|reg_bank|xreg32[24][13]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[13]~289_combout\,
	datab => \UNI1|reg_bank|xreg32[28][13]~q\,
	datac => \UNI1|reg_bank|xreg32[24][13]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~290_combout\);

-- Location: LCCOMB_X21_Y10_N28
\UNI1|reg_bank|oREGA[13]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~291_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|oREGA[13]~288_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[13]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[13]~288_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~290_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~291_combout\);

-- Location: LCCOMB_X21_Y10_N6
\UNI1|reg_bank|oREGA[13]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~294_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[13]~291_combout\ & (\UNI1|reg_bank|oREGA[13]~293_combout\)) # (!\UNI1|reg_bank|oREGA[13]~291_combout\ & ((\UNI1|reg_bank|oREGA[13]~286_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[13]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[13]~293_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[13]~286_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~291_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~294_combout\);

-- Location: LCCOMB_X19_Y11_N16
\UNI1|reg_bank|xreg32[2][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[2][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[2][13]~feeder_combout\);

-- Location: FF_X19_Y11_N17
\UNI1|reg_bank|xreg32[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[2][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][13]~q\);

-- Location: FF_X24_Y15_N13
\UNI1|reg_bank|xreg32[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][13]~q\);

-- Location: LCCOMB_X19_Y11_N18
\UNI1|reg_bank|xreg32[1][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[1][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[1][13]~feeder_combout\);

-- Location: FF_X19_Y11_N19
\UNI1|reg_bank|xreg32[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[1][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][13]~q\);

-- Location: FF_X19_Y16_N15
\UNI1|reg_bank|xreg32[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][13]~q\);

-- Location: FF_X24_Y10_N19
\UNI1|reg_bank|xreg32[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][13]~q\);

-- Location: FF_X19_Y16_N1
\UNI1|reg_bank|xreg32[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][13]~q\);

-- Location: FF_X24_Y10_N5
\UNI1|reg_bank|xreg32[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~54_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][13]~q\);

-- Location: LCCOMB_X24_Y10_N10
\UNI1|reg_bank|oREGA[13]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~295_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][13]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][13]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][13]~q\,
	datab => \UNI1|reg_bank|xreg32[6][13]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~295_combout\);

-- Location: LCCOMB_X24_Y10_N18
\UNI1|reg_bank|oREGA[13]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~296_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[13]~295_combout\ & (\UNI1|reg_bank|xreg32[7][13]~q\)) # (!\UNI1|reg_bank|oREGA[13]~295_combout\ & ((\UNI1|reg_bank|xreg32[5][13]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[13]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][13]~q\,
	datac => \UNI1|reg_bank|xreg32[5][13]~q\,
	datad => \UNI1|reg_bank|oREGA[13]~295_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~296_combout\);

-- Location: LCCOMB_X24_Y15_N10
\UNI1|reg_bank|oREGA[13]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~297_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[13]~296_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][13]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][13]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~296_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~297_combout\);

-- Location: LCCOMB_X24_Y15_N12
\UNI1|reg_bank|oREGA[13]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~298_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[13]~297_combout\ & ((\UNI1|reg_bank|xreg32[3][13]~q\))) # (!\UNI1|reg_bank|oREGA[13]~297_combout\ & (\UNI1|reg_bank|xreg32[2][13]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[13]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[2][13]~q\,
	datac => \UNI1|reg_bank|xreg32[3][13]~q\,
	datad => \UNI1|reg_bank|oREGA[13]~297_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~298_combout\);

-- Location: LCCOMB_X21_Y10_N12
\UNI1|reg_bank|oREGA[13]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~299_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[13]~294_combout\) # ((\UNI1|reg_bank|oREGA[26]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- \UNI1|reg_bank|oREGA[13]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[13]~294_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~298_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~299_combout\);

-- Location: LCCOMB_X21_Y10_N20
\UNI1|reg_bank|oREGA[13]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~302_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[13]~299_combout\ & (\UNI1|reg_bank|oREGA[13]~301_combout\)) # (!\UNI1|reg_bank|oREGA[13]~299_combout\ & ((\UNI1|reg_bank|oREGA[13]~284_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[13]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[13]~301_combout\,
	datac => \UNI1|reg_bank|oREGA[13]~284_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~299_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~302_combout\);

-- Location: LCCOMB_X22_Y10_N22
\UNI1|alu_inst|oResult~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~2_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|mux_alusrc|C[13]~294_combout\ & \UNI1|reg_bank|oREGA[13]~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[13]~294_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~302_combout\,
	combout => \UNI1|alu_inst|oResult~2_combout\);

-- Location: LCCOMB_X22_Y10_N16
\UNI1|mux_mem2reg_inst|C[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[13]~9_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[13]~294_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[13]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|mux_alusrc|C[13]~294_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~302_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[13]~9_combout\);

-- Location: LCCOMB_X22_Y10_N26
\UNI1|mux_mem2reg_inst|C[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[13]~10_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~3_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[13]~9_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(13),
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[13]~9_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[13]~10_combout\);

-- Location: LCCOMB_X22_Y10_N0
\UNI1|reg_bank|oREGA[13]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[13]~303_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[13]~302_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[13]~302_combout\,
	combout => \UNI1|reg_bank|oREGA[13]~303_combout\);

-- Location: LCCOMB_X14_Y13_N30
\UNI1|gen_imm|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux19~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) $ 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(12),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \UNI1|gen_imm|Mux19~0_combout\);

-- Location: LCCOMB_X14_Y12_N16
\UNI1|gen_imm|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux19~1_combout\ = (\UNI1|gen_imm|Mux19~0_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & \UNI1|gen_imm|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux19~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(31),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|gen_imm|Mux20~0_combout\,
	combout => \UNI1|gen_imm|Mux19~1_combout\);

-- Location: LCCOMB_X14_Y12_N14
\UNI1|gen_imm|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux19~2_combout\ = (\UNI1|gen_imm|Mux0~3_combout\ & (\UNI1|gen_imm|Mux19~1_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) $ (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datab => \UNI1|gen_imm|Mux0~3_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datad => \UNI1|gen_imm|Mux19~1_combout\,
	combout => \UNI1|gen_imm|Mux19~2_combout\);

-- Location: LCCOMB_X17_Y15_N30
\UNI1|reg_bank|xreg32[14][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[14][12]~feeder_combout\);

-- Location: FF_X17_Y15_N31
\UNI1|reg_bank|xreg32[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][12]~q\);

-- Location: FF_X16_Y15_N23
\UNI1|reg_bank|xreg32[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[12][23]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[12][12]~q\);

-- Location: FF_X16_Y15_N29
\UNI1|reg_bank|xreg32[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][12]~q\);

-- Location: LCCOMB_X16_Y15_N28
\UNI1|reg_bank|oREGA[12]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~279_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[13][12]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[12][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[12][12]~q\,
	datac => \UNI1|reg_bank|xreg32[13][12]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~279_combout\);

-- Location: LCCOMB_X17_Y14_N14
\UNI1|reg_bank|oREGA[12]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~280_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[12]~279_combout\ & ((\UNI1|reg_bank|xreg32[15][12]~q\))) # (!\UNI1|reg_bank|oREGA[12]~279_combout\ & (\UNI1|reg_bank|xreg32[14][12]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[12]~279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][12]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[12]~279_combout\,
	datad => \UNI1|reg_bank|xreg32[15][12]~q\,
	combout => \UNI1|reg_bank|oREGA[12]~280_combout\);

-- Location: LCCOMB_X13_Y13_N10
\UNI1|reg_bank|xreg32[23][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[23][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[23][12]~feeder_combout\);

-- Location: FF_X13_Y13_N11
\UNI1|reg_bank|xreg32[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[23][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][12]~q\);

-- Location: LCCOMB_X13_Y13_N4
\UNI1|reg_bank|xreg32[31][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[31][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[31][12]~feeder_combout\);

-- Location: FF_X13_Y13_N5
\UNI1|reg_bank|xreg32[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[31][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[31][5]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[31][12]~q\);

-- Location: FF_X12_Y13_N5
\UNI1|reg_bank|xreg32[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][12]~q\);

-- Location: FF_X12_Y13_N11
\UNI1|reg_bank|xreg32[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[19][26]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[19][12]~q\);

-- Location: LCCOMB_X16_Y13_N0
\UNI1|reg_bank|oREGA[12]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~269_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][12]~q\) # ((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[19][12]~q\ & 
-- !\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[27][12]~q\,
	datac => \UNI1|reg_bank|xreg32[19][12]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~269_combout\);

-- Location: LCCOMB_X16_Y13_N18
\UNI1|reg_bank|oREGA[12]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~270_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[12]~269_combout\ & ((\UNI1|reg_bank|xreg32[31][12]~q\))) # (!\UNI1|reg_bank|oREGA[12]~269_combout\ & (\UNI1|reg_bank|xreg32[23][12]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[12]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][12]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[31][12]~q\,
	datad => \UNI1|reg_bank|oREGA[12]~269_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~270_combout\);

-- Location: FF_X14_Y12_N9
\UNI1|reg_bank|xreg32[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[26][14]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[26][12]~q\);

-- Location: FF_X16_Y10_N1
\UNI1|reg_bank|xreg32[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[18][31]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[18][12]~q\);

-- Location: FF_X14_Y10_N5
\UNI1|reg_bank|xreg32[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[22][15]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[22][12]~q\);

-- Location: LCCOMB_X14_Y10_N4
\UNI1|reg_bank|oREGA[12]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~262_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][12]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][12]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[18][12]~q\,
	datac => \UNI1|reg_bank|xreg32[22][12]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~262_combout\);

-- Location: LCCOMB_X14_Y12_N10
\UNI1|reg_bank|xreg32[30][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[30][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[30][12]~feeder_combout\);

-- Location: FF_X14_Y12_N11
\UNI1|reg_bank|xreg32[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[30][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[30][16]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[30][12]~q\);

-- Location: LCCOMB_X14_Y12_N12
\UNI1|reg_bank|oREGA[12]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~263_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[12]~262_combout\ & ((\UNI1|reg_bank|xreg32[30][12]~q\))) # (!\UNI1|reg_bank|oREGA[12]~262_combout\ & (\UNI1|reg_bank|xreg32[26][12]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[12]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][12]~q\,
	datac => \UNI1|reg_bank|oREGA[12]~262_combout\,
	datad => \UNI1|reg_bank|xreg32[30][12]~q\,
	combout => \UNI1|reg_bank|oREGA[12]~263_combout\);

-- Location: FF_X18_Y14_N25
\UNI1|reg_bank|xreg32[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[16][20]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[16][12]~q\);

-- Location: FF_X17_Y14_N27
\UNI1|reg_bank|xreg32[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[20][29]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[20][12]~q\);

-- Location: LCCOMB_X17_Y14_N26
\UNI1|reg_bank|oREGA[12]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~266_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][12]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][12]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][12]~q\,
	datac => \UNI1|reg_bank|xreg32[20][12]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~266_combout\);

-- Location: FF_X17_Y14_N29
\UNI1|reg_bank|xreg32[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[24][27]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[24][12]~q\);

-- Location: FF_X18_Y14_N7
\UNI1|reg_bank|xreg32[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[28][19]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[28][12]~q\);

-- Location: LCCOMB_X17_Y14_N28
\UNI1|reg_bank|oREGA[12]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~267_combout\ = (\UNI1|reg_bank|oREGA[12]~266_combout\ & (((\UNI1|reg_bank|xreg32[28][12]~q\)) # (!\UNI1|reg_bank|oREGA[26]~12_combout\))) # (!\UNI1|reg_bank|oREGA[12]~266_combout\ & (\UNI1|reg_bank|oREGA[26]~12_combout\ & 
-- (\UNI1|reg_bank|xreg32[24][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[12]~266_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][12]~q\,
	datad => \UNI1|reg_bank|xreg32[28][12]~q\,
	combout => \UNI1|reg_bank|oREGA[12]~267_combout\);

-- Location: FF_X18_Y10_N29
\UNI1|reg_bank|xreg32[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[29][3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[29][12]~q\);

-- Location: FF_X18_Y10_N23
\UNI1|reg_bank|xreg32[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][12]~q\);

-- Location: FF_X16_Y10_N3
\UNI1|reg_bank|xreg32[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[17][30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[17][12]~q\);

-- Location: FF_X17_Y10_N9
\UNI1|reg_bank|xreg32[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[25][25]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[25][12]~q\);

-- Location: LCCOMB_X17_Y10_N8
\UNI1|reg_bank|oREGA[12]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~264_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][12]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][12]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][12]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][12]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~264_combout\);

-- Location: LCCOMB_X18_Y10_N22
\UNI1|reg_bank|oREGA[12]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~265_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[12]~264_combout\ & (\UNI1|reg_bank|xreg32[29][12]~q\)) # (!\UNI1|reg_bank|oREGA[12]~264_combout\ & ((\UNI1|reg_bank|xreg32[21][12]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[12]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][12]~q\,
	datac => \UNI1|reg_bank|xreg32[21][12]~q\,
	datad => \UNI1|reg_bank|oREGA[12]~264_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~265_combout\);

-- Location: LCCOMB_X17_Y14_N24
\UNI1|reg_bank|oREGA[12]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~268_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\) # (\UNI1|reg_bank|oREGA[12]~265_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[12]~267_combout\ & 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[12]~267_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~265_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~268_combout\);

-- Location: LCCOMB_X17_Y14_N22
\UNI1|reg_bank|oREGA[12]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~271_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[12]~268_combout\ & (\UNI1|reg_bank|oREGA[12]~270_combout\)) # (!\UNI1|reg_bank|oREGA[12]~268_combout\ & ((\UNI1|reg_bank|oREGA[12]~263_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[12]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[12]~270_combout\,
	datac => \UNI1|reg_bank|oREGA[12]~263_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~268_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~271_combout\);

-- Location: FF_X26_Y14_N3
\UNI1|reg_bank|xreg32[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][12]~q\);

-- Location: FF_X25_Y14_N9
\UNI1|reg_bank|xreg32[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][12]~q\);

-- Location: LCCOMB_X25_Y14_N8
\UNI1|reg_bank|oREGA[12]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~272_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][12]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][12]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][12]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][12]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~272_combout\);

-- Location: FF_X25_Y14_N15
\UNI1|reg_bank|xreg32[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][12]~q\);

-- Location: FF_X26_Y14_N21
\UNI1|reg_bank|xreg32[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][12]~q\);

-- Location: LCCOMB_X25_Y14_N14
\UNI1|reg_bank|oREGA[12]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~273_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[12]~272_combout\ & ((\UNI1|reg_bank|xreg32[11][12]~q\))) # (!\UNI1|reg_bank|oREGA[12]~272_combout\ & (\UNI1|reg_bank|xreg32[9][12]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[12]~272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[12]~272_combout\,
	datac => \UNI1|reg_bank|xreg32[9][12]~q\,
	datad => \UNI1|reg_bank|xreg32[11][12]~q\,
	combout => \UNI1|reg_bank|oREGA[12]~273_combout\);

-- Location: FF_X19_Y11_N21
\UNI1|reg_bank|xreg32[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[2][17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[2][12]~q\);

-- Location: FF_X17_Y11_N13
\UNI1|reg_bank|xreg32[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[3][31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[3][12]~q\);

-- Location: FF_X19_Y11_N7
\UNI1|reg_bank|xreg32[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[1][1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[1][12]~q\);

-- Location: LCCOMB_X17_Y11_N22
\UNI1|reg_bank|xreg32[6][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[6][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[6][12]~feeder_combout\);

-- Location: FF_X17_Y11_N23
\UNI1|reg_bank|xreg32[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[6][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[6][24]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[6][12]~q\);

-- Location: FF_X17_Y13_N3
\UNI1|reg_bank|xreg32[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~53_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[7][3]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[7][12]~q\);

-- Location: LCCOMB_X21_Y10_N30
\UNI1|reg_bank|xreg32[5][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[5][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[5][12]~feeder_combout\);

-- Location: FF_X21_Y10_N31
\UNI1|reg_bank|xreg32[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[5][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[5][5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[5][12]~q\);

-- Location: LCCOMB_X21_Y10_N8
\UNI1|reg_bank|xreg32[4][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[4][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[4][12]~feeder_combout\);

-- Location: FF_X21_Y10_N9
\UNI1|reg_bank|xreg32[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[4][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[4][16]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[4][12]~q\);

-- Location: LCCOMB_X21_Y10_N10
\UNI1|reg_bank|oREGA[12]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~274_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[5][12]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][12]~q\,
	datab => \UNI1|reg_bank|xreg32[4][12]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~274_combout\);

-- Location: LCCOMB_X17_Y11_N0
\UNI1|reg_bank|oREGA[12]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~275_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[12]~274_combout\ & ((\UNI1|reg_bank|xreg32[7][12]~q\))) # (!\UNI1|reg_bank|oREGA[12]~274_combout\ & (\UNI1|reg_bank|xreg32[6][12]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[12]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][12]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[7][12]~q\,
	datad => \UNI1|reg_bank|oREGA[12]~274_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~275_combout\);

-- Location: LCCOMB_X17_Y11_N6
\UNI1|reg_bank|oREGA[12]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~276_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[12]~275_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][12]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][12]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~275_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~276_combout\);

-- Location: LCCOMB_X17_Y11_N12
\UNI1|reg_bank|oREGA[12]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~277_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[12]~276_combout\ & ((\UNI1|reg_bank|xreg32[3][12]~q\))) # (!\UNI1|reg_bank|oREGA[12]~276_combout\ & (\UNI1|reg_bank|xreg32[2][12]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[12]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][12]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][12]~q\,
	datad => \UNI1|reg_bank|oREGA[12]~276_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~277_combout\);

-- Location: LCCOMB_X17_Y14_N20
\UNI1|reg_bank|oREGA[12]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~278_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[26]~0_combout\)) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[12]~273_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[12]~277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[12]~273_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~277_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~278_combout\);

-- Location: LCCOMB_X17_Y14_N12
\UNI1|reg_bank|oREGA[12]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~281_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[12]~278_combout\ & (\UNI1|reg_bank|oREGA[12]~280_combout\)) # (!\UNI1|reg_bank|oREGA[12]~278_combout\ & ((\UNI1|reg_bank|oREGA[12]~271_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[12]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[12]~280_combout\,
	datac => \UNI1|reg_bank|oREGA[12]~271_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~278_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~281_combout\);

-- Location: LCCOMB_X14_Y12_N20
\UNI1|alu_inst|oResult~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~1_combout\ = (\UNI1|mux_alusrc|C[12]~273_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[12]~281_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|mux_alusrc|C[12]~273_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~281_combout\,
	combout => \UNI1|alu_inst|oResult~1_combout\);

-- Location: LCCOMB_X17_Y14_N18
\UNI1|reg_bank|oREGA[12]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[12]~282_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[12]~281_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[12]~281_combout\,
	combout => \UNI1|reg_bank|oREGA[12]~282_combout\);

-- Location: LCCOMB_X23_Y12_N8
\UNI1|alu_inst|adder|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~41_combout\ = ((\UNI1|reg_bank|oREGA[11]~261_combout\ $ (\UNI1|alu_inst|adder|Add0~40_combout\ $ (!\UNI1|alu_inst|adder|Add0~39\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~42\ = CARRY((\UNI1|reg_bank|oREGA[11]~261_combout\ & ((\UNI1|alu_inst|adder|Add0~40_combout\) # (!\UNI1|alu_inst|adder|Add0~39\))) # (!\UNI1|reg_bank|oREGA[11]~261_combout\ & (\UNI1|alu_inst|adder|Add0~40_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[11]~261_combout\,
	datab => \UNI1|alu_inst|adder|Add0~40_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~39\,
	combout => \UNI1|alu_inst|adder|Add0~41_combout\,
	cout => \UNI1|alu_inst|adder|Add0~42\);

-- Location: LCCOMB_X23_Y12_N10
\UNI1|alu_inst|adder|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~44_combout\ = (\UNI1|alu_inst|adder|Add0~43_combout\ & ((\UNI1|reg_bank|oREGA[12]~282_combout\ & (\UNI1|alu_inst|adder|Add0~42\ & VCC)) # (!\UNI1|reg_bank|oREGA[12]~282_combout\ & (!\UNI1|alu_inst|adder|Add0~42\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~43_combout\ & ((\UNI1|reg_bank|oREGA[12]~282_combout\ & (!\UNI1|alu_inst|adder|Add0~42\)) # (!\UNI1|reg_bank|oREGA[12]~282_combout\ & ((\UNI1|alu_inst|adder|Add0~42\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~45\ = CARRY((\UNI1|alu_inst|adder|Add0~43_combout\ & (!\UNI1|reg_bank|oREGA[12]~282_combout\ & !\UNI1|alu_inst|adder|Add0~42\)) # (!\UNI1|alu_inst|adder|Add0~43_combout\ & ((!\UNI1|alu_inst|adder|Add0~42\) # 
-- (!\UNI1|reg_bank|oREGA[12]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~43_combout\,
	datab => \UNI1|reg_bank|oREGA[12]~282_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~42\,
	combout => \UNI1|alu_inst|adder|Add0~44_combout\,
	cout => \UNI1|alu_inst|adder|Add0~45\);

-- Location: LCCOMB_X17_Y14_N4
\UNI1|mux_mem2reg_inst|C[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[12]~7_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[12]~273_combout\) # ((\UNI1|reg_bank|oREGA[12]~281_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[12]~281_combout\,
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|mux_alusrc|C[12]~273_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[12]~7_combout\);

-- Location: LCCOMB_X17_Y14_N2
\UNI1|mux_mem2reg_inst|C[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[12]~8_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~2_combout\) # ((\UNI1|mux_mem2reg_inst|C[12]~7_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[12]~7_combout\,
	datad => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(12),
	combout => \UNI1|mux_mem2reg_inst|C[12]~8_combout\);

-- Location: LCCOMB_X14_Y12_N26
\UNI1|mux_mem2reg_inst|C[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(12) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[12]~8_combout\ & ((\UNI1|alu_inst|adder|Add0~44_combout\))) # (!\UNI1|mux_mem2reg_inst|C[12]~8_combout\ & (\UNI1|alu_inst|oResult~1_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[12]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|alu_inst|oResult~1_combout\,
	datac => \UNI1|alu_inst|adder|Add0~44_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[12]~8_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(12));

-- Location: LCCOMB_X13_Y12_N18
\UNI1|reg_bank|xreg32~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~53_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(12),
	combout => \UNI1|reg_bank|xreg32~53_combout\);

-- Location: LCCOMB_X13_Y12_N16
\UNI1|reg_bank|xreg32[15][12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][12]~feeder_combout\ = \UNI1|reg_bank|xreg32~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~53_combout\,
	combout => \UNI1|reg_bank|xreg32[15][12]~feeder_combout\);

-- Location: FF_X13_Y12_N17
\UNI1|reg_bank|xreg32[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][12]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][12]~q\);

-- Location: LCCOMB_X16_Y15_N22
\UNI1|mux_alusrc|C[12]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~270_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|reg_bank|xreg32[13][12]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[12][12]~q\,
	datad => \UNI1|reg_bank|xreg32[13][12]~q\,
	combout => \UNI1|mux_alusrc|C[12]~270_combout\);

-- Location: LCCOMB_X17_Y15_N16
\UNI1|mux_alusrc|C[12]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~271_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[12]~270_combout\ & (\UNI1|reg_bank|xreg32[15][12]~q\)) # (!\UNI1|mux_alusrc|C[12]~270_combout\ & 
-- ((\UNI1|reg_bank|xreg32[14][12]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[12]~270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[14][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~270_combout\,
	combout => \UNI1|mux_alusrc|C[12]~271_combout\);

-- Location: LCCOMB_X16_Y10_N0
\UNI1|mux_alusrc|C[12]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~253_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][12]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][12]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][12]~q\,
	datac => \UNI1|reg_bank|xreg32[18][12]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[12]~253_combout\);

-- Location: LCCOMB_X14_Y12_N8
\UNI1|mux_alusrc|C[12]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~254_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[12]~253_combout\ & (\UNI1|reg_bank|xreg32[30][12]~q\)) # (!\UNI1|mux_alusrc|C[12]~253_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][12]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[12]~253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~253_combout\,
	combout => \UNI1|mux_alusrc|C[12]~254_combout\);

-- Location: LCCOMB_X12_Y13_N10
\UNI1|mux_alusrc|C[12]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~260_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][12]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[19][12]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[19][12]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[12]~260_combout\);

-- Location: LCCOMB_X12_Y13_N4
\UNI1|mux_alusrc|C[12]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~261_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[12]~260_combout\ & (\UNI1|reg_bank|xreg32[31][12]~q\)) # (!\UNI1|mux_alusrc|C[12]~260_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][12]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[12]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[27][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~260_combout\,
	combout => \UNI1|mux_alusrc|C[12]~261_combout\);

-- Location: LCCOMB_X18_Y14_N24
\UNI1|mux_alusrc|C[12]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~257_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][12]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][12]~q\,
	datad => \UNI1|reg_bank|xreg32[24][12]~q\,
	combout => \UNI1|mux_alusrc|C[12]~257_combout\);

-- Location: LCCOMB_X18_Y14_N6
\UNI1|mux_alusrc|C[12]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~258_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[12]~257_combout\ & ((\UNI1|reg_bank|xreg32[28][12]~q\))) # (!\UNI1|mux_alusrc|C[12]~257_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][12]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[12]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~257_combout\,
	combout => \UNI1|mux_alusrc|C[12]~258_combout\);

-- Location: LCCOMB_X16_Y10_N2
\UNI1|mux_alusrc|C[12]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~255_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][12]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][12]~q\,
	datac => \UNI1|reg_bank|xreg32[17][12]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[12]~255_combout\);

-- Location: LCCOMB_X18_Y10_N28
\UNI1|mux_alusrc|C[12]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~256_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[12]~255_combout\ & ((\UNI1|reg_bank|xreg32[29][12]~q\))) # (!\UNI1|mux_alusrc|C[12]~255_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][12]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[12]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[29][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~255_combout\,
	combout => \UNI1|mux_alusrc|C[12]~256_combout\);

-- Location: LCCOMB_X18_Y12_N24
\UNI1|mux_alusrc|C[12]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~259_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[12]~256_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[12]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[12]~258_combout\,
	datad => \UNI1|mux_alusrc|C[12]~256_combout\,
	combout => \UNI1|mux_alusrc|C[12]~259_combout\);

-- Location: LCCOMB_X14_Y12_N30
\UNI1|mux_alusrc|C[12]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~262_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[12]~259_combout\ & ((\UNI1|mux_alusrc|C[12]~261_combout\))) # (!\UNI1|mux_alusrc|C[12]~259_combout\ & 
-- (\UNI1|mux_alusrc|C[12]~254_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[12]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~254_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[12]~261_combout\,
	datad => \UNI1|mux_alusrc|C[12]~259_combout\,
	combout => \UNI1|mux_alusrc|C[12]~262_combout\);

-- Location: LCCOMB_X26_Y14_N2
\UNI1|mux_alusrc|C[12]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~263_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][12]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][12]~q\,
	datac => \UNI1|reg_bank|xreg32[8][12]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[12]~263_combout\);

-- Location: LCCOMB_X26_Y14_N20
\UNI1|mux_alusrc|C[12]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~264_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[12]~263_combout\ & ((\UNI1|reg_bank|xreg32[11][12]~q\))) # (!\UNI1|mux_alusrc|C[12]~263_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][12]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[12]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][12]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[11][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~263_combout\,
	combout => \UNI1|mux_alusrc|C[12]~264_combout\);

-- Location: LCCOMB_X21_Y10_N24
\UNI1|mux_alusrc|C[12]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~265_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][12]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][12]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][12]~q\,
	datab => \UNI1|reg_bank|xreg32[4][12]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[12]~265_combout\);

-- Location: LCCOMB_X17_Y13_N2
\UNI1|mux_alusrc|C[12]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~266_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[12]~265_combout\ & ((\UNI1|reg_bank|xreg32[7][12]~q\))) # (!\UNI1|mux_alusrc|C[12]~265_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][12]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[12]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[6][12]~q\,
	datac => \UNI1|reg_bank|xreg32[7][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~265_combout\,
	combout => \UNI1|mux_alusrc|C[12]~266_combout\);

-- Location: LCCOMB_X19_Y11_N6
\UNI1|mux_alusrc|C[12]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~267_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[12]~266_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~266_combout\,
	combout => \UNI1|mux_alusrc|C[12]~267_combout\);

-- Location: LCCOMB_X19_Y11_N20
\UNI1|mux_alusrc|C[12]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~268_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[12]~267_combout\ & (\UNI1|reg_bank|xreg32[3][12]~q\)) # (!\UNI1|mux_alusrc|C[12]~267_combout\ & ((\UNI1|reg_bank|xreg32[2][12]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[12]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][12]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][12]~q\,
	datad => \UNI1|mux_alusrc|C[12]~267_combout\,
	combout => \UNI1|mux_alusrc|C[12]~268_combout\);

-- Location: LCCOMB_X14_Y12_N24
\UNI1|mux_alusrc|C[12]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~269_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\) # ((\UNI1|mux_alusrc|C[12]~264_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- ((\UNI1|mux_alusrc|C[12]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[12]~264_combout\,
	datad => \UNI1|mux_alusrc|C[12]~268_combout\,
	combout => \UNI1|mux_alusrc|C[12]~269_combout\);

-- Location: LCCOMB_X14_Y12_N2
\UNI1|mux_alusrc|C[12]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~272_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~269_combout\ & (\UNI1|mux_alusrc|C[12]~271_combout\)) # (!\UNI1|mux_alusrc|C[12]~269_combout\ & ((\UNI1|mux_alusrc|C[12]~262_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[12]~269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~271_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[12]~262_combout\,
	datad => \UNI1|mux_alusrc|C[12]~269_combout\,
	combout => \UNI1|mux_alusrc|C[12]~272_combout\);

-- Location: LCCOMB_X14_Y12_N0
\UNI1|mux_alusrc|C[12]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[12]~273_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[12]~272_combout\) # ((\UNI1|gen_imm|Mux19~2_combout\ & !\UNI1|ctrl_unit|Mux7~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (\UNI1|gen_imm|Mux19~2_combout\ & (!\UNI1|ctrl_unit|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|gen_imm|Mux19~2_combout\,
	datac => \UNI1|ctrl_unit|Mux7~0_combout\,
	datad => \UNI1|mux_alusrc|C[12]~272_combout\,
	combout => \UNI1|mux_alusrc|C[12]~273_combout\);

-- Location: LCCOMB_X14_Y12_N18
\UNI1|alu_inst|adder|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~43_combout\ = \UNI1|mux_alusrc|C[12]~273_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[12]~273_combout\,
	combout => \UNI1|alu_inst|adder|Add0~43_combout\);

-- Location: LCCOMB_X23_Y12_N12
\UNI1|alu_inst|adder|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~47_combout\ = ((\UNI1|alu_inst|adder|Add0~46_combout\ $ (\UNI1|reg_bank|oREGA[13]~303_combout\ $ (!\UNI1|alu_inst|adder|Add0~45\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~48\ = CARRY((\UNI1|alu_inst|adder|Add0~46_combout\ & ((\UNI1|reg_bank|oREGA[13]~303_combout\) # (!\UNI1|alu_inst|adder|Add0~45\))) # (!\UNI1|alu_inst|adder|Add0~46_combout\ & (\UNI1|reg_bank|oREGA[13]~303_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~46_combout\,
	datab => \UNI1|reg_bank|oREGA[13]~303_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~45\,
	combout => \UNI1|alu_inst|adder|Add0~47_combout\,
	cout => \UNI1|alu_inst|adder|Add0~48\);

-- Location: LCCOMB_X23_Y10_N20
\UNI1|mux_mem2reg_inst|C[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(13) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[13]~10_combout\ & ((\UNI1|alu_inst|adder|Add0~47_combout\))) # (!\UNI1|mux_mem2reg_inst|C[13]~10_combout\ & (\UNI1|alu_inst|oResult~2_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|alu_inst|oResult~2_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[13]~10_combout\,
	datad => \UNI1|alu_inst|adder|Add0~47_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(13));

-- Location: LCCOMB_X23_Y10_N6
\UNI1|reg_bank|xreg32~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~54_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(13),
	combout => \UNI1|reg_bank|xreg32~54_combout\);

-- Location: LCCOMB_X22_Y10_N6
\UNI1|reg_bank|xreg32[11][13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[11][13]~feeder_combout\ = \UNI1|reg_bank|xreg32~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~54_combout\,
	combout => \UNI1|reg_bank|xreg32[11][13]~feeder_combout\);

-- Location: FF_X22_Y10_N7
\UNI1|reg_bank|xreg32[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[11][13]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][13]~q\);

-- Location: LCCOMB_X26_Y14_N30
\UNI1|mux_alusrc|C[13]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~274_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][13]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[8][13]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][13]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][13]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[13]~274_combout\);

-- Location: LCCOMB_X22_Y10_N12
\UNI1|mux_alusrc|C[13]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~275_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[13]~274_combout\ & (\UNI1|reg_bank|xreg32[11][13]~q\)) # (!\UNI1|mux_alusrc|C[13]~274_combout\ & 
-- ((\UNI1|reg_bank|xreg32[10][13]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[13]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][13]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[10][13]~q\,
	datad => \UNI1|mux_alusrc|C[13]~274_combout\,
	combout => \UNI1|mux_alusrc|C[13]~275_combout\);

-- Location: LCCOMB_X26_Y10_N30
\UNI1|mux_alusrc|C[13]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~291_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][13]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[12][13]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][13]~q\,
	datac => \UNI1|reg_bank|xreg32[12][13]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[13]~291_combout\);

-- Location: LCCOMB_X26_Y10_N8
\UNI1|mux_alusrc|C[13]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~292_combout\ = (\UNI1|mux_alusrc|C[13]~291_combout\ & (((\UNI1|reg_bank|xreg32[15][13]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))) # (!\UNI1|mux_alusrc|C[13]~291_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[13][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[13]~291_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][13]~q\,
	datad => \UNI1|reg_bank|xreg32[15][13]~q\,
	combout => \UNI1|mux_alusrc|C[13]~292_combout\);

-- Location: LCCOMB_X13_Y10_N28
\UNI1|mux_alusrc|C[13]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~283_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # (\UNI1|reg_bank|xreg32[23][13]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][13]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[19][13]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[23][13]~q\,
	combout => \UNI1|mux_alusrc|C[13]~283_combout\);

-- Location: LCCOMB_X13_Y10_N10
\UNI1|mux_alusrc|C[13]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~284_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[13]~283_combout\ & (\UNI1|reg_bank|xreg32[31][13]~q\)) # (!\UNI1|mux_alusrc|C[13]~283_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][13]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[13]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[31][13]~q\,
	datac => \UNI1|mux_alusrc|C[13]~283_combout\,
	datad => \UNI1|reg_bank|xreg32[27][13]~q\,
	combout => \UNI1|mux_alusrc|C[13]~284_combout\);

-- Location: LCCOMB_X17_Y10_N28
\UNI1|mux_alusrc|C[13]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~276_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][13]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][13]~q\,
	datab => \UNI1|reg_bank|xreg32[25][13]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[13]~276_combout\);

-- Location: LCCOMB_X18_Y10_N16
\UNI1|mux_alusrc|C[13]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~277_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[13]~276_combout\ & ((\UNI1|reg_bank|xreg32[29][13]~q\))) # (!\UNI1|mux_alusrc|C[13]~276_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][13]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[13]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][13]~q\,
	datac => \UNI1|reg_bank|xreg32[29][13]~q\,
	datad => \UNI1|mux_alusrc|C[13]~276_combout\,
	combout => \UNI1|mux_alusrc|C[13]~277_combout\);

-- Location: LCCOMB_X18_Y14_N20
\UNI1|mux_alusrc|C[13]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~280_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][13]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][13]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][13]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[13]~280_combout\);

-- Location: LCCOMB_X18_Y14_N22
\UNI1|mux_alusrc|C[13]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~281_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[13]~280_combout\ & ((\UNI1|reg_bank|xreg32[28][13]~q\))) # (!\UNI1|mux_alusrc|C[13]~280_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][13]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[13]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][13]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][13]~q\,
	datad => \UNI1|mux_alusrc|C[13]~280_combout\,
	combout => \UNI1|mux_alusrc|C[13]~281_combout\);

-- Location: LCCOMB_X16_Y10_N10
\UNI1|mux_alusrc|C[13]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~278_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][13]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][13]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[18][13]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[13]~278_combout\);

-- Location: LCCOMB_X23_Y10_N8
\UNI1|mux_alusrc|C[13]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~279_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[13]~278_combout\ & (\UNI1|reg_bank|xreg32[30][13]~q\)) # (!\UNI1|mux_alusrc|C[13]~278_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][13]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[13]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][13]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][13]~q\,
	datad => \UNI1|mux_alusrc|C[13]~278_combout\,
	combout => \UNI1|mux_alusrc|C[13]~279_combout\);

-- Location: LCCOMB_X18_Y14_N16
\UNI1|mux_alusrc|C[13]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~282_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|mux_alusrc|C[13]~279_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[13]~281_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[13]~281_combout\,
	datad => \UNI1|mux_alusrc|C[13]~279_combout\,
	combout => \UNI1|mux_alusrc|C[13]~282_combout\);

-- Location: LCCOMB_X18_Y14_N26
\UNI1|mux_alusrc|C[13]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~285_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[13]~282_combout\ & (\UNI1|mux_alusrc|C[13]~284_combout\)) # (!\UNI1|mux_alusrc|C[13]~282_combout\ & 
-- ((\UNI1|mux_alusrc|C[13]~277_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[13]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[13]~284_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[13]~277_combout\,
	datad => \UNI1|mux_alusrc|C[13]~282_combout\,
	combout => \UNI1|mux_alusrc|C[13]~285_combout\);

-- Location: LCCOMB_X19_Y16_N28
\UNI1|mux_alusrc|C[13]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~286_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][13]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[4][13]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[6][13]~q\,
	combout => \UNI1|mux_alusrc|C[13]~286_combout\);

-- Location: LCCOMB_X19_Y16_N14
\UNI1|mux_alusrc|C[13]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~287_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[13]~286_combout\ & ((\UNI1|reg_bank|xreg32[7][13]~q\))) # (!\UNI1|mux_alusrc|C[13]~286_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][13]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[13]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][13]~q\,
	datac => \UNI1|reg_bank|xreg32[7][13]~q\,
	datad => \UNI1|mux_alusrc|C[13]~286_combout\,
	combout => \UNI1|mux_alusrc|C[13]~287_combout\);

-- Location: LCCOMB_X19_Y11_N24
\UNI1|mux_alusrc|C[13]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~288_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[13]~287_combout\) # (!\UNI1|mux_alusrc|C[12]~17_combout\)))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][13]~q\ & 
-- (\UNI1|mux_alusrc|C[12]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|reg_bank|xreg32[1][13]~q\,
	datac => \UNI1|mux_alusrc|C[12]~17_combout\,
	datad => \UNI1|mux_alusrc|C[13]~287_combout\,
	combout => \UNI1|mux_alusrc|C[13]~288_combout\);

-- Location: LCCOMB_X19_Y11_N22
\UNI1|mux_alusrc|C[13]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~289_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[13]~288_combout\ & (\UNI1|reg_bank|xreg32[3][13]~q\)) # (!\UNI1|mux_alusrc|C[13]~288_combout\ & ((\UNI1|reg_bank|xreg32[2][13]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[13]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][13]~q\,
	datab => \UNI1|reg_bank|xreg32[2][13]~q\,
	datac => \UNI1|mux_alusrc|C[12]~14_combout\,
	datad => \UNI1|mux_alusrc|C[13]~288_combout\,
	combout => \UNI1|mux_alusrc|C[13]~289_combout\);

-- Location: LCCOMB_X18_Y14_N8
\UNI1|mux_alusrc|C[13]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~290_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[13]~285_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[13]~289_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[13]~285_combout\,
	datad => \UNI1|mux_alusrc|C[13]~289_combout\,
	combout => \UNI1|mux_alusrc|C[13]~290_combout\);

-- Location: LCCOMB_X22_Y10_N2
\UNI1|mux_alusrc|C[13]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~293_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[13]~290_combout\ & ((\UNI1|mux_alusrc|C[13]~292_combout\))) # (!\UNI1|mux_alusrc|C[13]~290_combout\ & (\UNI1|mux_alusrc|C[13]~275_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[13]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[13]~275_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[13]~292_combout\,
	datad => \UNI1|mux_alusrc|C[13]~290_combout\,
	combout => \UNI1|mux_alusrc|C[13]~293_combout\);

-- Location: LCCOMB_X22_Y10_N18
\UNI1|mux_alusrc|C[13]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[13]~294_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[13]~293_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux18~1_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[13]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|gen_imm|Mux18~1_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[13]~293_combout\,
	combout => \UNI1|mux_alusrc|C[13]~294_combout\);

-- Location: LCCOMB_X22_Y10_N4
\UNI1|alu_inst|adder|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~46_combout\ = \UNI1|mux_alusrc|C[13]~294_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[13]~294_combout\,
	combout => \UNI1|alu_inst|adder|Add0~46_combout\);

-- Location: LCCOMB_X23_Y12_N14
\UNI1|alu_inst|adder|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~50_combout\ = (\UNI1|alu_inst|adder|Add0~49_combout\ & ((\UNI1|reg_bank|oREGA[14]~324_combout\ & (\UNI1|alu_inst|adder|Add0~48\ & VCC)) # (!\UNI1|reg_bank|oREGA[14]~324_combout\ & (!\UNI1|alu_inst|adder|Add0~48\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~49_combout\ & ((\UNI1|reg_bank|oREGA[14]~324_combout\ & (!\UNI1|alu_inst|adder|Add0~48\)) # (!\UNI1|reg_bank|oREGA[14]~324_combout\ & ((\UNI1|alu_inst|adder|Add0~48\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~51\ = CARRY((\UNI1|alu_inst|adder|Add0~49_combout\ & (!\UNI1|reg_bank|oREGA[14]~324_combout\ & !\UNI1|alu_inst|adder|Add0~48\)) # (!\UNI1|alu_inst|adder|Add0~49_combout\ & ((!\UNI1|alu_inst|adder|Add0~48\) # 
-- (!\UNI1|reg_bank|oREGA[14]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~49_combout\,
	datab => \UNI1|reg_bank|oREGA[14]~324_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~48\,
	combout => \UNI1|alu_inst|adder|Add0~50_combout\,
	cout => \UNI1|alu_inst|adder|Add0~51\);

-- Location: LCCOMB_X23_Y14_N20
\UNI1|mux_mem2reg_inst|C[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(14) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[14]~12_combout\ & ((\UNI1|alu_inst|adder|Add0~50_combout\))) # (!\UNI1|mux_mem2reg_inst|C[14]~12_combout\ & (\UNI1|alu_inst|oResult~3_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|alu_inst|oResult~3_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[14]~12_combout\,
	datad => \UNI1|alu_inst|adder|Add0~50_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(14));

-- Location: LCCOMB_X23_Y14_N0
\UNI1|reg_bank|xreg32~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~55_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(14),
	combout => \UNI1|reg_bank|xreg32~55_combout\);

-- Location: FF_X23_Y14_N1
\UNI1|reg_bank|xreg32[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~55_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][14]~q\);

-- Location: LCCOMB_X23_Y14_N6
\UNI1|mux_alusrc|C[14]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~312_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[13][14]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][14]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][14]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[14]~312_combout\);

-- Location: LCCOMB_X22_Y18_N2
\UNI1|mux_alusrc|C[14]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~313_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[14]~312_combout\ & (\UNI1|reg_bank|xreg32[15][14]~q\)) # (!\UNI1|mux_alusrc|C[14]~312_combout\ & 
-- ((\UNI1|reg_bank|xreg32[14][14]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[14]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][14]~q\,
	datab => \UNI1|reg_bank|xreg32[14][14]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[14]~312_combout\,
	combout => \UNI1|mux_alusrc|C[14]~313_combout\);

-- Location: LCCOMB_X12_Y13_N6
\UNI1|mux_alusrc|C[14]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~302_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][14]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[19][14]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][14]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[19][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[14]~302_combout\);

-- Location: LCCOMB_X12_Y13_N28
\UNI1|mux_alusrc|C[14]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~303_combout\ = (\UNI1|mux_alusrc|C[14]~302_combout\ & ((\UNI1|reg_bank|xreg32[31][14]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[14]~302_combout\ & 
-- (((\UNI1|reg_bank|xreg32[27][14]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[14]~302_combout\,
	datab => \UNI1|reg_bank|xreg32[31][14]~q\,
	datac => \UNI1|reg_bank|xreg32[27][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[14]~303_combout\);

-- Location: LCCOMB_X16_Y10_N4
\UNI1|mux_alusrc|C[14]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~295_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # ((\UNI1|reg_bank|xreg32[22][14]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[18][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[18][14]~q\,
	datad => \UNI1|reg_bank|xreg32[22][14]~q\,
	combout => \UNI1|mux_alusrc|C[14]~295_combout\);

-- Location: LCCOMB_X14_Y10_N22
\UNI1|mux_alusrc|C[14]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~296_combout\ = (\UNI1|mux_alusrc|C[14]~295_combout\ & (((\UNI1|reg_bank|xreg32[30][14]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))) # (!\UNI1|mux_alusrc|C[14]~295_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[26][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[14]~295_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][14]~q\,
	datad => \UNI1|reg_bank|xreg32[30][14]~q\,
	combout => \UNI1|mux_alusrc|C[14]~296_combout\);

-- Location: LCCOMB_X16_Y10_N6
\UNI1|mux_alusrc|C[14]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~297_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][14]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][14]~q\,
	datac => \UNI1|reg_bank|xreg32[17][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[14]~297_combout\);

-- Location: LCCOMB_X11_Y10_N22
\UNI1|mux_alusrc|C[14]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~298_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[14]~297_combout\ & ((\UNI1|reg_bank|xreg32[29][14]~q\))) # (!\UNI1|mux_alusrc|C[14]~297_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][14]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[14]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][14]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[29][14]~q\,
	datad => \UNI1|mux_alusrc|C[14]~297_combout\,
	combout => \UNI1|mux_alusrc|C[14]~298_combout\);

-- Location: LCCOMB_X18_Y14_N14
\UNI1|mux_alusrc|C[14]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~299_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][14]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][14]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][14]~q\,
	datac => \UNI1|reg_bank|xreg32[16][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[14]~299_combout\);

-- Location: LCCOMB_X14_Y18_N14
\UNI1|mux_alusrc|C[14]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~300_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[14]~299_combout\ & (\UNI1|reg_bank|xreg32[28][14]~q\)) # (!\UNI1|mux_alusrc|C[14]~299_combout\ & 
-- ((\UNI1|reg_bank|xreg32[20][14]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[14]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[28][14]~q\,
	datac => \UNI1|mux_alusrc|C[14]~299_combout\,
	datad => \UNI1|reg_bank|xreg32[20][14]~q\,
	combout => \UNI1|mux_alusrc|C[14]~300_combout\);

-- Location: LCCOMB_X14_Y10_N2
\UNI1|mux_alusrc|C[14]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~301_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[14]~298_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[14]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[14]~298_combout\,
	datad => \UNI1|mux_alusrc|C[14]~300_combout\,
	combout => \UNI1|mux_alusrc|C[14]~301_combout\);

-- Location: LCCOMB_X14_Y10_N8
\UNI1|mux_alusrc|C[14]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~304_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[14]~301_combout\ & (\UNI1|mux_alusrc|C[14]~303_combout\)) # (!\UNI1|mux_alusrc|C[14]~301_combout\ & 
-- ((\UNI1|mux_alusrc|C[14]~296_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[14]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[14]~303_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[14]~296_combout\,
	datad => \UNI1|mux_alusrc|C[14]~301_combout\,
	combout => \UNI1|mux_alusrc|C[14]~304_combout\);

-- Location: LCCOMB_X12_Y15_N4
\UNI1|mux_alusrc|C[14]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~307_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][14]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[4][14]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|reg_bank|xreg32[5][14]~q\,
	combout => \UNI1|mux_alusrc|C[14]~307_combout\);

-- Location: LCCOMB_X12_Y15_N14
\UNI1|mux_alusrc|C[14]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~308_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[14]~307_combout\ & (\UNI1|reg_bank|xreg32[7][14]~q\)) # (!\UNI1|mux_alusrc|C[14]~307_combout\ & 
-- ((\UNI1|reg_bank|xreg32[6][14]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[14]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[7][14]~q\,
	datac => \UNI1|mux_alusrc|C[14]~307_combout\,
	datad => \UNI1|reg_bank|xreg32[6][14]~q\,
	combout => \UNI1|mux_alusrc|C[14]~308_combout\);

-- Location: LCCOMB_X25_Y13_N6
\UNI1|mux_alusrc|C[14]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~309_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[14]~308_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][14]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|reg_bank|xreg32[1][14]~q\,
	datac => \UNI1|mux_alusrc|C[12]~18_combout\,
	datad => \UNI1|mux_alusrc|C[14]~308_combout\,
	combout => \UNI1|mux_alusrc|C[14]~309_combout\);

-- Location: LCCOMB_X25_Y13_N26
\UNI1|mux_alusrc|C[14]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~310_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[14]~309_combout\ & (\UNI1|reg_bank|xreg32[3][14]~q\)) # (!\UNI1|mux_alusrc|C[14]~309_combout\ & ((\UNI1|reg_bank|xreg32[2][14]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[14]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][14]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][14]~q\,
	datad => \UNI1|mux_alusrc|C[14]~309_combout\,
	combout => \UNI1|mux_alusrc|C[14]~310_combout\);

-- Location: LCCOMB_X26_Y14_N12
\UNI1|mux_alusrc|C[14]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~305_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][14]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][14]~q\,
	datac => \UNI1|reg_bank|xreg32[8][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[14]~305_combout\);

-- Location: LCCOMB_X26_Y14_N10
\UNI1|mux_alusrc|C[14]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~306_combout\ = (\UNI1|mux_alusrc|C[14]~305_combout\ & (((\UNI1|reg_bank|xreg32[11][14]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[14]~305_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][14]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[14]~305_combout\,
	datab => \UNI1|reg_bank|xreg32[9][14]~q\,
	datac => \UNI1|reg_bank|xreg32[11][14]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[14]~306_combout\);

-- Location: LCCOMB_X14_Y10_N18
\UNI1|mux_alusrc|C[14]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~311_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\) # ((\UNI1|mux_alusrc|C[14]~306_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- (\UNI1|mux_alusrc|C[14]~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[14]~310_combout\,
	datad => \UNI1|mux_alusrc|C[14]~306_combout\,
	combout => \UNI1|mux_alusrc|C[14]~311_combout\);

-- Location: LCCOMB_X14_Y10_N0
\UNI1|mux_alusrc|C[14]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~314_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[14]~311_combout\ & (\UNI1|mux_alusrc|C[14]~313_combout\)) # (!\UNI1|mux_alusrc|C[14]~311_combout\ & ((\UNI1|mux_alusrc|C[14]~304_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[14]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[14]~313_combout\,
	datac => \UNI1|mux_alusrc|C[14]~304_combout\,
	datad => \UNI1|mux_alusrc|C[14]~311_combout\,
	combout => \UNI1|mux_alusrc|C[14]~314_combout\);

-- Location: LCCOMB_X14_Y10_N28
\UNI1|mux_alusrc|C[14]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[14]~315_combout\ = (\UNI1|gen_imm|Mux17~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[14]~314_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux17~0_combout\ & 
-- (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[14]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux17~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|ctrl_unit|Mux7~0_combout\,
	datad => \UNI1|mux_alusrc|C[14]~314_combout\,
	combout => \UNI1|mux_alusrc|C[14]~315_combout\);

-- Location: LCCOMB_X14_Y10_N14
\UNI1|alu_inst|adder|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~49_combout\ = \UNI1|mux_alusrc|C[14]~315_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[14]~315_combout\,
	combout => \UNI1|alu_inst|adder|Add0~49_combout\);

-- Location: LCCOMB_X23_Y12_N16
\UNI1|alu_inst|adder|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~53_combout\ = ((\UNI1|reg_bank|oREGA[15]~345_combout\ $ (\UNI1|alu_inst|adder|Add0~52_combout\ $ (!\UNI1|alu_inst|adder|Add0~51\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~54\ = CARRY((\UNI1|reg_bank|oREGA[15]~345_combout\ & ((\UNI1|alu_inst|adder|Add0~52_combout\) # (!\UNI1|alu_inst|adder|Add0~51\))) # (!\UNI1|reg_bank|oREGA[15]~345_combout\ & (\UNI1|alu_inst|adder|Add0~52_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[15]~345_combout\,
	datab => \UNI1|alu_inst|adder|Add0~52_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~51\,
	combout => \UNI1|alu_inst|adder|Add0~53_combout\,
	cout => \UNI1|alu_inst|adder|Add0~54\);

-- Location: LCCOMB_X23_Y10_N18
\UNI1|mux_mem2reg_inst|C[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(15) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[15]~14_combout\ & ((\UNI1|alu_inst|adder|Add0~53_combout\))) # (!\UNI1|mux_mem2reg_inst|C[15]~14_combout\ & (\UNI1|alu_inst|oResult~4_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[15]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|alu_inst|oResult~4_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[15]~14_combout\,
	datad => \UNI1|alu_inst|adder|Add0~53_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(15));

-- Location: LCCOMB_X23_Y10_N2
\UNI1|reg_bank|xreg32~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~56_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(15),
	combout => \UNI1|reg_bank|xreg32~56_combout\);

-- Location: FF_X23_Y10_N3
\UNI1|reg_bank|xreg32[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~56_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][15]~q\);

-- Location: LCCOMB_X28_Y10_N6
\UNI1|reg_bank|oREGA[15]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~342_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][15]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][15]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][15]~q\,
	datab => \UNI1|reg_bank|xreg32[14][15]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~342_combout\);

-- Location: LCCOMB_X24_Y10_N2
\UNI1|reg_bank|oREGA[15]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~343_combout\ = (\UNI1|reg_bank|oREGA[15]~342_combout\ & ((\UNI1|reg_bank|xreg32[15][15]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[15]~342_combout\ & (((\UNI1|reg_bank|xreg32[13][15]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][15]~q\,
	datab => \UNI1|reg_bank|xreg32[13][15]~q\,
	datac => \UNI1|reg_bank|oREGA[15]~342_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~343_combout\);

-- Location: LCCOMB_X25_Y14_N24
\UNI1|reg_bank|oREGA[15]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~325_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][15]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][15]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][15]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~325_combout\);

-- Location: LCCOMB_X22_Y10_N20
\UNI1|reg_bank|oREGA[15]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~326_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[15]~325_combout\ & ((\UNI1|reg_bank|xreg32[11][15]~q\))) # (!\UNI1|reg_bank|oREGA[15]~325_combout\ & (\UNI1|reg_bank|xreg32[10][15]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[15]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][15]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[11][15]~q\,
	datad => \UNI1|reg_bank|oREGA[15]~325_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~326_combout\);

-- Location: LCCOMB_X17_Y10_N2
\UNI1|reg_bank|oREGA[15]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~327_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][15]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][15]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][15]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][15]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~327_combout\);

-- Location: LCCOMB_X18_Y10_N6
\UNI1|reg_bank|oREGA[15]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~328_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[15]~327_combout\ & (\UNI1|reg_bank|xreg32[29][15]~q\)) # (!\UNI1|reg_bank|oREGA[15]~327_combout\ & ((\UNI1|reg_bank|xreg32[21][15]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[15]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][15]~q\,
	datac => \UNI1|reg_bank|xreg32[21][15]~q\,
	datad => \UNI1|reg_bank|oREGA[15]~327_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~328_combout\);

-- Location: LCCOMB_X14_Y10_N6
\UNI1|reg_bank|oREGA[15]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~329_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][15]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][15]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[18][15]~q\,
	datac => \UNI1|reg_bank|xreg32[22][15]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~329_combout\);

-- Location: LCCOMB_X14_Y10_N24
\UNI1|reg_bank|oREGA[15]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~330_combout\ = (\UNI1|reg_bank|oREGA[15]~329_combout\ & ((\UNI1|reg_bank|xreg32[30][15]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[15]~329_combout\ & (((\UNI1|reg_bank|xreg32[26][15]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[15]~329_combout\,
	datab => \UNI1|reg_bank|xreg32[30][15]~q\,
	datac => \UNI1|reg_bank|xreg32[26][15]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~330_combout\);

-- Location: LCCOMB_X22_Y14_N22
\UNI1|reg_bank|oREGA[15]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~331_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][15]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][15]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][15]~q\,
	datac => \UNI1|reg_bank|xreg32[20][15]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~331_combout\);

-- Location: LCCOMB_X22_Y14_N16
\UNI1|reg_bank|oREGA[15]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~332_combout\ = (\UNI1|reg_bank|oREGA[15]~331_combout\ & ((\UNI1|reg_bank|xreg32[28][15]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[15]~331_combout\ & (((\UNI1|reg_bank|xreg32[24][15]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[15]~331_combout\,
	datab => \UNI1|reg_bank|xreg32[28][15]~q\,
	datac => \UNI1|reg_bank|xreg32[24][15]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~332_combout\);

-- Location: LCCOMB_X24_Y10_N8
\UNI1|reg_bank|oREGA[15]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~333_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[15]~330_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[15]~332_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[15]~330_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~332_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~333_combout\);

-- Location: LCCOMB_X12_Y10_N18
\UNI1|reg_bank|oREGA[15]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~334_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][15]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][15]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][15]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[27][15]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~334_combout\);

-- Location: LCCOMB_X12_Y10_N28
\UNI1|reg_bank|oREGA[15]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~335_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[15]~334_combout\ & (\UNI1|reg_bank|xreg32[31][15]~q\)) # (!\UNI1|reg_bank|oREGA[15]~334_combout\ & ((\UNI1|reg_bank|xreg32[23][15]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[15]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][15]~q\,
	datac => \UNI1|reg_bank|xreg32[23][15]~q\,
	datad => \UNI1|reg_bank|oREGA[15]~334_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~335_combout\);

-- Location: LCCOMB_X24_Y10_N26
\UNI1|reg_bank|oREGA[15]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~336_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[15]~333_combout\ & ((\UNI1|reg_bank|oREGA[15]~335_combout\))) # (!\UNI1|reg_bank|oREGA[15]~333_combout\ & (\UNI1|reg_bank|oREGA[15]~328_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[15]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[15]~328_combout\,
	datac => \UNI1|reg_bank|oREGA[15]~333_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~335_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~336_combout\);

-- Location: LCCOMB_X13_Y16_N16
\UNI1|reg_bank|oREGA[15]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~337_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[6][15]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][15]~q\,
	datab => \UNI1|reg_bank|xreg32[6][15]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~337_combout\);

-- Location: LCCOMB_X12_Y14_N2
\UNI1|reg_bank|oREGA[15]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~338_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[15]~337_combout\ & ((\UNI1|reg_bank|xreg32[7][15]~q\))) # (!\UNI1|reg_bank|oREGA[15]~337_combout\ & (\UNI1|reg_bank|xreg32[5][15]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[15]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[5][15]~q\,
	datac => \UNI1|reg_bank|xreg32[7][15]~q\,
	datad => \UNI1|reg_bank|oREGA[15]~337_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~338_combout\);

-- Location: LCCOMB_X24_Y14_N10
\UNI1|reg_bank|oREGA[15]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~339_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[15]~338_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][15]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][15]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~338_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~339_combout\);

-- Location: LCCOMB_X24_Y14_N8
\UNI1|reg_bank|oREGA[15]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~340_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[15]~339_combout\ & ((\UNI1|reg_bank|xreg32[3][15]~q\))) # (!\UNI1|reg_bank|oREGA[15]~339_combout\ & (\UNI1|reg_bank|xreg32[2][15]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[15]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][15]~q\,
	datab => \UNI1|reg_bank|xreg32[3][15]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~339_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~340_combout\);

-- Location: LCCOMB_X24_Y10_N0
\UNI1|reg_bank|oREGA[15]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~341_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[15]~336_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- ((\UNI1|reg_bank|oREGA[15]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[15]~336_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~340_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~341_combout\);

-- Location: LCCOMB_X24_Y10_N28
\UNI1|reg_bank|oREGA[15]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~344_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[15]~341_combout\ & (\UNI1|reg_bank|oREGA[15]~343_combout\)) # (!\UNI1|reg_bank|oREGA[15]~341_combout\ & ((\UNI1|reg_bank|oREGA[15]~326_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[15]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[15]~343_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[15]~326_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~341_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~344_combout\);

-- Location: LCCOMB_X24_Y10_N14
\UNI1|reg_bank|oREGA[15]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[15]~345_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[15]~344_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[15]~344_combout\,
	combout => \UNI1|reg_bank|oREGA[15]~345_combout\);

-- Location: LCCOMB_X23_Y12_N18
\UNI1|alu_inst|adder|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~56_combout\ = (\UNI1|alu_inst|adder|Add0~55_combout\ & ((\UNI1|reg_bank|oREGA[16]~366_combout\ & (\UNI1|alu_inst|adder|Add0~54\ & VCC)) # (!\UNI1|reg_bank|oREGA[16]~366_combout\ & (!\UNI1|alu_inst|adder|Add0~54\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~55_combout\ & ((\UNI1|reg_bank|oREGA[16]~366_combout\ & (!\UNI1|alu_inst|adder|Add0~54\)) # (!\UNI1|reg_bank|oREGA[16]~366_combout\ & ((\UNI1|alu_inst|adder|Add0~54\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~57\ = CARRY((\UNI1|alu_inst|adder|Add0~55_combout\ & (!\UNI1|reg_bank|oREGA[16]~366_combout\ & !\UNI1|alu_inst|adder|Add0~54\)) # (!\UNI1|alu_inst|adder|Add0~55_combout\ & ((!\UNI1|alu_inst|adder|Add0~54\) # 
-- (!\UNI1|reg_bank|oREGA[16]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~55_combout\,
	datab => \UNI1|reg_bank|oREGA[16]~366_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~54\,
	combout => \UNI1|alu_inst|adder|Add0~56_combout\,
	cout => \UNI1|alu_inst|adder|Add0~57\);

-- Location: LCCOMB_X22_Y11_N30
\UNI1|mux_mem2reg_inst|C[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(16) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[16]~16_combout\ & ((\UNI1|alu_inst|adder|Add0~56_combout\))) # (!\UNI1|mux_mem2reg_inst|C[16]~16_combout\ & (\UNI1|alu_inst|oResult~5_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[16]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[16]~16_combout\,
	datac => \UNI1|alu_inst|oResult~5_combout\,
	datad => \UNI1|alu_inst|adder|Add0~56_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(16));

-- Location: LCCOMB_X22_Y11_N20
\UNI1|reg_bank|xreg32~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~57_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \UNI1|mux_mem2reg_inst|C\(16),
	combout => \UNI1|reg_bank|xreg32~57_combout\);

-- Location: FF_X16_Y15_N1
\UNI1|reg_bank|xreg32[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~57_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][16]~q\);

-- Location: LCCOMB_X16_Y15_N26
\UNI1|mux_alusrc|C[16]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~354_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][16]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[12][16]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][16]~q\,
	datac => \UNI1|reg_bank|xreg32[12][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[16]~354_combout\);

-- Location: LCCOMB_X17_Y15_N24
\UNI1|mux_alusrc|C[16]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~355_combout\ = (\UNI1|mux_alusrc|C[16]~354_combout\ & (((\UNI1|reg_bank|xreg32[15][16]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[16]~354_combout\ & 
-- (\UNI1|reg_bank|xreg32[14][16]~q\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[16]~354_combout\,
	datab => \UNI1|reg_bank|xreg32[14][16]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[15][16]~q\,
	combout => \UNI1|mux_alusrc|C[16]~355_combout\);

-- Location: LCCOMB_X16_Y10_N8
\UNI1|mux_alusrc|C[16]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~337_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][16]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][16]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][16]~q\,
	datac => \UNI1|reg_bank|xreg32[18][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[16]~337_combout\);

-- Location: LCCOMB_X24_Y14_N0
\UNI1|mux_alusrc|C[16]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~338_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[16]~337_combout\ & ((\UNI1|reg_bank|xreg32[30][16]~q\))) # (!\UNI1|mux_alusrc|C[16]~337_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][16]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[16]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[26][16]~q\,
	datac => \UNI1|reg_bank|xreg32[30][16]~q\,
	datad => \UNI1|mux_alusrc|C[16]~337_combout\,
	combout => \UNI1|mux_alusrc|C[16]~338_combout\);

-- Location: LCCOMB_X12_Y13_N16
\UNI1|mux_alusrc|C[16]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~344_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][16]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[19][16]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][16]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[19][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[16]~344_combout\);

-- Location: LCCOMB_X12_Y13_N26
\UNI1|mux_alusrc|C[16]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~345_combout\ = (\UNI1|mux_alusrc|C[16]~344_combout\ & ((\UNI1|reg_bank|xreg32[31][16]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[16]~344_combout\ & 
-- (((\UNI1|reg_bank|xreg32[27][16]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][16]~q\,
	datab => \UNI1|mux_alusrc|C[16]~344_combout\,
	datac => \UNI1|reg_bank|xreg32[27][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[16]~345_combout\);

-- Location: LCCOMB_X16_Y10_N14
\UNI1|mux_alusrc|C[16]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~339_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][16]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][16]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[25][16]~q\,
	datac => \UNI1|reg_bank|xreg32[17][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[16]~339_combout\);

-- Location: LCCOMB_X17_Y8_N2
\UNI1|mux_alusrc|C[16]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~340_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[16]~339_combout\ & ((\UNI1|reg_bank|xreg32[29][16]~q\))) # (!\UNI1|mux_alusrc|C[16]~339_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][16]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[16]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][16]~q\,
	datac => \UNI1|reg_bank|xreg32[29][16]~q\,
	datad => \UNI1|mux_alusrc|C[16]~339_combout\,
	combout => \UNI1|mux_alusrc|C[16]~340_combout\);

-- Location: LCCOMB_X14_Y11_N12
\UNI1|mux_alusrc|C[16]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~341_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][16]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][16]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][16]~q\,
	datac => \UNI1|reg_bank|xreg32[16][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[16]~341_combout\);

-- Location: LCCOMB_X14_Y11_N26
\UNI1|mux_alusrc|C[16]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~342_combout\ = (\UNI1|mux_alusrc|C[16]~341_combout\ & (((\UNI1|reg_bank|xreg32[28][16]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[16]~341_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][16]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[16]~341_combout\,
	datab => \UNI1|reg_bank|xreg32[20][16]~q\,
	datac => \UNI1|reg_bank|xreg32[28][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[16]~342_combout\);

-- Location: LCCOMB_X23_Y15_N12
\UNI1|mux_alusrc|C[16]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~343_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[16]~340_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[16]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[16]~340_combout\,
	datad => \UNI1|mux_alusrc|C[16]~342_combout\,
	combout => \UNI1|mux_alusrc|C[16]~343_combout\);

-- Location: LCCOMB_X23_Y15_N14
\UNI1|mux_alusrc|C[16]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~346_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[16]~343_combout\ & ((\UNI1|mux_alusrc|C[16]~345_combout\))) # (!\UNI1|mux_alusrc|C[16]~343_combout\ & 
-- (\UNI1|mux_alusrc|C[16]~338_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[16]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[16]~338_combout\,
	datab => \UNI1|mux_alusrc|C[16]~345_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[16]~343_combout\,
	combout => \UNI1|mux_alusrc|C[16]~346_combout\);

-- Location: LCCOMB_X26_Y14_N6
\UNI1|mux_alusrc|C[16]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~347_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][16]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][16]~q\,
	datac => \UNI1|reg_bank|xreg32[8][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[16]~347_combout\);

-- Location: LCCOMB_X26_Y14_N0
\UNI1|mux_alusrc|C[16]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~348_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[16]~347_combout\ & ((\UNI1|reg_bank|xreg32[11][16]~q\))) # (!\UNI1|mux_alusrc|C[16]~347_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][16]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[16]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][16]~q\,
	datac => \UNI1|reg_bank|xreg32[11][16]~q\,
	datad => \UNI1|mux_alusrc|C[16]~347_combout\,
	combout => \UNI1|mux_alusrc|C[16]~348_combout\);

-- Location: LCCOMB_X21_Y10_N18
\UNI1|mux_alusrc|C[16]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~349_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][16]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][16]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][16]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[16]~349_combout\);

-- Location: LCCOMB_X24_Y12_N20
\UNI1|mux_alusrc|C[16]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~350_combout\ = (\UNI1|mux_alusrc|C[16]~349_combout\ & (((\UNI1|reg_bank|xreg32[7][16]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[16]~349_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][16]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[16]~349_combout\,
	datab => \UNI1|reg_bank|xreg32[6][16]~q\,
	datac => \UNI1|reg_bank|xreg32[7][16]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[16]~350_combout\);

-- Location: LCCOMB_X23_Y15_N16
\UNI1|mux_alusrc|C[16]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~351_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[16]~350_combout\) # (!\UNI1|mux_alusrc|C[12]~17_combout\)))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][16]~q\ & 
-- (\UNI1|mux_alusrc|C[12]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|reg_bank|xreg32[1][16]~q\,
	datac => \UNI1|mux_alusrc|C[12]~17_combout\,
	datad => \UNI1|mux_alusrc|C[16]~350_combout\,
	combout => \UNI1|mux_alusrc|C[16]~351_combout\);

-- Location: LCCOMB_X23_Y15_N10
\UNI1|mux_alusrc|C[16]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~352_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[16]~351_combout\ & (\UNI1|reg_bank|xreg32[3][16]~q\)) # (!\UNI1|mux_alusrc|C[16]~351_combout\ & ((\UNI1|reg_bank|xreg32[2][16]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[16]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][16]~q\,
	datac => \UNI1|reg_bank|xreg32[2][16]~q\,
	datad => \UNI1|mux_alusrc|C[16]~351_combout\,
	combout => \UNI1|mux_alusrc|C[16]~352_combout\);

-- Location: LCCOMB_X23_Y15_N28
\UNI1|mux_alusrc|C[16]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~353_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[12]~13_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[16]~348_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[16]~352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[16]~348_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[16]~352_combout\,
	combout => \UNI1|mux_alusrc|C[16]~353_combout\);

-- Location: LCCOMB_X23_Y15_N22
\UNI1|mux_alusrc|C[16]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~356_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[16]~353_combout\ & (\UNI1|mux_alusrc|C[16]~355_combout\)) # (!\UNI1|mux_alusrc|C[16]~353_combout\ & ((\UNI1|mux_alusrc|C[16]~346_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[16]~353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[16]~355_combout\,
	datac => \UNI1|mux_alusrc|C[16]~346_combout\,
	datad => \UNI1|mux_alusrc|C[16]~353_combout\,
	combout => \UNI1|mux_alusrc|C[16]~356_combout\);

-- Location: LCCOMB_X23_Y15_N24
\UNI1|gen_imm|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux15~0_combout\ = (\UNI1|gen_imm|Mux18~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|gen_imm|Mux18~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(16),
	combout => \UNI1|gen_imm|Mux15~0_combout\);

-- Location: LCCOMB_X23_Y15_N18
\UNI1|mux_alusrc|C[16]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[16]~357_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[16]~356_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux15~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[16]~356_combout\,
	datad => \UNI1|gen_imm|Mux15~0_combout\,
	combout => \UNI1|mux_alusrc|C[16]~357_combout\);

-- Location: LCCOMB_X23_Y15_N20
\UNI1|alu_inst|adder|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~55_combout\ = \UNI1|mux_alusrc|C[16]~357_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[16]~357_combout\,
	combout => \UNI1|alu_inst|adder|Add0~55_combout\);

-- Location: LCCOMB_X23_Y12_N20
\UNI1|alu_inst|adder|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~59_combout\ = ((\UNI1|reg_bank|oREGA[17]~387_combout\ $ (\UNI1|alu_inst|adder|Add0~58_combout\ $ (!\UNI1|alu_inst|adder|Add0~57\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~60\ = CARRY((\UNI1|reg_bank|oREGA[17]~387_combout\ & ((\UNI1|alu_inst|adder|Add0~58_combout\) # (!\UNI1|alu_inst|adder|Add0~57\))) # (!\UNI1|reg_bank|oREGA[17]~387_combout\ & (\UNI1|alu_inst|adder|Add0~58_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[17]~387_combout\,
	datab => \UNI1|alu_inst|adder|Add0~58_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~57\,
	combout => \UNI1|alu_inst|adder|Add0~59_combout\,
	cout => \UNI1|alu_inst|adder|Add0~60\);

-- Location: LCCOMB_X24_Y12_N14
\UNI1|mux_mem2reg_inst|C[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(17) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[17]~18_combout\ & ((\UNI1|alu_inst|adder|Add0~59_combout\))) # (!\UNI1|mux_mem2reg_inst|C[17]~18_combout\ & (\UNI1|alu_inst|oResult~6_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[17]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[17]~18_combout\,
	datac => \UNI1|alu_inst|oResult~6_combout\,
	datad => \UNI1|alu_inst|adder|Add0~59_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(17));

-- Location: LCCOMB_X25_Y12_N30
\UNI1|reg_bank|xreg32~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~59_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(17),
	combout => \UNI1|reg_bank|xreg32~59_combout\);

-- Location: FF_X21_Y6_N23
\UNI1|reg_bank|xreg32[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~59_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][17]~q\);

-- Location: LCCOMB_X21_Y6_N16
\UNI1|reg_bank|oREGA[17]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~367_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][17]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][17]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][17]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~367_combout\);

-- Location: LCCOMB_X21_Y9_N6
\UNI1|reg_bank|oREGA[17]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~368_combout\ = (\UNI1|reg_bank|oREGA[17]~367_combout\ & (((\UNI1|reg_bank|xreg32[11][17]~q\) # (!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[17]~367_combout\ & (\UNI1|reg_bank|xreg32[10][17]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[17]~367_combout\,
	datab => \UNI1|reg_bank|xreg32[10][17]~q\,
	datac => \UNI1|reg_bank|xreg32[11][17]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~368_combout\);

-- Location: LCCOMB_X25_Y8_N8
\UNI1|reg_bank|oREGA[17]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~384_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[14][17]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[12][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][17]~q\,
	datab => \UNI1|reg_bank|xreg32[12][17]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~384_combout\);

-- Location: LCCOMB_X24_Y12_N8
\UNI1|reg_bank|oREGA[17]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~385_combout\ = (\UNI1|reg_bank|oREGA[17]~384_combout\ & (((\UNI1|reg_bank|xreg32[15][17]~q\) # (!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[17]~384_combout\ & (\UNI1|reg_bank|xreg32[13][17]~q\ & 
-- ((\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][17]~q\,
	datab => \UNI1|reg_bank|oREGA[17]~384_combout\,
	datac => \UNI1|reg_bank|xreg32[15][17]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~385_combout\);

-- Location: LCCOMB_X25_Y12_N12
\UNI1|reg_bank|oREGA[17]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~379_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[6][17]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[4][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][17]~q\,
	datab => \UNI1|reg_bank|xreg32[4][17]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~379_combout\);

-- Location: LCCOMB_X25_Y12_N14
\UNI1|reg_bank|oREGA[17]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~380_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[17]~379_combout\ & (\UNI1|reg_bank|xreg32[7][17]~q\)) # (!\UNI1|reg_bank|oREGA[17]~379_combout\ & ((\UNI1|reg_bank|xreg32[5][17]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[17]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][17]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[5][17]~q\,
	datad => \UNI1|reg_bank|oREGA[17]~379_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~380_combout\);

-- Location: LCCOMB_X24_Y14_N28
\UNI1|reg_bank|oREGA[17]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~381_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|oREGA[17]~380_combout\)) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|xreg32[1][17]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (\UNI1|reg_bank|oREGA[26]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~380_combout\,
	datad => \UNI1|reg_bank|xreg32[1][17]~q\,
	combout => \UNI1|reg_bank|oREGA[17]~381_combout\);

-- Location: LCCOMB_X24_Y14_N26
\UNI1|reg_bank|oREGA[17]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~382_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[17]~381_combout\ & (\UNI1|reg_bank|xreg32[3][17]~q\)) # (!\UNI1|reg_bank|oREGA[17]~381_combout\ & ((\UNI1|reg_bank|xreg32[2][17]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[17]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][17]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[2][17]~q\,
	datad => \UNI1|reg_bank|oREGA[17]~381_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~382_combout\);

-- Location: LCCOMB_X12_Y10_N30
\UNI1|reg_bank|oREGA[17]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~376_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][17]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][17]~q\,
	datac => \UNI1|reg_bank|xreg32[27][17]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~376_combout\);

-- Location: LCCOMB_X12_Y10_N4
\UNI1|reg_bank|oREGA[17]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~377_combout\ = (\UNI1|reg_bank|oREGA[17]~376_combout\ & ((\UNI1|reg_bank|xreg32[31][17]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[17]~376_combout\ & (((\UNI1|reg_bank|xreg32[23][17]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[17]~376_combout\,
	datab => \UNI1|reg_bank|xreg32[31][17]~q\,
	datac => \UNI1|reg_bank|xreg32[23][17]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~377_combout\);

-- Location: LCCOMB_X17_Y10_N22
\UNI1|reg_bank|oREGA[17]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~369_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][17]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][17]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][17]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][17]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~369_combout\);

-- Location: LCCOMB_X17_Y8_N10
\UNI1|reg_bank|oREGA[17]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~370_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[17]~369_combout\ & (\UNI1|reg_bank|xreg32[29][17]~q\)) # (!\UNI1|reg_bank|oREGA[17]~369_combout\ & ((\UNI1|reg_bank|xreg32[21][17]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[17]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][17]~q\,
	datab => \UNI1|reg_bank|xreg32[21][17]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[17]~369_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~370_combout\);

-- Location: LCCOMB_X13_Y11_N14
\UNI1|reg_bank|oREGA[17]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~373_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][17]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][17]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][17]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~373_combout\);

-- Location: LCCOMB_X13_Y11_N8
\UNI1|reg_bank|oREGA[17]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~374_combout\ = (\UNI1|reg_bank|oREGA[17]~373_combout\ & ((\UNI1|reg_bank|xreg32[28][17]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[17]~373_combout\ & (((\UNI1|reg_bank|xreg32[24][17]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][17]~q\,
	datab => \UNI1|reg_bank|xreg32[24][17]~q\,
	datac => \UNI1|reg_bank|oREGA[17]~373_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~374_combout\);

-- Location: LCCOMB_X17_Y6_N12
\UNI1|reg_bank|oREGA[17]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~371_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][17]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][17]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][17]~q\,
	datab => \UNI1|reg_bank|xreg32[22][17]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~371_combout\);

-- Location: LCCOMB_X24_Y14_N12
\UNI1|reg_bank|oREGA[17]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~372_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[17]~371_combout\ & (\UNI1|reg_bank|xreg32[30][17]~q\)) # (!\UNI1|reg_bank|oREGA[17]~371_combout\ & ((\UNI1|reg_bank|xreg32[26][17]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[17]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][17]~q\,
	datac => \UNI1|reg_bank|oREGA[17]~371_combout\,
	datad => \UNI1|reg_bank|xreg32[26][17]~q\,
	combout => \UNI1|reg_bank|oREGA[17]~372_combout\);

-- Location: LCCOMB_X24_Y12_N2
\UNI1|reg_bank|oREGA[17]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~375_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|oREGA[17]~372_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[17]~374_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~374_combout\,
	datad => \UNI1|reg_bank|oREGA[17]~372_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~375_combout\);

-- Location: LCCOMB_X24_Y12_N28
\UNI1|reg_bank|oREGA[17]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~378_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[17]~375_combout\ & (\UNI1|reg_bank|oREGA[17]~377_combout\)) # (!\UNI1|reg_bank|oREGA[17]~375_combout\ & ((\UNI1|reg_bank|oREGA[17]~370_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[17]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[17]~377_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~370_combout\,
	datad => \UNI1|reg_bank|oREGA[17]~375_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~378_combout\);

-- Location: LCCOMB_X24_Y12_N6
\UNI1|reg_bank|oREGA[17]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~383_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[17]~378_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[17]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~382_combout\,
	datad => \UNI1|reg_bank|oREGA[17]~378_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~383_combout\);

-- Location: LCCOMB_X24_Y12_N26
\UNI1|reg_bank|oREGA[17]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~386_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[17]~383_combout\ & ((\UNI1|reg_bank|oREGA[17]~385_combout\))) # (!\UNI1|reg_bank|oREGA[17]~383_combout\ & (\UNI1|reg_bank|oREGA[17]~368_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[17]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[17]~368_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[17]~385_combout\,
	datad => \UNI1|reg_bank|oREGA[17]~383_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~386_combout\);

-- Location: LCCOMB_X24_Y12_N12
\UNI1|reg_bank|oREGA[17]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[17]~387_combout\ = (\UNI1|reg_bank|oREGA[17]~386_combout\ & !\UNI1|reg_bank|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|oREGA[17]~386_combout\,
	datad => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|reg_bank|oREGA[17]~387_combout\);

-- Location: LCCOMB_X23_Y12_N22
\UNI1|alu_inst|adder|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~66_combout\ = (\UNI1|alu_inst|adder|Add0~65_combout\ & ((\UNI1|reg_bank|oREGA[18]~492_combout\ & (\UNI1|alu_inst|adder|Add0~60\ & VCC)) # (!\UNI1|reg_bank|oREGA[18]~492_combout\ & (!\UNI1|alu_inst|adder|Add0~60\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~65_combout\ & ((\UNI1|reg_bank|oREGA[18]~492_combout\ & (!\UNI1|alu_inst|adder|Add0~60\)) # (!\UNI1|reg_bank|oREGA[18]~492_combout\ & ((\UNI1|alu_inst|adder|Add0~60\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~67\ = CARRY((\UNI1|alu_inst|adder|Add0~65_combout\ & (!\UNI1|reg_bank|oREGA[18]~492_combout\ & !\UNI1|alu_inst|adder|Add0~60\)) # (!\UNI1|alu_inst|adder|Add0~65_combout\ & ((!\UNI1|alu_inst|adder|Add0~60\) # 
-- (!\UNI1|reg_bank|oREGA[18]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~65_combout\,
	datab => \UNI1|reg_bank|oREGA[18]~492_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~60\,
	combout => \UNI1|alu_inst|adder|Add0~66_combout\,
	cout => \UNI1|alu_inst|adder|Add0~67\);

-- Location: LCCOMB_X18_Y12_N18
\UNI1|mux_mem2reg_inst|C[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(18) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[18]~28_combout\ & ((\UNI1|alu_inst|adder|Add0~66_combout\))) # (!\UNI1|mux_mem2reg_inst|C[18]~28_combout\ & (\UNI1|alu_inst|oResult~11_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[18]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[18]~28_combout\,
	datac => \UNI1|alu_inst|oResult~11_combout\,
	datad => \UNI1|alu_inst|adder|Add0~66_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(18));

-- Location: LCCOMB_X18_Y12_N2
\UNI1|reg_bank|xreg32~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~64_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(18),
	combout => \UNI1|reg_bank|xreg32~64_combout\);

-- Location: FF_X18_Y12_N3
\UNI1|reg_bank|xreg32[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~64_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][18]~q\);

-- Location: LCCOMB_X17_Y15_N8
\UNI1|mux_alusrc|C[18]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~480_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][18]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][18]~q\,
	datab => \UNI1|reg_bank|xreg32[13][18]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[18]~480_combout\);

-- Location: LCCOMB_X18_Y12_N4
\UNI1|mux_alusrc|C[18]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~481_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[18]~480_combout\ & (\UNI1|reg_bank|xreg32[15][18]~q\)) # (!\UNI1|mux_alusrc|C[18]~480_combout\ & 
-- ((\UNI1|reg_bank|xreg32[14][18]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[18]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[15][18]~q\,
	datac => \UNI1|reg_bank|xreg32[14][18]~q\,
	datad => \UNI1|mux_alusrc|C[18]~480_combout\,
	combout => \UNI1|mux_alusrc|C[18]~481_combout\);

-- Location: LCCOMB_X16_Y9_N26
\UNI1|mux_alusrc|C[18]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~475_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][18]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][18]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][18]~q\,
	datac => \UNI1|reg_bank|xreg32[4][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[18]~475_combout\);

-- Location: LCCOMB_X16_Y9_N24
\UNI1|mux_alusrc|C[18]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~476_combout\ = (\UNI1|mux_alusrc|C[18]~475_combout\ & (((\UNI1|reg_bank|xreg32[7][18]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[18]~475_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][18]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~475_combout\,
	datab => \UNI1|reg_bank|xreg32[6][18]~q\,
	datac => \UNI1|reg_bank|xreg32[7][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[18]~476_combout\);

-- Location: LCCOMB_X16_Y12_N8
\UNI1|mux_alusrc|C[18]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~477_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[18]~476_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][18]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|reg_bank|xreg32[1][18]~q\,
	datac => \UNI1|mux_alusrc|C[12]~18_combout\,
	datad => \UNI1|mux_alusrc|C[18]~476_combout\,
	combout => \UNI1|mux_alusrc|C[18]~477_combout\);

-- Location: LCCOMB_X16_Y12_N4
\UNI1|mux_alusrc|C[18]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~478_combout\ = (\UNI1|mux_alusrc|C[18]~477_combout\ & ((\UNI1|reg_bank|xreg32[3][18]~q\) # ((!\UNI1|mux_alusrc|C[12]~14_combout\)))) # (!\UNI1|mux_alusrc|C[18]~477_combout\ & (((\UNI1|reg_bank|xreg32[2][18]~q\ & 
-- \UNI1|mux_alusrc|C[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][18]~q\,
	datab => \UNI1|mux_alusrc|C[18]~477_combout\,
	datac => \UNI1|reg_bank|xreg32[2][18]~q\,
	datad => \UNI1|mux_alusrc|C[12]~14_combout\,
	combout => \UNI1|mux_alusrc|C[18]~478_combout\);

-- Location: LCCOMB_X25_Y9_N28
\UNI1|mux_alusrc|C[18]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~473_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][18]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][18]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[18]~473_combout\);

-- Location: LCCOMB_X25_Y9_N22
\UNI1|mux_alusrc|C[18]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~474_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[18]~473_combout\ & (\UNI1|reg_bank|xreg32[11][18]~q\)) # (!\UNI1|mux_alusrc|C[18]~473_combout\ & 
-- ((\UNI1|reg_bank|xreg32[9][18]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[18]~473_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[18]~473_combout\,
	datac => \UNI1|reg_bank|xreg32[11][18]~q\,
	datad => \UNI1|reg_bank|xreg32[9][18]~q\,
	combout => \UNI1|mux_alusrc|C[18]~474_combout\);

-- Location: LCCOMB_X16_Y12_N30
\UNI1|mux_alusrc|C[18]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~479_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\) # ((\UNI1|mux_alusrc|C[18]~474_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- (\UNI1|mux_alusrc|C[18]~478_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[18]~478_combout\,
	datad => \UNI1|mux_alusrc|C[18]~474_combout\,
	combout => \UNI1|mux_alusrc|C[18]~479_combout\);

-- Location: LCCOMB_X14_Y9_N22
\UNI1|mux_alusrc|C[18]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~470_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[23][18]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][18]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[19][18]~q\,
	datac => \UNI1|reg_bank|xreg32[23][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[18]~470_combout\);

-- Location: LCCOMB_X17_Y9_N18
\UNI1|mux_alusrc|C[18]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~471_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[18]~470_combout\ & (\UNI1|reg_bank|xreg32[31][18]~q\)) # (!\UNI1|mux_alusrc|C[18]~470_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][18]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[18]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][18]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[27][18]~q\,
	datad => \UNI1|mux_alusrc|C[18]~470_combout\,
	combout => \UNI1|mux_alusrc|C[18]~471_combout\);

-- Location: LCCOMB_X14_Y8_N2
\UNI1|mux_alusrc|C[18]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~465_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][18]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][18]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[17][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[18]~465_combout\);

-- Location: LCCOMB_X17_Y8_N20
\UNI1|mux_alusrc|C[18]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~466_combout\ = (\UNI1|mux_alusrc|C[18]~465_combout\ & (((\UNI1|reg_bank|xreg32[29][18]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[18]~465_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][18]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~465_combout\,
	datab => \UNI1|reg_bank|xreg32[21][18]~q\,
	datac => \UNI1|reg_bank|xreg32[29][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[18]~466_combout\);

-- Location: LCCOMB_X12_Y12_N28
\UNI1|mux_alusrc|C[18]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~467_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[24][18]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[16][18]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][18]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[24][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[18]~467_combout\);

-- Location: LCCOMB_X11_Y12_N16
\UNI1|mux_alusrc|C[18]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~468_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[18]~467_combout\ & (\UNI1|reg_bank|xreg32[28][18]~q\)) # (!\UNI1|mux_alusrc|C[18]~467_combout\ & 
-- ((\UNI1|reg_bank|xreg32[20][18]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[18]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][18]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[20][18]~q\,
	datad => \UNI1|mux_alusrc|C[18]~467_combout\,
	combout => \UNI1|mux_alusrc|C[18]~468_combout\);

-- Location: LCCOMB_X16_Y12_N16
\UNI1|mux_alusrc|C[18]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~469_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[18]~466_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|mux_alusrc|C[18]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[18]~466_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[18]~468_combout\,
	combout => \UNI1|mux_alusrc|C[18]~469_combout\);

-- Location: LCCOMB_X17_Y6_N18
\UNI1|mux_alusrc|C[18]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~463_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][18]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][18]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][18]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[18][18]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[18]~463_combout\);

-- Location: LCCOMB_X17_Y7_N10
\UNI1|mux_alusrc|C[18]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~464_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[18]~463_combout\ & (\UNI1|reg_bank|xreg32[30][18]~q\)) # (!\UNI1|mux_alusrc|C[18]~463_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][18]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[18]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[30][18]~q\,
	datac => \UNI1|reg_bank|xreg32[26][18]~q\,
	datad => \UNI1|mux_alusrc|C[18]~463_combout\,
	combout => \UNI1|mux_alusrc|C[18]~464_combout\);

-- Location: LCCOMB_X16_Y12_N18
\UNI1|mux_alusrc|C[18]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~472_combout\ = (\UNI1|mux_alusrc|C[18]~469_combout\ & ((\UNI1|mux_alusrc|C[18]~471_combout\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[18]~469_combout\ & 
-- (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & \UNI1|mux_alusrc|C[18]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~471_combout\,
	datab => \UNI1|mux_alusrc|C[18]~469_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[18]~464_combout\,
	combout => \UNI1|mux_alusrc|C[18]~472_combout\);

-- Location: LCCOMB_X16_Y12_N20
\UNI1|mux_alusrc|C[18]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~482_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[18]~479_combout\ & (\UNI1|mux_alusrc|C[18]~481_combout\)) # (!\UNI1|mux_alusrc|C[18]~479_combout\ & ((\UNI1|mux_alusrc|C[18]~472_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[18]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~481_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[18]~479_combout\,
	datad => \UNI1|mux_alusrc|C[18]~472_combout\,
	combout => \UNI1|mux_alusrc|C[18]~482_combout\);

-- Location: LCCOMB_X16_Y12_N12
\UNI1|mux_alusrc|C[18]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[18]~483_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[18]~482_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux13~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[18]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux13~0_combout\,
	datad => \UNI1|mux_alusrc|C[18]~482_combout\,
	combout => \UNI1|mux_alusrc|C[18]~483_combout\);

-- Location: LCCOMB_X16_Y12_N2
\UNI1|alu_inst|adder|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~65_combout\ = \UNI1|mux_alusrc|C[18]~483_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[18]~483_combout\,
	combout => \UNI1|alu_inst|adder|Add0~65_combout\);

-- Location: LCCOMB_X23_Y12_N24
\UNI1|alu_inst|adder|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~68_combout\ = ((\UNI1|reg_bank|oREGA[19]~471_combout\ $ (\UNI1|alu_inst|adder|Add0~64_combout\ $ (!\UNI1|alu_inst|adder|Add0~67\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~69\ = CARRY((\UNI1|reg_bank|oREGA[19]~471_combout\ & ((\UNI1|alu_inst|adder|Add0~64_combout\) # (!\UNI1|alu_inst|adder|Add0~67\))) # (!\UNI1|reg_bank|oREGA[19]~471_combout\ & (\UNI1|alu_inst|adder|Add0~64_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~471_combout\,
	datab => \UNI1|alu_inst|adder|Add0~64_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~67\,
	combout => \UNI1|alu_inst|adder|Add0~68_combout\,
	cout => \UNI1|alu_inst|adder|Add0~69\);

-- Location: LCCOMB_X24_Y9_N16
\UNI1|mux_mem2reg_inst|C[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(19) = (\UNI1|mux_mem2reg_inst|C[19]~26_combout\ & (((\UNI1|alu_inst|adder|Add0~68_combout\)) # (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~26_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & 
-- (\UNI1|alu_inst|oResult~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~26_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datac => \UNI1|alu_inst|oResult~10_combout\,
	datad => \UNI1|alu_inst|adder|Add0~68_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(19));

-- Location: LCCOMB_X24_Y9_N30
\UNI1|reg_bank|xreg32~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~63_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(19),
	combout => \UNI1|reg_bank|xreg32~63_combout\);

-- Location: FF_X21_Y6_N27
\UNI1|reg_bank|xreg32[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~63_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[8][1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[8][19]~q\);

-- Location: LCCOMB_X21_Y6_N0
\UNI1|reg_bank|oREGA[19]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~451_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[9][19]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[8][19]~q\ & ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][19]~q\,
	datac => \UNI1|reg_bank|xreg32[9][19]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~451_combout\);

-- Location: LCCOMB_X21_Y9_N22
\UNI1|reg_bank|oREGA[19]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~452_combout\ = (\UNI1|reg_bank|oREGA[19]~451_combout\ & (((\UNI1|reg_bank|xreg32[11][19]~q\) # (!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[19]~451_combout\ & (\UNI1|reg_bank|xreg32[10][19]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~451_combout\,
	datab => \UNI1|reg_bank|xreg32[10][19]~q\,
	datac => \UNI1|reg_bank|xreg32[11][19]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~452_combout\);

-- Location: LCCOMB_X18_Y9_N2
\UNI1|reg_bank|oREGA[19]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~468_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|xreg32[14][19]~q\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[14][19]~q\,
	datad => \UNI1|reg_bank|xreg32[12][19]~q\,
	combout => \UNI1|reg_bank|oREGA[19]~468_combout\);

-- Location: LCCOMB_X19_Y12_N30
\UNI1|reg_bank|oREGA[19]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~469_combout\ = (\UNI1|reg_bank|oREGA[19]~468_combout\ & (((\UNI1|reg_bank|xreg32[15][19]~q\)) # (!\UNI1|iRS1[0]~1_combout\))) # (!\UNI1|reg_bank|oREGA[19]~468_combout\ & (\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[13][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~468_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[13][19]~q\,
	datad => \UNI1|reg_bank|xreg32[15][19]~q\,
	combout => \UNI1|reg_bank|oREGA[19]~469_combout\);

-- Location: LCCOMB_X12_Y10_N26
\UNI1|reg_bank|oREGA[19]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~460_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][19]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][19]~q\,
	datac => \UNI1|reg_bank|xreg32[27][19]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~460_combout\);

-- Location: LCCOMB_X12_Y10_N8
\UNI1|reg_bank|oREGA[19]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~461_combout\ = (\UNI1|reg_bank|oREGA[19]~460_combout\ & ((\UNI1|reg_bank|xreg32[31][19]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[19]~460_combout\ & (((\UNI1|reg_bank|xreg32[23][19]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~460_combout\,
	datab => \UNI1|reg_bank|xreg32[31][19]~q\,
	datac => \UNI1|reg_bank|xreg32[23][19]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~461_combout\);

-- Location: LCCOMB_X18_Y8_N10
\UNI1|reg_bank|oREGA[19]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~453_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][19]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][19]~q\,
	datac => \UNI1|reg_bank|xreg32[25][19]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~453_combout\);

-- Location: LCCOMB_X18_Y8_N12
\UNI1|reg_bank|oREGA[19]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~454_combout\ = (\UNI1|reg_bank|oREGA[19]~453_combout\ & (((\UNI1|reg_bank|xreg32[29][19]~q\)) # (!\UNI1|iRS1[2]~0_combout\))) # (!\UNI1|reg_bank|oREGA[19]~453_combout\ & (\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~453_combout\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][19]~q\,
	datad => \UNI1|reg_bank|xreg32[29][19]~q\,
	combout => \UNI1|reg_bank|oREGA[19]~454_combout\);

-- Location: LCCOMB_X17_Y6_N4
\UNI1|reg_bank|oREGA[19]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~455_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][19]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][19]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][19]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~455_combout\);

-- Location: LCCOMB_X16_Y8_N10
\UNI1|reg_bank|oREGA[19]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~456_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[19]~455_combout\ & (\UNI1|reg_bank|xreg32[30][19]~q\)) # (!\UNI1|reg_bank|oREGA[19]~455_combout\ & ((\UNI1|reg_bank|xreg32[26][19]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[19]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][19]~q\,
	datac => \UNI1|reg_bank|xreg32[26][19]~q\,
	datad => \UNI1|reg_bank|oREGA[19]~455_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~456_combout\);

-- Location: LCCOMB_X19_Y7_N14
\UNI1|reg_bank|oREGA[19]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~457_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][19]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][19]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][19]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[20][19]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~457_combout\);

-- Location: LCCOMB_X19_Y7_N0
\UNI1|reg_bank|oREGA[19]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~458_combout\ = (\UNI1|reg_bank|oREGA[19]~457_combout\ & ((\UNI1|reg_bank|xreg32[28][19]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[19]~457_combout\ & (((\UNI1|reg_bank|xreg32[24][19]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][19]~q\,
	datab => \UNI1|reg_bank|xreg32[24][19]~q\,
	datac => \UNI1|reg_bank|oREGA[19]~457_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~458_combout\);

-- Location: LCCOMB_X19_Y12_N0
\UNI1|reg_bank|oREGA[19]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~459_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\) # ((\UNI1|reg_bank|oREGA[19]~456_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[19]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[19]~456_combout\,
	datad => \UNI1|reg_bank|oREGA[19]~458_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~459_combout\);

-- Location: LCCOMB_X19_Y12_N22
\UNI1|reg_bank|oREGA[19]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~462_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[19]~459_combout\ & (\UNI1|reg_bank|oREGA[19]~461_combout\)) # (!\UNI1|reg_bank|oREGA[19]~459_combout\ & ((\UNI1|reg_bank|oREGA[19]~454_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[19]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~461_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[19]~454_combout\,
	datad => \UNI1|reg_bank|oREGA[19]~459_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~462_combout\);

-- Location: LCCOMB_X16_Y11_N18
\UNI1|reg_bank|oREGA[19]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~463_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[6][19]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[4][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[6][19]~q\,
	datac => \UNI1|reg_bank|xreg32[4][19]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~463_combout\);

-- Location: LCCOMB_X16_Y11_N14
\UNI1|reg_bank|oREGA[19]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~464_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[19]~463_combout\ & (\UNI1|reg_bank|xreg32[7][19]~q\)) # (!\UNI1|reg_bank|oREGA[19]~463_combout\ & ((\UNI1|reg_bank|xreg32[5][19]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[19]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][19]~q\,
	datac => \UNI1|reg_bank|xreg32[5][19]~q\,
	datad => \UNI1|reg_bank|oREGA[19]~463_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~464_combout\);

-- Location: LCCOMB_X17_Y11_N30
\UNI1|reg_bank|oREGA[19]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~465_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|oREGA[19]~464_combout\)) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|xreg32[1][19]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~464_combout\,
	datab => \UNI1|reg_bank|xreg32[1][19]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~3_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~465_combout\);

-- Location: LCCOMB_X17_Y11_N8
\UNI1|reg_bank|oREGA[19]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~466_combout\ = (\UNI1|reg_bank|oREGA[19]~465_combout\ & (((\UNI1|reg_bank|xreg32[3][19]~q\)) # (!\UNI1|reg_bank|oREGA[26]~1_combout\))) # (!\UNI1|reg_bank|oREGA[19]~465_combout\ & (\UNI1|reg_bank|oREGA[26]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[2][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~465_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][19]~q\,
	datad => \UNI1|reg_bank|xreg32[2][19]~q\,
	combout => \UNI1|reg_bank|oREGA[19]~466_combout\);

-- Location: LCCOMB_X19_Y12_N28
\UNI1|reg_bank|oREGA[19]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~467_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[19]~462_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- ((\UNI1|reg_bank|oREGA[19]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[19]~462_combout\,
	datad => \UNI1|reg_bank|oREGA[19]~466_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~467_combout\);

-- Location: LCCOMB_X19_Y12_N12
\UNI1|reg_bank|oREGA[19]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~470_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[19]~467_combout\ & ((\UNI1|reg_bank|oREGA[19]~469_combout\))) # (!\UNI1|reg_bank|oREGA[19]~467_combout\ & (\UNI1|reg_bank|oREGA[19]~452_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[19]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[19]~452_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[19]~469_combout\,
	datad => \UNI1|reg_bank|oREGA[19]~467_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~470_combout\);

-- Location: LCCOMB_X19_Y12_N14
\UNI1|reg_bank|oREGA[19]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[19]~471_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[19]~470_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[19]~470_combout\,
	combout => \UNI1|reg_bank|oREGA[19]~471_combout\);

-- Location: LCCOMB_X23_Y12_N26
\UNI1|alu_inst|adder|Add0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~70_combout\ = (\UNI1|reg_bank|oREGA[20]~450_combout\ & ((\UNI1|alu_inst|adder|Add0~63_combout\ & (\UNI1|alu_inst|adder|Add0~69\ & VCC)) # (!\UNI1|alu_inst|adder|Add0~63_combout\ & (!\UNI1|alu_inst|adder|Add0~69\)))) # 
-- (!\UNI1|reg_bank|oREGA[20]~450_combout\ & ((\UNI1|alu_inst|adder|Add0~63_combout\ & (!\UNI1|alu_inst|adder|Add0~69\)) # (!\UNI1|alu_inst|adder|Add0~63_combout\ & ((\UNI1|alu_inst|adder|Add0~69\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~71\ = CARRY((\UNI1|reg_bank|oREGA[20]~450_combout\ & (!\UNI1|alu_inst|adder|Add0~63_combout\ & !\UNI1|alu_inst|adder|Add0~69\)) # (!\UNI1|reg_bank|oREGA[20]~450_combout\ & ((!\UNI1|alu_inst|adder|Add0~69\) # 
-- (!\UNI1|alu_inst|adder|Add0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[20]~450_combout\,
	datab => \UNI1|alu_inst|adder|Add0~63_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~69\,
	combout => \UNI1|alu_inst|adder|Add0~70_combout\,
	cout => \UNI1|alu_inst|adder|Add0~71\);

-- Location: LCCOMB_X18_Y12_N20
\UNI1|alu_inst|oResult~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~9_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|mux_alusrc|C[20]~441_combout\ & \UNI1|reg_bank|oREGA[20]~449_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[20]~441_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~449_combout\,
	combout => \UNI1|alu_inst|oResult~9_combout\);

-- Location: LCCOMB_X18_Y12_N6
\UNI1|mux_mem2reg_inst|C[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(20) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[20]~24_combout\ & (\UNI1|alu_inst|adder|Add0~70_combout\)) # (!\UNI1|mux_mem2reg_inst|C[20]~24_combout\ & ((\UNI1|alu_inst|oResult~9_combout\))))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[20]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[20]~24_combout\,
	datac => \UNI1|alu_inst|adder|Add0~70_combout\,
	datad => \UNI1|alu_inst|oResult~9_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(20));

-- Location: LCCOMB_X18_Y12_N12
\UNI1|reg_bank|xreg32~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~62_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(20),
	combout => \UNI1|reg_bank|xreg32~62_combout\);

-- Location: LCCOMB_X18_Y12_N14
\UNI1|reg_bank|xreg32[14][20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][20]~feeder_combout\ = \UNI1|reg_bank|xreg32~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~62_combout\,
	combout => \UNI1|reg_bank|xreg32[14][20]~feeder_combout\);

-- Location: FF_X18_Y12_N15
\UNI1|reg_bank|xreg32[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][20]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][20]~q\);

-- Location: LCCOMB_X16_Y15_N4
\UNI1|reg_bank|oREGA[20]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~447_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[13][20]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[12][20]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[12][20]~q\,
	datac => \UNI1|reg_bank|xreg32[13][20]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~447_combout\);

-- Location: LCCOMB_X19_Y10_N8
\UNI1|reg_bank|oREGA[20]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~448_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[20]~447_combout\ & ((\UNI1|reg_bank|xreg32[15][20]~q\))) # (!\UNI1|reg_bank|oREGA[20]~447_combout\ & (\UNI1|reg_bank|xreg32[14][20]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[20]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][20]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[15][20]~q\,
	datad => \UNI1|reg_bank|oREGA[20]~447_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~448_combout\);

-- Location: LCCOMB_X26_Y9_N10
\UNI1|reg_bank|oREGA[20]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~440_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][20]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][20]~q\,
	datac => \UNI1|reg_bank|xreg32[10][20]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~440_combout\);

-- Location: LCCOMB_X26_Y9_N12
\UNI1|reg_bank|oREGA[20]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~441_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[20]~440_combout\ & (\UNI1|reg_bank|xreg32[11][20]~q\)) # (!\UNI1|reg_bank|oREGA[20]~440_combout\ & ((\UNI1|reg_bank|xreg32[9][20]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[20]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[11][20]~q\,
	datac => \UNI1|reg_bank|xreg32[9][20]~q\,
	datad => \UNI1|reg_bank|oREGA[20]~440_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~441_combout\);

-- Location: LCCOMB_X16_Y11_N12
\UNI1|reg_bank|oREGA[20]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~442_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[5][20]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[4][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][20]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[4][20]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~442_combout\);

-- Location: LCCOMB_X16_Y11_N26
\UNI1|reg_bank|oREGA[20]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~443_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[20]~442_combout\ & (\UNI1|reg_bank|xreg32[7][20]~q\)) # (!\UNI1|reg_bank|oREGA[20]~442_combout\ & ((\UNI1|reg_bank|xreg32[6][20]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[20]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][20]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][20]~q\,
	datad => \UNI1|reg_bank|oREGA[20]~442_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~443_combout\);

-- Location: LCCOMB_X16_Y11_N8
\UNI1|reg_bank|oREGA[20]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~444_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[20]~443_combout\) # ((!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|xreg32[1][20]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[20]~443_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|xreg32[1][20]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~444_combout\);

-- Location: LCCOMB_X19_Y10_N16
\UNI1|reg_bank|oREGA[20]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~445_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[20]~444_combout\ & (\UNI1|reg_bank|xreg32[3][20]~q\)) # (!\UNI1|reg_bank|oREGA[20]~444_combout\ & ((\UNI1|reg_bank|xreg32[2][20]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[20]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][20]~q\,
	datab => \UNI1|reg_bank|xreg32[2][20]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~444_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~445_combout\);

-- Location: LCCOMB_X19_Y10_N22
\UNI1|reg_bank|oREGA[20]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~446_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\) # ((\UNI1|reg_bank|oREGA[20]~441_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (!\UNI1|reg_bank|oREGA[26]~13_combout\ & 
-- ((\UNI1|reg_bank|oREGA[20]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[20]~441_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~445_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~446_combout\);

-- Location: LCCOMB_X17_Y6_N0
\UNI1|reg_bank|oREGA[20]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~430_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][20]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][20]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][20]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[22][20]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~430_combout\);

-- Location: LCCOMB_X17_Y7_N22
\UNI1|reg_bank|oREGA[20]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~431_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[20]~430_combout\ & ((\UNI1|reg_bank|xreg32[30][20]~q\))) # (!\UNI1|reg_bank|oREGA[20]~430_combout\ & (\UNI1|reg_bank|xreg32[26][20]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[20]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][20]~q\,
	datac => \UNI1|reg_bank|xreg32[30][20]~q\,
	datad => \UNI1|reg_bank|oREGA[20]~430_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~431_combout\);

-- Location: LCCOMB_X12_Y12_N4
\UNI1|reg_bank|oREGA[20]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~437_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[27][20]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[19][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][20]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|xreg32[19][20]~q\,
	combout => \UNI1|reg_bank|oREGA[20]~437_combout\);

-- Location: LCCOMB_X13_Y13_N26
\UNI1|reg_bank|oREGA[20]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~438_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[20]~437_combout\ & ((\UNI1|reg_bank|xreg32[31][20]~q\))) # (!\UNI1|reg_bank|oREGA[20]~437_combout\ & (\UNI1|reg_bank|xreg32[23][20]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[20]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][20]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[31][20]~q\,
	datad => \UNI1|reg_bank|oREGA[20]~437_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~438_combout\);

-- Location: LCCOMB_X17_Y10_N16
\UNI1|reg_bank|oREGA[20]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~432_combout\ = (\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~12_combout\)) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[25][20]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[17][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][20]~q\,
	datad => \UNI1|reg_bank|xreg32[17][20]~q\,
	combout => \UNI1|reg_bank|oREGA[20]~432_combout\);

-- Location: LCCOMB_X17_Y8_N14
\UNI1|reg_bank|oREGA[20]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~433_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[20]~432_combout\ & ((\UNI1|reg_bank|xreg32[29][20]~q\))) # (!\UNI1|reg_bank|oREGA[20]~432_combout\ & (\UNI1|reg_bank|xreg32[21][20]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|oREGA[20]~432_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[20]~432_combout\,
	datac => \UNI1|reg_bank|xreg32[21][20]~q\,
	datad => \UNI1|reg_bank|xreg32[29][20]~q\,
	combout => \UNI1|reg_bank|oREGA[20]~433_combout\);

-- Location: LCCOMB_X19_Y7_N4
\UNI1|reg_bank|oREGA[20]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~434_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][20]~q\) # ((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[16][20]~q\ & 
-- !\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][20]~q\,
	datab => \UNI1|reg_bank|xreg32[16][20]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~434_combout\);

-- Location: LCCOMB_X19_Y7_N18
\UNI1|reg_bank|oREGA[20]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~435_combout\ = (\UNI1|reg_bank|oREGA[20]~434_combout\ & (((\UNI1|reg_bank|xreg32[28][20]~q\) # (!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[20]~434_combout\ & (\UNI1|reg_bank|xreg32[24][20]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][20]~q\,
	datab => \UNI1|reg_bank|xreg32[28][20]~q\,
	datac => \UNI1|reg_bank|oREGA[20]~434_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~435_combout\);

-- Location: LCCOMB_X19_Y10_N28
\UNI1|reg_bank|oREGA[20]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~436_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\) # ((\UNI1|reg_bank|oREGA[20]~433_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (!\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- ((\UNI1|reg_bank|oREGA[20]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[20]~433_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~435_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~436_combout\);

-- Location: LCCOMB_X19_Y10_N10
\UNI1|reg_bank|oREGA[20]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~439_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[20]~436_combout\ & ((\UNI1|reg_bank|oREGA[20]~438_combout\))) # (!\UNI1|reg_bank|oREGA[20]~436_combout\ & (\UNI1|reg_bank|oREGA[20]~431_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[20]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[20]~431_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[20]~438_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~436_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~439_combout\);

-- Location: LCCOMB_X19_Y10_N2
\UNI1|reg_bank|oREGA[20]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~449_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[20]~446_combout\ & (\UNI1|reg_bank|oREGA[20]~448_combout\)) # (!\UNI1|reg_bank|oREGA[20]~446_combout\ & ((\UNI1|reg_bank|oREGA[20]~439_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[20]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[20]~448_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[20]~446_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~439_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~449_combout\);

-- Location: LCCOMB_X19_Y10_N20
\UNI1|reg_bank|oREGA[20]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[20]~450_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[20]~449_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[20]~449_combout\,
	combout => \UNI1|reg_bank|oREGA[20]~450_combout\);

-- Location: LCCOMB_X23_Y12_N28
\UNI1|alu_inst|adder|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~72_combout\ = ((\UNI1|alu_inst|adder|Add0~62_combout\ $ (\UNI1|reg_bank|oREGA[21]~429_combout\ $ (!\UNI1|alu_inst|adder|Add0~71\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~73\ = CARRY((\UNI1|alu_inst|adder|Add0~62_combout\ & ((\UNI1|reg_bank|oREGA[21]~429_combout\) # (!\UNI1|alu_inst|adder|Add0~71\))) # (!\UNI1|alu_inst|adder|Add0~62_combout\ & (\UNI1|reg_bank|oREGA[21]~429_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~62_combout\,
	datab => \UNI1|reg_bank|oREGA[21]~429_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~71\,
	combout => \UNI1|alu_inst|adder|Add0~72_combout\,
	cout => \UNI1|alu_inst|adder|Add0~73\);

-- Location: LCCOMB_X23_Y14_N10
\UNI1|mux_mem2reg_inst|C[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(21) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[21]~22_combout\ & ((\UNI1|alu_inst|adder|Add0~72_combout\))) # (!\UNI1|mux_mem2reg_inst|C[21]~22_combout\ & (\UNI1|alu_inst|oResult~8_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[21]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[21]~22_combout\,
	datac => \UNI1|alu_inst|oResult~8_combout\,
	datad => \UNI1|alu_inst|adder|Add0~72_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(21));

-- Location: LCCOMB_X23_Y14_N24
\UNI1|reg_bank|xreg32~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~61_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(21),
	combout => \UNI1|reg_bank|xreg32~61_combout\);

-- Location: LCCOMB_X22_Y15_N24
\UNI1|reg_bank|xreg32[9][21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[9][21]~feeder_combout\ = \UNI1|reg_bank|xreg32~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~61_combout\,
	combout => \UNI1|reg_bank|xreg32[9][21]~feeder_combout\);

-- Location: FF_X22_Y15_N25
\UNI1|reg_bank|xreg32[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[9][21]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[9][26]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[9][21]~q\);

-- Location: LCCOMB_X26_Y14_N26
\UNI1|mux_alusrc|C[21]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~400_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][21]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][21]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[8][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[21]~400_combout\);

-- Location: LCCOMB_X21_Y9_N0
\UNI1|mux_alusrc|C[21]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~401_combout\ = (\UNI1|mux_alusrc|C[21]~400_combout\ & ((\UNI1|reg_bank|xreg32[11][21]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[21]~400_combout\ & 
-- (((\UNI1|reg_bank|xreg32[10][21]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[21]~400_combout\,
	datab => \UNI1|reg_bank|xreg32[11][21]~q\,
	datac => \UNI1|reg_bank|xreg32[10][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[21]~401_combout\);

-- Location: LCCOMB_X19_Y9_N8
\UNI1|mux_alusrc|C[21]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~417_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][21]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][21]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[14][21]~q\,
	combout => \UNI1|mux_alusrc|C[21]~417_combout\);

-- Location: LCCOMB_X23_Y8_N18
\UNI1|mux_alusrc|C[21]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~418_combout\ = (\UNI1|mux_alusrc|C[21]~417_combout\ & ((\UNI1|reg_bank|xreg32[15][21]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[21]~417_combout\ & 
-- (((\UNI1|reg_bank|xreg32[13][21]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][21]~q\,
	datab => \UNI1|mux_alusrc|C[21]~417_combout\,
	datac => \UNI1|reg_bank|xreg32[13][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[21]~418_combout\);

-- Location: LCCOMB_X12_Y9_N28
\UNI1|mux_alusrc|C[21]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~409_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][21]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[19][21]~q\,
	datac => \UNI1|reg_bank|xreg32[23][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[21]~409_combout\);

-- Location: LCCOMB_X12_Y9_N22
\UNI1|mux_alusrc|C[21]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~410_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[21]~409_combout\ & (\UNI1|reg_bank|xreg32[31][21]~q\)) # (!\UNI1|mux_alusrc|C[21]~409_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][21]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[21]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][21]~q\,
	datab => \UNI1|reg_bank|xreg32[27][21]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|mux_alusrc|C[21]~409_combout\,
	combout => \UNI1|mux_alusrc|C[21]~410_combout\);

-- Location: LCCOMB_X14_Y8_N16
\UNI1|mux_alusrc|C[21]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~402_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][21]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][21]~q\,
	datac => \UNI1|reg_bank|xreg32[17][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[21]~402_combout\);

-- Location: LCCOMB_X17_Y8_N0
\UNI1|mux_alusrc|C[21]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~403_combout\ = (\UNI1|mux_alusrc|C[21]~402_combout\ & (((\UNI1|reg_bank|xreg32[29][21]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[21]~402_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][21]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[21]~402_combout\,
	datab => \UNI1|reg_bank|xreg32[21][21]~q\,
	datac => \UNI1|reg_bank|xreg32[29][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[21]~403_combout\);

-- Location: LCCOMB_X17_Y6_N10
\UNI1|mux_alusrc|C[21]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~404_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][21]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[22][21]~q\,
	datac => \UNI1|reg_bank|xreg32[18][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[21]~404_combout\);

-- Location: LCCOMB_X16_Y8_N0
\UNI1|mux_alusrc|C[21]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~405_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[21]~404_combout\ & (\UNI1|reg_bank|xreg32[30][21]~q\)) # (!\UNI1|mux_alusrc|C[21]~404_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][21]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[21]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[30][21]~q\,
	datac => \UNI1|mux_alusrc|C[21]~404_combout\,
	datad => \UNI1|reg_bank|xreg32[26][21]~q\,
	combout => \UNI1|mux_alusrc|C[21]~405_combout\);

-- Location: LCCOMB_X14_Y11_N0
\UNI1|mux_alusrc|C[21]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~406_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][21]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][21]~q\,
	datad => \UNI1|reg_bank|xreg32[24][21]~q\,
	combout => \UNI1|mux_alusrc|C[21]~406_combout\);

-- Location: LCCOMB_X14_Y11_N14
\UNI1|mux_alusrc|C[21]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~407_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[21]~406_combout\ & ((\UNI1|reg_bank|xreg32[28][21]~q\))) # (!\UNI1|mux_alusrc|C[21]~406_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][21]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[21]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][21]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][21]~q\,
	datad => \UNI1|mux_alusrc|C[21]~406_combout\,
	combout => \UNI1|mux_alusrc|C[21]~407_combout\);

-- Location: LCCOMB_X22_Y9_N28
\UNI1|mux_alusrc|C[21]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~408_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[21]~405_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & \UNI1|mux_alusrc|C[21]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|mux_alusrc|C[21]~405_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[21]~407_combout\,
	combout => \UNI1|mux_alusrc|C[21]~408_combout\);

-- Location: LCCOMB_X22_Y9_N30
\UNI1|mux_alusrc|C[21]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~411_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[21]~408_combout\ & (\UNI1|mux_alusrc|C[21]~410_combout\)) # (!\UNI1|mux_alusrc|C[21]~408_combout\ & 
-- ((\UNI1|mux_alusrc|C[21]~403_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[21]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[21]~410_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[21]~403_combout\,
	datad => \UNI1|mux_alusrc|C[21]~408_combout\,
	combout => \UNI1|mux_alusrc|C[21]~411_combout\);

-- Location: LCCOMB_X16_Y13_N24
\UNI1|mux_alusrc|C[21]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~412_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][21]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[4][21]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[6][21]~q\,
	datac => \UNI1|reg_bank|xreg32[4][21]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[21]~412_combout\);

-- Location: LCCOMB_X16_Y13_N14
\UNI1|mux_alusrc|C[21]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~413_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[21]~412_combout\ & ((\UNI1|reg_bank|xreg32[7][21]~q\))) # (!\UNI1|mux_alusrc|C[21]~412_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][21]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[21]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][21]~q\,
	datac => \UNI1|reg_bank|xreg32[7][21]~q\,
	datad => \UNI1|mux_alusrc|C[21]~412_combout\,
	combout => \UNI1|mux_alusrc|C[21]~413_combout\);

-- Location: LCCOMB_X21_Y13_N26
\UNI1|mux_alusrc|C[21]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~414_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[21]~413_combout\)) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|reg_bank|xreg32[1][21]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[21]~413_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][21]~q\,
	datad => \UNI1|mux_alusrc|C[12]~18_combout\,
	combout => \UNI1|mux_alusrc|C[21]~414_combout\);

-- Location: LCCOMB_X21_Y11_N8
\UNI1|mux_alusrc|C[21]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~415_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[21]~414_combout\ & (\UNI1|reg_bank|xreg32[3][21]~q\)) # (!\UNI1|mux_alusrc|C[21]~414_combout\ & ((\UNI1|reg_bank|xreg32[2][21]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[21]~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][21]~q\,
	datac => \UNI1|reg_bank|xreg32[2][21]~q\,
	datad => \UNI1|mux_alusrc|C[21]~414_combout\,
	combout => \UNI1|mux_alusrc|C[21]~415_combout\);

-- Location: LCCOMB_X22_Y9_N12
\UNI1|mux_alusrc|C[21]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~416_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\) # ((\UNI1|mux_alusrc|C[21]~411_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (!\UNI1|mux_alusrc|C[12]~13_combout\ & 
-- ((\UNI1|mux_alusrc|C[21]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[21]~411_combout\,
	datad => \UNI1|mux_alusrc|C[21]~415_combout\,
	combout => \UNI1|mux_alusrc|C[21]~416_combout\);

-- Location: LCCOMB_X22_Y9_N22
\UNI1|mux_alusrc|C[21]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~419_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[21]~416_combout\ & ((\UNI1|mux_alusrc|C[21]~418_combout\))) # (!\UNI1|mux_alusrc|C[21]~416_combout\ & (\UNI1|mux_alusrc|C[21]~401_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[21]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[21]~401_combout\,
	datab => \UNI1|mux_alusrc|C[21]~418_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[21]~416_combout\,
	combout => \UNI1|mux_alusrc|C[21]~419_combout\);

-- Location: LCCOMB_X18_Y12_N16
\UNI1|gen_imm|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux10~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|gen_imm|Mux0~0_combout\ & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|gen_imm|Mux0~0_combout\,
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux10~0_combout\);

-- Location: LCCOMB_X22_Y9_N24
\UNI1|mux_alusrc|C[21]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[21]~420_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & (\UNI1|mux_alusrc|C[21]~419_combout\))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux10~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[21]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|mux_alusrc|C[21]~419_combout\,
	datad => \UNI1|gen_imm|Mux10~0_combout\,
	combout => \UNI1|mux_alusrc|C[21]~420_combout\);

-- Location: LCCOMB_X22_Y9_N2
\UNI1|alu_inst|adder|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~62_combout\ = \UNI1|mux_alusrc|C[21]~420_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[21]~420_combout\,
	combout => \UNI1|alu_inst|adder|Add0~62_combout\);

-- Location: LCCOMB_X23_Y12_N30
\UNI1|alu_inst|adder|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~74_combout\ = (\UNI1|alu_inst|adder|Add0~61_combout\ & ((\UNI1|reg_bank|oREGA[22]~408_combout\ & (\UNI1|alu_inst|adder|Add0~73\ & VCC)) # (!\UNI1|reg_bank|oREGA[22]~408_combout\ & (!\UNI1|alu_inst|adder|Add0~73\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~61_combout\ & ((\UNI1|reg_bank|oREGA[22]~408_combout\ & (!\UNI1|alu_inst|adder|Add0~73\)) # (!\UNI1|reg_bank|oREGA[22]~408_combout\ & ((\UNI1|alu_inst|adder|Add0~73\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~75\ = CARRY((\UNI1|alu_inst|adder|Add0~61_combout\ & (!\UNI1|reg_bank|oREGA[22]~408_combout\ & !\UNI1|alu_inst|adder|Add0~73\)) # (!\UNI1|alu_inst|adder|Add0~61_combout\ & ((!\UNI1|alu_inst|adder|Add0~73\) # 
-- (!\UNI1|reg_bank|oREGA[22]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~61_combout\,
	datab => \UNI1|reg_bank|oREGA[22]~408_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~73\,
	combout => \UNI1|alu_inst|adder|Add0~74_combout\,
	cout => \UNI1|alu_inst|adder|Add0~75\);

-- Location: LCCOMB_X23_Y11_N0
\UNI1|alu_inst|adder|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~77_combout\ = ((\UNI1|alu_inst|adder|Add0~76_combout\ $ (\UNI1|reg_bank|oREGA[23]~513_combout\ $ (!\UNI1|alu_inst|adder|Add0~75\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~78\ = CARRY((\UNI1|alu_inst|adder|Add0~76_combout\ & ((\UNI1|reg_bank|oREGA[23]~513_combout\) # (!\UNI1|alu_inst|adder|Add0~75\))) # (!\UNI1|alu_inst|adder|Add0~76_combout\ & (\UNI1|reg_bank|oREGA[23]~513_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~76_combout\,
	datab => \UNI1|reg_bank|oREGA[23]~513_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~75\,
	combout => \UNI1|alu_inst|adder|Add0~77_combout\,
	cout => \UNI1|alu_inst|adder|Add0~78\);

-- Location: LCCOMB_X22_Y7_N2
\UNI1|mux_mem2reg_inst|C[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(23) = (\UNI1|mux_mem2reg_inst|C[23]~30_combout\ & (((\UNI1|alu_inst|adder|Add0~77_combout\) # (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[23]~30_combout\ & (\UNI1|alu_inst|oResult~12_combout\ & 
-- (\UNI1|mux_mem2reg_inst|C[19]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[23]~30_combout\,
	datab => \UNI1|alu_inst|oResult~12_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datad => \UNI1|alu_inst|adder|Add0~77_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(23));

-- Location: LCCOMB_X22_Y7_N0
\UNI1|reg_bank|xreg32~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~65_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(23),
	combout => \UNI1|reg_bank|xreg32~65_combout\);

-- Location: LCCOMB_X19_Y8_N0
\UNI1|reg_bank|xreg32[13][23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][23]~feeder_combout\ = \UNI1|reg_bank|xreg32~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~65_combout\,
	combout => \UNI1|reg_bank|xreg32[13][23]~feeder_combout\);

-- Location: FF_X19_Y8_N1
\UNI1|reg_bank|xreg32[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][23]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][23]~q\);

-- Location: LCCOMB_X18_Y9_N22
\UNI1|mux_alusrc|C[23]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~501_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|reg_bank|xreg32[14][23]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[12][23]~q\,
	datad => \UNI1|reg_bank|xreg32[14][23]~q\,
	combout => \UNI1|mux_alusrc|C[23]~501_combout\);

-- Location: LCCOMB_X18_Y11_N4
\UNI1|mux_alusrc|C[23]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~502_combout\ = (\UNI1|mux_alusrc|C[23]~501_combout\ & (((\UNI1|reg_bank|xreg32[15][23]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[23]~501_combout\ & 
-- (\UNI1|reg_bank|xreg32[13][23]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][23]~q\,
	datab => \UNI1|reg_bank|xreg32[15][23]~q\,
	datac => \UNI1|mux_alusrc|C[23]~501_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[23]~502_combout\);

-- Location: LCCOMB_X21_Y6_N10
\UNI1|mux_alusrc|C[23]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~484_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][23]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[9][23]~q\,
	datac => \UNI1|reg_bank|xreg32[8][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[23]~484_combout\);

-- Location: LCCOMB_X21_Y9_N30
\UNI1|mux_alusrc|C[23]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~485_combout\ = (\UNI1|mux_alusrc|C[23]~484_combout\ & ((\UNI1|reg_bank|xreg32[11][23]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[23]~484_combout\ & 
-- (((\UNI1|reg_bank|xreg32[10][23]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[23]~484_combout\,
	datab => \UNI1|reg_bank|xreg32[11][23]~q\,
	datac => \UNI1|reg_bank|xreg32[10][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[23]~485_combout\);

-- Location: LCCOMB_X13_Y9_N26
\UNI1|mux_alusrc|C[23]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~493_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][23]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[19][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][23]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[23][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[23]~493_combout\);

-- Location: LCCOMB_X13_Y9_N16
\UNI1|mux_alusrc|C[23]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~494_combout\ = (\UNI1|mux_alusrc|C[23]~493_combout\ & (((\UNI1|reg_bank|xreg32[31][23]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[23]~493_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][23]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][23]~q\,
	datab => \UNI1|reg_bank|xreg32[31][23]~q\,
	datac => \UNI1|mux_alusrc|C[23]~493_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[23]~494_combout\);

-- Location: LCCOMB_X14_Y7_N28
\UNI1|mux_alusrc|C[23]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~490_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][23]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[16][23]~q\,
	datac => \UNI1|reg_bank|xreg32[24][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[23]~490_combout\);

-- Location: LCCOMB_X14_Y7_N10
\UNI1|mux_alusrc|C[23]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~491_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[23]~490_combout\ & ((\UNI1|reg_bank|xreg32[28][23]~q\))) # (!\UNI1|mux_alusrc|C[23]~490_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][23]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[23]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][23]~q\,
	datac => \UNI1|reg_bank|xreg32[28][23]~q\,
	datad => \UNI1|mux_alusrc|C[23]~490_combout\,
	combout => \UNI1|mux_alusrc|C[23]~491_combout\);

-- Location: LCCOMB_X17_Y6_N14
\UNI1|mux_alusrc|C[23]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~488_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][23]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[22][23]~q\,
	datac => \UNI1|reg_bank|xreg32[18][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[23]~488_combout\);

-- Location: LCCOMB_X16_Y8_N16
\UNI1|mux_alusrc|C[23]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~489_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[23]~488_combout\ & ((\UNI1|reg_bank|xreg32[30][23]~q\))) # (!\UNI1|mux_alusrc|C[23]~488_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][23]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[23]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][23]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[30][23]~q\,
	datad => \UNI1|mux_alusrc|C[23]~488_combout\,
	combout => \UNI1|mux_alusrc|C[23]~489_combout\);

-- Location: LCCOMB_X16_Y8_N26
\UNI1|mux_alusrc|C[23]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~492_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|mux_alusrc|C[23]~489_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[23]~491_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[23]~491_combout\,
	datad => \UNI1|mux_alusrc|C[23]~489_combout\,
	combout => \UNI1|mux_alusrc|C[23]~492_combout\);

-- Location: LCCOMB_X14_Y8_N20
\UNI1|mux_alusrc|C[23]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~486_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][23]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][23]~q\,
	datac => \UNI1|reg_bank|xreg32[17][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[23]~486_combout\);

-- Location: LCCOMB_X14_Y8_N18
\UNI1|mux_alusrc|C[23]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~487_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[23]~486_combout\ & ((\UNI1|reg_bank|xreg32[29][23]~q\))) # (!\UNI1|mux_alusrc|C[23]~486_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][23]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[23]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][23]~q\,
	datac => \UNI1|reg_bank|xreg32[29][23]~q\,
	datad => \UNI1|mux_alusrc|C[23]~486_combout\,
	combout => \UNI1|mux_alusrc|C[23]~487_combout\);

-- Location: LCCOMB_X16_Y8_N24
\UNI1|mux_alusrc|C[23]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~495_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[23]~492_combout\ & (\UNI1|mux_alusrc|C[23]~494_combout\)) # (!\UNI1|mux_alusrc|C[23]~492_combout\ & 
-- ((\UNI1|mux_alusrc|C[23]~487_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[23]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[23]~494_combout\,
	datac => \UNI1|mux_alusrc|C[23]~492_combout\,
	datad => \UNI1|mux_alusrc|C[23]~487_combout\,
	combout => \UNI1|mux_alusrc|C[23]~495_combout\);

-- Location: LCCOMB_X16_Y9_N30
\UNI1|mux_alusrc|C[23]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~496_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][23]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][23]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[6][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[23]~496_combout\);

-- Location: LCCOMB_X16_Y9_N4
\UNI1|mux_alusrc|C[23]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~497_combout\ = (\UNI1|mux_alusrc|C[23]~496_combout\ & (((\UNI1|reg_bank|xreg32[7][23]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[23]~496_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][23]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[23]~496_combout\,
	datab => \UNI1|reg_bank|xreg32[5][23]~q\,
	datac => \UNI1|reg_bank|xreg32[7][23]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[23]~497_combout\);

-- Location: LCCOMB_X21_Y13_N22
\UNI1|mux_alusrc|C[23]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~498_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[23]~497_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][23]~q\,
	datad => \UNI1|mux_alusrc|C[23]~497_combout\,
	combout => \UNI1|mux_alusrc|C[23]~498_combout\);

-- Location: LCCOMB_X21_Y11_N18
\UNI1|mux_alusrc|C[23]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~499_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[23]~498_combout\ & (\UNI1|reg_bank|xreg32[3][23]~q\)) # (!\UNI1|mux_alusrc|C[23]~498_combout\ & ((\UNI1|reg_bank|xreg32[2][23]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[23]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][23]~q\,
	datac => \UNI1|reg_bank|xreg32[2][23]~q\,
	datad => \UNI1|mux_alusrc|C[23]~498_combout\,
	combout => \UNI1|mux_alusrc|C[23]~499_combout\);

-- Location: LCCOMB_X17_Y11_N28
\UNI1|mux_alusrc|C[23]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~500_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[23]~495_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[23]~499_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[23]~495_combout\,
	datad => \UNI1|mux_alusrc|C[23]~499_combout\,
	combout => \UNI1|mux_alusrc|C[23]~500_combout\);

-- Location: LCCOMB_X18_Y11_N26
\UNI1|mux_alusrc|C[23]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~503_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[23]~500_combout\ & (\UNI1|mux_alusrc|C[23]~502_combout\)) # (!\UNI1|mux_alusrc|C[23]~500_combout\ & ((\UNI1|mux_alusrc|C[23]~485_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[23]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[23]~502_combout\,
	datac => \UNI1|mux_alusrc|C[23]~485_combout\,
	datad => \UNI1|mux_alusrc|C[23]~500_combout\,
	combout => \UNI1|mux_alusrc|C[23]~503_combout\);

-- Location: LCCOMB_X18_Y11_N6
\UNI1|mux_alusrc|C[23]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[23]~504_combout\ = (\UNI1|gen_imm|Mux8~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[23]~503_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux8~0_combout\ & 
-- (\UNI1|mux_alusrc|C[31]~25_combout\ & (\UNI1|mux_alusrc|C[23]~503_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux8~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|mux_alusrc|C[23]~503_combout\,
	datad => \UNI1|ctrl_unit|Mux7~0_combout\,
	combout => \UNI1|mux_alusrc|C[23]~504_combout\);

-- Location: LCCOMB_X18_Y11_N16
\UNI1|alu_inst|adder|Add0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~76_combout\ = \UNI1|mux_alusrc|C[23]~504_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[23]~504_combout\,
	combout => \UNI1|alu_inst|adder|Add0~76_combout\);

-- Location: LCCOMB_X23_Y11_N2
\UNI1|alu_inst|adder|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~80_combout\ = (\UNI1|reg_bank|oREGA[24]~534_combout\ & ((\UNI1|alu_inst|adder|Add0~79_combout\ & (\UNI1|alu_inst|adder|Add0~78\ & VCC)) # (!\UNI1|alu_inst|adder|Add0~79_combout\ & (!\UNI1|alu_inst|adder|Add0~78\)))) # 
-- (!\UNI1|reg_bank|oREGA[24]~534_combout\ & ((\UNI1|alu_inst|adder|Add0~79_combout\ & (!\UNI1|alu_inst|adder|Add0~78\)) # (!\UNI1|alu_inst|adder|Add0~79_combout\ & ((\UNI1|alu_inst|adder|Add0~78\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~81\ = CARRY((\UNI1|reg_bank|oREGA[24]~534_combout\ & (!\UNI1|alu_inst|adder|Add0~79_combout\ & !\UNI1|alu_inst|adder|Add0~78\)) # (!\UNI1|reg_bank|oREGA[24]~534_combout\ & ((!\UNI1|alu_inst|adder|Add0~78\) # 
-- (!\UNI1|alu_inst|adder|Add0~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[24]~534_combout\,
	datab => \UNI1|alu_inst|adder|Add0~79_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~78\,
	combout => \UNI1|alu_inst|adder|Add0~80_combout\,
	cout => \UNI1|alu_inst|adder|Add0~81\);

-- Location: LCCOMB_X23_Y11_N24
\UNI1|mux_mem2reg_inst|C[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(24) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[24]~32_combout\ & ((\UNI1|alu_inst|adder|Add0~80_combout\))) # (!\UNI1|mux_mem2reg_inst|C[24]~32_combout\ & (\UNI1|alu_inst|oResult~13_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[24]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|oResult~13_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[24]~32_combout\,
	datad => \UNI1|alu_inst|adder|Add0~80_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(24));

-- Location: LCCOMB_X22_Y11_N18
\UNI1|reg_bank|xreg32~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~66_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(24),
	combout => \UNI1|reg_bank|xreg32~66_combout\);

-- Location: LCCOMB_X22_Y15_N14
\UNI1|reg_bank|xreg32[14][24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][24]~feeder_combout\ = \UNI1|reg_bank|xreg32~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~66_combout\,
	combout => \UNI1|reg_bank|xreg32[14][24]~feeder_combout\);

-- Location: FF_X22_Y15_N15
\UNI1|reg_bank|xreg32[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][24]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][24]~q\);

-- Location: LCCOMB_X23_Y8_N20
\UNI1|reg_bank|oREGA[24]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~531_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[13][24]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[12][24]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][24]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[13][24]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~531_combout\);

-- Location: LCCOMB_X23_Y8_N8
\UNI1|reg_bank|oREGA[24]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~532_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[24]~531_combout\ & ((\UNI1|reg_bank|xreg32[15][24]~q\))) # (!\UNI1|reg_bank|oREGA[24]~531_combout\ & (\UNI1|reg_bank|xreg32[14][24]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[24]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][24]~q\,
	datab => \UNI1|reg_bank|xreg32[15][24]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~531_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~532_combout\);

-- Location: LCCOMB_X26_Y9_N6
\UNI1|reg_bank|oREGA[24]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~524_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][24]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][24]~q\,
	datac => \UNI1|reg_bank|xreg32[10][24]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~524_combout\);

-- Location: LCCOMB_X26_Y9_N0
\UNI1|reg_bank|oREGA[24]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~525_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[24]~524_combout\ & (\UNI1|reg_bank|xreg32[11][24]~q\)) # (!\UNI1|reg_bank|oREGA[24]~524_combout\ & ((\UNI1|reg_bank|xreg32[9][24]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[24]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][24]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[9][24]~q\,
	datad => \UNI1|reg_bank|oREGA[24]~524_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~525_combout\);

-- Location: LCCOMB_X16_Y11_N22
\UNI1|reg_bank|oREGA[24]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~526_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\) # ((\UNI1|reg_bank|xreg32[5][24]~q\)))) # (!\UNI1|iRS1[0]~1_combout\ & (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[4][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[5][24]~q\,
	datad => \UNI1|reg_bank|xreg32[4][24]~q\,
	combout => \UNI1|reg_bank|oREGA[24]~526_combout\);

-- Location: LCCOMB_X16_Y11_N16
\UNI1|reg_bank|oREGA[24]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~527_combout\ = (\UNI1|reg_bank|oREGA[24]~526_combout\ & ((\UNI1|reg_bank|xreg32[7][24]~q\) # ((!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[24]~526_combout\ & (((\UNI1|reg_bank|xreg32[6][24]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[24]~526_combout\,
	datab => \UNI1|reg_bank|xreg32[7][24]~q\,
	datac => \UNI1|reg_bank|xreg32[6][24]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~527_combout\);

-- Location: LCCOMB_X21_Y11_N20
\UNI1|reg_bank|oREGA[24]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~528_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|oREGA[24]~527_combout\)) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|xreg32[1][24]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|oREGA[24]~527_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datad => \UNI1|reg_bank|xreg32[1][24]~q\,
	combout => \UNI1|reg_bank|oREGA[24]~528_combout\);

-- Location: LCCOMB_X21_Y11_N2
\UNI1|reg_bank|oREGA[24]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~529_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[24]~528_combout\ & ((\UNI1|reg_bank|xreg32[3][24]~q\))) # (!\UNI1|reg_bank|oREGA[24]~528_combout\ & (\UNI1|reg_bank|xreg32[2][24]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[24]~528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][24]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][24]~q\,
	datad => \UNI1|reg_bank|oREGA[24]~528_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~529_combout\);

-- Location: LCCOMB_X23_Y10_N22
\UNI1|reg_bank|oREGA[24]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~530_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[26]~0_combout\)) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[24]~525_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[24]~529_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[24]~525_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~529_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~530_combout\);

-- Location: LCCOMB_X16_Y9_N8
\UNI1|reg_bank|oREGA[24]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~521_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[27][24]~q\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[19][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][24]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[19][24]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~521_combout\);

-- Location: LCCOMB_X17_Y9_N0
\UNI1|reg_bank|oREGA[24]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~522_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[24]~521_combout\ & (\UNI1|reg_bank|xreg32[31][24]~q\)) # (!\UNI1|reg_bank|oREGA[24]~521_combout\ & ((\UNI1|reg_bank|xreg32[23][24]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[24]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][24]~q\,
	datac => \UNI1|reg_bank|xreg32[23][24]~q\,
	datad => \UNI1|reg_bank|oREGA[24]~521_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~522_combout\);

-- Location: LCCOMB_X16_Y7_N28
\UNI1|reg_bank|oREGA[24]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~514_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][24]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][24]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][24]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~514_combout\);

-- Location: LCCOMB_X23_Y10_N30
\UNI1|reg_bank|oREGA[24]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~515_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[24]~514_combout\ & ((\UNI1|reg_bank|xreg32[30][24]~q\))) # (!\UNI1|reg_bank|oREGA[24]~514_combout\ & (\UNI1|reg_bank|xreg32[26][24]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[24]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][24]~q\,
	datac => \UNI1|reg_bank|xreg32[30][24]~q\,
	datad => \UNI1|reg_bank|oREGA[24]~514_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~515_combout\);

-- Location: LCCOMB_X18_Y8_N30
\UNI1|reg_bank|oREGA[24]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~516_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][24]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][24]~q\,
	datac => \UNI1|reg_bank|xreg32[25][24]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~516_combout\);

-- Location: LCCOMB_X18_Y8_N16
\UNI1|reg_bank|oREGA[24]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~517_combout\ = (\UNI1|reg_bank|oREGA[24]~516_combout\ & (((\UNI1|reg_bank|xreg32[29][24]~q\)) # (!\UNI1|iRS1[2]~0_combout\))) # (!\UNI1|reg_bank|oREGA[24]~516_combout\ & (\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[24]~516_combout\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][24]~q\,
	datad => \UNI1|reg_bank|xreg32[29][24]~q\,
	combout => \UNI1|reg_bank|oREGA[24]~517_combout\);

-- Location: LCCOMB_X13_Y11_N26
\UNI1|reg_bank|oREGA[24]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~518_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][24]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][24]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][24]~q\,
	datac => \UNI1|reg_bank|xreg32[20][24]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~518_combout\);

-- Location: LCCOMB_X13_Y11_N16
\UNI1|reg_bank|oREGA[24]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~519_combout\ = (\UNI1|reg_bank|oREGA[24]~518_combout\ & (((\UNI1|reg_bank|xreg32[28][24]~q\)) # (!\UNI1|reg_bank|oREGA[26]~12_combout\))) # (!\UNI1|reg_bank|oREGA[24]~518_combout\ & (\UNI1|reg_bank|oREGA[26]~12_combout\ & 
-- (\UNI1|reg_bank|xreg32[24][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[24]~518_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][24]~q\,
	datad => \UNI1|reg_bank|xreg32[28][24]~q\,
	combout => \UNI1|reg_bank|oREGA[24]~519_combout\);

-- Location: LCCOMB_X18_Y8_N24
\UNI1|reg_bank|oREGA[24]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~520_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[24]~517_combout\) # ((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (((!\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- \UNI1|reg_bank|oREGA[24]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[24]~517_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~519_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~520_combout\);

-- Location: LCCOMB_X23_Y10_N0
\UNI1|reg_bank|oREGA[24]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~523_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[24]~520_combout\ & (\UNI1|reg_bank|oREGA[24]~522_combout\)) # (!\UNI1|reg_bank|oREGA[24]~520_combout\ & ((\UNI1|reg_bank|oREGA[24]~515_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[24]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[24]~522_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[24]~515_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~520_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~523_combout\);

-- Location: LCCOMB_X23_Y10_N16
\UNI1|reg_bank|oREGA[24]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~533_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[24]~530_combout\ & (\UNI1|reg_bank|oREGA[24]~532_combout\)) # (!\UNI1|reg_bank|oREGA[24]~530_combout\ & ((\UNI1|reg_bank|oREGA[24]~523_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[24]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[24]~532_combout\,
	datac => \UNI1|reg_bank|oREGA[24]~530_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~523_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~533_combout\);

-- Location: LCCOMB_X23_Y10_N14
\UNI1|reg_bank|oREGA[24]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[24]~534_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[24]~533_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[24]~533_combout\,
	combout => \UNI1|reg_bank|oREGA[24]~534_combout\);

-- Location: LCCOMB_X23_Y11_N4
\UNI1|alu_inst|adder|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~84_combout\ = ((\UNI1|alu_inst|adder|Add0~83_combout\ $ (\UNI1|reg_bank|oREGA[25]~576_combout\ $ (!\UNI1|alu_inst|adder|Add0~81\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~85\ = CARRY((\UNI1|alu_inst|adder|Add0~83_combout\ & ((\UNI1|reg_bank|oREGA[25]~576_combout\) # (!\UNI1|alu_inst|adder|Add0~81\))) # (!\UNI1|alu_inst|adder|Add0~83_combout\ & (\UNI1|reg_bank|oREGA[25]~576_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~81\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~83_combout\,
	datab => \UNI1|reg_bank|oREGA[25]~576_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~81\,
	combout => \UNI1|alu_inst|adder|Add0~84_combout\,
	cout => \UNI1|alu_inst|adder|Add0~85\);

-- Location: LCCOMB_X22_Y11_N26
\UNI1|mux_mem2reg_inst|C[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(25) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[25]~36_combout\ & ((\UNI1|alu_inst|adder|Add0~84_combout\))) # (!\UNI1|mux_mem2reg_inst|C[25]~36_combout\ & (\UNI1|alu_inst|oResult~15_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[25]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[25]~36_combout\,
	datac => \UNI1|alu_inst|oResult~15_combout\,
	datad => \UNI1|alu_inst|adder|Add0~84_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(25));

-- Location: LCCOMB_X22_Y11_N6
\UNI1|reg_bank|xreg32~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~68_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datac => \UNI1|mux_mem2reg_inst|C\(25),
	combout => \UNI1|reg_bank|xreg32~68_combout\);

-- Location: FF_X18_Y8_N27
\UNI1|reg_bank|xreg32[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~68_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[21][19]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[21][25]~q\);

-- Location: LCCOMB_X14_Y9_N0
\UNI1|mux_alusrc|C[25]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~549_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][25]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[17][25]~q\,
	datac => \UNI1|reg_bank|xreg32[25][25]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[25]~549_combout\);

-- Location: LCCOMB_X18_Y10_N14
\UNI1|mux_alusrc|C[25]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~550_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[25]~549_combout\ & ((\UNI1|reg_bank|xreg32[29][25]~q\))) # (!\UNI1|mux_alusrc|C[25]~549_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][25]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[25]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][25]~q\,
	datac => \UNI1|reg_bank|xreg32[29][25]~q\,
	datad => \UNI1|mux_alusrc|C[25]~549_combout\,
	combout => \UNI1|mux_alusrc|C[25]~550_combout\);

-- Location: LCCOMB_X14_Y9_N10
\UNI1|mux_alusrc|C[25]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~556_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][25]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][25]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[19][25]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[25]~556_combout\);

-- Location: LCCOMB_X13_Y9_N28
\UNI1|mux_alusrc|C[25]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~557_combout\ = (\UNI1|mux_alusrc|C[25]~556_combout\ & (((\UNI1|reg_bank|xreg32[31][25]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[25]~556_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][25]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][25]~q\,
	datab => \UNI1|reg_bank|xreg32[31][25]~q\,
	datac => \UNI1|mux_alusrc|C[25]~556_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[25]~557_combout\);

-- Location: LCCOMB_X14_Y7_N6
\UNI1|mux_alusrc|C[25]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~553_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][25]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][25]~q\,
	datab => \UNI1|reg_bank|xreg32[16][25]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[25]~553_combout\);

-- Location: LCCOMB_X14_Y7_N12
\UNI1|mux_alusrc|C[25]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~554_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[25]~553_combout\ & ((\UNI1|reg_bank|xreg32[28][25]~q\))) # (!\UNI1|mux_alusrc|C[25]~553_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][25]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[25]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][25]~q\,
	datac => \UNI1|reg_bank|xreg32[28][25]~q\,
	datad => \UNI1|mux_alusrc|C[25]~553_combout\,
	combout => \UNI1|mux_alusrc|C[25]~554_combout\);

-- Location: LCCOMB_X16_Y7_N0
\UNI1|mux_alusrc|C[25]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~551_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][25]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[18][25]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[22][25]~q\,
	combout => \UNI1|mux_alusrc|C[25]~551_combout\);

-- Location: LCCOMB_X16_Y8_N4
\UNI1|mux_alusrc|C[25]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~552_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[25]~551_combout\ & ((\UNI1|reg_bank|xreg32[30][25]~q\))) # (!\UNI1|mux_alusrc|C[25]~551_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][25]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[25]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[26][25]~q\,
	datac => \UNI1|reg_bank|xreg32[30][25]~q\,
	datad => \UNI1|mux_alusrc|C[25]~551_combout\,
	combout => \UNI1|mux_alusrc|C[25]~552_combout\);

-- Location: LCCOMB_X24_Y9_N24
\UNI1|mux_alusrc|C[25]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~555_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|mux_alusrc|C[25]~552_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[25]~554_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[25]~554_combout\,
	datad => \UNI1|mux_alusrc|C[25]~552_combout\,
	combout => \UNI1|mux_alusrc|C[25]~555_combout\);

-- Location: LCCOMB_X24_Y9_N14
\UNI1|mux_alusrc|C[25]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~558_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[25]~555_combout\ & ((\UNI1|mux_alusrc|C[25]~557_combout\))) # (!\UNI1|mux_alusrc|C[25]~555_combout\ & 
-- (\UNI1|mux_alusrc|C[25]~550_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[25]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[25]~550_combout\,
	datac => \UNI1|mux_alusrc|C[25]~557_combout\,
	datad => \UNI1|mux_alusrc|C[25]~555_combout\,
	combout => \UNI1|mux_alusrc|C[25]~558_combout\);

-- Location: LCCOMB_X16_Y9_N18
\UNI1|mux_alusrc|C[25]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~559_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[6][25]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[6][25]~q\,
	datac => \UNI1|reg_bank|xreg32[4][25]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[25]~559_combout\);

-- Location: LCCOMB_X16_Y9_N0
\UNI1|mux_alusrc|C[25]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~560_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[25]~559_combout\ & ((\UNI1|reg_bank|xreg32[7][25]~q\))) # (!\UNI1|mux_alusrc|C[25]~559_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][25]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[25]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][25]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[7][25]~q\,
	datad => \UNI1|mux_alusrc|C[25]~559_combout\,
	combout => \UNI1|mux_alusrc|C[25]~560_combout\);

-- Location: LCCOMB_X25_Y10_N24
\UNI1|mux_alusrc|C[25]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~561_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[25]~560_combout\) # (!\UNI1|mux_alusrc|C[12]~17_combout\)))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][25]~q\ & 
-- (\UNI1|mux_alusrc|C[12]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][25]~q\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|mux_alusrc|C[12]~17_combout\,
	datad => \UNI1|mux_alusrc|C[25]~560_combout\,
	combout => \UNI1|mux_alusrc|C[25]~561_combout\);

-- Location: LCCOMB_X25_Y10_N28
\UNI1|mux_alusrc|C[25]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~562_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[25]~561_combout\ & (\UNI1|reg_bank|xreg32[3][25]~q\)) # (!\UNI1|mux_alusrc|C[25]~561_combout\ & ((\UNI1|reg_bank|xreg32[2][25]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[25]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][25]~q\,
	datac => \UNI1|reg_bank|xreg32[2][25]~q\,
	datad => \UNI1|mux_alusrc|C[25]~561_combout\,
	combout => \UNI1|mux_alusrc|C[25]~562_combout\);

-- Location: LCCOMB_X24_Y9_N4
\UNI1|mux_alusrc|C[25]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~563_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[25]~558_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[25]~562_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[25]~558_combout\,
	datad => \UNI1|mux_alusrc|C[25]~562_combout\,
	combout => \UNI1|mux_alusrc|C[25]~563_combout\);

-- Location: LCCOMB_X18_Y9_N6
\UNI1|mux_alusrc|C[25]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~564_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|reg_bank|xreg32[14][25]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[12][25]~q\,
	datad => \UNI1|reg_bank|xreg32[14][25]~q\,
	combout => \UNI1|mux_alusrc|C[25]~564_combout\);

-- Location: LCCOMB_X24_Y9_N22
\UNI1|mux_alusrc|C[25]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~565_combout\ = (\UNI1|mux_alusrc|C[25]~564_combout\ & ((\UNI1|reg_bank|xreg32[15][25]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[25]~564_combout\ & 
-- (((\UNI1|reg_bank|xreg32[13][25]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][25]~q\,
	datab => \UNI1|reg_bank|xreg32[13][25]~q\,
	datac => \UNI1|mux_alusrc|C[25]~564_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[25]~565_combout\);

-- Location: LCCOMB_X21_Y6_N6
\UNI1|mux_alusrc|C[25]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~547_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][25]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[8][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][25]~q\,
	datad => \UNI1|reg_bank|xreg32[9][25]~q\,
	combout => \UNI1|mux_alusrc|C[25]~547_combout\);

-- Location: LCCOMB_X25_Y7_N6
\UNI1|mux_alusrc|C[25]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~548_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[25]~547_combout\ & (\UNI1|reg_bank|xreg32[11][25]~q\)) # (!\UNI1|mux_alusrc|C[25]~547_combout\ & 
-- ((\UNI1|reg_bank|xreg32[10][25]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[25]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][25]~q\,
	datab => \UNI1|reg_bank|xreg32[10][25]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[25]~547_combout\,
	combout => \UNI1|mux_alusrc|C[25]~548_combout\);

-- Location: LCCOMB_X24_Y9_N8
\UNI1|mux_alusrc|C[25]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~566_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[25]~563_combout\ & (\UNI1|mux_alusrc|C[25]~565_combout\)) # (!\UNI1|mux_alusrc|C[25]~563_combout\ & ((\UNI1|mux_alusrc|C[25]~548_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[25]~563_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[25]~563_combout\,
	datac => \UNI1|mux_alusrc|C[25]~565_combout\,
	datad => \UNI1|mux_alusrc|C[25]~548_combout\,
	combout => \UNI1|mux_alusrc|C[25]~566_combout\);

-- Location: LCCOMB_X19_Y9_N18
\UNI1|gen_imm|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux6~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25) & (\UNI1|gen_imm|Mux0~0_combout\ & \UNI1|gen_imm|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25),
	datac => \UNI1|gen_imm|Mux0~0_combout\,
	datad => \UNI1|gen_imm|Mux0~1_combout\,
	combout => \UNI1|gen_imm|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y9_N2
\UNI1|mux_alusrc|C[25]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[25]~567_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & (\UNI1|mux_alusrc|C[25]~566_combout\))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux6~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[25]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|mux_alusrc|C[25]~566_combout\,
	datad => \UNI1|gen_imm|Mux6~0_combout\,
	combout => \UNI1|mux_alusrc|C[25]~567_combout\);

-- Location: LCCOMB_X23_Y11_N28
\UNI1|alu_inst|adder|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~83_combout\ = \UNI1|mux_alusrc|C[25]~567_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[25]~567_combout\,
	combout => \UNI1|alu_inst|adder|Add0~83_combout\);

-- Location: LCCOMB_X23_Y11_N6
\UNI1|alu_inst|adder|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~86_combout\ = (\UNI1|reg_bank|oREGA[26]~555_combout\ & ((\UNI1|alu_inst|adder|Add0~82_combout\ & (\UNI1|alu_inst|adder|Add0~85\ & VCC)) # (!\UNI1|alu_inst|adder|Add0~82_combout\ & (!\UNI1|alu_inst|adder|Add0~85\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~555_combout\ & ((\UNI1|alu_inst|adder|Add0~82_combout\ & (!\UNI1|alu_inst|adder|Add0~85\)) # (!\UNI1|alu_inst|adder|Add0~82_combout\ & ((\UNI1|alu_inst|adder|Add0~85\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~87\ = CARRY((\UNI1|reg_bank|oREGA[26]~555_combout\ & (!\UNI1|alu_inst|adder|Add0~82_combout\ & !\UNI1|alu_inst|adder|Add0~85\)) # (!\UNI1|reg_bank|oREGA[26]~555_combout\ & ((!\UNI1|alu_inst|adder|Add0~85\) # 
-- (!\UNI1|alu_inst|adder|Add0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~555_combout\,
	datab => \UNI1|alu_inst|adder|Add0~82_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~85\,
	combout => \UNI1|alu_inst|adder|Add0~86_combout\,
	cout => \UNI1|alu_inst|adder|Add0~87\);

-- Location: LCCOMB_X24_Y7_N10
\UNI1|alu_inst|oResult~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~14_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|mux_alusrc|C[26]~546_combout\ & \UNI1|reg_bank|oREGA[26]~554_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|mux_alusrc|C[26]~546_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~554_combout\,
	combout => \UNI1|alu_inst|oResult~14_combout\);

-- Location: LCCOMB_X24_Y7_N16
\UNI1|mux_mem2reg_inst|C[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(26) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[26]~34_combout\ & (\UNI1|alu_inst|adder|Add0~86_combout\)) # (!\UNI1|mux_mem2reg_inst|C[26]~34_combout\ & ((\UNI1|alu_inst|oResult~14_combout\))))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[26]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[26]~34_combout\,
	datac => \UNI1|alu_inst|adder|Add0~86_combout\,
	datad => \UNI1|alu_inst|oResult~14_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(26));

-- Location: LCCOMB_X24_Y7_N18
\UNI1|reg_bank|xreg32~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~67_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(26),
	combout => \UNI1|reg_bank|xreg32~67_combout\);

-- Location: LCCOMB_X24_Y7_N26
\UNI1|reg_bank|xreg32[15][26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[15][26]~feeder_combout\ = \UNI1|reg_bank|xreg32~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~67_combout\,
	combout => \UNI1|reg_bank|xreg32[15][26]~feeder_combout\);

-- Location: FF_X24_Y7_N27
\UNI1|reg_bank|xreg32[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[15][26]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][26]~q\);

-- Location: LCCOMB_X23_Y8_N2
\UNI1|reg_bank|oREGA[26]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~552_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\) # ((\UNI1|reg_bank|xreg32[13][26]~q\)))) # (!\UNI1|iRS1[0]~1_combout\ & (!\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- ((\UNI1|reg_bank|xreg32[12][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[13][26]~q\,
	datad => \UNI1|reg_bank|xreg32[12][26]~q\,
	combout => \UNI1|reg_bank|oREGA[26]~552_combout\);

-- Location: LCCOMB_X26_Y11_N14
\UNI1|reg_bank|oREGA[26]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~553_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[26]~552_combout\ & (\UNI1|reg_bank|xreg32[15][26]~q\)) # (!\UNI1|reg_bank|oREGA[26]~552_combout\ & ((\UNI1|reg_bank|xreg32[14][26]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[26]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[15][26]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~552_combout\,
	datad => \UNI1|reg_bank|xreg32[14][26]~q\,
	combout => \UNI1|reg_bank|oREGA[26]~553_combout\);

-- Location: LCCOMB_X26_Y15_N24
\UNI1|reg_bank|oREGA[26]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~545_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][26]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][26]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][26]~q\,
	datab => \UNI1|reg_bank|xreg32[10][26]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~545_combout\);

-- Location: LCCOMB_X26_Y11_N22
\UNI1|reg_bank|oREGA[26]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~546_combout\ = (\UNI1|reg_bank|oREGA[26]~545_combout\ & ((\UNI1|reg_bank|xreg32[11][26]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~545_combout\ & (((\UNI1|reg_bank|xreg32[9][26]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][26]~q\,
	datab => \UNI1|reg_bank|xreg32[9][26]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~545_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~546_combout\);

-- Location: LCCOMB_X19_Y10_N0
\UNI1|reg_bank|oREGA[26]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~547_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][26]~q\) # ((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[4][26]~q\ & !\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][26]~q\,
	datab => \UNI1|reg_bank|xreg32[4][26]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~547_combout\);

-- Location: LCCOMB_X17_Y11_N20
\UNI1|reg_bank|oREGA[26]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~548_combout\ = (\UNI1|reg_bank|oREGA[26]~547_combout\ & (((\UNI1|reg_bank|xreg32[7][26]~q\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\))) # (!\UNI1|reg_bank|oREGA[26]~547_combout\ & (\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~547_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][26]~q\,
	datad => \UNI1|reg_bank|xreg32[7][26]~q\,
	combout => \UNI1|reg_bank|oREGA[26]~548_combout\);

-- Location: LCCOMB_X17_Y11_N10
\UNI1|reg_bank|oREGA[26]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~549_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[26]~548_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][26]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][26]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~548_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~549_combout\);

-- Location: LCCOMB_X17_Y11_N14
\UNI1|reg_bank|oREGA[26]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~550_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~549_combout\ & ((\UNI1|reg_bank|xreg32[3][26]~q\))) # (!\UNI1|reg_bank|oREGA[26]~549_combout\ & (\UNI1|reg_bank|xreg32[2][26]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][26]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][26]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~549_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~550_combout\);

-- Location: LCCOMB_X26_Y11_N4
\UNI1|reg_bank|oREGA[26]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~551_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~546_combout\) # ((\UNI1|reg_bank|oREGA[26]~13_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((!\UNI1|reg_bank|oREGA[26]~13_combout\ & 
-- \UNI1|reg_bank|oREGA[26]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~546_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~550_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~551_combout\);

-- Location: LCCOMB_X18_Y9_N4
\UNI1|reg_bank|oREGA[26]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~542_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][26]~q\) # ((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[19][26]~q\ & 
-- !\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][26]~q\,
	datab => \UNI1|reg_bank|xreg32[19][26]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~542_combout\);

-- Location: LCCOMB_X18_Y9_N30
\UNI1|reg_bank|oREGA[26]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~543_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~542_combout\ & ((\UNI1|reg_bank|xreg32[31][26]~q\))) # (!\UNI1|reg_bank|oREGA[26]~542_combout\ & (\UNI1|reg_bank|xreg32[23][26]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][26]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~542_combout\,
	datad => \UNI1|reg_bank|xreg32[31][26]~q\,
	combout => \UNI1|reg_bank|oREGA[26]~543_combout\);

-- Location: LCCOMB_X16_Y7_N20
\UNI1|reg_bank|oREGA[26]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~535_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][26]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][26]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][26]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~535_combout\);

-- Location: LCCOMB_X17_Y7_N16
\UNI1|reg_bank|oREGA[26]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~536_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[26]~535_combout\ & ((\UNI1|reg_bank|xreg32[30][26]~q\))) # (!\UNI1|reg_bank|oREGA[26]~535_combout\ & (\UNI1|reg_bank|xreg32[26][26]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[26]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][26]~q\,
	datac => \UNI1|reg_bank|xreg32[30][26]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~535_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~536_combout\);

-- Location: LCCOMB_X21_Y7_N30
\UNI1|reg_bank|oREGA[26]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~537_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][26]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][26]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][26]~q\,
	datab => \UNI1|reg_bank|xreg32[25][26]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~537_combout\);

-- Location: LCCOMB_X22_Y5_N18
\UNI1|reg_bank|oREGA[26]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~538_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~537_combout\ & (\UNI1|reg_bank|xreg32[29][26]~q\)) # (!\UNI1|reg_bank|oREGA[26]~537_combout\ & ((\UNI1|reg_bank|xreg32[21][26]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][26]~q\,
	datab => \UNI1|reg_bank|xreg32[21][26]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~537_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~538_combout\);

-- Location: LCCOMB_X13_Y11_N6
\UNI1|reg_bank|oREGA[26]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~539_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][26]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][26]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[16][26]~q\,
	datac => \UNI1|reg_bank|xreg32[20][26]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~539_combout\);

-- Location: LCCOMB_X13_Y11_N20
\UNI1|reg_bank|oREGA[26]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~540_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[26]~539_combout\ & (\UNI1|reg_bank|xreg32[28][26]~q\)) # (!\UNI1|reg_bank|oREGA[26]~539_combout\ & ((\UNI1|reg_bank|xreg32[24][26]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[26]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][26]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][26]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~539_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~540_combout\);

-- Location: LCCOMB_X26_Y11_N6
\UNI1|reg_bank|oREGA[26]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~541_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[26]~538_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|oREGA[26]~540_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~538_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~540_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~541_combout\);

-- Location: LCCOMB_X26_Y11_N12
\UNI1|reg_bank|oREGA[26]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~544_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[26]~541_combout\ & (\UNI1|reg_bank|oREGA[26]~543_combout\)) # (!\UNI1|reg_bank|oREGA[26]~541_combout\ & ((\UNI1|reg_bank|oREGA[26]~536_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[26]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~543_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~536_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~541_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~544_combout\);

-- Location: LCCOMB_X26_Y11_N16
\UNI1|reg_bank|oREGA[26]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~554_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~551_combout\ & (\UNI1|reg_bank|oREGA[26]~553_combout\)) # (!\UNI1|reg_bank|oREGA[26]~551_combout\ & ((\UNI1|reg_bank|oREGA[26]~544_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[26]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~553_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~551_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~544_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~554_combout\);

-- Location: LCCOMB_X26_Y11_N18
\UNI1|reg_bank|oREGA[26]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[26]~555_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[26]~554_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~554_combout\,
	combout => \UNI1|reg_bank|oREGA[26]~555_combout\);

-- Location: LCCOMB_X23_Y11_N8
\UNI1|alu_inst|adder|Add0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~89_combout\ = ((\UNI1|reg_bank|oREGA[27]~597_combout\ $ (\UNI1|alu_inst|adder|Add0~88_combout\ $ (!\UNI1|alu_inst|adder|Add0~87\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~90\ = CARRY((\UNI1|reg_bank|oREGA[27]~597_combout\ & ((\UNI1|alu_inst|adder|Add0~88_combout\) # (!\UNI1|alu_inst|adder|Add0~87\))) # (!\UNI1|reg_bank|oREGA[27]~597_combout\ & (\UNI1|alu_inst|adder|Add0~88_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[27]~597_combout\,
	datab => \UNI1|alu_inst|adder|Add0~88_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~87\,
	combout => \UNI1|alu_inst|adder|Add0~89_combout\,
	cout => \UNI1|alu_inst|adder|Add0~90\);

-- Location: LCCOMB_X22_Y11_N16
\UNI1|mux_mem2reg_inst|C[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(27) = (\UNI1|mux_mem2reg_inst|C[27]~38_combout\ & (((\UNI1|alu_inst|adder|Add0~89_combout\) # (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[27]~38_combout\ & (\UNI1|alu_inst|oResult~16_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[19]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[27]~38_combout\,
	datab => \UNI1|alu_inst|oResult~16_combout\,
	datac => \UNI1|alu_inst|adder|Add0~89_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(27));

-- Location: LCCOMB_X22_Y11_N4
\UNI1|reg_bank|xreg32~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~69_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(27),
	combout => \UNI1|reg_bank|xreg32~69_combout\);

-- Location: FF_X26_Y10_N7
\UNI1|reg_bank|xreg32[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~69_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][27]~q\);

-- Location: LCCOMB_X28_Y10_N18
\UNI1|reg_bank|oREGA[27]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~594_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][27]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][27]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][27]~q\,
	datab => \UNI1|reg_bank|xreg32[14][27]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~594_combout\);

-- Location: LCCOMB_X26_Y10_N2
\UNI1|reg_bank|oREGA[27]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~595_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[27]~594_combout\ & ((\UNI1|reg_bank|xreg32[15][27]~q\))) # (!\UNI1|reg_bank|oREGA[27]~594_combout\ & (\UNI1|reg_bank|xreg32[13][27]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[27]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][27]~q\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[15][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~594_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~595_combout\);

-- Location: LCCOMB_X21_Y6_N28
\UNI1|reg_bank|oREGA[27]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~577_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[9][27]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[8][27]~q\ & ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][27]~q\,
	datac => \UNI1|reg_bank|xreg32[9][27]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~577_combout\);

-- Location: LCCOMB_X22_Y6_N16
\UNI1|reg_bank|oREGA[27]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~578_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[27]~577_combout\ & ((\UNI1|reg_bank|xreg32[11][27]~q\))) # (!\UNI1|reg_bank|oREGA[27]~577_combout\ & (\UNI1|reg_bank|xreg32[10][27]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[27]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][27]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[11][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~577_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~578_combout\);

-- Location: LCCOMB_X21_Y7_N26
\UNI1|reg_bank|oREGA[27]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~579_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][27]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][27]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][27]~q\,
	datab => \UNI1|reg_bank|xreg32[25][27]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~579_combout\);

-- Location: LCCOMB_X18_Y10_N4
\UNI1|reg_bank|oREGA[27]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~580_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[27]~579_combout\ & (\UNI1|reg_bank|xreg32[29][27]~q\)) # (!\UNI1|reg_bank|oREGA[27]~579_combout\ & ((\UNI1|reg_bank|xreg32[21][27]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[27]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][27]~q\,
	datac => \UNI1|reg_bank|xreg32[21][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~579_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~580_combout\);

-- Location: LCCOMB_X17_Y9_N2
\UNI1|reg_bank|oREGA[27]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~586_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][27]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][27]~q\,
	datac => \UNI1|reg_bank|xreg32[27][27]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~586_combout\);

-- Location: LCCOMB_X17_Y9_N12
\UNI1|reg_bank|oREGA[27]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~587_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[27]~586_combout\ & (\UNI1|reg_bank|xreg32[31][27]~q\)) # (!\UNI1|reg_bank|oREGA[27]~586_combout\ & ((\UNI1|reg_bank|xreg32[23][27]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[27]~586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][27]~q\,
	datac => \UNI1|reg_bank|xreg32[23][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~586_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~587_combout\);

-- Location: LCCOMB_X22_Y8_N30
\UNI1|reg_bank|oREGA[27]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~583_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][27]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][27]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][27]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~583_combout\);

-- Location: LCCOMB_X22_Y8_N12
\UNI1|reg_bank|oREGA[27]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~584_combout\ = (\UNI1|reg_bank|oREGA[27]~583_combout\ & (((\UNI1|reg_bank|xreg32[28][27]~q\)) # (!\UNI1|reg_bank|oREGA[26]~12_combout\))) # (!\UNI1|reg_bank|oREGA[27]~583_combout\ & (\UNI1|reg_bank|oREGA[26]~12_combout\ & 
-- (\UNI1|reg_bank|xreg32[24][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[27]~583_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][27]~q\,
	datad => \UNI1|reg_bank|xreg32[28][27]~q\,
	combout => \UNI1|reg_bank|oREGA[27]~584_combout\);

-- Location: LCCOMB_X17_Y7_N12
\UNI1|reg_bank|oREGA[27]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~581_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][27]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][27]~q\,
	datab => \UNI1|reg_bank|xreg32[22][27]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~581_combout\);

-- Location: LCCOMB_X17_Y7_N14
\UNI1|reg_bank|oREGA[27]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~582_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[27]~581_combout\ & (\UNI1|reg_bank|xreg32[30][27]~q\)) # (!\UNI1|reg_bank|oREGA[27]~581_combout\ & ((\UNI1|reg_bank|xreg32[26][27]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[27]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[30][27]~q\,
	datac => \UNI1|reg_bank|xreg32[26][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~581_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~582_combout\);

-- Location: LCCOMB_X22_Y8_N0
\UNI1|reg_bank|oREGA[27]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~585_combout\ = (\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[26]~6_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[27]~582_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[27]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[27]~584_combout\,
	datad => \UNI1|reg_bank|oREGA[27]~582_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~585_combout\);

-- Location: LCCOMB_X22_Y8_N14
\UNI1|reg_bank|oREGA[27]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~588_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[27]~585_combout\ & ((\UNI1|reg_bank|oREGA[27]~587_combout\))) # (!\UNI1|reg_bank|oREGA[27]~585_combout\ & (\UNI1|reg_bank|oREGA[27]~580_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[27]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[27]~580_combout\,
	datab => \UNI1|reg_bank|oREGA[27]~587_combout\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[27]~585_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~588_combout\);

-- Location: LCCOMB_X19_Y10_N18
\UNI1|reg_bank|oREGA[27]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~589_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[6][27]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][27]~q\,
	datab => \UNI1|reg_bank|xreg32[6][27]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~589_combout\);

-- Location: LCCOMB_X21_Y12_N26
\UNI1|reg_bank|oREGA[27]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~590_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[27]~589_combout\ & (\UNI1|reg_bank|xreg32[7][27]~q\)) # (!\UNI1|reg_bank|oREGA[27]~589_combout\ & ((\UNI1|reg_bank|xreg32[5][27]~q\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[27]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][27]~q\,
	datac => \UNI1|reg_bank|xreg32[5][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~589_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~590_combout\);

-- Location: LCCOMB_X21_Y7_N10
\UNI1|reg_bank|oREGA[27]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~591_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[27]~590_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][27]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][27]~q\,
	datac => \UNI1|reg_bank|oREGA[27]~590_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~591_combout\);

-- Location: LCCOMB_X21_Y7_N24
\UNI1|reg_bank|oREGA[27]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~592_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[27]~591_combout\ & (\UNI1|reg_bank|xreg32[3][27]~q\)) # (!\UNI1|reg_bank|oREGA[27]~591_combout\ & ((\UNI1|reg_bank|xreg32[2][27]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[27]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][27]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[2][27]~q\,
	datad => \UNI1|reg_bank|oREGA[27]~591_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~592_combout\);

-- Location: LCCOMB_X22_Y8_N20
\UNI1|reg_bank|oREGA[27]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~593_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[26]~0_combout\) # ((\UNI1|reg_bank|oREGA[27]~588_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (!\UNI1|reg_bank|oREGA[26]~0_combout\ & 
-- ((\UNI1|reg_bank|oREGA[27]~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[27]~588_combout\,
	datad => \UNI1|reg_bank|oREGA[27]~592_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~593_combout\);

-- Location: LCCOMB_X22_Y8_N18
\UNI1|reg_bank|oREGA[27]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~596_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[27]~593_combout\ & (\UNI1|reg_bank|oREGA[27]~595_combout\)) # (!\UNI1|reg_bank|oREGA[27]~593_combout\ & ((\UNI1|reg_bank|oREGA[27]~578_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[27]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[27]~595_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datac => \UNI1|reg_bank|oREGA[27]~578_combout\,
	datad => \UNI1|reg_bank|oREGA[27]~593_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~596_combout\);

-- Location: LCCOMB_X22_Y8_N4
\UNI1|reg_bank|oREGA[27]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[27]~597_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[27]~596_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[27]~596_combout\,
	combout => \UNI1|reg_bank|oREGA[27]~597_combout\);

-- Location: LCCOMB_X23_Y11_N10
\UNI1|alu_inst|adder|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~94_combout\ = (\UNI1|alu_inst|adder|Add0~93_combout\ & ((\UNI1|reg_bank|oREGA[28]~660_combout\ & (\UNI1|alu_inst|adder|Add0~90\ & VCC)) # (!\UNI1|reg_bank|oREGA[28]~660_combout\ & (!\UNI1|alu_inst|adder|Add0~90\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~93_combout\ & ((\UNI1|reg_bank|oREGA[28]~660_combout\ & (!\UNI1|alu_inst|adder|Add0~90\)) # (!\UNI1|reg_bank|oREGA[28]~660_combout\ & ((\UNI1|alu_inst|adder|Add0~90\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~95\ = CARRY((\UNI1|alu_inst|adder|Add0~93_combout\ & (!\UNI1|reg_bank|oREGA[28]~660_combout\ & !\UNI1|alu_inst|adder|Add0~90\)) # (!\UNI1|alu_inst|adder|Add0~93_combout\ & ((!\UNI1|alu_inst|adder|Add0~90\) # 
-- (!\UNI1|reg_bank|oREGA[28]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~93_combout\,
	datab => \UNI1|reg_bank|oREGA[28]~660_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~90\,
	combout => \UNI1|alu_inst|adder|Add0~94_combout\,
	cout => \UNI1|alu_inst|adder|Add0~95\);

-- Location: LCCOMB_X24_Y11_N18
\UNI1|mux_mem2reg_inst|C[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(28) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[28]~44_combout\ & ((\UNI1|alu_inst|adder|Add0~94_combout\))) # (!\UNI1|mux_mem2reg_inst|C[28]~44_combout\ & (\UNI1|alu_inst|oResult~19_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[28]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|alu_inst|oResult~19_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[28]~44_combout\,
	datad => \UNI1|alu_inst|adder|Add0~94_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(28));

-- Location: LCCOMB_X24_Y11_N22
\UNI1|reg_bank|xreg32~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~72_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(28),
	combout => \UNI1|reg_bank|xreg32~72_combout\);

-- Location: FF_X23_Y8_N1
\UNI1|reg_bank|xreg32[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~72_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][28]~q\);

-- Location: LCCOMB_X23_Y8_N22
\UNI1|mux_alusrc|C[28]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~648_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[13][28]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[12][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[13][28]~q\,
	datac => \UNI1|reg_bank|xreg32[12][28]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[28]~648_combout\);

-- Location: LCCOMB_X23_Y8_N4
\UNI1|mux_alusrc|C[28]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~649_combout\ = (\UNI1|mux_alusrc|C[28]~648_combout\ & (((\UNI1|reg_bank|xreg32[15][28]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[28]~648_combout\ & 
-- (\UNI1|reg_bank|xreg32[14][28]~q\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[28]~648_combout\,
	datab => \UNI1|reg_bank|xreg32[14][28]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[15][28]~q\,
	combout => \UNI1|mux_alusrc|C[28]~649_combout\);

-- Location: LCCOMB_X14_Y9_N16
\UNI1|mux_alusrc|C[28]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~638_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # ((\UNI1|reg_bank|xreg32[23][28]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[19][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[19][28]~q\,
	datad => \UNI1|reg_bank|xreg32[23][28]~q\,
	combout => \UNI1|mux_alusrc|C[28]~638_combout\);

-- Location: LCCOMB_X16_Y9_N12
\UNI1|mux_alusrc|C[28]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~639_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[28]~638_combout\ & ((\UNI1|reg_bank|xreg32[31][28]~q\))) # (!\UNI1|mux_alusrc|C[28]~638_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][28]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[28]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[27][28]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|mux_alusrc|C[28]~638_combout\,
	datad => \UNI1|reg_bank|xreg32[31][28]~q\,
	combout => \UNI1|mux_alusrc|C[28]~639_combout\);

-- Location: LCCOMB_X16_Y7_N10
\UNI1|mux_alusrc|C[28]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~631_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][28]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][28]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][28]~q\,
	datac => \UNI1|reg_bank|xreg32[18][28]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[28]~631_combout\);

-- Location: LCCOMB_X17_Y7_N8
\UNI1|mux_alusrc|C[28]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~632_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[28]~631_combout\ & (\UNI1|reg_bank|xreg32[30][28]~q\)) # (!\UNI1|mux_alusrc|C[28]~631_combout\ & 
-- ((\UNI1|reg_bank|xreg32[26][28]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[28]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][28]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][28]~q\,
	datad => \UNI1|mux_alusrc|C[28]~631_combout\,
	combout => \UNI1|mux_alusrc|C[28]~632_combout\);

-- Location: LCCOMB_X14_Y9_N30
\UNI1|mux_alusrc|C[28]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~633_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][28]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[17][28]~q\,
	datac => \UNI1|reg_bank|xreg32[25][28]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[28]~633_combout\);

-- Location: LCCOMB_X12_Y11_N12
\UNI1|mux_alusrc|C[28]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~634_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[28]~633_combout\ & ((\UNI1|reg_bank|xreg32[29][28]~q\))) # (!\UNI1|mux_alusrc|C[28]~633_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][28]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[28]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][28]~q\,
	datab => \UNI1|reg_bank|xreg32[29][28]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[28]~633_combout\,
	combout => \UNI1|mux_alusrc|C[28]~634_combout\);

-- Location: LCCOMB_X11_Y9_N28
\UNI1|mux_alusrc|C[28]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~635_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][28]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][28]~q\,
	datab => \UNI1|reg_bank|xreg32[16][28]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[28]~635_combout\);

-- Location: LCCOMB_X11_Y9_N14
\UNI1|mux_alusrc|C[28]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~636_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[28]~635_combout\ & ((\UNI1|reg_bank|xreg32[28][28]~q\))) # (!\UNI1|mux_alusrc|C[28]~635_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][28]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[28]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][28]~q\,
	datab => \UNI1|reg_bank|xreg32[28][28]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[28]~635_combout\,
	combout => \UNI1|mux_alusrc|C[28]~636_combout\);

-- Location: LCCOMB_X16_Y9_N6
\UNI1|mux_alusrc|C[28]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~637_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[28]~634_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[28]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[28]~634_combout\,
	datad => \UNI1|mux_alusrc|C[28]~636_combout\,
	combout => \UNI1|mux_alusrc|C[28]~637_combout\);

-- Location: LCCOMB_X16_Y9_N10
\UNI1|mux_alusrc|C[28]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~640_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[28]~637_combout\ & (\UNI1|mux_alusrc|C[28]~639_combout\)) # (!\UNI1|mux_alusrc|C[28]~637_combout\ & 
-- ((\UNI1|mux_alusrc|C[28]~632_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[28]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[28]~639_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[28]~632_combout\,
	datad => \UNI1|mux_alusrc|C[28]~637_combout\,
	combout => \UNI1|mux_alusrc|C[28]~640_combout\);

-- Location: LCCOMB_X21_Y8_N6
\UNI1|mux_alusrc|C[28]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~643_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][28]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][28]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|reg_bank|xreg32[5][28]~q\,
	combout => \UNI1|mux_alusrc|C[28]~643_combout\);

-- Location: LCCOMB_X25_Y8_N2
\UNI1|mux_alusrc|C[28]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~644_combout\ = (\UNI1|mux_alusrc|C[28]~643_combout\ & ((\UNI1|reg_bank|xreg32[7][28]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[28]~643_combout\ & 
-- (((\UNI1|reg_bank|xreg32[6][28]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][28]~q\,
	datab => \UNI1|reg_bank|xreg32[6][28]~q\,
	datac => \UNI1|mux_alusrc|C[28]~643_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[28]~644_combout\);

-- Location: LCCOMB_X25_Y10_N20
\UNI1|mux_alusrc|C[28]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~645_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[28]~644_combout\)) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|reg_bank|xreg32[1][28]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[28]~644_combout\,
	datac => \UNI1|reg_bank|xreg32[1][28]~q\,
	datad => \UNI1|mux_alusrc|C[12]~18_combout\,
	combout => \UNI1|mux_alusrc|C[28]~645_combout\);

-- Location: LCCOMB_X25_Y10_N2
\UNI1|mux_alusrc|C[28]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~646_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[28]~645_combout\ & (\UNI1|reg_bank|xreg32[3][28]~q\)) # (!\UNI1|mux_alusrc|C[28]~645_combout\ & ((\UNI1|reg_bank|xreg32[2][28]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[28]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][28]~q\,
	datac => \UNI1|reg_bank|xreg32[2][28]~q\,
	datad => \UNI1|mux_alusrc|C[28]~645_combout\,
	combout => \UNI1|mux_alusrc|C[28]~646_combout\);

-- Location: LCCOMB_X25_Y9_N12
\UNI1|mux_alusrc|C[28]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~641_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][28]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][28]~q\,
	datac => \UNI1|reg_bank|xreg32[8][28]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[28]~641_combout\);

-- Location: LCCOMB_X25_Y9_N14
\UNI1|mux_alusrc|C[28]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~642_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[28]~641_combout\ & ((\UNI1|reg_bank|xreg32[11][28]~q\))) # (!\UNI1|mux_alusrc|C[28]~641_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][28]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[28]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][28]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[11][28]~q\,
	datad => \UNI1|mux_alusrc|C[28]~641_combout\,
	combout => \UNI1|mux_alusrc|C[28]~642_combout\);

-- Location: LCCOMB_X25_Y10_N14
\UNI1|mux_alusrc|C[28]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~647_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[12]~10_combout\) # (\UNI1|mux_alusrc|C[28]~642_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[28]~646_combout\ & 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[28]~646_combout\,
	datac => \UNI1|mux_alusrc|C[12]~10_combout\,
	datad => \UNI1|mux_alusrc|C[28]~642_combout\,
	combout => \UNI1|mux_alusrc|C[28]~647_combout\);

-- Location: LCCOMB_X22_Y9_N6
\UNI1|mux_alusrc|C[28]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~650_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[28]~647_combout\ & (\UNI1|mux_alusrc|C[28]~649_combout\)) # (!\UNI1|mux_alusrc|C[28]~647_combout\ & ((\UNI1|mux_alusrc|C[28]~640_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[28]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[28]~649_combout\,
	datac => \UNI1|mux_alusrc|C[28]~640_combout\,
	datad => \UNI1|mux_alusrc|C[28]~647_combout\,
	combout => \UNI1|mux_alusrc|C[28]~650_combout\);

-- Location: LCCOMB_X22_Y9_N16
\UNI1|mux_alusrc|C[28]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[28]~651_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[28]~650_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux3~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[28]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux3~0_combout\,
	datad => \UNI1|mux_alusrc|C[28]~650_combout\,
	combout => \UNI1|mux_alusrc|C[28]~651_combout\);

-- Location: LCCOMB_X22_Y9_N26
\UNI1|alu_inst|adder|Add0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~93_combout\ = \UNI1|mux_alusrc|C[28]~651_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[28]~651_combout\,
	combout => \UNI1|alu_inst|adder|Add0~93_combout\);

-- Location: LCCOMB_X23_Y11_N12
\UNI1|alu_inst|adder|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~96_combout\ = ((\UNI1|reg_bank|oREGA[29]~639_combout\ $ (\UNI1|alu_inst|adder|Add0~92_combout\ $ (!\UNI1|alu_inst|adder|Add0~95\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~97\ = CARRY((\UNI1|reg_bank|oREGA[29]~639_combout\ & ((\UNI1|alu_inst|adder|Add0~92_combout\) # (!\UNI1|alu_inst|adder|Add0~95\))) # (!\UNI1|reg_bank|oREGA[29]~639_combout\ & (\UNI1|alu_inst|adder|Add0~92_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[29]~639_combout\,
	datab => \UNI1|alu_inst|adder|Add0~92_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~95\,
	combout => \UNI1|alu_inst|adder|Add0~96_combout\,
	cout => \UNI1|alu_inst|adder|Add0~97\);

-- Location: LCCOMB_X23_Y7_N4
\UNI1|alu_inst|oResult~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~18_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|reg_bank|oREGA[29]~638_combout\ & \UNI1|mux_alusrc|C[29]~630_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datac => \UNI1|reg_bank|oREGA[29]~638_combout\,
	datad => \UNI1|mux_alusrc|C[29]~630_combout\,
	combout => \UNI1|alu_inst|oResult~18_combout\);

-- Location: LCCOMB_X22_Y7_N6
\UNI1|mux_mem2reg_inst|C[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(29) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[29]~42_combout\ & (\UNI1|alu_inst|adder|Add0~96_combout\)) # (!\UNI1|mux_mem2reg_inst|C[29]~42_combout\ & ((\UNI1|alu_inst|oResult~18_combout\))))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[29]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[29]~42_combout\,
	datac => \UNI1|alu_inst|adder|Add0~96_combout\,
	datad => \UNI1|alu_inst|oResult~18_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(29));

-- Location: LCCOMB_X22_Y7_N8
\UNI1|reg_bank|xreg32~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~71_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(29),
	combout => \UNI1|reg_bank|xreg32~71_combout\);

-- Location: LCCOMB_X22_Y7_N10
\UNI1|reg_bank|xreg32[10][29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[10][29]~feeder_combout\ = \UNI1|reg_bank|xreg32~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~71_combout\,
	combout => \UNI1|reg_bank|xreg32[10][29]~feeder_combout\);

-- Location: FF_X22_Y7_N11
\UNI1|reg_bank|xreg32[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[10][29]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][29]~q\);

-- Location: LCCOMB_X22_Y6_N2
\UNI1|reg_bank|oREGA[29]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~619_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[9][29]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[8][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][29]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[9][29]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~619_combout\);

-- Location: LCCOMB_X22_Y6_N0
\UNI1|reg_bank|oREGA[29]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~620_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[29]~619_combout\ & ((\UNI1|reg_bank|xreg32[11][29]~q\))) # (!\UNI1|reg_bank|oREGA[29]~619_combout\ & (\UNI1|reg_bank|xreg32[10][29]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[29]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][29]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[11][29]~q\,
	datad => \UNI1|reg_bank|oREGA[29]~619_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~620_combout\);

-- Location: LCCOMB_X22_Y6_N8
\UNI1|reg_bank|oREGA[29]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~636_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[14][29]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][29]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][29]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[14][29]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~636_combout\);

-- Location: LCCOMB_X22_Y6_N14
\UNI1|reg_bank|oREGA[29]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~637_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[29]~636_combout\ & ((\UNI1|reg_bank|xreg32[15][29]~q\))) # (!\UNI1|reg_bank|oREGA[29]~636_combout\ & (\UNI1|reg_bank|xreg32[13][29]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[29]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[13][29]~q\,
	datac => \UNI1|reg_bank|oREGA[29]~636_combout\,
	datad => \UNI1|reg_bank|xreg32[15][29]~q\,
	combout => \UNI1|reg_bank|oREGA[29]~637_combout\);

-- Location: LCCOMB_X21_Y8_N24
\UNI1|reg_bank|oREGA[29]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~631_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][29]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][29]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][29]~q\,
	datab => \UNI1|reg_bank|xreg32[6][29]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~631_combout\);

-- Location: LCCOMB_X21_Y12_N22
\UNI1|reg_bank|oREGA[29]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~632_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[29]~631_combout\ & ((\UNI1|reg_bank|xreg32[7][29]~q\))) # (!\UNI1|reg_bank|oREGA[29]~631_combout\ & (\UNI1|reg_bank|xreg32[5][29]~q\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[29]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[5][29]~q\,
	datac => \UNI1|reg_bank|xreg32[7][29]~q\,
	datad => \UNI1|reg_bank|oREGA[29]~631_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~632_combout\);

-- Location: LCCOMB_X21_Y12_N16
\UNI1|reg_bank|oREGA[29]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~633_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[29]~632_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][29]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][29]~q\,
	datac => \UNI1|reg_bank|oREGA[29]~632_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~633_combout\);

-- Location: LCCOMB_X21_Y7_N2
\UNI1|reg_bank|oREGA[29]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~634_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[29]~633_combout\ & ((\UNI1|reg_bank|xreg32[3][29]~q\))) # (!\UNI1|reg_bank|oREGA[29]~633_combout\ & (\UNI1|reg_bank|xreg32[2][29]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[29]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][29]~q\,
	datab => \UNI1|reg_bank|xreg32[3][29]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~633_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~634_combout\);

-- Location: LCCOMB_X17_Y9_N6
\UNI1|reg_bank|oREGA[29]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~628_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][29]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[19][29]~q\,
	datac => \UNI1|reg_bank|xreg32[27][29]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~628_combout\);

-- Location: LCCOMB_X17_Y9_N20
\UNI1|reg_bank|oREGA[29]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~629_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[29]~628_combout\ & (\UNI1|reg_bank|xreg32[31][29]~q\)) # (!\UNI1|reg_bank|oREGA[29]~628_combout\ & ((\UNI1|reg_bank|xreg32[23][29]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[29]~628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[31][29]~q\,
	datac => \UNI1|reg_bank|xreg32[23][29]~q\,
	datad => \UNI1|reg_bank|oREGA[29]~628_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~629_combout\);

-- Location: LCCOMB_X23_Y6_N2
\UNI1|reg_bank|oREGA[29]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~621_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][29]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][29]~q\,
	datab => \UNI1|reg_bank|xreg32[25][29]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~621_combout\);

-- Location: LCCOMB_X23_Y6_N30
\UNI1|reg_bank|oREGA[29]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~622_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[29]~621_combout\ & (\UNI1|reg_bank|xreg32[29][29]~q\)) # (!\UNI1|reg_bank|oREGA[29]~621_combout\ & ((\UNI1|reg_bank|xreg32[21][29]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[29]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][29]~q\,
	datab => \UNI1|reg_bank|xreg32[21][29]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~621_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~622_combout\);

-- Location: LCCOMB_X17_Y7_N28
\UNI1|reg_bank|oREGA[29]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~623_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][29]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][29]~q\,
	datab => \UNI1|reg_bank|xreg32[22][29]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~623_combout\);

-- Location: LCCOMB_X17_Y7_N18
\UNI1|reg_bank|oREGA[29]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~624_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[29]~623_combout\ & ((\UNI1|reg_bank|xreg32[30][29]~q\))) # (!\UNI1|reg_bank|oREGA[29]~623_combout\ & (\UNI1|reg_bank|xreg32[26][29]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|oREGA[29]~623_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|oREGA[29]~623_combout\,
	datac => \UNI1|reg_bank|xreg32[26][29]~q\,
	datad => \UNI1|reg_bank|xreg32[30][29]~q\,
	combout => \UNI1|reg_bank|oREGA[29]~624_combout\);

-- Location: LCCOMB_X13_Y7_N12
\UNI1|reg_bank|oREGA[29]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~625_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][29]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][29]~q\,
	datab => \UNI1|reg_bank|xreg32[20][29]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~625_combout\);

-- Location: LCCOMB_X13_Y7_N30
\UNI1|reg_bank|oREGA[29]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~626_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[29]~625_combout\ & (\UNI1|reg_bank|xreg32[28][29]~q\)) # (!\UNI1|reg_bank|oREGA[29]~625_combout\ & ((\UNI1|reg_bank|xreg32[24][29]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[29]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][29]~q\,
	datab => \UNI1|reg_bank|xreg32[24][29]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~625_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~626_combout\);

-- Location: LCCOMB_X22_Y6_N18
\UNI1|reg_bank|oREGA[29]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~627_combout\ = (\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[26]~6_combout\)) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[29]~624_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[29]~626_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[29]~624_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~626_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~627_combout\);

-- Location: LCCOMB_X22_Y6_N28
\UNI1|reg_bank|oREGA[29]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~630_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[29]~627_combout\ & (\UNI1|reg_bank|oREGA[29]~629_combout\)) # (!\UNI1|reg_bank|oREGA[29]~627_combout\ & ((\UNI1|reg_bank|oREGA[29]~622_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[29]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[29]~629_combout\,
	datac => \UNI1|reg_bank|oREGA[29]~622_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~627_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~630_combout\);

-- Location: LCCOMB_X22_Y6_N6
\UNI1|reg_bank|oREGA[29]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~635_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[29]~630_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[29]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[29]~634_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~630_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~635_combout\);

-- Location: LCCOMB_X22_Y6_N20
\UNI1|reg_bank|oREGA[29]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~638_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[29]~635_combout\ & ((\UNI1|reg_bank|oREGA[29]~637_combout\))) # (!\UNI1|reg_bank|oREGA[29]~635_combout\ & (\UNI1|reg_bank|oREGA[29]~620_combout\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[29]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[29]~620_combout\,
	datac => \UNI1|reg_bank|oREGA[29]~637_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~635_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~638_combout\);

-- Location: LCCOMB_X22_Y6_N10
\UNI1|reg_bank|oREGA[29]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[29]~639_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[29]~638_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[29]~638_combout\,
	combout => \UNI1|reg_bank|oREGA[29]~639_combout\);

-- Location: LCCOMB_X23_Y11_N14
\UNI1|alu_inst|adder|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~98_combout\ = (\UNI1|alu_inst|adder|Add0~91_combout\ & ((\UNI1|reg_bank|oREGA[30]~618_combout\ & (\UNI1|alu_inst|adder|Add0~97\ & VCC)) # (!\UNI1|reg_bank|oREGA[30]~618_combout\ & (!\UNI1|alu_inst|adder|Add0~97\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~91_combout\ & ((\UNI1|reg_bank|oREGA[30]~618_combout\ & (!\UNI1|alu_inst|adder|Add0~97\)) # (!\UNI1|reg_bank|oREGA[30]~618_combout\ & ((\UNI1|alu_inst|adder|Add0~97\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~99\ = CARRY((\UNI1|alu_inst|adder|Add0~91_combout\ & (!\UNI1|reg_bank|oREGA[30]~618_combout\ & !\UNI1|alu_inst|adder|Add0~97\)) # (!\UNI1|alu_inst|adder|Add0~91_combout\ & ((!\UNI1|alu_inst|adder|Add0~97\) # 
-- (!\UNI1|reg_bank|oREGA[30]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~91_combout\,
	datab => \UNI1|reg_bank|oREGA[30]~618_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~97\,
	combout => \UNI1|alu_inst|adder|Add0~98_combout\,
	cout => \UNI1|alu_inst|adder|Add0~99\);

-- Location: LCCOMB_X23_Y9_N4
\UNI1|mux_mem2reg_inst|C[30]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[30]~39_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[30]~609_combout\) # ((!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[30]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|mux_alusrc|C[30]~609_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[30]~617_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[30]~39_combout\);

-- Location: LCCOMB_X23_Y9_N2
\UNI1|mux_mem2reg_inst|C[30]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[30]~40_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (((\UNI1|mux_mem2reg_inst|C[19]~3_combout\)))) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[30]~39_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(30),
	datac => \UNI1|mux_mem2reg_inst|C[30]~39_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[30]~40_combout\);

-- Location: LCCOMB_X22_Y11_N2
\UNI1|mux_mem2reg_inst|C[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(30) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[30]~40_combout\ & ((\UNI1|alu_inst|adder|Add0~98_combout\))) # (!\UNI1|mux_mem2reg_inst|C[30]~40_combout\ & (\UNI1|alu_inst|oResult~17_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (((\UNI1|mux_mem2reg_inst|C[30]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|alu_inst|oResult~17_combout\,
	datac => \UNI1|alu_inst|adder|Add0~98_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[30]~40_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(30));

-- Location: LCCOMB_X22_Y11_N10
\UNI1|reg_bank|xreg32~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~70_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(30),
	combout => \UNI1|reg_bank|xreg32~70_combout\);

-- Location: FF_X22_Y11_N11
\UNI1|reg_bank|xreg32[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~70_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][30]~q\);

-- Location: LCCOMB_X24_Y8_N14
\UNI1|mux_alusrc|C[30]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~606_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][30]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][30]~q\,
	datab => \UNI1|reg_bank|xreg32[13][30]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[30]~606_combout\);

-- Location: LCCOMB_X24_Y8_N8
\UNI1|mux_alusrc|C[30]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~607_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[30]~606_combout\ & (\UNI1|reg_bank|xreg32[15][30]~q\)) # (!\UNI1|mux_alusrc|C[30]~606_combout\ & 
-- ((\UNI1|reg_bank|xreg32[14][30]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[30]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[15][30]~q\,
	datac => \UNI1|mux_alusrc|C[30]~606_combout\,
	datad => \UNI1|reg_bank|xreg32[14][30]~q\,
	combout => \UNI1|mux_alusrc|C[30]~607_combout\);

-- Location: LCCOMB_X14_Y11_N8
\UNI1|mux_alusrc|C[30]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~593_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][30]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][30]~q\,
	datad => \UNI1|reg_bank|xreg32[24][30]~q\,
	combout => \UNI1|mux_alusrc|C[30]~593_combout\);

-- Location: LCCOMB_X14_Y11_N6
\UNI1|mux_alusrc|C[30]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~594_combout\ = (\UNI1|mux_alusrc|C[30]~593_combout\ & (((\UNI1|reg_bank|xreg32[28][30]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[30]~593_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][30]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][30]~q\,
	datab => \UNI1|mux_alusrc|C[30]~593_combout\,
	datac => \UNI1|reg_bank|xreg32[28][30]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[30]~594_combout\);

-- Location: LCCOMB_X14_Y8_N28
\UNI1|mux_alusrc|C[30]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~591_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][30]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][30]~q\,
	datac => \UNI1|reg_bank|xreg32[17][30]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[30]~591_combout\);

-- Location: LCCOMB_X14_Y8_N22
\UNI1|mux_alusrc|C[30]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~592_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[30]~591_combout\ & (\UNI1|reg_bank|xreg32[29][30]~q\)) # (!\UNI1|mux_alusrc|C[30]~591_combout\ & 
-- ((\UNI1|reg_bank|xreg32[21][30]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[30]~591_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[30]~591_combout\,
	datac => \UNI1|reg_bank|xreg32[29][30]~q\,
	datad => \UNI1|reg_bank|xreg32[21][30]~q\,
	combout => \UNI1|mux_alusrc|C[30]~592_combout\);

-- Location: LCCOMB_X14_Y8_N12
\UNI1|mux_alusrc|C[30]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~595_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[30]~592_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[30]~594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[30]~594_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[30]~592_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[30]~595_combout\);

-- Location: LCCOMB_X12_Y13_N0
\UNI1|mux_alusrc|C[30]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~596_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[23][30]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[19][30]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][30]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[19][30]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[30]~596_combout\);

-- Location: LCCOMB_X12_Y13_N22
\UNI1|mux_alusrc|C[30]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~597_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[30]~596_combout\ & (\UNI1|reg_bank|xreg32[31][30]~q\)) # (!\UNI1|mux_alusrc|C[30]~596_combout\ & 
-- ((\UNI1|reg_bank|xreg32[27][30]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[30]~596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][30]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[27][30]~q\,
	datad => \UNI1|mux_alusrc|C[30]~596_combout\,
	combout => \UNI1|mux_alusrc|C[30]~597_combout\);

-- Location: LCCOMB_X16_Y7_N18
\UNI1|mux_alusrc|C[30]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~589_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][30]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][30]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][30]~q\,
	datac => \UNI1|reg_bank|xreg32[18][30]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[30]~589_combout\);

-- Location: LCCOMB_X16_Y8_N22
\UNI1|mux_alusrc|C[30]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~590_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[30]~589_combout\ & ((\UNI1|reg_bank|xreg32[30][30]~q\))) # (!\UNI1|mux_alusrc|C[30]~589_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][30]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|mux_alusrc|C[30]~589_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|mux_alusrc|C[30]~589_combout\,
	datac => \UNI1|reg_bank|xreg32[26][30]~q\,
	datad => \UNI1|reg_bank|xreg32[30][30]~q\,
	combout => \UNI1|mux_alusrc|C[30]~590_combout\);

-- Location: LCCOMB_X14_Y8_N10
\UNI1|mux_alusrc|C[30]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~598_combout\ = (\UNI1|mux_alusrc|C[30]~595_combout\ & (((\UNI1|mux_alusrc|C[30]~597_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))) # (!\UNI1|mux_alusrc|C[30]~595_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[30]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[30]~595_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[30]~597_combout\,
	datad => \UNI1|mux_alusrc|C[30]~590_combout\,
	combout => \UNI1|mux_alusrc|C[30]~598_combout\);

-- Location: LCCOMB_X25_Y9_N0
\UNI1|mux_alusrc|C[30]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~599_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][30]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][30]~q\,
	datac => \UNI1|reg_bank|xreg32[8][30]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[30]~599_combout\);

-- Location: LCCOMB_X25_Y9_N2
\UNI1|mux_alusrc|C[30]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~600_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[30]~599_combout\ & ((\UNI1|reg_bank|xreg32[11][30]~q\))) # (!\UNI1|mux_alusrc|C[30]~599_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][30]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[30]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][30]~q\,
	datac => \UNI1|reg_bank|xreg32[11][30]~q\,
	datad => \UNI1|mux_alusrc|C[30]~599_combout\,
	combout => \UNI1|mux_alusrc|C[30]~600_combout\);

-- Location: LCCOMB_X25_Y11_N16
\UNI1|mux_alusrc|C[30]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~601_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][30]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][30]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][30]~q\,
	datab => \UNI1|reg_bank|xreg32[4][30]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[30]~601_combout\);

-- Location: LCCOMB_X24_Y8_N28
\UNI1|mux_alusrc|C[30]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~602_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[30]~601_combout\ & ((\UNI1|reg_bank|xreg32[7][30]~q\))) # (!\UNI1|mux_alusrc|C[30]~601_combout\ & 
-- (\UNI1|reg_bank|xreg32[6][30]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[30]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][30]~q\,
	datab => \UNI1|reg_bank|xreg32[7][30]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[30]~601_combout\,
	combout => \UNI1|mux_alusrc|C[30]~602_combout\);

-- Location: LCCOMB_X19_Y11_N10
\UNI1|mux_alusrc|C[30]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~603_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[30]~602_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][30]~q\,
	datad => \UNI1|mux_alusrc|C[30]~602_combout\,
	combout => \UNI1|mux_alusrc|C[30]~603_combout\);

-- Location: LCCOMB_X19_Y11_N0
\UNI1|mux_alusrc|C[30]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~604_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[30]~603_combout\ & (\UNI1|reg_bank|xreg32[3][30]~q\)) # (!\UNI1|mux_alusrc|C[30]~603_combout\ & ((\UNI1|reg_bank|xreg32[2][30]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[30]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[3][30]~q\,
	datac => \UNI1|reg_bank|xreg32[2][30]~q\,
	datad => \UNI1|mux_alusrc|C[30]~603_combout\,
	combout => \UNI1|mux_alusrc|C[30]~604_combout\);

-- Location: LCCOMB_X19_Y8_N6
\UNI1|mux_alusrc|C[30]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~605_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[12]~13_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[30]~600_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[30]~604_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[30]~600_combout\,
	datac => \UNI1|mux_alusrc|C[30]~604_combout\,
	datad => \UNI1|mux_alusrc|C[12]~13_combout\,
	combout => \UNI1|mux_alusrc|C[30]~605_combout\);

-- Location: LCCOMB_X19_Y8_N4
\UNI1|mux_alusrc|C[30]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~608_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[30]~605_combout\ & (\UNI1|mux_alusrc|C[30]~607_combout\)) # (!\UNI1|mux_alusrc|C[30]~605_combout\ & ((\UNI1|mux_alusrc|C[30]~598_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[30]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[30]~607_combout\,
	datac => \UNI1|mux_alusrc|C[30]~598_combout\,
	datad => \UNI1|mux_alusrc|C[30]~605_combout\,
	combout => \UNI1|mux_alusrc|C[30]~608_combout\);

-- Location: LCCOMB_X19_Y8_N24
\UNI1|mux_alusrc|C[30]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[30]~609_combout\ = (\UNI1|gen_imm|Mux1~0_combout\ & (((\UNI1|mux_alusrc|C[30]~608_combout\ & \UNI1|mux_alusrc|C[31]~25_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux1~0_combout\ & 
-- (((\UNI1|mux_alusrc|C[30]~608_combout\ & \UNI1|mux_alusrc|C[31]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux1~0_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[30]~608_combout\,
	datad => \UNI1|mux_alusrc|C[31]~25_combout\,
	combout => \UNI1|mux_alusrc|C[30]~609_combout\);

-- Location: LCCOMB_X19_Y8_N26
\UNI1|alu_inst|adder|Add0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~91_combout\ = \UNI1|mux_alusrc|C[30]~609_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|mux_alusrc|C[30]~609_combout\,
	combout => \UNI1|alu_inst|adder|Add0~91_combout\);

-- Location: LCCOMB_X23_Y11_N16
\UNI1|alu_inst|adder|Add0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~101_combout\ = \UNI1|alu_inst|adder|Add0~100_combout\ $ (\UNI1|alu_inst|adder|Add0~99\ $ (!\UNI1|reg_bank|oREGA[31]~681_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|adder|Add0~100_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~681_combout\,
	cin => \UNI1|alu_inst|adder|Add0~99\,
	combout => \UNI1|alu_inst|adder|Add0~101_combout\);

-- Location: LCCOMB_X23_Y11_N18
\UNI1|mux_mem2reg_inst|C[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(31) = (\UNI1|mux_mem2reg_inst|C[31]~46_combout\ & (((\UNI1|alu_inst|adder|Add0~101_combout\)) # (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\))) # (!\UNI1|mux_mem2reg_inst|C[31]~46_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ 
-- & (\UNI1|alu_inst|oResult~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[31]~46_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datac => \UNI1|alu_inst|oResult~20_combout\,
	datad => \UNI1|alu_inst|adder|Add0~101_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(31));

-- Location: LCCOMB_X19_Y9_N10
\UNI1|reg_bank|xreg32~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~74_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(31),
	combout => \UNI1|reg_bank|xreg32~74_combout\);

-- Location: FF_X18_Y9_N11
\UNI1|reg_bank|xreg32[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~74_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][31]~q\);

-- Location: LCCOMB_X18_Y9_N0
\UNI1|mux_alusrc|C[31]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~669_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][31]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[12][31]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][31]~q\,
	datac => \UNI1|reg_bank|xreg32[12][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[31]~669_combout\);

-- Location: LCCOMB_X19_Y9_N4
\UNI1|mux_alusrc|C[31]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~670_combout\ = (\UNI1|mux_alusrc|C[31]~669_combout\ & (((\UNI1|reg_bank|xreg32[15][31]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))) # (!\UNI1|mux_alusrc|C[31]~669_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[13][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~669_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][31]~q\,
	datad => \UNI1|reg_bank|xreg32[15][31]~q\,
	combout => \UNI1|mux_alusrc|C[31]~670_combout\);

-- Location: LCCOMB_X21_Y6_N30
\UNI1|mux_alusrc|C[31]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~652_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[9][31]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[8][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[9][31]~q\,
	datac => \UNI1|reg_bank|xreg32[8][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[31]~652_combout\);

-- Location: LCCOMB_X21_Y9_N26
\UNI1|mux_alusrc|C[31]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~653_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[31]~652_combout\ & (\UNI1|reg_bank|xreg32[11][31]~q\)) # (!\UNI1|mux_alusrc|C[31]~652_combout\ & 
-- ((\UNI1|reg_bank|xreg32[10][31]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[31]~652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][31]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[10][31]~q\,
	datad => \UNI1|mux_alusrc|C[31]~652_combout\,
	combout => \UNI1|mux_alusrc|C[31]~653_combout\);

-- Location: LCCOMB_X16_Y10_N18
\UNI1|mux_alusrc|C[31]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~654_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][31]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][31]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[25][31]~q\,
	datac => \UNI1|reg_bank|xreg32[17][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[31]~654_combout\);

-- Location: LCCOMB_X18_Y10_N0
\UNI1|mux_alusrc|C[31]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~655_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[31]~654_combout\ & ((\UNI1|reg_bank|xreg32[29][31]~q\))) # (!\UNI1|mux_alusrc|C[31]~654_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][31]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[31]~654_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[31]~654_combout\,
	datac => \UNI1|reg_bank|xreg32[21][31]~q\,
	datad => \UNI1|reg_bank|xreg32[29][31]~q\,
	combout => \UNI1|mux_alusrc|C[31]~655_combout\);

-- Location: LCCOMB_X13_Y9_N12
\UNI1|mux_alusrc|C[31]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~661_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][31]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][31]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[19][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[31]~661_combout\);

-- Location: LCCOMB_X13_Y9_N30
\UNI1|mux_alusrc|C[31]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~662_combout\ = (\UNI1|mux_alusrc|C[31]~661_combout\ & (((\UNI1|reg_bank|xreg32[31][31]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[31]~661_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][31]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~661_combout\,
	datab => \UNI1|reg_bank|xreg32[27][31]~q\,
	datac => \UNI1|reg_bank|xreg32[31][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[31]~662_combout\);

-- Location: LCCOMB_X18_Y7_N8
\UNI1|mux_alusrc|C[31]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~656_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][31]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[18][31]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[22][31]~q\,
	combout => \UNI1|mux_alusrc|C[31]~656_combout\);

-- Location: LCCOMB_X18_Y7_N2
\UNI1|mux_alusrc|C[31]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~657_combout\ = (\UNI1|mux_alusrc|C[31]~656_combout\ & ((\UNI1|reg_bank|xreg32[30][31]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[31]~656_combout\ & 
-- (((\UNI1|reg_bank|xreg32[26][31]~q\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][31]~q\,
	datab => \UNI1|reg_bank|xreg32[26][31]~q\,
	datac => \UNI1|mux_alusrc|C[31]~656_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[31]~657_combout\);

-- Location: LCCOMB_X14_Y7_N16
\UNI1|mux_alusrc|C[31]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~658_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][31]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[24][31]~q\,
	datac => \UNI1|reg_bank|xreg32[16][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[31]~658_combout\);

-- Location: LCCOMB_X14_Y7_N30
\UNI1|mux_alusrc|C[31]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~659_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[31]~658_combout\ & ((\UNI1|reg_bank|xreg32[28][31]~q\))) # (!\UNI1|mux_alusrc|C[31]~658_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][31]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[31]~658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][31]~q\,
	datac => \UNI1|reg_bank|xreg32[28][31]~q\,
	datad => \UNI1|mux_alusrc|C[31]~658_combout\,
	combout => \UNI1|mux_alusrc|C[31]~659_combout\);

-- Location: LCCOMB_X19_Y9_N12
\UNI1|mux_alusrc|C[31]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~660_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[31]~657_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[31]~659_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~657_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[31]~659_combout\,
	combout => \UNI1|mux_alusrc|C[31]~660_combout\);

-- Location: LCCOMB_X19_Y9_N14
\UNI1|mux_alusrc|C[31]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~663_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[31]~660_combout\ & ((\UNI1|mux_alusrc|C[31]~662_combout\))) # (!\UNI1|mux_alusrc|C[31]~660_combout\ & 
-- (\UNI1|mux_alusrc|C[31]~655_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[31]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~655_combout\,
	datab => \UNI1|mux_alusrc|C[31]~662_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|mux_alusrc|C[31]~660_combout\,
	combout => \UNI1|mux_alusrc|C[31]~663_combout\);

-- Location: LCCOMB_X21_Y8_N2
\UNI1|mux_alusrc|C[31]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~664_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[6][31]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][31]~q\,
	datab => \UNI1|reg_bank|xreg32[6][31]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[31]~664_combout\);

-- Location: LCCOMB_X21_Y12_N18
\UNI1|mux_alusrc|C[31]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~665_combout\ = (\UNI1|mux_alusrc|C[31]~664_combout\ & (((\UNI1|reg_bank|xreg32[7][31]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|mux_alusrc|C[31]~664_combout\ & 
-- (\UNI1|reg_bank|xreg32[5][31]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][31]~q\,
	datab => \UNI1|mux_alusrc|C[31]~664_combout\,
	datac => \UNI1|reg_bank|xreg32[7][31]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[31]~665_combout\);

-- Location: LCCOMB_X19_Y11_N14
\UNI1|mux_alusrc|C[31]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~666_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[31]~665_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][31]~q\,
	datad => \UNI1|mux_alusrc|C[31]~665_combout\,
	combout => \UNI1|mux_alusrc|C[31]~666_combout\);

-- Location: LCCOMB_X19_Y11_N4
\UNI1|mux_alusrc|C[31]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~667_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[31]~666_combout\ & ((\UNI1|reg_bank|xreg32[3][31]~q\))) # (!\UNI1|mux_alusrc|C[31]~666_combout\ & (\UNI1|reg_bank|xreg32[2][31]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (\UNI1|mux_alusrc|C[31]~666_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|mux_alusrc|C[31]~666_combout\,
	datac => \UNI1|reg_bank|xreg32[2][31]~q\,
	datad => \UNI1|reg_bank|xreg32[3][31]~q\,
	combout => \UNI1|mux_alusrc|C[31]~667_combout\);

-- Location: LCCOMB_X19_Y9_N24
\UNI1|mux_alusrc|C[31]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~668_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[12]~10_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[31]~663_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[31]~667_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[31]~663_combout\,
	datac => \UNI1|mux_alusrc|C[12]~10_combout\,
	datad => \UNI1|mux_alusrc|C[31]~667_combout\,
	combout => \UNI1|mux_alusrc|C[31]~668_combout\);

-- Location: LCCOMB_X19_Y9_N2
\UNI1|mux_alusrc|C[31]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~671_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[31]~668_combout\ & (\UNI1|mux_alusrc|C[31]~670_combout\)) # (!\UNI1|mux_alusrc|C[31]~668_combout\ & ((\UNI1|mux_alusrc|C[31]~653_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[31]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[31]~670_combout\,
	datac => \UNI1|mux_alusrc|C[31]~653_combout\,
	datad => \UNI1|mux_alusrc|C[31]~668_combout\,
	combout => \UNI1|mux_alusrc|C[31]~671_combout\);

-- Location: LCCOMB_X19_Y9_N6
\UNI1|mux_alusrc|C[31]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[31]~672_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[31]~671_combout\) # ((\UNI1|gen_imm|Mux0~4_combout\ & !\UNI1|ctrl_unit|Mux7~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (\UNI1|gen_imm|Mux0~4_combout\ & (!\UNI1|ctrl_unit|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|gen_imm|Mux0~4_combout\,
	datac => \UNI1|ctrl_unit|Mux7~0_combout\,
	datad => \UNI1|mux_alusrc|C[31]~671_combout\,
	combout => \UNI1|mux_alusrc|C[31]~672_combout\);

-- Location: LCCOMB_X24_Y13_N18
\UNI1|mux_alusrc|C[2]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[2]~676_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[2]~65_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux29~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux29~0_combout\,
	datad => \UNI1|mux_alusrc|C[2]~65_combout\,
	combout => \UNI1|mux_alusrc|C[2]~676_combout\);

-- Location: LCCOMB_X23_Y18_N0
\UNI1|alu_inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~1_cout\ = CARRY((\UNI1|mux_alusrc|C[0]~673_combout\ & !\UNI1|reg_bank|oREGA[0]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[0]~673_combout\,
	datab => \UNI1|reg_bank|oREGA[0]~30_combout\,
	datad => VCC,
	cout => \UNI1|alu_inst|LessThan0~1_cout\);

-- Location: LCCOMB_X23_Y18_N2
\UNI1|alu_inst|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~3_cout\ = CARRY((\UNI1|reg_bank|oREGA[1]~51_combout\ & ((!\UNI1|alu_inst|LessThan0~1_cout\) # (!\UNI1|mux_alusrc|C[1]~677_combout\))) # (!\UNI1|reg_bank|oREGA[1]~51_combout\ & (!\UNI1|mux_alusrc|C[1]~677_combout\ & 
-- !\UNI1|alu_inst|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[1]~51_combout\,
	datab => \UNI1|mux_alusrc|C[1]~677_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~1_cout\,
	cout => \UNI1|alu_inst|LessThan0~3_cout\);

-- Location: LCCOMB_X23_Y18_N4
\UNI1|alu_inst|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~5_cout\ = CARRY((\UNI1|mux_alusrc|C[2]~676_combout\ & ((!\UNI1|alu_inst|LessThan0~3_cout\) # (!\UNI1|reg_bank|oREGA[2]~72_combout\))) # (!\UNI1|mux_alusrc|C[2]~676_combout\ & (!\UNI1|reg_bank|oREGA[2]~72_combout\ & 
-- !\UNI1|alu_inst|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[2]~676_combout\,
	datab => \UNI1|reg_bank|oREGA[2]~72_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~3_cout\,
	cout => \UNI1|alu_inst|LessThan0~5_cout\);

-- Location: LCCOMB_X23_Y18_N6
\UNI1|alu_inst|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~7_cout\ = CARRY((\UNI1|reg_bank|oREGA[3]~93_combout\ & ((!\UNI1|alu_inst|LessThan0~5_cout\) # (!\UNI1|mux_alusrc|C[3]~675_combout\))) # (!\UNI1|reg_bank|oREGA[3]~93_combout\ & (!\UNI1|mux_alusrc|C[3]~675_combout\ & 
-- !\UNI1|alu_inst|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[3]~93_combout\,
	datab => \UNI1|mux_alusrc|C[3]~675_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~5_cout\,
	cout => \UNI1|alu_inst|LessThan0~7_cout\);

-- Location: LCCOMB_X23_Y18_N8
\UNI1|alu_inst|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~9_cout\ = CARRY((\UNI1|mux_alusrc|C[4]~674_combout\ & ((!\UNI1|alu_inst|LessThan0~7_cout\) # (!\UNI1|reg_bank|oREGA[4]~114_combout\))) # (!\UNI1|mux_alusrc|C[4]~674_combout\ & (!\UNI1|reg_bank|oREGA[4]~114_combout\ & 
-- !\UNI1|alu_inst|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[4]~674_combout\,
	datab => \UNI1|reg_bank|oREGA[4]~114_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~7_cout\,
	cout => \UNI1|alu_inst|LessThan0~9_cout\);

-- Location: LCCOMB_X23_Y18_N10
\UNI1|alu_inst|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~11_cout\ = CARRY((\UNI1|reg_bank|oREGA[5]~135_combout\ & ((!\UNI1|alu_inst|LessThan0~9_cout\) # (!\UNI1|mux_alusrc|C[5]~126_combout\))) # (!\UNI1|reg_bank|oREGA[5]~135_combout\ & (!\UNI1|mux_alusrc|C[5]~126_combout\ & 
-- !\UNI1|alu_inst|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[5]~135_combout\,
	datab => \UNI1|mux_alusrc|C[5]~126_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~9_cout\,
	cout => \UNI1|alu_inst|LessThan0~11_cout\);

-- Location: LCCOMB_X23_Y18_N12
\UNI1|alu_inst|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~13_cout\ = CARRY((\UNI1|reg_bank|oREGA[6]~156_combout\ & (\UNI1|mux_alusrc|C[6]~147_combout\ & !\UNI1|alu_inst|LessThan0~11_cout\)) # (!\UNI1|reg_bank|oREGA[6]~156_combout\ & ((\UNI1|mux_alusrc|C[6]~147_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[6]~156_combout\,
	datab => \UNI1|mux_alusrc|C[6]~147_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~11_cout\,
	cout => \UNI1|alu_inst|LessThan0~13_cout\);

-- Location: LCCOMB_X23_Y18_N14
\UNI1|alu_inst|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~15_cout\ = CARRY((\UNI1|mux_alusrc|C[7]~168_combout\ & (\UNI1|reg_bank|oREGA[7]~177_combout\ & !\UNI1|alu_inst|LessThan0~13_cout\)) # (!\UNI1|mux_alusrc|C[7]~168_combout\ & ((\UNI1|reg_bank|oREGA[7]~177_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[7]~168_combout\,
	datab => \UNI1|reg_bank|oREGA[7]~177_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~13_cout\,
	cout => \UNI1|alu_inst|LessThan0~15_cout\);

-- Location: LCCOMB_X23_Y18_N16
\UNI1|alu_inst|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~17_cout\ = CARRY((\UNI1|mux_alusrc|C[8]~189_combout\ & ((!\UNI1|alu_inst|LessThan0~15_cout\) # (!\UNI1|reg_bank|oREGA[8]~198_combout\))) # (!\UNI1|mux_alusrc|C[8]~189_combout\ & (!\UNI1|reg_bank|oREGA[8]~198_combout\ & 
-- !\UNI1|alu_inst|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[8]~189_combout\,
	datab => \UNI1|reg_bank|oREGA[8]~198_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~15_cout\,
	cout => \UNI1|alu_inst|LessThan0~17_cout\);

-- Location: LCCOMB_X23_Y18_N18
\UNI1|alu_inst|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~19_cout\ = CARRY((\UNI1|mux_alusrc|C[9]~210_combout\ & (\UNI1|reg_bank|oREGA[9]~219_combout\ & !\UNI1|alu_inst|LessThan0~17_cout\)) # (!\UNI1|mux_alusrc|C[9]~210_combout\ & ((\UNI1|reg_bank|oREGA[9]~219_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[9]~210_combout\,
	datab => \UNI1|reg_bank|oREGA[9]~219_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~17_cout\,
	cout => \UNI1|alu_inst|LessThan0~19_cout\);

-- Location: LCCOMB_X23_Y18_N20
\UNI1|alu_inst|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~21_cout\ = CARRY((\UNI1|reg_bank|oREGA[10]~240_combout\ & (\UNI1|mux_alusrc|C[10]~231_combout\ & !\UNI1|alu_inst|LessThan0~19_cout\)) # (!\UNI1|reg_bank|oREGA[10]~240_combout\ & ((\UNI1|mux_alusrc|C[10]~231_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[10]~240_combout\,
	datab => \UNI1|mux_alusrc|C[10]~231_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~19_cout\,
	cout => \UNI1|alu_inst|LessThan0~21_cout\);

-- Location: LCCOMB_X23_Y18_N22
\UNI1|alu_inst|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~23_cout\ = CARRY((\UNI1|mux_alusrc|C[11]~252_combout\ & (\UNI1|reg_bank|oREGA[11]~261_combout\ & !\UNI1|alu_inst|LessThan0~21_cout\)) # (!\UNI1|mux_alusrc|C[11]~252_combout\ & ((\UNI1|reg_bank|oREGA[11]~261_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[11]~252_combout\,
	datab => \UNI1|reg_bank|oREGA[11]~261_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~21_cout\,
	cout => \UNI1|alu_inst|LessThan0~23_cout\);

-- Location: LCCOMB_X23_Y18_N24
\UNI1|alu_inst|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~25_cout\ = CARRY((\UNI1|reg_bank|oREGA[12]~282_combout\ & (\UNI1|mux_alusrc|C[12]~273_combout\ & !\UNI1|alu_inst|LessThan0~23_cout\)) # (!\UNI1|reg_bank|oREGA[12]~282_combout\ & ((\UNI1|mux_alusrc|C[12]~273_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[12]~282_combout\,
	datab => \UNI1|mux_alusrc|C[12]~273_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~23_cout\,
	cout => \UNI1|alu_inst|LessThan0~25_cout\);

-- Location: LCCOMB_X23_Y18_N26
\UNI1|alu_inst|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~27_cout\ = CARRY((\UNI1|reg_bank|oREGA[13]~303_combout\ & ((!\UNI1|alu_inst|LessThan0~25_cout\) # (!\UNI1|mux_alusrc|C[13]~294_combout\))) # (!\UNI1|reg_bank|oREGA[13]~303_combout\ & (!\UNI1|mux_alusrc|C[13]~294_combout\ & 
-- !\UNI1|alu_inst|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[13]~303_combout\,
	datab => \UNI1|mux_alusrc|C[13]~294_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~25_cout\,
	cout => \UNI1|alu_inst|LessThan0~27_cout\);

-- Location: LCCOMB_X23_Y18_N28
\UNI1|alu_inst|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~29_cout\ = CARRY((\UNI1|reg_bank|oREGA[14]~324_combout\ & (\UNI1|mux_alusrc|C[14]~315_combout\ & !\UNI1|alu_inst|LessThan0~27_cout\)) # (!\UNI1|reg_bank|oREGA[14]~324_combout\ & ((\UNI1|mux_alusrc|C[14]~315_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[14]~324_combout\,
	datab => \UNI1|mux_alusrc|C[14]~315_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~27_cout\,
	cout => \UNI1|alu_inst|LessThan0~29_cout\);

-- Location: LCCOMB_X23_Y18_N30
\UNI1|alu_inst|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~31_cout\ = CARRY((\UNI1|mux_alusrc|C[15]~336_combout\ & (\UNI1|reg_bank|oREGA[15]~345_combout\ & !\UNI1|alu_inst|LessThan0~29_cout\)) # (!\UNI1|mux_alusrc|C[15]~336_combout\ & ((\UNI1|reg_bank|oREGA[15]~345_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[15]~336_combout\,
	datab => \UNI1|reg_bank|oREGA[15]~345_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~29_cout\,
	cout => \UNI1|alu_inst|LessThan0~31_cout\);

-- Location: LCCOMB_X23_Y17_N0
\UNI1|alu_inst|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~33_cout\ = CARRY((\UNI1|reg_bank|oREGA[16]~366_combout\ & (\UNI1|mux_alusrc|C[16]~357_combout\ & !\UNI1|alu_inst|LessThan0~31_cout\)) # (!\UNI1|reg_bank|oREGA[16]~366_combout\ & ((\UNI1|mux_alusrc|C[16]~357_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[16]~366_combout\,
	datab => \UNI1|mux_alusrc|C[16]~357_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~31_cout\,
	cout => \UNI1|alu_inst|LessThan0~33_cout\);

-- Location: LCCOMB_X23_Y17_N2
\UNI1|alu_inst|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~35_cout\ = CARRY((\UNI1|reg_bank|oREGA[17]~387_combout\ & ((!\UNI1|alu_inst|LessThan0~33_cout\) # (!\UNI1|mux_alusrc|C[17]~378_combout\))) # (!\UNI1|reg_bank|oREGA[17]~387_combout\ & (!\UNI1|mux_alusrc|C[17]~378_combout\ & 
-- !\UNI1|alu_inst|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[17]~387_combout\,
	datab => \UNI1|mux_alusrc|C[17]~378_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~33_cout\,
	cout => \UNI1|alu_inst|LessThan0~35_cout\);

-- Location: LCCOMB_X23_Y17_N4
\UNI1|alu_inst|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~37_cout\ = CARRY((\UNI1|mux_alusrc|C[18]~483_combout\ & ((!\UNI1|alu_inst|LessThan0~35_cout\) # (!\UNI1|reg_bank|oREGA[18]~492_combout\))) # (!\UNI1|mux_alusrc|C[18]~483_combout\ & (!\UNI1|reg_bank|oREGA[18]~492_combout\ & 
-- !\UNI1|alu_inst|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[18]~483_combout\,
	datab => \UNI1|reg_bank|oREGA[18]~492_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~35_cout\,
	cout => \UNI1|alu_inst|LessThan0~37_cout\);

-- Location: LCCOMB_X23_Y17_N6
\UNI1|alu_inst|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~39_cout\ = CARRY((\UNI1|mux_alusrc|C[19]~462_combout\ & (\UNI1|reg_bank|oREGA[19]~471_combout\ & !\UNI1|alu_inst|LessThan0~37_cout\)) # (!\UNI1|mux_alusrc|C[19]~462_combout\ & ((\UNI1|reg_bank|oREGA[19]~471_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[19]~462_combout\,
	datab => \UNI1|reg_bank|oREGA[19]~471_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~37_cout\,
	cout => \UNI1|alu_inst|LessThan0~39_cout\);

-- Location: LCCOMB_X23_Y17_N8
\UNI1|alu_inst|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~41_cout\ = CARRY((\UNI1|reg_bank|oREGA[20]~450_combout\ & (\UNI1|mux_alusrc|C[20]~441_combout\ & !\UNI1|alu_inst|LessThan0~39_cout\)) # (!\UNI1|reg_bank|oREGA[20]~450_combout\ & ((\UNI1|mux_alusrc|C[20]~441_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[20]~450_combout\,
	datab => \UNI1|mux_alusrc|C[20]~441_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~39_cout\,
	cout => \UNI1|alu_inst|LessThan0~41_cout\);

-- Location: LCCOMB_X23_Y17_N10
\UNI1|alu_inst|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~43_cout\ = CARRY((\UNI1|mux_alusrc|C[21]~420_combout\ & (\UNI1|reg_bank|oREGA[21]~429_combout\ & !\UNI1|alu_inst|LessThan0~41_cout\)) # (!\UNI1|mux_alusrc|C[21]~420_combout\ & ((\UNI1|reg_bank|oREGA[21]~429_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[21]~420_combout\,
	datab => \UNI1|reg_bank|oREGA[21]~429_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~41_cout\,
	cout => \UNI1|alu_inst|LessThan0~43_cout\);

-- Location: LCCOMB_X23_Y17_N12
\UNI1|alu_inst|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~45_cout\ = CARRY((\UNI1|mux_alusrc|C[22]~399_combout\ & ((!\UNI1|alu_inst|LessThan0~43_cout\) # (!\UNI1|reg_bank|oREGA[22]~408_combout\))) # (!\UNI1|mux_alusrc|C[22]~399_combout\ & (!\UNI1|reg_bank|oREGA[22]~408_combout\ & 
-- !\UNI1|alu_inst|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[22]~399_combout\,
	datab => \UNI1|reg_bank|oREGA[22]~408_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~43_cout\,
	cout => \UNI1|alu_inst|LessThan0~45_cout\);

-- Location: LCCOMB_X23_Y17_N14
\UNI1|alu_inst|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~47_cout\ = CARRY((\UNI1|reg_bank|oREGA[23]~513_combout\ & ((!\UNI1|alu_inst|LessThan0~45_cout\) # (!\UNI1|mux_alusrc|C[23]~504_combout\))) # (!\UNI1|reg_bank|oREGA[23]~513_combout\ & (!\UNI1|mux_alusrc|C[23]~504_combout\ & 
-- !\UNI1|alu_inst|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[23]~513_combout\,
	datab => \UNI1|mux_alusrc|C[23]~504_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~45_cout\,
	cout => \UNI1|alu_inst|LessThan0~47_cout\);

-- Location: LCCOMB_X23_Y17_N16
\UNI1|alu_inst|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~49_cout\ = CARRY((\UNI1|reg_bank|oREGA[24]~534_combout\ & (\UNI1|mux_alusrc|C[24]~525_combout\ & !\UNI1|alu_inst|LessThan0~47_cout\)) # (!\UNI1|reg_bank|oREGA[24]~534_combout\ & ((\UNI1|mux_alusrc|C[24]~525_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[24]~534_combout\,
	datab => \UNI1|mux_alusrc|C[24]~525_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~47_cout\,
	cout => \UNI1|alu_inst|LessThan0~49_cout\);

-- Location: LCCOMB_X23_Y17_N18
\UNI1|alu_inst|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~51_cout\ = CARRY((\UNI1|mux_alusrc|C[25]~567_combout\ & (\UNI1|reg_bank|oREGA[25]~576_combout\ & !\UNI1|alu_inst|LessThan0~49_cout\)) # (!\UNI1|mux_alusrc|C[25]~567_combout\ & ((\UNI1|reg_bank|oREGA[25]~576_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[25]~567_combout\,
	datab => \UNI1|reg_bank|oREGA[25]~576_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~49_cout\,
	cout => \UNI1|alu_inst|LessThan0~51_cout\);

-- Location: LCCOMB_X23_Y17_N20
\UNI1|alu_inst|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~53_cout\ = CARRY((\UNI1|reg_bank|oREGA[26]~555_combout\ & (\UNI1|mux_alusrc|C[26]~546_combout\ & !\UNI1|alu_inst|LessThan0~51_cout\)) # (!\UNI1|reg_bank|oREGA[26]~555_combout\ & ((\UNI1|mux_alusrc|C[26]~546_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~555_combout\,
	datab => \UNI1|mux_alusrc|C[26]~546_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~51_cout\,
	cout => \UNI1|alu_inst|LessThan0~53_cout\);

-- Location: LCCOMB_X23_Y17_N22
\UNI1|alu_inst|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~55_cout\ = CARRY((\UNI1|mux_alusrc|C[27]~588_combout\ & (\UNI1|reg_bank|oREGA[27]~597_combout\ & !\UNI1|alu_inst|LessThan0~53_cout\)) # (!\UNI1|mux_alusrc|C[27]~588_combout\ & ((\UNI1|reg_bank|oREGA[27]~597_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[27]~588_combout\,
	datab => \UNI1|reg_bank|oREGA[27]~597_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~53_cout\,
	cout => \UNI1|alu_inst|LessThan0~55_cout\);

-- Location: LCCOMB_X23_Y17_N24
\UNI1|alu_inst|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~57_cout\ = CARRY((\UNI1|mux_alusrc|C[28]~651_combout\ & ((!\UNI1|alu_inst|LessThan0~55_cout\) # (!\UNI1|reg_bank|oREGA[28]~660_combout\))) # (!\UNI1|mux_alusrc|C[28]~651_combout\ & (!\UNI1|reg_bank|oREGA[28]~660_combout\ & 
-- !\UNI1|alu_inst|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[28]~651_combout\,
	datab => \UNI1|reg_bank|oREGA[28]~660_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~55_cout\,
	cout => \UNI1|alu_inst|LessThan0~57_cout\);

-- Location: LCCOMB_X23_Y17_N26
\UNI1|alu_inst|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~59_cout\ = CARRY((\UNI1|reg_bank|oREGA[29]~639_combout\ & ((!\UNI1|alu_inst|LessThan0~57_cout\) # (!\UNI1|mux_alusrc|C[29]~630_combout\))) # (!\UNI1|reg_bank|oREGA[29]~639_combout\ & (!\UNI1|mux_alusrc|C[29]~630_combout\ & 
-- !\UNI1|alu_inst|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[29]~639_combout\,
	datab => \UNI1|mux_alusrc|C[29]~630_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~57_cout\,
	cout => \UNI1|alu_inst|LessThan0~59_cout\);

-- Location: LCCOMB_X23_Y17_N28
\UNI1|alu_inst|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~61_cout\ = CARRY((\UNI1|reg_bank|oREGA[30]~618_combout\ & (\UNI1|mux_alusrc|C[30]~609_combout\ & !\UNI1|alu_inst|LessThan0~59_cout\)) # (!\UNI1|reg_bank|oREGA[30]~618_combout\ & ((\UNI1|mux_alusrc|C[30]~609_combout\) # 
-- (!\UNI1|alu_inst|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[30]~618_combout\,
	datab => \UNI1|mux_alusrc|C[30]~609_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|LessThan0~59_cout\,
	cout => \UNI1|alu_inst|LessThan0~61_cout\);

-- Location: LCCOMB_X23_Y17_N30
\UNI1|alu_inst|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|LessThan0~62_combout\ = (\UNI1|mux_alusrc|C[31]~672_combout\ & (\UNI1|alu_inst|LessThan0~61_cout\ & \UNI1|reg_bank|oREGA[31]~681_combout\)) # (!\UNI1|mux_alusrc|C[31]~672_combout\ & ((\UNI1|alu_inst|LessThan0~61_cout\) # 
-- (\UNI1|reg_bank|oREGA[31]~681_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|mux_alusrc|C[31]~672_combout\,
	datad => \UNI1|reg_bank|oREGA[31]~681_combout\,
	cin => \UNI1|alu_inst|LessThan0~61_cout\,
	combout => \UNI1|alu_inst|LessThan0~62_combout\);

-- Location: LCCOMB_X22_Y17_N28
\UNI1|alu_inst|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux31~3_combout\ = (\UNI1|alu_ctrl_inst|Mux0~3_combout\ & (!\UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\ & (\UNI1|alu_inst|LessThan0~62_combout\ & !\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\,
	datac => \UNI1|alu_inst|LessThan0~62_combout\,
	datad => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	combout => \UNI1|alu_inst|Mux31~3_combout\);

-- Location: LCCOMB_X22_Y17_N2
\UNI1|alu_inst|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux31~4_combout\ = (\UNI1|alu_inst|Mux31~2_combout\) # ((\UNI1|alu_inst|Mux31~3_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|Mux31~5_combout\,
	datab => \UNI1|alu_inst|adder|Add0~4_combout\,
	datac => \UNI1|alu_inst|Mux31~2_combout\,
	datad => \UNI1|alu_inst|Mux31~3_combout\,
	combout => \UNI1|alu_inst|Mux31~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\UNI1|reg_bank|xreg32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~2_combout\ = (\UNI1|reg_bank|xreg32~0_combout\) # ((\UNI1|reg_bank|xreg32~1_combout\ & (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & \UNI1|alu_inst|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32~0_combout\,
	datab => \UNI1|reg_bank|xreg32~1_combout\,
	datac => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datad => \UNI1|alu_inst|Mux31~4_combout\,
	combout => \UNI1|reg_bank|xreg32~2_combout\);

-- Location: LCCOMB_X22_Y18_N24
\UNI1|reg_bank|xreg32[14][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][0]~feeder_combout\ = \UNI1|reg_bank|xreg32~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~2_combout\,
	combout => \UNI1|reg_bank|xreg32[14][0]~feeder_combout\);

-- Location: FF_X22_Y18_N25
\UNI1|reg_bank|xreg32[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][0]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][0]~q\);

-- Location: LCCOMB_X23_Y14_N8
\UNI1|mux_alusrc|C[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~22_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][0]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[12][0]~q\,
	datad => \UNI1|reg_bank|xreg32[13][0]~q\,
	combout => \UNI1|mux_alusrc|C[0]~22_combout\);

-- Location: LCCOMB_X23_Y14_N30
\UNI1|mux_alusrc|C[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~23_combout\ = (\UNI1|mux_alusrc|C[0]~22_combout\ & (((\UNI1|reg_bank|xreg32[15][0]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[0]~22_combout\ & (\UNI1|reg_bank|xreg32[14][0]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][0]~q\,
	datab => \UNI1|mux_alusrc|C[0]~22_combout\,
	datac => \UNI1|reg_bank|xreg32[15][0]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[0]~23_combout\);

-- Location: LCCOMB_X19_Y15_N30
\UNI1|mux_alusrc|C[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~7_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][0]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][0]~q\,
	datac => \UNI1|reg_bank|xreg32[19][0]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[0]~7_combout\);

-- Location: LCCOMB_X18_Y15_N14
\UNI1|mux_alusrc|C[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~8_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[0]~7_combout\ & ((\UNI1|reg_bank|xreg32[31][0]~q\))) # (!\UNI1|mux_alusrc|C[0]~7_combout\ & (\UNI1|reg_bank|xreg32[27][0]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][0]~q\,
	datac => \UNI1|reg_bank|xreg32[31][0]~q\,
	datad => \UNI1|mux_alusrc|C[0]~7_combout\,
	combout => \UNI1|mux_alusrc|C[0]~8_combout\);

-- Location: LCCOMB_X22_Y17_N8
\UNI1|mux_alusrc|C[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # ((\UNI1|reg_bank|xreg32[22][0]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[18][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[18][0]~q\,
	datad => \UNI1|reg_bank|xreg32[22][0]~q\,
	combout => \UNI1|mux_alusrc|C[0]~0_combout\);

-- Location: LCCOMB_X18_Y17_N0
\UNI1|mux_alusrc|C[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~1_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[0]~0_combout\ & (\UNI1|reg_bank|xreg32[30][0]~q\)) # (!\UNI1|mux_alusrc|C[0]~0_combout\ & ((\UNI1|reg_bank|xreg32[26][0]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][0]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][0]~q\,
	datad => \UNI1|mux_alusrc|C[0]~0_combout\,
	combout => \UNI1|mux_alusrc|C[0]~1_combout\);

-- Location: LCCOMB_X19_Y17_N8
\UNI1|mux_alusrc|C[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~2_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][0]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][0]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[25][0]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][0]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[0]~2_combout\);

-- Location: LCCOMB_X19_Y17_N22
\UNI1|mux_alusrc|C[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~3_combout\ = (\UNI1|mux_alusrc|C[0]~2_combout\ & (((\UNI1|reg_bank|xreg32[29][0]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[0]~2_combout\ & (\UNI1|reg_bank|xreg32[21][0]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][0]~q\,
	datab => \UNI1|mux_alusrc|C[0]~2_combout\,
	datac => \UNI1|reg_bank|xreg32[29][0]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[0]~3_combout\);

-- Location: LCCOMB_X14_Y17_N10
\UNI1|mux_alusrc|C[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~4_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[20][0]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[16][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[20][0]~q\,
	datac => \UNI1|reg_bank|xreg32[16][0]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[0]~4_combout\);

-- Location: LCCOMB_X13_Y17_N10
\UNI1|mux_alusrc|C[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~5_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[0]~4_combout\ & ((\UNI1|reg_bank|xreg32[28][0]~q\))) # (!\UNI1|mux_alusrc|C[0]~4_combout\ & (\UNI1|reg_bank|xreg32[24][0]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][0]~q\,
	datac => \UNI1|reg_bank|xreg32[28][0]~q\,
	datad => \UNI1|mux_alusrc|C[0]~4_combout\,
	combout => \UNI1|mux_alusrc|C[0]~5_combout\);

-- Location: LCCOMB_X18_Y13_N28
\UNI1|mux_alusrc|C[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~6_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[0]~3_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[0]~3_combout\,
	datad => \UNI1|mux_alusrc|C[0]~5_combout\,
	combout => \UNI1|mux_alusrc|C[0]~6_combout\);

-- Location: LCCOMB_X18_Y13_N26
\UNI1|mux_alusrc|C[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~9_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[0]~6_combout\ & (\UNI1|mux_alusrc|C[0]~8_combout\)) # (!\UNI1|mux_alusrc|C[0]~6_combout\ & ((\UNI1|mux_alusrc|C[0]~1_combout\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[0]~8_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[0]~1_combout\,
	datad => \UNI1|mux_alusrc|C[0]~6_combout\,
	combout => \UNI1|mux_alusrc|C[0]~9_combout\);

-- Location: LCCOMB_X18_Y13_N18
\UNI1|mux_alusrc|C[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~15_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|reg_bank|xreg32[5][0]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[4][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[4][0]~q\,
	datad => \UNI1|reg_bank|xreg32[5][0]~q\,
	combout => \UNI1|mux_alusrc|C[0]~15_combout\);

-- Location: LCCOMB_X18_Y13_N20
\UNI1|mux_alusrc|C[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~16_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[0]~15_combout\ & ((\UNI1|reg_bank|xreg32[7][0]~q\))) # (!\UNI1|mux_alusrc|C[0]~15_combout\ & (\UNI1|reg_bank|xreg32[6][0]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[6][0]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[7][0]~q\,
	datad => \UNI1|mux_alusrc|C[0]~15_combout\,
	combout => \UNI1|mux_alusrc|C[0]~16_combout\);

-- Location: LCCOMB_X25_Y13_N0
\UNI1|mux_alusrc|C[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~19_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[0]~16_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][0]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|reg_bank|xreg32[1][0]~q\,
	datac => \UNI1|mux_alusrc|C[12]~18_combout\,
	datad => \UNI1|mux_alusrc|C[0]~16_combout\,
	combout => \UNI1|mux_alusrc|C[0]~19_combout\);

-- Location: LCCOMB_X25_Y13_N14
\UNI1|mux_alusrc|C[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~20_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[0]~19_combout\ & (\UNI1|reg_bank|xreg32[3][0]~q\)) # (!\UNI1|mux_alusrc|C[0]~19_combout\ & ((\UNI1|reg_bank|xreg32[2][0]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][0]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][0]~q\,
	datad => \UNI1|mux_alusrc|C[0]~19_combout\,
	combout => \UNI1|mux_alusrc|C[0]~20_combout\);

-- Location: LCCOMB_X24_Y17_N24
\UNI1|mux_alusrc|C[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~11_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][0]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[8][0]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][0]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][0]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[0]~11_combout\);

-- Location: LCCOMB_X24_Y17_N10
\UNI1|mux_alusrc|C[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~12_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[0]~11_combout\ & ((\UNI1|reg_bank|xreg32[11][0]~q\))) # (!\UNI1|mux_alusrc|C[0]~11_combout\ & (\UNI1|reg_bank|xreg32[10][0]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][0]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[11][0]~q\,
	datad => \UNI1|mux_alusrc|C[0]~11_combout\,
	combout => \UNI1|mux_alusrc|C[0]~12_combout\);

-- Location: LCCOMB_X18_Y13_N16
\UNI1|mux_alusrc|C[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~21_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\) # ((\UNI1|mux_alusrc|C[0]~12_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- (\UNI1|mux_alusrc|C[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[0]~20_combout\,
	datad => \UNI1|mux_alusrc|C[0]~12_combout\,
	combout => \UNI1|mux_alusrc|C[0]~21_combout\);

-- Location: LCCOMB_X18_Y13_N6
\UNI1|mux_alusrc|C[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[0]~24_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[0]~21_combout\ & (\UNI1|mux_alusrc|C[0]~23_combout\)) # (!\UNI1|mux_alusrc|C[0]~21_combout\ & ((\UNI1|mux_alusrc|C[0]~9_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[0]~23_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[0]~9_combout\,
	datad => \UNI1|mux_alusrc|C[0]~21_combout\,
	combout => \UNI1|mux_alusrc|C[0]~24_combout\);

-- Location: LCCOMB_X18_Y13_N0
\UNI1|alu_inst|adder|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~0_combout\ = (\UNI1|gen_imm|Mux31~5_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[0]~24_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux31~5_combout\ & 
-- (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux31~5_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|ctrl_unit|Mux7~0_combout\,
	datad => \UNI1|mux_alusrc|C[0]~24_combout\,
	combout => \UNI1|alu_inst|adder|Add0~0_combout\);

-- Location: LCCOMB_X18_Y13_N10
\UNI1|alu_inst|adder|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~1_combout\ = \UNI1|alu_inst|adder|Add0~0_combout\ $ (((\UNI1|alu_inst|subt_i~2_combout\ & \UNI1|alu_ctrl_inst|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|subt_i~2_combout\,
	datac => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datad => \UNI1|alu_inst|adder|Add0~0_combout\,
	combout => \UNI1|alu_inst|adder|Add0~1_combout\);

-- Location: LCCOMB_X23_Y13_N20
\UNI1|alu_inst|adder|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~8_combout\ = ((\UNI1|reg_bank|oREGA[1]~51_combout\ $ (\UNI1|alu_inst|adder|Add0~7_combout\ $ (!\UNI1|alu_inst|adder|Add0~5\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~9\ = CARRY((\UNI1|reg_bank|oREGA[1]~51_combout\ & ((\UNI1|alu_inst|adder|Add0~7_combout\) # (!\UNI1|alu_inst|adder|Add0~5\))) # (!\UNI1|reg_bank|oREGA[1]~51_combout\ & (\UNI1|alu_inst|adder|Add0~7_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[1]~51_combout\,
	datab => \UNI1|alu_inst|adder|Add0~7_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~5\,
	combout => \UNI1|alu_inst|adder|Add0~8_combout\,
	cout => \UNI1|alu_inst|adder|Add0~9\);

-- Location: LCCOMB_X23_Y14_N14
\UNI1|mux_mem2reg_inst|C[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(1) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[1]~6_combout\ & ((\UNI1|alu_inst|adder|Add0~8_combout\))) # (!\UNI1|mux_mem2reg_inst|C[1]~6_combout\ & (\UNI1|alu_inst|oResult~0_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[1]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[1]~6_combout\,
	datac => \UNI1|alu_inst|oResult~0_combout\,
	datad => \UNI1|alu_inst|adder|Add0~8_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(1));

-- Location: LCCOMB_X23_Y14_N28
\UNI1|reg_bank|xreg32~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~34_combout\ = (\UNI1|mux_mem2reg_inst|C\(1) & !\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|mux_mem2reg_inst|C\(1),
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32~34_combout\);

-- Location: LCCOMB_X18_Y6_N20
\UNI1|reg_bank|xreg32[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][1]~feeder_combout\ = \UNI1|reg_bank|xreg32~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~34_combout\,
	combout => \UNI1|reg_bank|xreg32[13][1]~feeder_combout\);

-- Location: FF_X18_Y6_N21
\UNI1|reg_bank|xreg32[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][1]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][1]~q\);

-- Location: LCCOMB_X22_Y6_N4
\UNI1|reg_bank|oREGA[1]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~48_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[14][1]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[12][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[12][1]~q\,
	datac => \UNI1|reg_bank|xreg32[14][1]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~48_combout\);

-- Location: LCCOMB_X22_Y6_N26
\UNI1|reg_bank|oREGA[1]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~49_combout\ = (\UNI1|reg_bank|oREGA[1]~48_combout\ & (((\UNI1|reg_bank|xreg32[15][1]~q\) # (!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[1]~48_combout\ & (\UNI1|reg_bank|xreg32[13][1]~q\ & ((\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][1]~q\,
	datab => \UNI1|reg_bank|xreg32[15][1]~q\,
	datac => \UNI1|reg_bank|oREGA[1]~48_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~49_combout\);

-- Location: LCCOMB_X25_Y14_N0
\UNI1|reg_bank|oREGA[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~31_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[9][1]~q\)) # (!\UNI1|iRS1[0]~1_combout\ & 
-- ((\UNI1|reg_bank|xreg32[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][1]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|xreg32[8][1]~q\,
	combout => \UNI1|reg_bank|oREGA[1]~31_combout\);

-- Location: LCCOMB_X25_Y14_N12
\UNI1|reg_bank|oREGA[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~32_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[1]~31_combout\ & (\UNI1|reg_bank|xreg32[11][1]~q\)) # (!\UNI1|reg_bank|oREGA[1]~31_combout\ & ((\UNI1|reg_bank|xreg32[10][1]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[1]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][1]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][1]~q\,
	datad => \UNI1|reg_bank|oREGA[1]~31_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~32_combout\);

-- Location: LCCOMB_X21_Y14_N30
\UNI1|reg_bank|oREGA[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~43_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[6][1]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][1]~q\ & ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][1]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][1]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~43_combout\);

-- Location: LCCOMB_X21_Y14_N4
\UNI1|reg_bank|oREGA[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~44_combout\ = (\UNI1|reg_bank|oREGA[1]~43_combout\ & ((\UNI1|reg_bank|xreg32[7][1]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[1]~43_combout\ & (((\UNI1|reg_bank|xreg32[5][1]~q\ & \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][1]~q\,
	datab => \UNI1|reg_bank|xreg32[5][1]~q\,
	datac => \UNI1|reg_bank|oREGA[1]~43_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~44_combout\);

-- Location: LCCOMB_X21_Y14_N14
\UNI1|reg_bank|oREGA[1]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~45_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[1]~44_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][1]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][1]~q\,
	datac => \UNI1|reg_bank|oREGA[1]~44_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~45_combout\);

-- Location: LCCOMB_X19_Y14_N26
\UNI1|reg_bank|oREGA[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~46_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[1]~45_combout\ & ((\UNI1|reg_bank|xreg32[3][1]~q\))) # (!\UNI1|reg_bank|oREGA[1]~45_combout\ & (\UNI1|reg_bank|xreg32[2][1]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[1]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][1]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][1]~q\,
	datad => \UNI1|reg_bank|oREGA[1]~45_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~46_combout\);

-- Location: LCCOMB_X18_Y15_N8
\UNI1|reg_bank|oREGA[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~40_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][1]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][1]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[27][1]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~40_combout\);

-- Location: LCCOMB_X19_Y15_N8
\UNI1|reg_bank|oREGA[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~41_combout\ = (\UNI1|reg_bank|oREGA[1]~40_combout\ & ((\UNI1|reg_bank|xreg32[31][1]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[1]~40_combout\ & (((\UNI1|reg_bank|xreg32[23][1]~q\ & \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[1]~40_combout\,
	datab => \UNI1|reg_bank|xreg32[31][1]~q\,
	datac => \UNI1|reg_bank|xreg32[23][1]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~41_combout\);

-- Location: LCCOMB_X21_Y17_N6
\UNI1|reg_bank|oREGA[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~33_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][1]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][1]~q\ & ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][1]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][1]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~33_combout\);

-- Location: LCCOMB_X21_Y17_N16
\UNI1|reg_bank|oREGA[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~34_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[1]~33_combout\ & (\UNI1|reg_bank|xreg32[29][1]~q\)) # (!\UNI1|reg_bank|oREGA[1]~33_combout\ & ((\UNI1|reg_bank|xreg32[21][1]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][1]~q\,
	datac => \UNI1|reg_bank|xreg32[21][1]~q\,
	datad => \UNI1|reg_bank|oREGA[1]~33_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~34_combout\);

-- Location: LCCOMB_X16_Y14_N12
\UNI1|reg_bank|oREGA[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~37_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[20][1]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[16][1]~q\ & ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][1]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[20][1]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~37_combout\);

-- Location: LCCOMB_X16_Y14_N18
\UNI1|reg_bank|oREGA[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~38_combout\ = (\UNI1|reg_bank|oREGA[1]~37_combout\ & ((\UNI1|reg_bank|xreg32[28][1]~q\) # ((!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[1]~37_combout\ & (((\UNI1|reg_bank|xreg32[24][1]~q\ & 
-- \UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[1]~37_combout\,
	datab => \UNI1|reg_bank|xreg32[28][1]~q\,
	datac => \UNI1|reg_bank|xreg32[24][1]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~38_combout\);

-- Location: LCCOMB_X18_Y17_N20
\UNI1|reg_bank|oREGA[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~35_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][1]~q\) # ((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[18][1]~q\ & !\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][1]~q\,
	datab => \UNI1|reg_bank|xreg32[18][1]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~35_combout\);

-- Location: LCCOMB_X18_Y17_N16
\UNI1|reg_bank|oREGA[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~36_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[1]~35_combout\ & (\UNI1|reg_bank|xreg32[30][1]~q\)) # (!\UNI1|reg_bank|oREGA[1]~35_combout\ & ((\UNI1|reg_bank|xreg32[26][1]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[1]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][1]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[26][1]~q\,
	datad => \UNI1|reg_bank|oREGA[1]~35_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~36_combout\);

-- Location: LCCOMB_X16_Y14_N2
\UNI1|reg_bank|oREGA[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~39_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[1]~36_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|oREGA[1]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[1]~38_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[1]~36_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~39_combout\);

-- Location: LCCOMB_X16_Y14_N28
\UNI1|reg_bank|oREGA[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~42_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[1]~39_combout\ & (\UNI1|reg_bank|oREGA[1]~41_combout\)) # (!\UNI1|reg_bank|oREGA[1]~39_combout\ & ((\UNI1|reg_bank|oREGA[1]~34_combout\))))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[1]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[1]~41_combout\,
	datac => \UNI1|reg_bank|oREGA[1]~34_combout\,
	datad => \UNI1|reg_bank|oREGA[1]~39_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~42_combout\);

-- Location: LCCOMB_X16_Y14_N6
\UNI1|reg_bank|oREGA[1]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~47_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[1]~42_combout\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[1]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[1]~46_combout\,
	datad => \UNI1|reg_bank|oREGA[1]~42_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~47_combout\);

-- Location: LCCOMB_X16_Y14_N20
\UNI1|reg_bank|oREGA[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~50_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[1]~47_combout\ & (\UNI1|reg_bank|oREGA[1]~49_combout\)) # (!\UNI1|reg_bank|oREGA[1]~47_combout\ & ((\UNI1|reg_bank|oREGA[1]~32_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[1]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[1]~49_combout\,
	datac => \UNI1|reg_bank|oREGA[1]~32_combout\,
	datad => \UNI1|reg_bank|oREGA[1]~47_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~50_combout\);

-- Location: LCCOMB_X16_Y14_N30
\UNI1|reg_bank|oREGA[1]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[1]~51_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[1]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[1]~50_combout\,
	combout => \UNI1|reg_bank|oREGA[1]~51_combout\);

-- Location: LCCOMB_X23_Y13_N22
\UNI1|alu_inst|adder|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~12_combout\ = (\UNI1|alu_inst|adder|Add0~11_combout\ & ((\UNI1|reg_bank|oREGA[2]~72_combout\ & (\UNI1|alu_inst|adder|Add0~9\ & VCC)) # (!\UNI1|reg_bank|oREGA[2]~72_combout\ & (!\UNI1|alu_inst|adder|Add0~9\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~11_combout\ & ((\UNI1|reg_bank|oREGA[2]~72_combout\ & (!\UNI1|alu_inst|adder|Add0~9\)) # (!\UNI1|reg_bank|oREGA[2]~72_combout\ & ((\UNI1|alu_inst|adder|Add0~9\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~13\ = CARRY((\UNI1|alu_inst|adder|Add0~11_combout\ & (!\UNI1|reg_bank|oREGA[2]~72_combout\ & !\UNI1|alu_inst|adder|Add0~9\)) # (!\UNI1|alu_inst|adder|Add0~11_combout\ & ((!\UNI1|alu_inst|adder|Add0~9\) # 
-- (!\UNI1|reg_bank|oREGA[2]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~11_combout\,
	datab => \UNI1|reg_bank|oREGA[2]~72_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~9\,
	combout => \UNI1|alu_inst|adder|Add0~12_combout\,
	cout => \UNI1|alu_inst|adder|Add0~13\);

-- Location: LCCOMB_X23_Y13_N24
\UNI1|alu_inst|adder|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~16_combout\ = ((\UNI1|reg_bank|oREGA[3]~93_combout\ $ (\UNI1|alu_inst|adder|Add0~15_combout\ $ (!\UNI1|alu_inst|adder|Add0~13\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~17\ = CARRY((\UNI1|reg_bank|oREGA[3]~93_combout\ & ((\UNI1|alu_inst|adder|Add0~15_combout\) # (!\UNI1|alu_inst|adder|Add0~13\))) # (!\UNI1|reg_bank|oREGA[3]~93_combout\ & (\UNI1|alu_inst|adder|Add0~15_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[3]~93_combout\,
	datab => \UNI1|alu_inst|adder|Add0~15_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~13\,
	combout => \UNI1|alu_inst|adder|Add0~16_combout\,
	cout => \UNI1|alu_inst|adder|Add0~17\);

-- Location: LCCOMB_X23_Y13_N26
\UNI1|alu_inst|adder|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~20_combout\ = (\UNI1|reg_bank|oREGA[4]~114_combout\ & ((\UNI1|alu_inst|adder|Add0~19_combout\ & (\UNI1|alu_inst|adder|Add0~17\ & VCC)) # (!\UNI1|alu_inst|adder|Add0~19_combout\ & (!\UNI1|alu_inst|adder|Add0~17\)))) # 
-- (!\UNI1|reg_bank|oREGA[4]~114_combout\ & ((\UNI1|alu_inst|adder|Add0~19_combout\ & (!\UNI1|alu_inst|adder|Add0~17\)) # (!\UNI1|alu_inst|adder|Add0~19_combout\ & ((\UNI1|alu_inst|adder|Add0~17\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~21\ = CARRY((\UNI1|reg_bank|oREGA[4]~114_combout\ & (!\UNI1|alu_inst|adder|Add0~19_combout\ & !\UNI1|alu_inst|adder|Add0~17\)) # (!\UNI1|reg_bank|oREGA[4]~114_combout\ & ((!\UNI1|alu_inst|adder|Add0~17\) # 
-- (!\UNI1|alu_inst|adder|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[4]~114_combout\,
	datab => \UNI1|alu_inst|adder|Add0~19_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~17\,
	combout => \UNI1|alu_inst|adder|Add0~20_combout\,
	cout => \UNI1|alu_inst|adder|Add0~21\);

-- Location: LCCOMB_X23_Y13_N28
\UNI1|alu_inst|adder|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~23_combout\ = ((\UNI1|reg_bank|oREGA[5]~135_combout\ $ (\UNI1|alu_inst|adder|Add0~22_combout\ $ (!\UNI1|alu_inst|adder|Add0~21\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~24\ = CARRY((\UNI1|reg_bank|oREGA[5]~135_combout\ & ((\UNI1|alu_inst|adder|Add0~22_combout\) # (!\UNI1|alu_inst|adder|Add0~21\))) # (!\UNI1|reg_bank|oREGA[5]~135_combout\ & (\UNI1|alu_inst|adder|Add0~22_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[5]~135_combout\,
	datab => \UNI1|alu_inst|adder|Add0~22_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~21\,
	combout => \UNI1|alu_inst|adder|Add0~23_combout\,
	cout => \UNI1|alu_inst|adder|Add0~24\);

-- Location: LCCOMB_X23_Y13_N30
\UNI1|alu_inst|adder|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~26_combout\ = (\UNI1|reg_bank|oREGA[6]~156_combout\ & ((\UNI1|alu_inst|adder|Add0~25_combout\ & (\UNI1|alu_inst|adder|Add0~24\ & VCC)) # (!\UNI1|alu_inst|adder|Add0~25_combout\ & (!\UNI1|alu_inst|adder|Add0~24\)))) # 
-- (!\UNI1|reg_bank|oREGA[6]~156_combout\ & ((\UNI1|alu_inst|adder|Add0~25_combout\ & (!\UNI1|alu_inst|adder|Add0~24\)) # (!\UNI1|alu_inst|adder|Add0~25_combout\ & ((\UNI1|alu_inst|adder|Add0~24\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~27\ = CARRY((\UNI1|reg_bank|oREGA[6]~156_combout\ & (!\UNI1|alu_inst|adder|Add0~25_combout\ & !\UNI1|alu_inst|adder|Add0~24\)) # (!\UNI1|reg_bank|oREGA[6]~156_combout\ & ((!\UNI1|alu_inst|adder|Add0~24\) # 
-- (!\UNI1|alu_inst|adder|Add0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[6]~156_combout\,
	datab => \UNI1|alu_inst|adder|Add0~25_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~24\,
	combout => \UNI1|alu_inst|adder|Add0~26_combout\,
	cout => \UNI1|alu_inst|adder|Add0~27\);

-- Location: LCCOMB_X23_Y12_N0
\UNI1|alu_inst|adder|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~29_combout\ = ((\UNI1|alu_inst|adder|Add0~28_combout\ $ (\UNI1|reg_bank|oREGA[7]~177_combout\ $ (!\UNI1|alu_inst|adder|Add0~27\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~30\ = CARRY((\UNI1|alu_inst|adder|Add0~28_combout\ & ((\UNI1|reg_bank|oREGA[7]~177_combout\) # (!\UNI1|alu_inst|adder|Add0~27\))) # (!\UNI1|alu_inst|adder|Add0~28_combout\ & (\UNI1|reg_bank|oREGA[7]~177_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~28_combout\,
	datab => \UNI1|reg_bank|oREGA[7]~177_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~27\,
	combout => \UNI1|alu_inst|adder|Add0~29_combout\,
	cout => \UNI1|alu_inst|adder|Add0~30\);

-- Location: LCCOMB_X23_Y12_N2
\UNI1|alu_inst|adder|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~32_combout\ = (\UNI1|reg_bank|oREGA[8]~198_combout\ & ((\UNI1|alu_inst|adder|Add0~31_combout\ & (\UNI1|alu_inst|adder|Add0~30\ & VCC)) # (!\UNI1|alu_inst|adder|Add0~31_combout\ & (!\UNI1|alu_inst|adder|Add0~30\)))) # 
-- (!\UNI1|reg_bank|oREGA[8]~198_combout\ & ((\UNI1|alu_inst|adder|Add0~31_combout\ & (!\UNI1|alu_inst|adder|Add0~30\)) # (!\UNI1|alu_inst|adder|Add0~31_combout\ & ((\UNI1|alu_inst|adder|Add0~30\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~33\ = CARRY((\UNI1|reg_bank|oREGA[8]~198_combout\ & (!\UNI1|alu_inst|adder|Add0~31_combout\ & !\UNI1|alu_inst|adder|Add0~30\)) # (!\UNI1|reg_bank|oREGA[8]~198_combout\ & ((!\UNI1|alu_inst|adder|Add0~30\) # 
-- (!\UNI1|alu_inst|adder|Add0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[8]~198_combout\,
	datab => \UNI1|alu_inst|adder|Add0~31_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~30\,
	combout => \UNI1|alu_inst|adder|Add0~32_combout\,
	cout => \UNI1|alu_inst|adder|Add0~33\);

-- Location: LCCOMB_X23_Y12_N4
\UNI1|alu_inst|adder|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~35_combout\ = ((\UNI1|reg_bank|oREGA[9]~219_combout\ $ (\UNI1|alu_inst|adder|Add0~34_combout\ $ (!\UNI1|alu_inst|adder|Add0~33\)))) # (GND)
-- \UNI1|alu_inst|adder|Add0~36\ = CARRY((\UNI1|reg_bank|oREGA[9]~219_combout\ & ((\UNI1|alu_inst|adder|Add0~34_combout\) # (!\UNI1|alu_inst|adder|Add0~33\))) # (!\UNI1|reg_bank|oREGA[9]~219_combout\ & (\UNI1|alu_inst|adder|Add0~34_combout\ & 
-- !\UNI1|alu_inst|adder|Add0~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[9]~219_combout\,
	datab => \UNI1|alu_inst|adder|Add0~34_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~33\,
	combout => \UNI1|alu_inst|adder|Add0~35_combout\,
	cout => \UNI1|alu_inst|adder|Add0~36\);

-- Location: LCCOMB_X23_Y12_N6
\UNI1|alu_inst|adder|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~38_combout\ = (\UNI1|alu_inst|adder|Add0~37_combout\ & ((\UNI1|reg_bank|oREGA[10]~240_combout\ & (\UNI1|alu_inst|adder|Add0~36\ & VCC)) # (!\UNI1|reg_bank|oREGA[10]~240_combout\ & (!\UNI1|alu_inst|adder|Add0~36\)))) # 
-- (!\UNI1|alu_inst|adder|Add0~37_combout\ & ((\UNI1|reg_bank|oREGA[10]~240_combout\ & (!\UNI1|alu_inst|adder|Add0~36\)) # (!\UNI1|reg_bank|oREGA[10]~240_combout\ & ((\UNI1|alu_inst|adder|Add0~36\) # (GND)))))
-- \UNI1|alu_inst|adder|Add0~39\ = CARRY((\UNI1|alu_inst|adder|Add0~37_combout\ & (!\UNI1|reg_bank|oREGA[10]~240_combout\ & !\UNI1|alu_inst|adder|Add0~36\)) # (!\UNI1|alu_inst|adder|Add0~37_combout\ & ((!\UNI1|alu_inst|adder|Add0~36\) # 
-- (!\UNI1|reg_bank|oREGA[10]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~37_combout\,
	datab => \UNI1|reg_bank|oREGA[10]~240_combout\,
	datad => VCC,
	cin => \UNI1|alu_inst|adder|Add0~36\,
	combout => \UNI1|alu_inst|adder|Add0~38_combout\,
	cout => \UNI1|alu_inst|adder|Add0~39\);

-- Location: LCCOMB_X26_Y12_N26
\UNI1|alu_inst|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux20~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux20~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|Mux20~0_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datac => \UNI1|alu_inst|Mux31~5_combout\,
	datad => \UNI1|alu_inst|adder|Add0~41_combout\,
	combout => \UNI1|alu_inst|Mux20~1_combout\);

-- Location: LCCOMB_X25_Y12_N20
\UNI1|reg_bank|xreg32~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~51_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|alu_inst|Mux21~1_combout\)) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \reset~input_o\,
	datac => \UNI1|alu_inst|Mux21~1_combout\,
	datad => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(10),
	combout => \UNI1|reg_bank|xreg32~51_combout\);

-- Location: FF_X25_Y12_N21
\UNI1|reg_bank|xreg32[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32~51_combout\,
	ena => \UNI1|reg_bank|xreg32[15][28]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[15][10]~q\);

-- Location: LCCOMB_X16_Y15_N6
\UNI1|reg_bank|oREGA[10]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~237_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[13][10]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[12][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[12][10]~q\,
	datac => \UNI1|reg_bank|xreg32[13][10]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~237_combout\);

-- Location: LCCOMB_X28_Y12_N20
\UNI1|reg_bank|oREGA[10]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~238_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[10]~237_combout\ & (\UNI1|reg_bank|xreg32[15][10]~q\)) # (!\UNI1|reg_bank|oREGA[10]~237_combout\ & ((\UNI1|reg_bank|xreg32[14][10]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[10]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][10]~q\,
	datab => \UNI1|reg_bank|xreg32[14][10]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~237_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~238_combout\);

-- Location: LCCOMB_X13_Y13_N6
\UNI1|reg_bank|oREGA[10]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~227_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][10]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][10]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][10]~q\,
	datab => \UNI1|reg_bank|xreg32[27][10]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~227_combout\);

-- Location: LCCOMB_X13_Y13_N12
\UNI1|reg_bank|oREGA[10]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~228_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[10]~227_combout\ & ((\UNI1|reg_bank|xreg32[31][10]~q\))) # (!\UNI1|reg_bank|oREGA[10]~227_combout\ & (\UNI1|reg_bank|xreg32[23][10]~q\)))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[10]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][10]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[31][10]~q\,
	datad => \UNI1|reg_bank|oREGA[10]~227_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~228_combout\);

-- Location: LCCOMB_X16_Y16_N0
\UNI1|reg_bank|oREGA[10]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~220_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][10]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][10]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][10]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[22][10]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~220_combout\);

-- Location: LCCOMB_X16_Y17_N8
\UNI1|reg_bank|oREGA[10]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~221_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[10]~220_combout\ & ((\UNI1|reg_bank|xreg32[30][10]~q\))) # (!\UNI1|reg_bank|oREGA[10]~220_combout\ & (\UNI1|reg_bank|xreg32[26][10]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[10]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][10]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[30][10]~q\,
	datad => \UNI1|reg_bank|oREGA[10]~220_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~221_combout\);

-- Location: LCCOMB_X17_Y14_N10
\UNI1|reg_bank|oREGA[10]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~224_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][10]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][10]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][10]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~224_combout\);

-- Location: LCCOMB_X17_Y14_N0
\UNI1|reg_bank|oREGA[10]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~225_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[10]~224_combout\ & (\UNI1|reg_bank|xreg32[28][10]~q\)) # (!\UNI1|reg_bank|oREGA[10]~224_combout\ & ((\UNI1|reg_bank|xreg32[24][10]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[10]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[28][10]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[24][10]~q\,
	datad => \UNI1|reg_bank|oREGA[10]~224_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~225_combout\);

-- Location: LCCOMB_X17_Y10_N20
\UNI1|reg_bank|oREGA[10]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~222_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[25][10]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[17][10]~q\,
	datac => \UNI1|reg_bank|xreg32[25][10]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~222_combout\);

-- Location: LCCOMB_X18_Y10_N26
\UNI1|reg_bank|oREGA[10]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~223_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[10]~222_combout\ & (\UNI1|reg_bank|xreg32[29][10]~q\)) # (!\UNI1|reg_bank|oREGA[10]~222_combout\ & ((\UNI1|reg_bank|xreg32[21][10]~q\))))) # 
-- (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[10]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][10]~q\,
	datac => \UNI1|reg_bank|xreg32[21][10]~q\,
	datad => \UNI1|reg_bank|oREGA[10]~222_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~223_combout\);

-- Location: LCCOMB_X28_Y12_N12
\UNI1|reg_bank|oREGA[10]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~226_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|iRS1[0]~1_combout\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[10]~223_combout\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|oREGA[10]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[10]~225_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~223_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~226_combout\);

-- Location: LCCOMB_X28_Y12_N30
\UNI1|reg_bank|oREGA[10]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~229_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[10]~226_combout\ & (\UNI1|reg_bank|oREGA[10]~228_combout\)) # (!\UNI1|reg_bank|oREGA[10]~226_combout\ & ((\UNI1|reg_bank|oREGA[10]~221_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[10]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[10]~228_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[10]~221_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~226_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~229_combout\);

-- Location: LCCOMB_X25_Y17_N22
\UNI1|reg_bank|oREGA[10]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~230_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[10][10]~q\) # (\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[8][10]~q\ & 
-- ((!\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][10]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[10][10]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~230_combout\);

-- Location: LCCOMB_X25_Y17_N24
\UNI1|reg_bank|oREGA[10]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~231_combout\ = (\UNI1|reg_bank|oREGA[10]~230_combout\ & ((\UNI1|reg_bank|xreg32[11][10]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[10]~230_combout\ & (((\UNI1|reg_bank|xreg32[9][10]~q\ & 
-- \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[10]~230_combout\,
	datab => \UNI1|reg_bank|xreg32[11][10]~q\,
	datac => \UNI1|reg_bank|xreg32[9][10]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~231_combout\);

-- Location: LCCOMB_X21_Y10_N16
\UNI1|reg_bank|oREGA[10]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~232_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][10]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[4][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[4][10]~q\,
	datac => \UNI1|reg_bank|xreg32[5][10]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~232_combout\);

-- Location: LCCOMB_X28_Y12_N24
\UNI1|reg_bank|oREGA[10]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~233_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[10]~232_combout\ & (\UNI1|reg_bank|xreg32[7][10]~q\)) # (!\UNI1|reg_bank|oREGA[10]~232_combout\ & ((\UNI1|reg_bank|xreg32[6][10]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[10]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][10]~q\,
	datab => \UNI1|reg_bank|xreg32[6][10]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~232_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~233_combout\);

-- Location: LCCOMB_X28_Y12_N10
\UNI1|reg_bank|oREGA[10]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~234_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[10]~233_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][10]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (\UNI1|reg_bank|oREGA[26]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|xreg32[1][10]~q\,
	datad => \UNI1|reg_bank|oREGA[10]~233_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~234_combout\);

-- Location: LCCOMB_X28_Y12_N0
\UNI1|reg_bank|oREGA[10]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~235_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[10]~234_combout\ & ((\UNI1|reg_bank|xreg32[3][10]~q\))) # (!\UNI1|reg_bank|oREGA[10]~234_combout\ & (\UNI1|reg_bank|xreg32[2][10]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[10]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][10]~q\,
	datab => \UNI1|reg_bank|xreg32[3][10]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~234_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~235_combout\);

-- Location: LCCOMB_X28_Y12_N18
\UNI1|reg_bank|oREGA[10]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~236_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\) # ((\UNI1|reg_bank|oREGA[10]~231_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (!\UNI1|reg_bank|oREGA[26]~13_combout\ & 
-- ((\UNI1|reg_bank|oREGA[10]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[10]~231_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~235_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~236_combout\);

-- Location: LCCOMB_X28_Y12_N6
\UNI1|reg_bank|oREGA[10]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~239_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[10]~236_combout\ & (\UNI1|reg_bank|oREGA[10]~238_combout\)) # (!\UNI1|reg_bank|oREGA[10]~236_combout\ & ((\UNI1|reg_bank|oREGA[10]~229_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[10]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[10]~238_combout\,
	datac => \UNI1|reg_bank|oREGA[10]~229_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~236_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~239_combout\);

-- Location: LCCOMB_X28_Y12_N8
\UNI1|reg_bank|oREGA[10]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[10]~240_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[10]~239_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[10]~239_combout\,
	combout => \UNI1|reg_bank|oREGA[10]~240_combout\);

-- Location: LCCOMB_X28_Y12_N22
\UNI1|alu_inst|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux21~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|reg_bank|oREGA[10]~240_combout\ & \UNI1|mux_alusrc|C[10]~231_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & 
-- ((\UNI1|reg_bank|oREGA[10]~240_combout\) # (\UNI1|mux_alusrc|C[10]~231_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datac => \UNI1|reg_bank|oREGA[10]~240_combout\,
	datad => \UNI1|mux_alusrc|C[10]~231_combout\,
	combout => \UNI1|alu_inst|Mux21~0_combout\);

-- Location: LCCOMB_X28_Y12_N28
\UNI1|alu_inst|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux21~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux21~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|Mux31~5_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datac => \UNI1|alu_inst|Mux21~0_combout\,
	datad => \UNI1|alu_inst|adder|Add0~38_combout\,
	combout => \UNI1|alu_inst|Mux21~1_combout\);

-- Location: LCCOMB_X18_Y16_N4
\UNI1|reg_bank|xreg32~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~49_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux22~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(9),
	datab => \reset~input_o\,
	datac => \UNI1|ctrl_unit|Mux0~0_combout\,
	datad => \UNI1|alu_inst|Mux22~1_combout\,
	combout => \UNI1|reg_bank|xreg32~49_combout\);

-- Location: LCCOMB_X26_Y16_N30
\UNI1|reg_bank|xreg32[11][9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[11][9]~feeder_combout\ = \UNI1|reg_bank|xreg32~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~49_combout\,
	combout => \UNI1|reg_bank|xreg32[11][9]~feeder_combout\);

-- Location: FF_X26_Y16_N31
\UNI1|reg_bank|xreg32[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[11][9]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[11][22]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[11][9]~q\);

-- Location: LCCOMB_X26_Y15_N12
\UNI1|mux_alusrc|C[9]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~190_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][9]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[8][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[8][9]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|reg_bank|xreg32[9][9]~q\,
	combout => \UNI1|mux_alusrc|C[9]~190_combout\);

-- Location: LCCOMB_X26_Y15_N22
\UNI1|mux_alusrc|C[9]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~191_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[9]~190_combout\ & (\UNI1|reg_bank|xreg32[11][9]~q\)) # (!\UNI1|mux_alusrc|C[9]~190_combout\ & ((\UNI1|reg_bank|xreg32[10][9]~q\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[9]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][9]~q\,
	datab => \UNI1|reg_bank|xreg32[10][9]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[9]~190_combout\,
	combout => \UNI1|mux_alusrc|C[9]~191_combout\);

-- Location: LCCOMB_X26_Y10_N18
\UNI1|mux_alusrc|C[9]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~207_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][9]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|reg_bank|xreg32[12][9]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[14][9]~q\,
	datac => \UNI1|reg_bank|xreg32[12][9]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|mux_alusrc|C[9]~207_combout\);

-- Location: LCCOMB_X26_Y10_N16
\UNI1|mux_alusrc|C[9]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~208_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[9]~207_combout\ & (\UNI1|reg_bank|xreg32[15][9]~q\)) # (!\UNI1|mux_alusrc|C[9]~207_combout\ & ((\UNI1|reg_bank|xreg32[13][9]~q\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[9]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[15][9]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[13][9]~q\,
	datad => \UNI1|mux_alusrc|C[9]~207_combout\,
	combout => \UNI1|mux_alusrc|C[9]~208_combout\);

-- Location: LCCOMB_X17_Y13_N16
\UNI1|mux_alusrc|C[9]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~202_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|reg_bank|xreg32[6][9]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][9]~q\,
	datad => \UNI1|reg_bank|xreg32[6][9]~q\,
	combout => \UNI1|mux_alusrc|C[9]~202_combout\);

-- Location: LCCOMB_X17_Y13_N6
\UNI1|mux_alusrc|C[9]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~203_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[9]~202_combout\ & ((\UNI1|reg_bank|xreg32[7][9]~q\))) # (!\UNI1|mux_alusrc|C[9]~202_combout\ & (\UNI1|reg_bank|xreg32[5][9]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[9]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][9]~q\,
	datac => \UNI1|reg_bank|xreg32[7][9]~q\,
	datad => \UNI1|mux_alusrc|C[9]~202_combout\,
	combout => \UNI1|mux_alusrc|C[9]~203_combout\);

-- Location: LCCOMB_X22_Y13_N28
\UNI1|mux_alusrc|C[9]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~204_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[9]~203_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][9]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][9]~q\,
	datad => \UNI1|mux_alusrc|C[9]~203_combout\,
	combout => \UNI1|mux_alusrc|C[9]~204_combout\);

-- Location: LCCOMB_X22_Y13_N30
\UNI1|mux_alusrc|C[9]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~205_combout\ = (\UNI1|mux_alusrc|C[9]~204_combout\ & (((\UNI1|reg_bank|xreg32[3][9]~q\) # (!\UNI1|mux_alusrc|C[12]~14_combout\)))) # (!\UNI1|mux_alusrc|C[9]~204_combout\ & (\UNI1|reg_bank|xreg32[2][9]~q\ & 
-- ((\UNI1|mux_alusrc|C[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][9]~q\,
	datab => \UNI1|mux_alusrc|C[9]~204_combout\,
	datac => \UNI1|reg_bank|xreg32[3][9]~q\,
	datad => \UNI1|mux_alusrc|C[12]~14_combout\,
	combout => \UNI1|mux_alusrc|C[9]~205_combout\);

-- Location: LCCOMB_X17_Y17_N4
\UNI1|mux_alusrc|C[9]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~194_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][9]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][9]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][9]~q\,
	datac => \UNI1|reg_bank|xreg32[18][9]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[9]~194_combout\);

-- Location: LCCOMB_X17_Y17_N10
\UNI1|mux_alusrc|C[9]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~195_combout\ = (\UNI1|mux_alusrc|C[9]~194_combout\ & (((\UNI1|reg_bank|xreg32[30][9]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[9]~194_combout\ & (\UNI1|reg_bank|xreg32[26][9]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][9]~q\,
	datab => \UNI1|mux_alusrc|C[9]~194_combout\,
	datac => \UNI1|reg_bank|xreg32[30][9]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[9]~195_combout\);

-- Location: LCCOMB_X18_Y14_N12
\UNI1|mux_alusrc|C[9]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~196_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[24][9]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][9]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][9]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[9]~196_combout\);

-- Location: LCCOMB_X18_Y14_N10
\UNI1|mux_alusrc|C[9]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~197_combout\ = (\UNI1|mux_alusrc|C[9]~196_combout\ & (((\UNI1|reg_bank|xreg32[28][9]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))) # (!\UNI1|mux_alusrc|C[9]~196_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[20][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[9]~196_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][9]~q\,
	datad => \UNI1|reg_bank|xreg32[20][9]~q\,
	combout => \UNI1|mux_alusrc|C[9]~197_combout\);

-- Location: LCCOMB_X21_Y12_N12
\UNI1|mux_alusrc|C[9]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~198_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|mux_alusrc|C[9]~195_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[9]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[9]~195_combout\,
	datad => \UNI1|mux_alusrc|C[9]~197_combout\,
	combout => \UNI1|mux_alusrc|C[9]~198_combout\);

-- Location: LCCOMB_X13_Y10_N0
\UNI1|mux_alusrc|C[9]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~199_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][9]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[23][9]~q\,
	datad => \UNI1|reg_bank|xreg32[19][9]~q\,
	combout => \UNI1|mux_alusrc|C[9]~199_combout\);

-- Location: LCCOMB_X13_Y10_N14
\UNI1|mux_alusrc|C[9]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~200_combout\ = (\UNI1|mux_alusrc|C[9]~199_combout\ & ((\UNI1|reg_bank|xreg32[31][9]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[9]~199_combout\ & 
-- (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & \UNI1|reg_bank|xreg32[27][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][9]~q\,
	datab => \UNI1|mux_alusrc|C[9]~199_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[27][9]~q\,
	combout => \UNI1|mux_alusrc|C[9]~200_combout\);

-- Location: LCCOMB_X16_Y10_N22
\UNI1|mux_alusrc|C[9]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~192_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][9]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[17][9]~q\,
	datad => \UNI1|reg_bank|xreg32[25][9]~q\,
	combout => \UNI1|mux_alusrc|C[9]~192_combout\);

-- Location: LCCOMB_X17_Y8_N22
\UNI1|mux_alusrc|C[9]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~193_combout\ = (\UNI1|mux_alusrc|C[9]~192_combout\ & (((\UNI1|reg_bank|xreg32[29][9]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|mux_alusrc|C[9]~192_combout\ & (\UNI1|reg_bank|xreg32[21][9]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[9]~192_combout\,
	datab => \UNI1|reg_bank|xreg32[21][9]~q\,
	datac => \UNI1|reg_bank|xreg32[29][9]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[9]~193_combout\);

-- Location: LCCOMB_X21_Y12_N6
\UNI1|mux_alusrc|C[9]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~201_combout\ = (\UNI1|mux_alusrc|C[9]~198_combout\ & (((\UNI1|mux_alusrc|C[9]~200_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)))) # (!\UNI1|mux_alusrc|C[9]~198_combout\ & 
-- (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[9]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[9]~198_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[9]~200_combout\,
	datad => \UNI1|mux_alusrc|C[9]~193_combout\,
	combout => \UNI1|mux_alusrc|C[9]~201_combout\);

-- Location: LCCOMB_X21_Y12_N28
\UNI1|mux_alusrc|C[9]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~206_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[12]~10_combout\)) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[9]~201_combout\))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[9]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[9]~205_combout\,
	datad => \UNI1|mux_alusrc|C[9]~201_combout\,
	combout => \UNI1|mux_alusrc|C[9]~206_combout\);

-- Location: LCCOMB_X21_Y12_N2
\UNI1|mux_alusrc|C[9]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~209_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[9]~206_combout\ & ((\UNI1|mux_alusrc|C[9]~208_combout\))) # (!\UNI1|mux_alusrc|C[9]~206_combout\ & (\UNI1|mux_alusrc|C[9]~191_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[9]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[9]~191_combout\,
	datac => \UNI1|mux_alusrc|C[9]~208_combout\,
	datad => \UNI1|mux_alusrc|C[9]~206_combout\,
	combout => \UNI1|mux_alusrc|C[9]~209_combout\);

-- Location: LCCOMB_X21_Y12_N20
\UNI1|mux_alusrc|C[9]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[9]~210_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[9]~209_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux22~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[9]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|gen_imm|Mux22~0_combout\,
	datad => \UNI1|mux_alusrc|C[9]~209_combout\,
	combout => \UNI1|mux_alusrc|C[9]~210_combout\);

-- Location: LCCOMB_X22_Y12_N8
\UNI1|alu_inst|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux22~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|mux_alusrc|C[9]~210_combout\ & \UNI1|reg_bank|oREGA[9]~219_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & 
-- ((\UNI1|mux_alusrc|C[9]~210_combout\) # (\UNI1|reg_bank|oREGA[9]~219_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|mux_alusrc|C[9]~210_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[9]~219_combout\,
	combout => \UNI1|alu_inst|Mux22~0_combout\);

-- Location: LCCOMB_X22_Y12_N10
\UNI1|alu_inst|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux22~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux22~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datab => \UNI1|alu_inst|Mux31~5_combout\,
	datac => \UNI1|alu_inst|Mux22~0_combout\,
	datad => \UNI1|alu_inst|adder|Add0~35_combout\,
	combout => \UNI1|alu_inst|Mux22~1_combout\);

-- Location: LCCOMB_X26_Y16_N26
\UNI1|reg_bank|xreg32~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~47_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux23~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|ctrl_unit|Mux0~0_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(8),
	datad => \UNI1|alu_inst|Mux23~1_combout\,
	combout => \UNI1|reg_bank|xreg32~47_combout\);

-- Location: LCCOMB_X17_Y15_N26
\UNI1|reg_bank|xreg32[14][8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][8]~feeder_combout\ = \UNI1|reg_bank|xreg32~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~47_combout\,
	combout => \UNI1|reg_bank|xreg32[14][8]~feeder_combout\);

-- Location: FF_X17_Y15_N27
\UNI1|reg_bank|xreg32[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][8]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][8]~q\);

-- Location: LCCOMB_X16_Y15_N14
\UNI1|reg_bank|oREGA[8]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~195_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[13][8]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[12][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[12][8]~q\,
	datac => \UNI1|reg_bank|xreg32[13][8]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~195_combout\);

-- Location: LCCOMB_X16_Y15_N2
\UNI1|reg_bank|oREGA[8]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~196_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[8]~195_combout\ & ((\UNI1|reg_bank|xreg32[15][8]~q\))) # (!\UNI1|reg_bank|oREGA[8]~195_combout\ & (\UNI1|reg_bank|xreg32[14][8]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[8]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[14][8]~q\,
	datac => \UNI1|reg_bank|oREGA[8]~195_combout\,
	datad => \UNI1|reg_bank|xreg32[15][8]~q\,
	combout => \UNI1|reg_bank|oREGA[8]~196_combout\);

-- Location: LCCOMB_X22_Y12_N12
\UNI1|reg_bank|oREGA[8]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~190_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][8]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[4][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[4][8]~q\,
	datac => \UNI1|reg_bank|xreg32[5][8]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~190_combout\);

-- Location: LCCOMB_X17_Y12_N0
\UNI1|reg_bank|oREGA[8]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~191_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[8]~190_combout\ & (\UNI1|reg_bank|xreg32[7][8]~q\)) # (!\UNI1|reg_bank|oREGA[8]~190_combout\ & ((\UNI1|reg_bank|xreg32[6][8]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[8]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[7][8]~q\,
	datac => \UNI1|reg_bank|xreg32[6][8]~q\,
	datad => \UNI1|reg_bank|oREGA[8]~190_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~191_combout\);

-- Location: LCCOMB_X17_Y12_N14
\UNI1|reg_bank|oREGA[8]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~192_combout\ = (\UNI1|reg_bank|oREGA[26]~2_combout\ & ((\UNI1|reg_bank|oREGA[26]~3_combout\ & ((\UNI1|reg_bank|oREGA[8]~191_combout\))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][8]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~2_combout\ & (((\UNI1|reg_bank|oREGA[26]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datab => \UNI1|reg_bank|xreg32[1][8]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~191_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~192_combout\);

-- Location: LCCOMB_X17_Y12_N4
\UNI1|reg_bank|oREGA[8]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~193_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[8]~192_combout\ & (\UNI1|reg_bank|xreg32[3][8]~q\)) # (!\UNI1|reg_bank|oREGA[8]~192_combout\ & ((\UNI1|reg_bank|xreg32[2][8]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[8]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][8]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[8]~192_combout\,
	datad => \UNI1|reg_bank|xreg32[2][8]~q\,
	combout => \UNI1|reg_bank|oREGA[8]~193_combout\);

-- Location: LCCOMB_X26_Y9_N28
\UNI1|reg_bank|oREGA[8]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~188_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[10][8]~q\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ 
-- & ((\UNI1|reg_bank|xreg32[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][8]~q\,
	datab => \UNI1|reg_bank|xreg32[8][8]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~188_combout\);

-- Location: LCCOMB_X26_Y9_N2
\UNI1|reg_bank|oREGA[8]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~189_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[8]~188_combout\ & (\UNI1|reg_bank|xreg32[11][8]~q\)) # (!\UNI1|reg_bank|oREGA[8]~188_combout\ & ((\UNI1|reg_bank|xreg32[9][8]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[8]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][8]~q\,
	datab => \UNI1|reg_bank|xreg32[9][8]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~188_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~189_combout\);

-- Location: LCCOMB_X17_Y12_N22
\UNI1|reg_bank|oREGA[8]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~194_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~13_combout\) # (\UNI1|reg_bank|oREGA[8]~189_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[8]~193_combout\ & 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[8]~193_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~189_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~194_combout\);

-- Location: LCCOMB_X12_Y13_N12
\UNI1|reg_bank|oREGA[8]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~185_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[27][8]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][8]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][8]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[27][8]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~185_combout\);

-- Location: LCCOMB_X13_Y13_N30
\UNI1|reg_bank|oREGA[8]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~186_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[8]~185_combout\ & ((\UNI1|reg_bank|xreg32[31][8]~q\))) # (!\UNI1|reg_bank|oREGA[8]~185_combout\ & (\UNI1|reg_bank|xreg32[23][8]~q\)))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[8]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[23][8]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[31][8]~q\,
	datad => \UNI1|reg_bank|oREGA[8]~185_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~186_combout\);

-- Location: LCCOMB_X11_Y14_N2
\UNI1|reg_bank|oREGA[8]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~182_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][8]~q\) # ((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[16][8]~q\ & 
-- !\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][8]~q\,
	datab => \UNI1|reg_bank|xreg32[16][8]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~182_combout\);

-- Location: LCCOMB_X12_Y12_N14
\UNI1|reg_bank|oREGA[8]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~183_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[8]~182_combout\ & ((\UNI1|reg_bank|xreg32[28][8]~q\))) # (!\UNI1|reg_bank|oREGA[8]~182_combout\ & (\UNI1|reg_bank|xreg32[24][8]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[8]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][8]~q\,
	datab => \UNI1|reg_bank|xreg32[28][8]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~182_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~183_combout\);

-- Location: LCCOMB_X17_Y10_N24
\UNI1|reg_bank|oREGA[8]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~180_combout\ = (\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~12_combout\)) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[25][8]~q\)) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ 
-- & ((\UNI1|reg_bank|xreg32[17][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][8]~q\,
	datad => \UNI1|reg_bank|xreg32[17][8]~q\,
	combout => \UNI1|reg_bank|oREGA[8]~180_combout\);

-- Location: LCCOMB_X18_Y10_N12
\UNI1|reg_bank|oREGA[8]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~181_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[8]~180_combout\ & (\UNI1|reg_bank|xreg32[29][8]~q\)) # (!\UNI1|reg_bank|oREGA[8]~180_combout\ & ((\UNI1|reg_bank|xreg32[21][8]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[8]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[29][8]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[21][8]~q\,
	datad => \UNI1|reg_bank|oREGA[8]~180_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~181_combout\);

-- Location: LCCOMB_X17_Y12_N8
\UNI1|reg_bank|oREGA[8]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~184_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\) # (\UNI1|reg_bank|oREGA[8]~181_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|oREGA[8]~183_combout\ & 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[8]~183_combout\,
	datab => \UNI1|iRS1[0]~1_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~181_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~184_combout\);

-- Location: LCCOMB_X16_Y16_N4
\UNI1|reg_bank|oREGA[8]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~178_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[22][8]~q\) # (\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (\UNI1|reg_bank|xreg32[18][8]~q\ & 
-- ((!\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][8]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[22][8]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~178_combout\);

-- Location: LCCOMB_X12_Y14_N30
\UNI1|reg_bank|oREGA[8]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~179_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[8]~178_combout\ & ((\UNI1|reg_bank|xreg32[30][8]~q\))) # (!\UNI1|reg_bank|oREGA[8]~178_combout\ & (\UNI1|reg_bank|xreg32[26][8]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[8]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][8]~q\,
	datab => \UNI1|reg_bank|xreg32[30][8]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~178_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~179_combout\);

-- Location: LCCOMB_X17_Y12_N10
\UNI1|reg_bank|oREGA[8]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~187_combout\ = (\UNI1|reg_bank|oREGA[8]~184_combout\ & ((\UNI1|reg_bank|oREGA[8]~186_combout\) # ((!\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|reg_bank|oREGA[8]~184_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- \UNI1|reg_bank|oREGA[8]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[8]~186_combout\,
	datab => \UNI1|reg_bank|oREGA[8]~184_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~179_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~187_combout\);

-- Location: LCCOMB_X17_Y12_N16
\UNI1|reg_bank|oREGA[8]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~197_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[8]~194_combout\ & (\UNI1|reg_bank|oREGA[8]~196_combout\)) # (!\UNI1|reg_bank|oREGA[8]~194_combout\ & ((\UNI1|reg_bank|oREGA[8]~187_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[8]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datab => \UNI1|reg_bank|oREGA[8]~196_combout\,
	datac => \UNI1|reg_bank|oREGA[8]~194_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~187_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~197_combout\);

-- Location: LCCOMB_X17_Y12_N26
\UNI1|reg_bank|oREGA[8]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[8]~198_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[8]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[8]~197_combout\,
	combout => \UNI1|reg_bank|oREGA[8]~198_combout\);

-- Location: LCCOMB_X24_Y16_N28
\UNI1|alu_inst|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux23~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|reg_bank|oREGA[8]~198_combout\ & \UNI1|mux_alusrc|C[8]~189_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & 
-- ((\UNI1|reg_bank|oREGA[8]~198_combout\) # (\UNI1|mux_alusrc|C[8]~189_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|reg_bank|oREGA[8]~198_combout\,
	datad => \UNI1|mux_alusrc|C[8]~189_combout\,
	combout => \UNI1|alu_inst|Mux23~0_combout\);

-- Location: LCCOMB_X24_Y16_N18
\UNI1|alu_inst|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux23~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux23~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datab => \UNI1|alu_inst|Mux23~0_combout\,
	datac => \UNI1|alu_inst|Mux31~5_combout\,
	datad => \UNI1|alu_inst|adder|Add0~32_combout\,
	combout => \UNI1|alu_inst|Mux23~1_combout\);

-- Location: LCCOMB_X18_Y16_N6
\UNI1|reg_bank|xreg32~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~45_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux24~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(7),
	datab => \UNI1|ctrl_unit|Mux0~0_combout\,
	datac => \UNI1|alu_inst|Mux24~1_combout\,
	datad => \reset~input_o\,
	combout => \UNI1|reg_bank|xreg32~45_combout\);

-- Location: LCCOMB_X26_Y10_N24
\UNI1|reg_bank|xreg32[13][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][7]~feeder_combout\ = \UNI1|reg_bank|xreg32~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~45_combout\,
	combout => \UNI1|reg_bank|xreg32[13][7]~feeder_combout\);

-- Location: FF_X26_Y10_N25
\UNI1|reg_bank|xreg32[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][7]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][7]~q\);

-- Location: LCCOMB_X29_Y14_N18
\UNI1|reg_bank|oREGA[7]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~174_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[14][7]~q\)) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ 
-- & ((\UNI1|reg_bank|xreg32[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[14][7]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|xreg32[12][7]~q\,
	combout => \UNI1|reg_bank|oREGA[7]~174_combout\);

-- Location: LCCOMB_X29_Y14_N24
\UNI1|reg_bank|oREGA[7]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~175_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[7]~174_combout\ & ((\UNI1|reg_bank|xreg32[15][7]~q\))) # (!\UNI1|reg_bank|oREGA[7]~174_combout\ & (\UNI1|reg_bank|xreg32[13][7]~q\)))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[7]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[13][7]~q\,
	datab => \UNI1|reg_bank|xreg32[15][7]~q\,
	datac => \UNI1|iRS1[0]~1_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~174_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~175_combout\);

-- Location: LCCOMB_X21_Y6_N20
\UNI1|reg_bank|oREGA[7]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~157_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|xreg32[9][7]~q\) # (\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (\UNI1|reg_bank|xreg32[8][7]~q\ & ((!\UNI1|reg_bank|oREGA[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[8][7]~q\,
	datac => \UNI1|reg_bank|xreg32[9][7]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~157_combout\);

-- Location: LCCOMB_X22_Y19_N4
\UNI1|reg_bank|oREGA[7]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~158_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[7]~157_combout\ & ((\UNI1|reg_bank|xreg32[11][7]~q\))) # (!\UNI1|reg_bank|oREGA[7]~157_combout\ & (\UNI1|reg_bank|xreg32[10][7]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[7]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][7]~q\,
	datab => \UNI1|reg_bank|xreg32[11][7]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~157_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~158_combout\);

-- Location: LCCOMB_X21_Y17_N10
\UNI1|reg_bank|oREGA[7]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~159_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][7]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][7]~q\ & 
-- ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][7]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][7]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~159_combout\);

-- Location: LCCOMB_X21_Y17_N0
\UNI1|reg_bank|oREGA[7]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~160_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[7]~159_combout\ & (\UNI1|reg_bank|xreg32[29][7]~q\)) # (!\UNI1|reg_bank|oREGA[7]~159_combout\ & ((\UNI1|reg_bank|xreg32[21][7]~q\))))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (((\UNI1|reg_bank|oREGA[7]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[2]~0_combout\,
	datab => \UNI1|reg_bank|xreg32[29][7]~q\,
	datac => \UNI1|reg_bank|xreg32[21][7]~q\,
	datad => \UNI1|reg_bank|oREGA[7]~159_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~160_combout\);

-- Location: LCCOMB_X18_Y15_N28
\UNI1|reg_bank|oREGA[7]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~166_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][7]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][7]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[27][7]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~166_combout\);

-- Location: LCCOMB_X19_Y15_N0
\UNI1|reg_bank|oREGA[7]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~167_combout\ = (\UNI1|reg_bank|oREGA[7]~166_combout\ & ((\UNI1|reg_bank|xreg32[31][7]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[7]~166_combout\ & (((\UNI1|reg_bank|xreg32[23][7]~q\ & 
-- \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][7]~q\,
	datab => \UNI1|reg_bank|oREGA[7]~166_combout\,
	datac => \UNI1|reg_bank|xreg32[23][7]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~167_combout\);

-- Location: LCCOMB_X16_Y16_N28
\UNI1|reg_bank|oREGA[7]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~161_combout\ = (\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][7]~q\) # ((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|xreg32[18][7]~q\ & 
-- !\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][7]~q\,
	datab => \UNI1|reg_bank|xreg32[18][7]~q\,
	datac => \UNI1|iRS1[2]~0_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~161_combout\);

-- Location: LCCOMB_X16_Y16_N24
\UNI1|reg_bank|oREGA[7]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~162_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[7]~161_combout\ & (\UNI1|reg_bank|xreg32[30][7]~q\)) # (!\UNI1|reg_bank|oREGA[7]~161_combout\ & ((\UNI1|reg_bank|xreg32[26][7]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[7]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][7]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[26][7]~q\,
	datad => \UNI1|reg_bank|oREGA[7]~161_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~162_combout\);

-- Location: LCCOMB_X14_Y17_N16
\UNI1|reg_bank|oREGA[7]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~163_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][7]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][7]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][7]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~163_combout\);

-- Location: LCCOMB_X13_Y17_N30
\UNI1|reg_bank|oREGA[7]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~164_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[7]~163_combout\ & ((\UNI1|reg_bank|xreg32[28][7]~q\))) # (!\UNI1|reg_bank|oREGA[7]~163_combout\ & (\UNI1|reg_bank|xreg32[24][7]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[7]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][7]~q\,
	datab => \UNI1|reg_bank|xreg32[28][7]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~163_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~164_combout\);

-- Location: LCCOMB_X21_Y16_N24
\UNI1|reg_bank|oREGA[7]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~165_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[7]~162_combout\) # ((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[7]~164_combout\ & 
-- !\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[7]~162_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[7]~164_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~165_combout\);

-- Location: LCCOMB_X21_Y16_N10
\UNI1|reg_bank|oREGA[7]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~168_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[7]~165_combout\ & ((\UNI1|reg_bank|oREGA[7]~167_combout\))) # (!\UNI1|reg_bank|oREGA[7]~165_combout\ & (\UNI1|reg_bank|oREGA[7]~160_combout\)))) # 
-- (!\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[7]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[7]~160_combout\,
	datac => \UNI1|reg_bank|oREGA[7]~167_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~165_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~168_combout\);

-- Location: LCCOMB_X17_Y12_N2
\UNI1|reg_bank|oREGA[7]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~169_combout\ = (\UNI1|iRS1[0]~1_combout\ & (((\UNI1|reg_bank|oREGA[26]~6_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[6][7]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (\UNI1|reg_bank|xreg32[4][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[4][7]~q\,
	datac => \UNI1|reg_bank|xreg32[6][7]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~6_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~169_combout\);

-- Location: LCCOMB_X17_Y12_N28
\UNI1|reg_bank|oREGA[7]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~170_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[7]~169_combout\ & (\UNI1|reg_bank|xreg32[7][7]~q\)) # (!\UNI1|reg_bank|oREGA[7]~169_combout\ & ((\UNI1|reg_bank|xreg32[5][7]~q\))))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (((\UNI1|reg_bank|oREGA[7]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|xreg32[7][7]~q\,
	datac => \UNI1|reg_bank|xreg32[5][7]~q\,
	datad => \UNI1|reg_bank|oREGA[7]~169_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~170_combout\);

-- Location: LCCOMB_X17_Y12_N24
\UNI1|reg_bank|oREGA[7]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~171_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[7]~170_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][7]~q\ & 
-- (\UNI1|reg_bank|oREGA[26]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[1][7]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datac => \UNI1|reg_bank|oREGA[26]~2_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~170_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~171_combout\);

-- Location: LCCOMB_X17_Y12_N30
\UNI1|reg_bank|oREGA[7]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~172_combout\ = (\UNI1|reg_bank|oREGA[26]~1_combout\ & ((\UNI1|reg_bank|oREGA[7]~171_combout\ & ((\UNI1|reg_bank|xreg32[3][7]~q\))) # (!\UNI1|reg_bank|oREGA[7]~171_combout\ & (\UNI1|reg_bank|xreg32[2][7]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~1_combout\ & (((\UNI1|reg_bank|oREGA[7]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][7]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~1_combout\,
	datac => \UNI1|reg_bank|xreg32[3][7]~q\,
	datad => \UNI1|reg_bank|oREGA[7]~171_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~172_combout\);

-- Location: LCCOMB_X23_Y16_N18
\UNI1|reg_bank|oREGA[7]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~173_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & (\UNI1|reg_bank|oREGA[26]~13_combout\)) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\ & (\UNI1|reg_bank|oREGA[7]~168_combout\)) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[7]~172_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[7]~168_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~172_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~173_combout\);

-- Location: LCCOMB_X23_Y16_N16
\UNI1|reg_bank|oREGA[7]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~176_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[7]~173_combout\ & (\UNI1|reg_bank|oREGA[7]~175_combout\)) # (!\UNI1|reg_bank|oREGA[7]~173_combout\ & ((\UNI1|reg_bank|oREGA[7]~158_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (((\UNI1|reg_bank|oREGA[7]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[7]~175_combout\,
	datac => \UNI1|reg_bank|oREGA[7]~158_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~173_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~176_combout\);

-- Location: LCCOMB_X23_Y16_N22
\UNI1|reg_bank|oREGA[7]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[7]~177_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[7]~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[7]~176_combout\,
	combout => \UNI1|reg_bank|oREGA[7]~177_combout\);

-- Location: LCCOMB_X23_Y16_N4
\UNI1|alu_inst|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux24~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|reg_bank|oREGA[7]~177_combout\ & \UNI1|mux_alusrc|C[7]~168_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & 
-- ((\UNI1|reg_bank|oREGA[7]~177_combout\) # (\UNI1|mux_alusrc|C[7]~168_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|reg_bank|oREGA[7]~177_combout\,
	datad => \UNI1|mux_alusrc|C[7]~168_combout\,
	combout => \UNI1|alu_inst|Mux24~0_combout\);

-- Location: LCCOMB_X23_Y16_N6
\UNI1|alu_inst|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux24~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux24~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datab => \UNI1|alu_inst|Mux31~5_combout\,
	datac => \UNI1|alu_inst|Mux24~0_combout\,
	datad => \UNI1|alu_inst|adder|Add0~29_combout\,
	combout => \UNI1|alu_inst|Mux24~1_combout\);

-- Location: LCCOMB_X26_Y13_N26
\UNI1|reg_bank|xreg32~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~43_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux25~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|ctrl_unit|Mux0~0_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(6),
	datad => \UNI1|alu_inst|Mux25~1_combout\,
	combout => \UNI1|reg_bank|xreg32~43_combout\);

-- Location: LCCOMB_X25_Y16_N12
\UNI1|reg_bank|xreg32[14][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][6]~feeder_combout\ = \UNI1|reg_bank|xreg32~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~43_combout\,
	combout => \UNI1|reg_bank|xreg32[14][6]~feeder_combout\);

-- Location: FF_X25_Y16_N13
\UNI1|reg_bank|xreg32[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][6]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][6]~q\);

-- Location: LCCOMB_X16_Y15_N16
\UNI1|mux_alusrc|C[6]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~144_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][6]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[12][6]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][6]~q\,
	datac => \UNI1|reg_bank|xreg32[12][6]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[6]~144_combout\);

-- Location: LCCOMB_X25_Y16_N26
\UNI1|mux_alusrc|C[6]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~145_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[6]~144_combout\ & ((\UNI1|reg_bank|xreg32[15][6]~q\))) # (!\UNI1|mux_alusrc|C[6]~144_combout\ & (\UNI1|reg_bank|xreg32[14][6]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[6]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][6]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[15][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~144_combout\,
	combout => \UNI1|mux_alusrc|C[6]~145_combout\);

-- Location: LCCOMB_X19_Y15_N2
\UNI1|mux_alusrc|C[6]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~134_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][6]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][6]~q\,
	datac => \UNI1|reg_bank|xreg32[19][6]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[6]~134_combout\);

-- Location: LCCOMB_X18_Y15_N22
\UNI1|mux_alusrc|C[6]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~135_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[6]~134_combout\ & ((\UNI1|reg_bank|xreg32[31][6]~q\))) # (!\UNI1|mux_alusrc|C[6]~134_combout\ & (\UNI1|reg_bank|xreg32[27][6]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[6]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][6]~q\,
	datac => \UNI1|reg_bank|xreg32[31][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~134_combout\,
	combout => \UNI1|mux_alusrc|C[6]~135_combout\);

-- Location: LCCOMB_X14_Y17_N18
\UNI1|mux_alusrc|C[6]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~131_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][6]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][6]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][6]~q\,
	datac => \UNI1|reg_bank|xreg32[16][6]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[6]~131_combout\);

-- Location: LCCOMB_X13_Y17_N26
\UNI1|mux_alusrc|C[6]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~132_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[6]~131_combout\ & ((\UNI1|reg_bank|xreg32[28][6]~q\))) # (!\UNI1|mux_alusrc|C[6]~131_combout\ & (\UNI1|reg_bank|xreg32[20][6]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[6]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][6]~q\,
	datac => \UNI1|reg_bank|xreg32[28][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~131_combout\,
	combout => \UNI1|mux_alusrc|C[6]~132_combout\);

-- Location: LCCOMB_X19_Y17_N12
\UNI1|mux_alusrc|C[6]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~129_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[25][6]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[17][6]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[25][6]~q\,
	datac => \UNI1|reg_bank|xreg32[17][6]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[6]~129_combout\);

-- Location: LCCOMB_X19_Y17_N6
\UNI1|mux_alusrc|C[6]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~130_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[6]~129_combout\ & ((\UNI1|reg_bank|xreg32[29][6]~q\))) # (!\UNI1|mux_alusrc|C[6]~129_combout\ & (\UNI1|reg_bank|xreg32[21][6]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[6]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][6]~q\,
	datac => \UNI1|reg_bank|xreg32[29][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~129_combout\,
	combout => \UNI1|mux_alusrc|C[6]~130_combout\);

-- Location: LCCOMB_X21_Y16_N8
\UNI1|mux_alusrc|C[6]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~133_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[6]~130_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[6]~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[6]~132_combout\,
	datad => \UNI1|mux_alusrc|C[6]~130_combout\,
	combout => \UNI1|mux_alusrc|C[6]~133_combout\);

-- Location: LCCOMB_X17_Y16_N18
\UNI1|mux_alusrc|C[6]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~127_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[22][6]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[22][6]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[18][6]~q\,
	combout => \UNI1|mux_alusrc|C[6]~127_combout\);

-- Location: LCCOMB_X16_Y16_N20
\UNI1|mux_alusrc|C[6]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~128_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[6]~127_combout\ & (\UNI1|reg_bank|xreg32[30][6]~q\)) # (!\UNI1|mux_alusrc|C[6]~127_combout\ & ((\UNI1|reg_bank|xreg32[26][6]~q\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[6]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][6]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~127_combout\,
	combout => \UNI1|mux_alusrc|C[6]~128_combout\);

-- Location: LCCOMB_X21_Y16_N26
\UNI1|mux_alusrc|C[6]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~136_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[6]~133_combout\ & (\UNI1|mux_alusrc|C[6]~135_combout\)) # (!\UNI1|mux_alusrc|C[6]~133_combout\ & 
-- ((\UNI1|mux_alusrc|C[6]~128_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[6]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[6]~135_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[6]~133_combout\,
	datad => \UNI1|mux_alusrc|C[6]~128_combout\,
	combout => \UNI1|mux_alusrc|C[6]~136_combout\);

-- Location: LCCOMB_X24_Y17_N8
\UNI1|mux_alusrc|C[6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~137_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][6]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][6]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][6]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[6]~137_combout\);

-- Location: LCCOMB_X24_Y17_N30
\UNI1|mux_alusrc|C[6]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~138_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[6]~137_combout\ & (\UNI1|reg_bank|xreg32[11][6]~q\)) # (!\UNI1|mux_alusrc|C[6]~137_combout\ & ((\UNI1|reg_bank|xreg32[9][6]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[6]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[6]~137_combout\,
	datac => \UNI1|reg_bank|xreg32[11][6]~q\,
	datad => \UNI1|reg_bank|xreg32[9][6]~q\,
	combout => \UNI1|mux_alusrc|C[6]~138_combout\);

-- Location: LCCOMB_X16_Y13_N2
\UNI1|mux_alusrc|C[6]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~139_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # (\UNI1|reg_bank|xreg32[5][6]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][6]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[4][6]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|reg_bank|xreg32[5][6]~q\,
	combout => \UNI1|mux_alusrc|C[6]~139_combout\);

-- Location: LCCOMB_X16_Y13_N4
\UNI1|mux_alusrc|C[6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~140_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[6]~139_combout\ & (\UNI1|reg_bank|xreg32[7][6]~q\)) # (!\UNI1|mux_alusrc|C[6]~139_combout\ & ((\UNI1|reg_bank|xreg32[6][6]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[6]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[7][6]~q\,
	datac => \UNI1|reg_bank|xreg32[6][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~139_combout\,
	combout => \UNI1|mux_alusrc|C[6]~140_combout\);

-- Location: LCCOMB_X21_Y13_N4
\UNI1|mux_alusrc|C[6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~141_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[6]~140_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][6]~q\,
	datad => \UNI1|mux_alusrc|C[6]~140_combout\,
	combout => \UNI1|mux_alusrc|C[6]~141_combout\);

-- Location: LCCOMB_X24_Y16_N12
\UNI1|mux_alusrc|C[6]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~142_combout\ = (\UNI1|mux_alusrc|C[6]~141_combout\ & ((\UNI1|reg_bank|xreg32[3][6]~q\) # ((!\UNI1|mux_alusrc|C[12]~14_combout\)))) # (!\UNI1|mux_alusrc|C[6]~141_combout\ & (((\UNI1|reg_bank|xreg32[2][6]~q\ & 
-- \UNI1|mux_alusrc|C[12]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][6]~q\,
	datab => \UNI1|reg_bank|xreg32[2][6]~q\,
	datac => \UNI1|mux_alusrc|C[6]~141_combout\,
	datad => \UNI1|mux_alusrc|C[12]~14_combout\,
	combout => \UNI1|mux_alusrc|C[6]~142_combout\);

-- Location: LCCOMB_X24_Y16_N14
\UNI1|mux_alusrc|C[6]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~143_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[12]~13_combout\)) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[6]~138_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[6]~142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[6]~138_combout\,
	datad => \UNI1|mux_alusrc|C[6]~142_combout\,
	combout => \UNI1|mux_alusrc|C[6]~143_combout\);

-- Location: LCCOMB_X21_Y16_N16
\UNI1|mux_alusrc|C[6]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~146_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[6]~143_combout\ & (\UNI1|mux_alusrc|C[6]~145_combout\)) # (!\UNI1|mux_alusrc|C[6]~143_combout\ & ((\UNI1|mux_alusrc|C[6]~136_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[6]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[6]~145_combout\,
	datac => \UNI1|mux_alusrc|C[6]~136_combout\,
	datad => \UNI1|mux_alusrc|C[6]~143_combout\,
	combout => \UNI1|mux_alusrc|C[6]~146_combout\);

-- Location: LCCOMB_X21_Y16_N30
\UNI1|mux_alusrc|C[6]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[6]~147_combout\ = (\UNI1|gen_imm|Mux25~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[6]~146_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux25~0_combout\ & 
-- (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[6]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux25~0_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[6]~146_combout\,
	combout => \UNI1|mux_alusrc|C[6]~147_combout\);

-- Location: LCCOMB_X26_Y13_N22
\UNI1|alu_inst|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux25~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[6]~147_combout\ & ((\UNI1|reg_bank|oREGA[6]~156_combout\) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\))) # (!\UNI1|mux_alusrc|C[6]~147_combout\ & 
-- (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & \UNI1|reg_bank|oREGA[6]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[6]~147_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[6]~156_combout\,
	combout => \UNI1|alu_inst|Mux25~0_combout\);

-- Location: LCCOMB_X26_Y13_N0
\UNI1|alu_inst|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux25~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux25~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|Mux31~5_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datac => \UNI1|alu_inst|Mux25~0_combout\,
	datad => \UNI1|alu_inst|adder|Add0~26_combout\,
	combout => \UNI1|alu_inst|Mux25~1_combout\);

-- Location: LCCOMB_X26_Y13_N20
\UNI1|reg_bank|xreg32~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~41_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux26~1_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(5),
	datab => \UNI1|ctrl_unit|Mux0~0_combout\,
	datac => \reset~input_o\,
	datad => \UNI1|alu_inst|Mux26~1_combout\,
	combout => \UNI1|reg_bank|xreg32~41_combout\);

-- Location: LCCOMB_X18_Y6_N24
\UNI1|reg_bank|xreg32[13][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[13][5]~feeder_combout\ = \UNI1|reg_bank|xreg32~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~41_combout\,
	combout => \UNI1|reg_bank|xreg32[13][5]~feeder_combout\);

-- Location: FF_X18_Y6_N25
\UNI1|reg_bank|xreg32[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[13][5]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[13][28]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[13][5]~q\);

-- Location: LCCOMB_X18_Y6_N28
\UNI1|mux_alusrc|C[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~123_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][5]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][5]~q\,
	datab => \UNI1|reg_bank|xreg32[14][5]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[5]~123_combout\);

-- Location: LCCOMB_X18_Y6_N18
\UNI1|mux_alusrc|C[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~124_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[5]~123_combout\ & ((\UNI1|reg_bank|xreg32[15][5]~q\))) # (!\UNI1|mux_alusrc|C[5]~123_combout\ & (\UNI1|reg_bank|xreg32[13][5]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[5]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][5]~q\,
	datac => \UNI1|reg_bank|xreg32[15][5]~q\,
	datad => \UNI1|mux_alusrc|C[5]~123_combout\,
	combout => \UNI1|mux_alusrc|C[5]~124_combout\);

-- Location: LCCOMB_X25_Y17_N14
\UNI1|mux_alusrc|C[5]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~106_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][5]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[8][5]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][5]~q\,
	datac => \UNI1|reg_bank|xreg32[8][5]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[5]~106_combout\);

-- Location: LCCOMB_X25_Y17_N26
\UNI1|mux_alusrc|C[5]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~107_combout\ = (\UNI1|mux_alusrc|C[5]~106_combout\ & ((\UNI1|reg_bank|xreg32[11][5]~q\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[5]~106_combout\ & (((\UNI1|reg_bank|xreg32[10][5]~q\ 
-- & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][5]~q\,
	datab => \UNI1|mux_alusrc|C[5]~106_combout\,
	datac => \UNI1|reg_bank|xreg32[10][5]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[5]~107_combout\);

-- Location: LCCOMB_X17_Y13_N4
\UNI1|mux_alusrc|C[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~118_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|reg_bank|xreg32[6][5]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][5]~q\,
	datad => \UNI1|reg_bank|xreg32[6][5]~q\,
	combout => \UNI1|mux_alusrc|C[5]~118_combout\);

-- Location: LCCOMB_X17_Y13_N10
\UNI1|mux_alusrc|C[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~119_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[5]~118_combout\ & (\UNI1|reg_bank|xreg32[7][5]~q\)) # (!\UNI1|mux_alusrc|C[5]~118_combout\ & ((\UNI1|reg_bank|xreg32[5][5]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[5]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|mux_alusrc|C[5]~118_combout\,
	datac => \UNI1|reg_bank|xreg32[7][5]~q\,
	datad => \UNI1|reg_bank|xreg32[5][5]~q\,
	combout => \UNI1|mux_alusrc|C[5]~119_combout\);

-- Location: LCCOMB_X22_Y13_N16
\UNI1|mux_alusrc|C[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~120_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[5]~119_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][5]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][5]~q\,
	datad => \UNI1|mux_alusrc|C[5]~119_combout\,
	combout => \UNI1|mux_alusrc|C[5]~120_combout\);

-- Location: LCCOMB_X22_Y13_N10
\UNI1|mux_alusrc|C[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~121_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[5]~120_combout\ & ((\UNI1|reg_bank|xreg32[3][5]~q\))) # (!\UNI1|mux_alusrc|C[5]~120_combout\ & (\UNI1|reg_bank|xreg32[2][5]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[2][5]~q\,
	datac => \UNI1|reg_bank|xreg32[3][5]~q\,
	datad => \UNI1|mux_alusrc|C[5]~120_combout\,
	combout => \UNI1|mux_alusrc|C[5]~121_combout\);

-- Location: LCCOMB_X19_Y17_N24
\UNI1|mux_alusrc|C[5]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~108_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][5]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][5]~q\,
	datac => \UNI1|reg_bank|xreg32[17][5]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[5]~108_combout\);

-- Location: LCCOMB_X19_Y17_N10
\UNI1|mux_alusrc|C[5]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~109_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[5]~108_combout\ & ((\UNI1|reg_bank|xreg32[29][5]~q\))) # (!\UNI1|mux_alusrc|C[5]~108_combout\ & (\UNI1|reg_bank|xreg32[21][5]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[5]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][5]~q\,
	datac => \UNI1|reg_bank|xreg32[29][5]~q\,
	datad => \UNI1|mux_alusrc|C[5]~108_combout\,
	combout => \UNI1|mux_alusrc|C[5]~109_combout\);

-- Location: LCCOMB_X14_Y17_N2
\UNI1|mux_alusrc|C[5]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~112_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|reg_bank|xreg32[24][5]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[16][5]~q\,
	datad => \UNI1|reg_bank|xreg32[24][5]~q\,
	combout => \UNI1|mux_alusrc|C[5]~112_combout\);

-- Location: LCCOMB_X13_Y17_N14
\UNI1|mux_alusrc|C[5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~113_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[5]~112_combout\ & ((\UNI1|reg_bank|xreg32[28][5]~q\))) # (!\UNI1|mux_alusrc|C[5]~112_combout\ & (\UNI1|reg_bank|xreg32[20][5]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[5]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][5]~q\,
	datac => \UNI1|reg_bank|xreg32[28][5]~q\,
	datad => \UNI1|mux_alusrc|C[5]~112_combout\,
	combout => \UNI1|mux_alusrc|C[5]~113_combout\);

-- Location: LCCOMB_X17_Y17_N14
\UNI1|mux_alusrc|C[5]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~110_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][5]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][5]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[22][5]~q\,
	datac => \UNI1|reg_bank|xreg32[18][5]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[5]~110_combout\);

-- Location: LCCOMB_X17_Y17_N16
\UNI1|mux_alusrc|C[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~111_combout\ = (\UNI1|mux_alusrc|C[5]~110_combout\ & (((\UNI1|reg_bank|xreg32[30][5]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[5]~110_combout\ & (\UNI1|reg_bank|xreg32[26][5]~q\ & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][5]~q\,
	datab => \UNI1|mux_alusrc|C[5]~110_combout\,
	datac => \UNI1|reg_bank|xreg32[30][5]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[5]~111_combout\);

-- Location: LCCOMB_X22_Y13_N26
\UNI1|mux_alusrc|C[5]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~114_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[5]~111_combout\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[5]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[5]~113_combout\,
	datad => \UNI1|mux_alusrc|C[5]~111_combout\,
	combout => \UNI1|mux_alusrc|C[5]~114_combout\);

-- Location: LCCOMB_X19_Y15_N22
\UNI1|mux_alusrc|C[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~115_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][5]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][5]~q\,
	datac => \UNI1|reg_bank|xreg32[19][5]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[5]~115_combout\);

-- Location: LCCOMB_X18_Y15_N30
\UNI1|mux_alusrc|C[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~116_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[5]~115_combout\ & ((\UNI1|reg_bank|xreg32[31][5]~q\))) # (!\UNI1|mux_alusrc|C[5]~115_combout\ & (\UNI1|reg_bank|xreg32[27][5]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[5]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][5]~q\,
	datac => \UNI1|reg_bank|xreg32[31][5]~q\,
	datad => \UNI1|mux_alusrc|C[5]~115_combout\,
	combout => \UNI1|mux_alusrc|C[5]~116_combout\);

-- Location: LCCOMB_X22_Y13_N20
\UNI1|mux_alusrc|C[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~117_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[5]~114_combout\ & ((\UNI1|mux_alusrc|C[5]~116_combout\))) # (!\UNI1|mux_alusrc|C[5]~114_combout\ & 
-- (\UNI1|mux_alusrc|C[5]~109_combout\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[5]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[5]~109_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[5]~114_combout\,
	datad => \UNI1|mux_alusrc|C[5]~116_combout\,
	combout => \UNI1|mux_alusrc|C[5]~117_combout\);

-- Location: LCCOMB_X22_Y13_N18
\UNI1|mux_alusrc|C[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~122_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[12]~10_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[5]~117_combout\))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[5]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[5]~121_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[12]~10_combout\,
	datad => \UNI1|mux_alusrc|C[5]~117_combout\,
	combout => \UNI1|mux_alusrc|C[5]~122_combout\);

-- Location: LCCOMB_X22_Y13_N4
\UNI1|mux_alusrc|C[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~125_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[5]~122_combout\ & (\UNI1|mux_alusrc|C[5]~124_combout\)) # (!\UNI1|mux_alusrc|C[5]~122_combout\ & ((\UNI1|mux_alusrc|C[5]~107_combout\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[5]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[5]~124_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[5]~107_combout\,
	datad => \UNI1|mux_alusrc|C[5]~122_combout\,
	combout => \UNI1|mux_alusrc|C[5]~125_combout\);

-- Location: LCCOMB_X22_Y13_N22
\UNI1|mux_alusrc|C[5]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[5]~126_combout\ = (\UNI1|gen_imm|Mux26~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[5]~125_combout\)) # (!\UNI1|ctrl_unit|Mux7~0_combout\))) # (!\UNI1|gen_imm|Mux26~0_combout\ & 
-- (\UNI1|mux_alusrc|C[31]~25_combout\ & (\UNI1|mux_alusrc|C[5]~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux26~0_combout\,
	datab => \UNI1|mux_alusrc|C[31]~25_combout\,
	datac => \UNI1|mux_alusrc|C[5]~125_combout\,
	datad => \UNI1|ctrl_unit|Mux7~0_combout\,
	combout => \UNI1|mux_alusrc|C[5]~126_combout\);

-- Location: LCCOMB_X23_Y13_N4
\UNI1|alu_inst|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux26~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|mux_alusrc|C[5]~126_combout\ & \UNI1|reg_bank|oREGA[5]~135_combout\)) # (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & 
-- ((\UNI1|mux_alusrc|C[5]~126_combout\) # (\UNI1|reg_bank|oREGA[5]~135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|mux_alusrc|C[5]~126_combout\,
	datac => \UNI1|reg_bank|oREGA[5]~135_combout\,
	datad => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	combout => \UNI1|alu_inst|Mux26~0_combout\);

-- Location: LCCOMB_X23_Y13_N10
\UNI1|alu_inst|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux26~1_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux26~0_combout\) # ((\UNI1|alu_inst|Mux31~5_combout\ & \UNI1|alu_inst|adder|Add0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|Mux31~5_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datac => \UNI1|alu_inst|Mux26~0_combout\,
	datad => \UNI1|alu_inst|adder|Add0~23_combout\,
	combout => \UNI1|alu_inst|Mux26~1_combout\);

-- Location: LCCOMB_X22_Y11_N24
\UNI1|reg_bank|xreg32~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~39_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux27~3_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(4),
	datac => \reset~input_o\,
	datad => \UNI1|alu_inst|Mux27~3_combout\,
	combout => \UNI1|reg_bank|xreg32~39_combout\);

-- Location: FF_X19_Y15_N21
\UNI1|reg_bank|xreg32[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~39_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[23][27]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[23][4]~q\);

-- Location: LCCOMB_X19_Y15_N26
\UNI1|mux_alusrc|C[4]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~93_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][4]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][4]~q\,
	datac => \UNI1|reg_bank|xreg32[19][4]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[4]~93_combout\);

-- Location: LCCOMB_X18_Y15_N26
\UNI1|mux_alusrc|C[4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~94_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[4]~93_combout\ & (\UNI1|reg_bank|xreg32[31][4]~q\)) # (!\UNI1|mux_alusrc|C[4]~93_combout\ & ((\UNI1|reg_bank|xreg32[27][4]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|mux_alusrc|C[4]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|mux_alusrc|C[4]~93_combout\,
	datac => \UNI1|reg_bank|xreg32[31][4]~q\,
	datad => \UNI1|reg_bank|xreg32[27][4]~q\,
	combout => \UNI1|mux_alusrc|C[4]~94_combout\);

-- Location: LCCOMB_X19_Y17_N16
\UNI1|mux_alusrc|C[4]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~88_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][4]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][4]~q\,
	datac => \UNI1|reg_bank|xreg32[17][4]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[4]~88_combout\);

-- Location: LCCOMB_X19_Y17_N2
\UNI1|mux_alusrc|C[4]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~89_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[4]~88_combout\ & ((\UNI1|reg_bank|xreg32[29][4]~q\))) # (!\UNI1|mux_alusrc|C[4]~88_combout\ & (\UNI1|reg_bank|xreg32[21][4]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[4]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[21][4]~q\,
	datac => \UNI1|reg_bank|xreg32[29][4]~q\,
	datad => \UNI1|mux_alusrc|C[4]~88_combout\,
	combout => \UNI1|mux_alusrc|C[4]~89_combout\);

-- Location: LCCOMB_X14_Y17_N14
\UNI1|mux_alusrc|C[4]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~90_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[24][4]~q\) # (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[16][4]~q\ & ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[16][4]~q\,
	datac => \UNI1|reg_bank|xreg32[24][4]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[4]~90_combout\);

-- Location: LCCOMB_X13_Y17_N0
\UNI1|mux_alusrc|C[4]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~91_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[4]~90_combout\ & (\UNI1|reg_bank|xreg32[28][4]~q\)) # (!\UNI1|mux_alusrc|C[4]~90_combout\ & ((\UNI1|reg_bank|xreg32[20][4]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|mux_alusrc|C[4]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|mux_alusrc|C[4]~90_combout\,
	datac => \UNI1|reg_bank|xreg32[28][4]~q\,
	datad => \UNI1|reg_bank|xreg32[20][4]~q\,
	combout => \UNI1|mux_alusrc|C[4]~91_combout\);

-- Location: LCCOMB_X19_Y14_N4
\UNI1|mux_alusrc|C[4]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~92_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)) # ((\UNI1|mux_alusrc|C[4]~89_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[4]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[4]~89_combout\,
	datad => \UNI1|mux_alusrc|C[4]~91_combout\,
	combout => \UNI1|mux_alusrc|C[4]~92_combout\);

-- Location: LCCOMB_X17_Y17_N30
\UNI1|mux_alusrc|C[4]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~86_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][4]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|reg_bank|xreg32[18][4]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[22][4]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[18][4]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[4]~86_combout\);

-- Location: LCCOMB_X18_Y17_N12
\UNI1|mux_alusrc|C[4]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~87_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[4]~86_combout\ & (\UNI1|reg_bank|xreg32[30][4]~q\)) # (!\UNI1|mux_alusrc|C[4]~86_combout\ & ((\UNI1|reg_bank|xreg32[26][4]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[4]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[30][4]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[26][4]~q\,
	datad => \UNI1|mux_alusrc|C[4]~86_combout\,
	combout => \UNI1|mux_alusrc|C[4]~87_combout\);

-- Location: LCCOMB_X19_Y14_N18
\UNI1|mux_alusrc|C[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~95_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[4]~92_combout\ & (\UNI1|mux_alusrc|C[4]~94_combout\)) # (!\UNI1|mux_alusrc|C[4]~92_combout\ & ((\UNI1|mux_alusrc|C[4]~87_combout\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[4]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[4]~94_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[4]~92_combout\,
	datad => \UNI1|mux_alusrc|C[4]~87_combout\,
	combout => \UNI1|mux_alusrc|C[4]~95_combout\);

-- Location: LCCOMB_X21_Y18_N22
\UNI1|mux_alusrc|C[4]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~103_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][4]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[12][4]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[13][4]~q\,
	datac => \UNI1|reg_bank|xreg32[12][4]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[4]~103_combout\);

-- Location: LCCOMB_X22_Y18_N22
\UNI1|mux_alusrc|C[4]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~104_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[4]~103_combout\ & ((\UNI1|reg_bank|xreg32[15][4]~q\))) # (!\UNI1|mux_alusrc|C[4]~103_combout\ & (\UNI1|reg_bank|xreg32[14][4]~q\)))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[4]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][4]~q\,
	datab => \UNI1|reg_bank|xreg32[15][4]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[4]~103_combout\,
	combout => \UNI1|mux_alusrc|C[4]~104_combout\);

-- Location: LCCOMB_X24_Y17_N12
\UNI1|mux_alusrc|C[4]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~96_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][4]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][4]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[8][4]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[4]~96_combout\);

-- Location: LCCOMB_X24_Y17_N6
\UNI1|mux_alusrc|C[4]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~97_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[4]~96_combout\ & ((\UNI1|reg_bank|xreg32[11][4]~q\))) # (!\UNI1|mux_alusrc|C[4]~96_combout\ & (\UNI1|reg_bank|xreg32[9][4]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[4]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[9][4]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[11][4]~q\,
	datad => \UNI1|mux_alusrc|C[4]~96_combout\,
	combout => \UNI1|mux_alusrc|C[4]~97_combout\);

-- Location: LCCOMB_X17_Y13_N12
\UNI1|mux_alusrc|C[4]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~98_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][4]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][4]~q\,
	datad => \UNI1|reg_bank|xreg32[5][4]~q\,
	combout => \UNI1|mux_alusrc|C[4]~98_combout\);

-- Location: LCCOMB_X17_Y13_N22
\UNI1|mux_alusrc|C[4]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~99_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[4]~98_combout\ & ((\UNI1|reg_bank|xreg32[7][4]~q\))) # (!\UNI1|mux_alusrc|C[4]~98_combout\ & (\UNI1|reg_bank|xreg32[6][4]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[4]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|reg_bank|xreg32[6][4]~q\,
	datac => \UNI1|reg_bank|xreg32[7][4]~q\,
	datad => \UNI1|mux_alusrc|C[4]~98_combout\,
	combout => \UNI1|mux_alusrc|C[4]~99_combout\);

-- Location: LCCOMB_X21_Y13_N6
\UNI1|mux_alusrc|C[4]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~100_combout\ = (\UNI1|mux_alusrc|C[12]~18_combout\ & (((\UNI1|mux_alusrc|C[4]~99_combout\)) # (!\UNI1|mux_alusrc|C[12]~17_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|mux_alusrc|C[12]~17_combout\ & 
-- (\UNI1|reg_bank|xreg32[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~18_combout\,
	datab => \UNI1|mux_alusrc|C[12]~17_combout\,
	datac => \UNI1|reg_bank|xreg32[1][4]~q\,
	datad => \UNI1|mux_alusrc|C[4]~99_combout\,
	combout => \UNI1|mux_alusrc|C[4]~100_combout\);

-- Location: LCCOMB_X19_Y14_N10
\UNI1|mux_alusrc|C[4]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~101_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[4]~100_combout\ & ((\UNI1|reg_bank|xreg32[3][4]~q\))) # (!\UNI1|mux_alusrc|C[4]~100_combout\ & (\UNI1|reg_bank|xreg32[2][4]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[4]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~14_combout\,
	datab => \UNI1|reg_bank|xreg32[2][4]~q\,
	datac => \UNI1|reg_bank|xreg32[3][4]~q\,
	datad => \UNI1|mux_alusrc|C[4]~100_combout\,
	combout => \UNI1|mux_alusrc|C[4]~101_combout\);

-- Location: LCCOMB_X19_Y14_N20
\UNI1|mux_alusrc|C[4]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~102_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & (\UNI1|mux_alusrc|C[12]~13_combout\)) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\ & (\UNI1|mux_alusrc|C[4]~97_combout\)) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[4]~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[4]~97_combout\,
	datad => \UNI1|mux_alusrc|C[4]~101_combout\,
	combout => \UNI1|mux_alusrc|C[4]~102_combout\);

-- Location: LCCOMB_X19_Y14_N22
\UNI1|mux_alusrc|C[4]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~105_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[4]~102_combout\ & ((\UNI1|mux_alusrc|C[4]~104_combout\))) # (!\UNI1|mux_alusrc|C[4]~102_combout\ & (\UNI1|mux_alusrc|C[4]~95_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[4]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[4]~95_combout\,
	datac => \UNI1|mux_alusrc|C[4]~104_combout\,
	datad => \UNI1|mux_alusrc|C[4]~102_combout\,
	combout => \UNI1|mux_alusrc|C[4]~105_combout\);

-- Location: LCCOMB_X19_Y14_N24
\UNI1|mux_alusrc|C[4]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[4]~674_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[4]~105_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux27~1_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|mux_alusrc|C[4]~105_combout\,
	datad => \UNI1|gen_imm|Mux27~1_combout\,
	combout => \UNI1|mux_alusrc|C[4]~674_combout\);

-- Location: LCCOMB_X23_Y15_N30
\UNI1|alu_inst|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux27~0_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[4]~674_combout\) # (\UNI1|reg_bank|oREGA[4]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|mux_alusrc|C[4]~674_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~114_combout\,
	combout => \UNI1|alu_inst|Mux27~0_combout\);

-- Location: LCCOMB_X19_Y14_N14
\UNI1|alu_inst|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux27~1_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & (\UNI1|mux_alusrc|C[4]~674_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[4]~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|mux_alusrc|C[4]~674_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[4]~113_combout\,
	combout => \UNI1|alu_inst|Mux27~1_combout\);

-- Location: LCCOMB_X23_Y13_N12
\UNI1|alu_inst|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux27~2_combout\ = (\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & ((\UNI1|alu_inst|Mux27~1_combout\) # ((!\UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\ & \UNI1|alu_inst|adder|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\,
	datac => \UNI1|alu_inst|adder|Add0~20_combout\,
	datad => \UNI1|alu_inst|Mux27~1_combout\,
	combout => \UNI1|alu_inst|Mux27~2_combout\);

-- Location: LCCOMB_X23_Y13_N6
\UNI1|alu_inst|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux27~3_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux27~0_combout\) # (\UNI1|alu_inst|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datac => \UNI1|alu_inst|Mux27~0_combout\,
	datad => \UNI1|alu_inst|Mux27~2_combout\,
	combout => \UNI1|alu_inst|Mux27~3_combout\);

-- Location: LCCOMB_X19_Y16_N6
\UNI1|reg_bank|xreg32~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~37_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux28~3_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux0~0_combout\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \reset~input_o\,
	datad => \UNI1|alu_inst|Mux28~3_combout\,
	combout => \UNI1|reg_bank|xreg32~37_combout\);

-- Location: FF_X25_Y17_N31
\UNI1|reg_bank|xreg32[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	asdata => \UNI1|reg_bank|xreg32~37_combout\,
	sload => VCC,
	ena => \UNI1|reg_bank|xreg32[10][16]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[10][3]~q\);

-- Location: LCCOMB_X24_Y17_N20
\UNI1|mux_alusrc|C[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~66_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[9][3]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[8][3]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][3]~q\,
	datac => \UNI1|reg_bank|xreg32[8][3]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[3]~66_combout\);

-- Location: LCCOMB_X24_Y17_N18
\UNI1|mux_alusrc|C[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~67_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[3]~66_combout\ & ((\UNI1|reg_bank|xreg32[11][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~66_combout\ & (\UNI1|reg_bank|xreg32[10][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][3]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[11][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~66_combout\,
	combout => \UNI1|mux_alusrc|C[3]~67_combout\);

-- Location: LCCOMB_X16_Y15_N18
\UNI1|mux_alusrc|C[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~83_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[14][3]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|reg_bank|xreg32[12][3]~q\,
	datad => \UNI1|reg_bank|xreg32[14][3]~q\,
	combout => \UNI1|mux_alusrc|C[3]~83_combout\);

-- Location: LCCOMB_X16_Y15_N24
\UNI1|mux_alusrc|C[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~84_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[3]~83_combout\ & (\UNI1|reg_bank|xreg32[15][3]~q\)) # (!\UNI1|mux_alusrc|C[3]~83_combout\ & ((\UNI1|reg_bank|xreg32[13][3]~q\))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[3]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[15][3]~q\,
	datac => \UNI1|reg_bank|xreg32[13][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~83_combout\,
	combout => \UNI1|mux_alusrc|C[3]~84_combout\);

-- Location: LCCOMB_X17_Y13_N28
\UNI1|mux_alusrc|C[3]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~78_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20)) # ((\UNI1|reg_bank|xreg32[6][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[4][3]~q\,
	datad => \UNI1|reg_bank|xreg32[6][3]~q\,
	combout => \UNI1|mux_alusrc|C[3]~78_combout\);

-- Location: LCCOMB_X17_Y13_N30
\UNI1|mux_alusrc|C[3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~79_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[3]~78_combout\ & ((\UNI1|reg_bank|xreg32[7][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~78_combout\ & (\UNI1|reg_bank|xreg32[5][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[3]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[5][3]~q\,
	datac => \UNI1|reg_bank|xreg32[7][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~78_combout\,
	combout => \UNI1|mux_alusrc|C[3]~79_combout\);

-- Location: LCCOMB_X21_Y13_N16
\UNI1|mux_alusrc|C[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~80_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[3]~79_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][3]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (((\UNI1|mux_alusrc|C[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|reg_bank|xreg32[1][3]~q\,
	datac => \UNI1|mux_alusrc|C[12]~18_combout\,
	datad => \UNI1|mux_alusrc|C[3]~79_combout\,
	combout => \UNI1|mux_alusrc|C[3]~80_combout\);

-- Location: LCCOMB_X22_Y16_N8
\UNI1|mux_alusrc|C[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~81_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[3]~80_combout\ & ((\UNI1|reg_bank|xreg32[3][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~80_combout\ & (\UNI1|reg_bank|xreg32[2][3]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][3]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[3][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~80_combout\,
	combout => \UNI1|mux_alusrc|C[3]~81_combout\);

-- Location: LCCOMB_X19_Y15_N14
\UNI1|mux_alusrc|C[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~75_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][3]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][3]~q\,
	datac => \UNI1|reg_bank|xreg32[19][3]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[3]~75_combout\);

-- Location: LCCOMB_X18_Y15_N18
\UNI1|mux_alusrc|C[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~76_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[3]~75_combout\ & ((\UNI1|reg_bank|xreg32[31][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~75_combout\ & (\UNI1|reg_bank|xreg32[27][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[3]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][3]~q\,
	datac => \UNI1|reg_bank|xreg32[31][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~75_combout\,
	combout => \UNI1|mux_alusrc|C[3]~76_combout\);

-- Location: LCCOMB_X19_Y17_N26
\UNI1|mux_alusrc|C[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~68_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[25][3]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[17][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[25][3]~q\,
	datac => \UNI1|reg_bank|xreg32[17][3]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	combout => \UNI1|mux_alusrc|C[3]~68_combout\);

-- Location: LCCOMB_X21_Y16_N22
\UNI1|mux_alusrc|C[3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~69_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[3]~68_combout\ & ((\UNI1|reg_bank|xreg32[29][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~68_combout\ & (\UNI1|reg_bank|xreg32[21][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][3]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[29][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~68_combout\,
	combout => \UNI1|mux_alusrc|C[3]~69_combout\);

-- Location: LCCOMB_X17_Y17_N24
\UNI1|mux_alusrc|C[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~70_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[22][3]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[18][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][3]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[22][3]~q\,
	combout => \UNI1|mux_alusrc|C[3]~70_combout\);

-- Location: LCCOMB_X17_Y17_N26
\UNI1|mux_alusrc|C[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~71_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[3]~70_combout\ & ((\UNI1|reg_bank|xreg32[30][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~70_combout\ & (\UNI1|reg_bank|xreg32[26][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[3]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[26][3]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[30][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~70_combout\,
	combout => \UNI1|mux_alusrc|C[3]~71_combout\);

-- Location: LCCOMB_X14_Y17_N0
\UNI1|mux_alusrc|C[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~72_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][3]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[16][3]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[24][3]~q\,
	combout => \UNI1|mux_alusrc|C[3]~72_combout\);

-- Location: LCCOMB_X14_Y16_N14
\UNI1|mux_alusrc|C[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~73_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[3]~72_combout\ & ((\UNI1|reg_bank|xreg32[28][3]~q\))) # (!\UNI1|mux_alusrc|C[3]~72_combout\ & (\UNI1|reg_bank|xreg32[20][3]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|reg_bank|xreg32[20][3]~q\,
	datac => \UNI1|reg_bank|xreg32[28][3]~q\,
	datad => \UNI1|mux_alusrc|C[3]~72_combout\,
	combout => \UNI1|mux_alusrc|C[3]~73_combout\);

-- Location: LCCOMB_X21_Y16_N20
\UNI1|mux_alusrc|C[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~74_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|mux_alusrc|C[3]~71_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[3]~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datac => \UNI1|mux_alusrc|C[3]~71_combout\,
	datad => \UNI1|mux_alusrc|C[3]~73_combout\,
	combout => \UNI1|mux_alusrc|C[3]~74_combout\);

-- Location: LCCOMB_X21_Y16_N14
\UNI1|mux_alusrc|C[3]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~77_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[3]~74_combout\ & (\UNI1|mux_alusrc|C[3]~76_combout\)) # (!\UNI1|mux_alusrc|C[3]~74_combout\ & ((\UNI1|mux_alusrc|C[3]~69_combout\))))) 
-- # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[3]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[3]~76_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[3]~69_combout\,
	datad => \UNI1|mux_alusrc|C[3]~74_combout\,
	combout => \UNI1|mux_alusrc|C[3]~77_combout\);

-- Location: LCCOMB_X22_Y16_N18
\UNI1|mux_alusrc|C[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~82_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[12]~13_combout\) # ((\UNI1|mux_alusrc|C[3]~77_combout\)))) # (!\UNI1|mux_alusrc|C[12]~10_combout\ & (!\UNI1|mux_alusrc|C[12]~13_combout\ & 
-- (\UNI1|mux_alusrc|C[3]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[12]~13_combout\,
	datac => \UNI1|mux_alusrc|C[3]~81_combout\,
	datad => \UNI1|mux_alusrc|C[3]~77_combout\,
	combout => \UNI1|mux_alusrc|C[3]~82_combout\);

-- Location: LCCOMB_X22_Y16_N28
\UNI1|mux_alusrc|C[3]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~85_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[3]~82_combout\ & ((\UNI1|mux_alusrc|C[3]~84_combout\))) # (!\UNI1|mux_alusrc|C[3]~82_combout\ & (\UNI1|mux_alusrc|C[3]~67_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~13_combout\ & (((\UNI1|mux_alusrc|C[3]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[3]~67_combout\,
	datab => \UNI1|mux_alusrc|C[3]~84_combout\,
	datac => \UNI1|mux_alusrc|C[12]~13_combout\,
	datad => \UNI1|mux_alusrc|C[3]~82_combout\,
	combout => \UNI1|mux_alusrc|C[3]~85_combout\);

-- Location: LCCOMB_X22_Y16_N30
\UNI1|mux_alusrc|C[3]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[3]~675_combout\ = (\UNI1|mux_alusrc|C[31]~25_combout\ & ((\UNI1|mux_alusrc|C[3]~85_combout\) # ((!\UNI1|ctrl_unit|Mux7~0_combout\ & \UNI1|gen_imm|Mux28~0_combout\)))) # (!\UNI1|mux_alusrc|C[31]~25_combout\ & 
-- (!\UNI1|ctrl_unit|Mux7~0_combout\ & (\UNI1|gen_imm|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[31]~25_combout\,
	datab => \UNI1|ctrl_unit|Mux7~0_combout\,
	datac => \UNI1|gen_imm|Mux28~0_combout\,
	datad => \UNI1|mux_alusrc|C[3]~85_combout\,
	combout => \UNI1|mux_alusrc|C[3]~675_combout\);

-- Location: LCCOMB_X23_Y16_N8
\UNI1|alu_inst|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux28~0_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[3]~675_combout\) # (\UNI1|reg_bank|oREGA[3]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|mux_alusrc|C[3]~675_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~93_combout\,
	combout => \UNI1|alu_inst|Mux28~0_combout\);

-- Location: LCCOMB_X23_Y16_N26
\UNI1|alu_inst|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux28~1_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & (\UNI1|mux_alusrc|C[3]~675_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & \UNI1|reg_bank|oREGA[3]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|Equal0~1_combout\,
	datab => \UNI1|mux_alusrc|C[3]~675_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|oREGA[3]~92_combout\,
	combout => \UNI1|alu_inst|Mux28~1_combout\);

-- Location: LCCOMB_X23_Y13_N0
\UNI1|alu_inst|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux28~2_combout\ = (\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & ((\UNI1|alu_inst|Mux28~1_combout\) # ((!\UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\ & \UNI1|alu_inst|adder|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\,
	datac => \UNI1|alu_inst|Mux28~1_combout\,
	datad => \UNI1|alu_inst|adder|Add0~16_combout\,
	combout => \UNI1|alu_inst|Mux28~2_combout\);

-- Location: LCCOMB_X23_Y13_N14
\UNI1|alu_inst|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux28~3_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux28~0_combout\) # (\UNI1|alu_inst|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datac => \UNI1|alu_inst|Mux28~0_combout\,
	datad => \UNI1|alu_inst|Mux28~2_combout\,
	combout => \UNI1|alu_inst|Mux28~3_combout\);

-- Location: LCCOMB_X26_Y13_N2
\UNI1|reg_bank|xreg32~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~35_combout\ = (!\reset~input_o\ & ((\UNI1|ctrl_unit|Mux0~0_combout\ & ((\UNI1|alu_inst|Mux29~3_combout\))) # (!\UNI1|ctrl_unit|Mux0~0_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~input_o\,
	datab => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|ctrl_unit|Mux0~0_combout\,
	datad => \UNI1|alu_inst|Mux29~3_combout\,
	combout => \UNI1|reg_bank|xreg32~35_combout\);

-- Location: LCCOMB_X25_Y16_N20
\UNI1|reg_bank|xreg32[14][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[14][2]~feeder_combout\ = \UNI1|reg_bank|xreg32~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|reg_bank|xreg32~35_combout\,
	combout => \UNI1|reg_bank|xreg32[14][2]~feeder_combout\);

-- Location: FF_X25_Y16_N21
\UNI1|reg_bank|xreg32[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[14][2]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[14][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[14][2]~q\);

-- Location: LCCOMB_X21_Y16_N18
\UNI1|reg_bank|oREGA[2]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~69_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[13][2]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[12][2]~q\,
	datab => \UNI1|reg_bank|xreg32[13][2]~q\,
	datac => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~69_combout\);

-- Location: LCCOMB_X24_Y13_N12
\UNI1|reg_bank|oREGA[2]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~70_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[2]~69_combout\ & ((\UNI1|reg_bank|xreg32[15][2]~q\))) # (!\UNI1|reg_bank|oREGA[2]~69_combout\ & (\UNI1|reg_bank|xreg32[14][2]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[2]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][2]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[15][2]~q\,
	datad => \UNI1|reg_bank|oREGA[2]~69_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~70_combout\);

-- Location: LCCOMB_X25_Y17_N20
\UNI1|reg_bank|oREGA[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~62_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|xreg32[10][2]~q\) # ((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|xreg32[8][2]~q\ & !\UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[10][2]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[8][2]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~62_combout\);

-- Location: LCCOMB_X25_Y17_N0
\UNI1|reg_bank|oREGA[2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~63_combout\ = (\UNI1|reg_bank|oREGA[2]~62_combout\ & ((\UNI1|reg_bank|xreg32[11][2]~q\) # ((!\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[2]~62_combout\ & (((\UNI1|reg_bank|xreg32[9][2]~q\ & \UNI1|iRS1[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[11][2]~q\,
	datab => \UNI1|reg_bank|oREGA[2]~62_combout\,
	datac => \UNI1|reg_bank|xreg32[9][2]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~63_combout\);

-- Location: LCCOMB_X24_Y13_N2
\UNI1|reg_bank|oREGA[2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~64_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|iRS1[0]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|xreg32[5][2]~q\))) # (!\UNI1|iRS1[0]~1_combout\ & 
-- (\UNI1|reg_bank|xreg32[4][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datab => \UNI1|reg_bank|xreg32[4][2]~q\,
	datac => \UNI1|reg_bank|xreg32[5][2]~q\,
	datad => \UNI1|iRS1[0]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~64_combout\);

-- Location: LCCOMB_X24_Y13_N4
\UNI1|reg_bank|oREGA[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~65_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[2]~64_combout\ & (\UNI1|reg_bank|xreg32[7][2]~q\)) # (!\UNI1|reg_bank|oREGA[2]~64_combout\ & ((\UNI1|reg_bank|xreg32[6][2]~q\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[2]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][2]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|xreg32[6][2]~q\,
	datad => \UNI1|reg_bank|oREGA[2]~64_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~65_combout\);

-- Location: LCCOMB_X24_Y13_N26
\UNI1|reg_bank|oREGA[2]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~66_combout\ = (\UNI1|reg_bank|oREGA[26]~3_combout\ & (((\UNI1|reg_bank|oREGA[2]~65_combout\) # (!\UNI1|reg_bank|oREGA[26]~2_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~3_combout\ & (\UNI1|reg_bank|xreg32[1][2]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~3_combout\,
	datab => \UNI1|reg_bank|xreg32[1][2]~q\,
	datac => \UNI1|reg_bank|oREGA[2]~65_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~2_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~66_combout\);

-- Location: LCCOMB_X24_Y13_N20
\UNI1|reg_bank|oREGA[2]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~67_combout\ = (\UNI1|reg_bank|oREGA[2]~66_combout\ & (((\UNI1|reg_bank|xreg32[3][2]~q\) # (!\UNI1|reg_bank|oREGA[26]~1_combout\)))) # (!\UNI1|reg_bank|oREGA[2]~66_combout\ & (\UNI1|reg_bank|xreg32[2][2]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[2][2]~q\,
	datab => \UNI1|reg_bank|xreg32[3][2]~q\,
	datac => \UNI1|reg_bank|oREGA[2]~66_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~1_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~67_combout\);

-- Location: LCCOMB_X24_Y13_N30
\UNI1|reg_bank|oREGA[2]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~68_combout\ = (\UNI1|reg_bank|oREGA[26]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~13_combout\) # ((\UNI1|reg_bank|oREGA[2]~63_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~0_combout\ & (!\UNI1|reg_bank|oREGA[26]~13_combout\ & 
-- ((\UNI1|reg_bank|oREGA[2]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~0_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[2]~63_combout\,
	datad => \UNI1|reg_bank|oREGA[2]~67_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~68_combout\);

-- Location: LCCOMB_X18_Y15_N20
\UNI1|reg_bank|oREGA[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~59_combout\ = (\UNI1|iRS1[2]~0_combout\ & (((\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|xreg32[27][2]~q\))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[19][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[19][2]~q\,
	datab => \UNI1|iRS1[2]~0_combout\,
	datac => \UNI1|reg_bank|xreg32[27][2]~q\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~59_combout\);

-- Location: LCCOMB_X19_Y15_N12
\UNI1|reg_bank|oREGA[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~60_combout\ = (\UNI1|reg_bank|oREGA[2]~59_combout\ & ((\UNI1|reg_bank|xreg32[31][2]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[2]~59_combout\ & (((\UNI1|reg_bank|xreg32[23][2]~q\ & \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[31][2]~q\,
	datab => \UNI1|reg_bank|oREGA[2]~59_combout\,
	datac => \UNI1|reg_bank|xreg32[23][2]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~60_combout\);

-- Location: LCCOMB_X18_Y17_N24
\UNI1|reg_bank|oREGA[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~52_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[22][2]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[18][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[18][2]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[22][2]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~52_combout\);

-- Location: LCCOMB_X17_Y17_N18
\UNI1|reg_bank|oREGA[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~53_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|reg_bank|oREGA[2]~52_combout\ & ((\UNI1|reg_bank|xreg32[30][2]~q\))) # (!\UNI1|reg_bank|oREGA[2]~52_combout\ & (\UNI1|reg_bank|xreg32[26][2]~q\)))) # 
-- (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|oREGA[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datab => \UNI1|reg_bank|xreg32[26][2]~q\,
	datac => \UNI1|reg_bank|xreg32[30][2]~q\,
	datad => \UNI1|reg_bank|oREGA[2]~52_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~53_combout\);

-- Location: LCCOMB_X14_Y17_N20
\UNI1|reg_bank|oREGA[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~56_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & ((\UNI1|iRS1[2]~0_combout\ & ((\UNI1|reg_bank|xreg32[20][2]~q\))) # (!\UNI1|iRS1[2]~0_combout\ & 
-- (\UNI1|reg_bank|xreg32[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[16][2]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[20][2]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~56_combout\);

-- Location: LCCOMB_X13_Y17_N20
\UNI1|reg_bank|oREGA[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~57_combout\ = (\UNI1|reg_bank|oREGA[2]~56_combout\ & (((\UNI1|reg_bank|xreg32[28][2]~q\) # (!\UNI1|reg_bank|oREGA[26]~12_combout\)))) # (!\UNI1|reg_bank|oREGA[2]~56_combout\ & (\UNI1|reg_bank|xreg32[24][2]~q\ & 
-- ((\UNI1|reg_bank|oREGA[26]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[24][2]~q\,
	datab => \UNI1|reg_bank|xreg32[28][2]~q\,
	datac => \UNI1|reg_bank|oREGA[2]~56_combout\,
	datad => \UNI1|reg_bank|oREGA[26]~12_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~57_combout\);

-- Location: LCCOMB_X21_Y17_N26
\UNI1|reg_bank|oREGA[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~54_combout\ = (\UNI1|reg_bank|oREGA[26]~12_combout\ & (((\UNI1|reg_bank|xreg32[25][2]~q\) # (\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[26]~12_combout\ & (\UNI1|reg_bank|xreg32[17][2]~q\ & ((!\UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[17][2]~q\,
	datab => \UNI1|reg_bank|oREGA[26]~12_combout\,
	datac => \UNI1|reg_bank|xreg32[25][2]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~54_combout\);

-- Location: LCCOMB_X21_Y17_N4
\UNI1|reg_bank|oREGA[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~55_combout\ = (\UNI1|reg_bank|oREGA[2]~54_combout\ & ((\UNI1|reg_bank|xreg32[29][2]~q\) # ((!\UNI1|iRS1[2]~0_combout\)))) # (!\UNI1|reg_bank|oREGA[2]~54_combout\ & (((\UNI1|reg_bank|xreg32[21][2]~q\ & \UNI1|iRS1[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[2]~54_combout\,
	datab => \UNI1|reg_bank|xreg32[29][2]~q\,
	datac => \UNI1|reg_bank|xreg32[21][2]~q\,
	datad => \UNI1|iRS1[2]~0_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~55_combout\);

-- Location: LCCOMB_X24_Y13_N28
\UNI1|reg_bank|oREGA[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~58_combout\ = (\UNI1|iRS1[0]~1_combout\ & ((\UNI1|reg_bank|oREGA[26]~6_combout\) # ((\UNI1|reg_bank|oREGA[2]~55_combout\)))) # (!\UNI1|iRS1[0]~1_combout\ & (!\UNI1|reg_bank|oREGA[26]~6_combout\ & 
-- (\UNI1|reg_bank|oREGA[2]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|iRS1[0]~1_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[2]~57_combout\,
	datad => \UNI1|reg_bank|oREGA[2]~55_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~58_combout\);

-- Location: LCCOMB_X24_Y13_N10
\UNI1|reg_bank|oREGA[2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~61_combout\ = (\UNI1|reg_bank|oREGA[26]~6_combout\ & ((\UNI1|reg_bank|oREGA[2]~58_combout\ & (\UNI1|reg_bank|oREGA[2]~60_combout\)) # (!\UNI1|reg_bank|oREGA[2]~58_combout\ & ((\UNI1|reg_bank|oREGA[2]~53_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~6_combout\ & (((\UNI1|reg_bank|oREGA[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[2]~60_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~6_combout\,
	datac => \UNI1|reg_bank|oREGA[2]~53_combout\,
	datad => \UNI1|reg_bank|oREGA[2]~58_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~61_combout\);

-- Location: LCCOMB_X24_Y13_N6
\UNI1|reg_bank|oREGA[2]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~71_combout\ = (\UNI1|reg_bank|oREGA[26]~13_combout\ & ((\UNI1|reg_bank|oREGA[2]~68_combout\ & (\UNI1|reg_bank|oREGA[2]~70_combout\)) # (!\UNI1|reg_bank|oREGA[2]~68_combout\ & ((\UNI1|reg_bank|oREGA[2]~61_combout\))))) # 
-- (!\UNI1|reg_bank|oREGA[26]~13_combout\ & (((\UNI1|reg_bank|oREGA[2]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[2]~70_combout\,
	datab => \UNI1|reg_bank|oREGA[26]~13_combout\,
	datac => \UNI1|reg_bank|oREGA[2]~68_combout\,
	datad => \UNI1|reg_bank|oREGA[2]~61_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~71_combout\);

-- Location: LCCOMB_X24_Y13_N0
\UNI1|reg_bank|oREGA[2]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|oREGA[2]~72_combout\ = (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|reg_bank|oREGA[2]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|reg_bank|oREGA[2]~71_combout\,
	combout => \UNI1|reg_bank|oREGA[2]~72_combout\);

-- Location: LCCOMB_X24_Y13_N24
\UNI1|alu_inst|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux29~0_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & (!\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & ((\UNI1|reg_bank|oREGA[2]~72_combout\) # (\UNI1|mux_alusrc|C[2]~676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datab => \UNI1|reg_bank|oREGA[2]~72_combout\,
	datac => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datad => \UNI1|mux_alusrc|C[2]~676_combout\,
	combout => \UNI1|alu_inst|Mux29~0_combout\);

-- Location: LCCOMB_X24_Y13_N22
\UNI1|alu_inst|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux29~1_combout\ = (\UNI1|reg_bank|oREGA[2]~71_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & (!\UNI1|reg_bank|Equal0~1_combout\ & \UNI1|mux_alusrc|C[2]~676_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|oREGA[2]~71_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datac => \UNI1|reg_bank|Equal0~1_combout\,
	datad => \UNI1|mux_alusrc|C[2]~676_combout\,
	combout => \UNI1|alu_inst|Mux29~1_combout\);

-- Location: LCCOMB_X24_Y13_N16
\UNI1|alu_inst|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux29~2_combout\ = (\UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\ & ((\UNI1|alu_inst|Mux29~1_combout\) # ((!\UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\ & \UNI1|alu_inst|adder|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|ALUCtrl[0]~4_combout\,
	datab => \UNI1|alu_ctrl_inst|ALUCtrl[1]~5_combout\,
	datac => \UNI1|alu_inst|Mux29~1_combout\,
	datad => \UNI1|alu_inst|adder|Add0~12_combout\,
	combout => \UNI1|alu_inst|Mux29~2_combout\);

-- Location: LCCOMB_X24_Y13_N14
\UNI1|alu_inst|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|Mux29~3_combout\ = (!\UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\ & ((\UNI1|alu_inst|Mux29~0_combout\) # (\UNI1|alu_inst|Mux29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|alu_inst|Mux29~0_combout\,
	datac => \UNI1|alu_ctrl_inst|ALUCtrl[3]~6_combout\,
	datad => \UNI1|alu_inst|Mux29~2_combout\,
	combout => \UNI1|alu_inst|Mux29~3_combout\);

-- Location: LCCOMB_X25_Y12_N2
\UNI1|mux_mem2reg_inst|C[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[22]~19_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~47_combout\ & ((\UNI1|mux_alusrc|C[22]~399_combout\) # ((\UNI1|reg_bank|oREGA[22]~407_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[22]~399_combout\,
	datab => \UNI1|reg_bank|oREGA[22]~407_combout\,
	datac => \UNI1|mux_mem2reg_inst|C[19]~47_combout\,
	datad => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[22]~19_combout\);

-- Location: LCCOMB_X25_Y12_N24
\UNI1|mux_mem2reg_inst|C[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C[22]~20_combout\ = (\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & (\UNI1|mux_mem2reg_inst|C[19]~3_combout\)) # (!\UNI1|mux_mem2reg_inst|C[19]~2_combout\ & ((\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & 
-- ((\UNI1|mux_mem2reg_inst|C[22]~19_combout\))) # (!\UNI1|mux_mem2reg_inst|C[19]~3_combout\ & (\UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~2_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[19]~3_combout\,
	datac => \UNI1|MemD_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_mem2reg_inst|C[22]~19_combout\,
	combout => \UNI1|mux_mem2reg_inst|C[22]~20_combout\);

-- Location: LCCOMB_X25_Y12_N4
\UNI1|alu_inst|oResult~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|oResult~7_combout\ = (\UNI1|mux_alusrc|C[22]~399_combout\ & (\UNI1|reg_bank|oREGA[22]~407_combout\ & !\UNI1|reg_bank|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[22]~399_combout\,
	datab => \UNI1|reg_bank|oREGA[22]~407_combout\,
	datad => \UNI1|reg_bank|Equal0~1_combout\,
	combout => \UNI1|alu_inst|oResult~7_combout\);

-- Location: LCCOMB_X25_Y12_N18
\UNI1|mux_mem2reg_inst|C[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_mem2reg_inst|C\(22) = (\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & ((\UNI1|mux_mem2reg_inst|C[22]~20_combout\ & ((\UNI1|alu_inst|adder|Add0~74_combout\))) # (!\UNI1|mux_mem2reg_inst|C[22]~20_combout\ & (\UNI1|alu_inst|oResult~7_combout\)))) # 
-- (!\UNI1|mux_mem2reg_inst|C[19]~4_combout\ & (\UNI1|mux_mem2reg_inst|C[22]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_mem2reg_inst|C[19]~4_combout\,
	datab => \UNI1|mux_mem2reg_inst|C[22]~20_combout\,
	datac => \UNI1|alu_inst|oResult~7_combout\,
	datad => \UNI1|alu_inst|adder|Add0~74_combout\,
	combout => \UNI1|mux_mem2reg_inst|C\(22));

-- Location: LCCOMB_X25_Y12_N28
\UNI1|reg_bank|xreg32~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32~60_combout\ = (!\reset~input_o\ & \UNI1|mux_mem2reg_inst|C\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~input_o\,
	datad => \UNI1|mux_mem2reg_inst|C\(22),
	combout => \UNI1|reg_bank|xreg32~60_combout\);

-- Location: LCCOMB_X12_Y12_N20
\UNI1|reg_bank|xreg32[27][22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|reg_bank|xreg32[27][22]~feeder_combout\ = \UNI1|reg_bank|xreg32~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UNI1|reg_bank|xreg32~60_combout\,
	combout => \UNI1|reg_bank|xreg32[27][22]~feeder_combout\);

-- Location: FF_X12_Y12_N21
\UNI1|reg_bank|xreg32[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|reg_bank|xreg32[27][22]~feeder_combout\,
	ena => \UNI1|reg_bank|xreg32[27][8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|reg_bank|xreg32[27][22]~q\);

-- Location: LCCOMB_X13_Y12_N28
\UNI1|mux_alusrc|C[22]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~386_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (\UNI1|reg_bank|xreg32[23][22]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|reg_bank|xreg32[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[23][22]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[19][22]~q\,
	combout => \UNI1|mux_alusrc|C[22]~386_combout\);

-- Location: LCCOMB_X12_Y12_N8
\UNI1|mux_alusrc|C[22]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~387_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|mux_alusrc|C[22]~386_combout\ & ((\UNI1|reg_bank|xreg32[31][22]~q\))) # (!\UNI1|mux_alusrc|C[22]~386_combout\ & 
-- (\UNI1|reg_bank|xreg32[27][22]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|mux_alusrc|C[22]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[27][22]~q\,
	datac => \UNI1|reg_bank|xreg32[31][22]~q\,
	datad => \UNI1|mux_alusrc|C[22]~386_combout\,
	combout => \UNI1|mux_alusrc|C[22]~387_combout\);

-- Location: LCCOMB_X13_Y8_N16
\UNI1|mux_alusrc|C[22]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~381_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # (\UNI1|reg_bank|xreg32[25][22]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[17][22]~q\ & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[17][22]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|reg_bank|xreg32[25][22]~q\,
	combout => \UNI1|mux_alusrc|C[22]~381_combout\);

-- Location: LCCOMB_X13_Y8_N6
\UNI1|mux_alusrc|C[22]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~382_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[22]~381_combout\ & ((\UNI1|reg_bank|xreg32[29][22]~q\))) # (!\UNI1|mux_alusrc|C[22]~381_combout\ & 
-- (\UNI1|reg_bank|xreg32[21][22]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[22]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[21][22]~q\,
	datab => \UNI1|reg_bank|xreg32[29][22]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datad => \UNI1|mux_alusrc|C[22]~381_combout\,
	combout => \UNI1|mux_alusrc|C[22]~382_combout\);

-- Location: LCCOMB_X14_Y11_N16
\UNI1|mux_alusrc|C[22]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~383_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|reg_bank|xreg32[24][22]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (((\UNI1|reg_bank|xreg32[16][22]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datab => \UNI1|reg_bank|xreg32[24][22]~q\,
	datac => \UNI1|reg_bank|xreg32[16][22]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	combout => \UNI1|mux_alusrc|C[22]~383_combout\);

-- Location: LCCOMB_X14_Y11_N22
\UNI1|mux_alusrc|C[22]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~384_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|mux_alusrc|C[22]~383_combout\ & ((\UNI1|reg_bank|xreg32[28][22]~q\))) # (!\UNI1|mux_alusrc|C[22]~383_combout\ & 
-- (\UNI1|reg_bank|xreg32[20][22]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (((\UNI1|mux_alusrc|C[22]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[20][22]~q\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|reg_bank|xreg32[28][22]~q\,
	datad => \UNI1|mux_alusrc|C[22]~383_combout\,
	combout => \UNI1|mux_alusrc|C[22]~384_combout\);

-- Location: LCCOMB_X25_Y12_N22
\UNI1|mux_alusrc|C[22]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~385_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|mux_alusrc|C[22]~382_combout\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[22]~384_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|mux_alusrc|C[22]~382_combout\,
	datad => \UNI1|mux_alusrc|C[22]~384_combout\,
	combout => \UNI1|mux_alusrc|C[22]~385_combout\);

-- Location: LCCOMB_X17_Y6_N22
\UNI1|mux_alusrc|C[22]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~379_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23)) # ((\UNI1|reg_bank|xreg32[22][22]~q\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & (\UNI1|reg_bank|xreg32[18][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|reg_bank|xreg32[18][22]~q\,
	datad => \UNI1|reg_bank|xreg32[22][22]~q\,
	combout => \UNI1|mux_alusrc|C[22]~379_combout\);

-- Location: LCCOMB_X16_Y8_N2
\UNI1|mux_alusrc|C[22]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~380_combout\ = (\UNI1|mux_alusrc|C[22]~379_combout\ & (((\UNI1|reg_bank|xreg32[30][22]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))) # (!\UNI1|mux_alusrc|C[22]~379_combout\ & 
-- (\UNI1|reg_bank|xreg32[26][22]~q\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[22]~379_combout\,
	datab => \UNI1|reg_bank|xreg32[26][22]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datad => \UNI1|reg_bank|xreg32[30][22]~q\,
	combout => \UNI1|mux_alusrc|C[22]~380_combout\);

-- Location: LCCOMB_X25_Y12_N8
\UNI1|mux_alusrc|C[22]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~388_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[22]~385_combout\ & (\UNI1|mux_alusrc|C[22]~387_combout\)) # (!\UNI1|mux_alusrc|C[22]~385_combout\ & 
-- ((\UNI1|mux_alusrc|C[22]~380_combout\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[22]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|mux_alusrc|C[22]~387_combout\,
	datac => \UNI1|mux_alusrc|C[22]~385_combout\,
	datad => \UNI1|mux_alusrc|C[22]~380_combout\,
	combout => \UNI1|mux_alusrc|C[22]~388_combout\);

-- Location: LCCOMB_X23_Y8_N10
\UNI1|mux_alusrc|C[22]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~396_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[13][22]~q\))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (\UNI1|reg_bank|xreg32[12][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datac => \UNI1|reg_bank|xreg32[12][22]~q\,
	datad => \UNI1|reg_bank|xreg32[13][22]~q\,
	combout => \UNI1|mux_alusrc|C[22]~396_combout\);

-- Location: LCCOMB_X22_Y14_N28
\UNI1|mux_alusrc|C[22]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~397_combout\ = (\UNI1|mux_alusrc|C[22]~396_combout\ & (((\UNI1|reg_bank|xreg32[15][22]~q\) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|mux_alusrc|C[22]~396_combout\ & 
-- (\UNI1|reg_bank|xreg32[14][22]~q\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[14][22]~q\,
	datab => \UNI1|reg_bank|xreg32[15][22]~q\,
	datac => \UNI1|mux_alusrc|C[22]~396_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[22]~397_combout\);

-- Location: LCCOMB_X26_Y14_N18
\UNI1|mux_alusrc|C[22]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~389_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (\UNI1|reg_bank|xreg32[10][22]~q\)) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|reg_bank|xreg32[8][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[10][22]~q\,
	datac => \UNI1|reg_bank|xreg32[8][22]~q\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[22]~389_combout\);

-- Location: LCCOMB_X26_Y14_N24
\UNI1|mux_alusrc|C[22]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~390_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|mux_alusrc|C[22]~389_combout\ & ((\UNI1|reg_bank|xreg32[11][22]~q\))) # (!\UNI1|mux_alusrc|C[22]~389_combout\ & 
-- (\UNI1|reg_bank|xreg32[9][22]~q\)))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|mux_alusrc|C[22]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|reg_bank|xreg32[9][22]~q\,
	datac => \UNI1|reg_bank|xreg32[11][22]~q\,
	datad => \UNI1|mux_alusrc|C[22]~389_combout\,
	combout => \UNI1|mux_alusrc|C[22]~390_combout\);

-- Location: LCCOMB_X29_Y12_N6
\UNI1|mux_alusrc|C[22]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~391_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|reg_bank|xreg32[5][22]~q\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|reg_bank|xreg32[4][22]~q\ & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[5][22]~q\,
	datab => \UNI1|reg_bank|xreg32[4][22]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	combout => \UNI1|mux_alusrc|C[22]~391_combout\);

-- Location: LCCOMB_X26_Y11_N24
\UNI1|mux_alusrc|C[22]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~392_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & ((\UNI1|mux_alusrc|C[22]~391_combout\ & (\UNI1|reg_bank|xreg32[7][22]~q\)) # (!\UNI1|mux_alusrc|C[22]~391_combout\ & 
-- ((\UNI1|reg_bank|xreg32[6][22]~q\))))) # (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21) & (((\UNI1|mux_alusrc|C[22]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[7][22]~q\,
	datab => \UNI1|reg_bank|xreg32[6][22]~q\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(21),
	datad => \UNI1|mux_alusrc|C[22]~391_combout\,
	combout => \UNI1|mux_alusrc|C[22]~392_combout\);

-- Location: LCCOMB_X25_Y13_N2
\UNI1|mux_alusrc|C[22]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~393_combout\ = (\UNI1|mux_alusrc|C[12]~17_combout\ & ((\UNI1|mux_alusrc|C[12]~18_combout\ & ((\UNI1|mux_alusrc|C[22]~392_combout\))) # (!\UNI1|mux_alusrc|C[12]~18_combout\ & (\UNI1|reg_bank|xreg32[1][22]~q\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~17_combout\ & (\UNI1|mux_alusrc|C[12]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~17_combout\,
	datab => \UNI1|mux_alusrc|C[12]~18_combout\,
	datac => \UNI1|reg_bank|xreg32[1][22]~q\,
	datad => \UNI1|mux_alusrc|C[22]~392_combout\,
	combout => \UNI1|mux_alusrc|C[22]~393_combout\);

-- Location: LCCOMB_X25_Y13_N8
\UNI1|mux_alusrc|C[22]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~394_combout\ = (\UNI1|mux_alusrc|C[12]~14_combout\ & ((\UNI1|mux_alusrc|C[22]~393_combout\ & (\UNI1|reg_bank|xreg32[3][22]~q\)) # (!\UNI1|mux_alusrc|C[22]~393_combout\ & ((\UNI1|reg_bank|xreg32[2][22]~q\))))) # 
-- (!\UNI1|mux_alusrc|C[12]~14_combout\ & (((\UNI1|mux_alusrc|C[22]~393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|reg_bank|xreg32[3][22]~q\,
	datab => \UNI1|mux_alusrc|C[12]~14_combout\,
	datac => \UNI1|reg_bank|xreg32[2][22]~q\,
	datad => \UNI1|mux_alusrc|C[22]~393_combout\,
	combout => \UNI1|mux_alusrc|C[22]~394_combout\);

-- Location: LCCOMB_X25_Y12_N10
\UNI1|mux_alusrc|C[22]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~395_combout\ = (\UNI1|mux_alusrc|C[12]~13_combout\ & ((\UNI1|mux_alusrc|C[12]~10_combout\) # ((\UNI1|mux_alusrc|C[22]~390_combout\)))) # (!\UNI1|mux_alusrc|C[12]~13_combout\ & (!\UNI1|mux_alusrc|C[12]~10_combout\ & 
-- ((\UNI1|mux_alusrc|C[22]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~13_combout\,
	datab => \UNI1|mux_alusrc|C[12]~10_combout\,
	datac => \UNI1|mux_alusrc|C[22]~390_combout\,
	datad => \UNI1|mux_alusrc|C[22]~394_combout\,
	combout => \UNI1|mux_alusrc|C[22]~395_combout\);

-- Location: LCCOMB_X25_Y12_N0
\UNI1|mux_alusrc|C[22]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~398_combout\ = (\UNI1|mux_alusrc|C[12]~10_combout\ & ((\UNI1|mux_alusrc|C[22]~395_combout\ & ((\UNI1|mux_alusrc|C[22]~397_combout\))) # (!\UNI1|mux_alusrc|C[22]~395_combout\ & (\UNI1|mux_alusrc|C[22]~388_combout\)))) # 
-- (!\UNI1|mux_alusrc|C[12]~10_combout\ & (((\UNI1|mux_alusrc|C[22]~395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|mux_alusrc|C[12]~10_combout\,
	datab => \UNI1|mux_alusrc|C[22]~388_combout\,
	datac => \UNI1|mux_alusrc|C[22]~397_combout\,
	datad => \UNI1|mux_alusrc|C[22]~395_combout\,
	combout => \UNI1|mux_alusrc|C[22]~398_combout\);

-- Location: LCCOMB_X25_Y12_N6
\UNI1|mux_alusrc|C[22]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|mux_alusrc|C[22]~399_combout\ = (\UNI1|ctrl_unit|Mux7~0_combout\ & (((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[22]~398_combout\)))) # (!\UNI1|ctrl_unit|Mux7~0_combout\ & ((\UNI1|gen_imm|Mux9~0_combout\) # 
-- ((\UNI1|mux_alusrc|C[31]~25_combout\ & \UNI1|mux_alusrc|C[22]~398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux7~0_combout\,
	datab => \UNI1|gen_imm|Mux9~0_combout\,
	datac => \UNI1|mux_alusrc|C[31]~25_combout\,
	datad => \UNI1|mux_alusrc|C[22]~398_combout\,
	combout => \UNI1|mux_alusrc|C[22]~399_combout\);

-- Location: LCCOMB_X24_Y12_N30
\UNI1|alu_inst|adder|Add0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|alu_inst|adder|Add0~61_combout\ = \UNI1|mux_alusrc|C[22]~399_combout\ $ (((\UNI1|alu_ctrl_inst|Mux0~3_combout\ & \UNI1|alu_inst|subt_i~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_ctrl_inst|Mux0~3_combout\,
	datac => \UNI1|alu_inst|subt_i~2_combout\,
	datad => \UNI1|mux_alusrc|C[22]~399_combout\,
	combout => \UNI1|alu_inst|adder|Add0~61_combout\);

-- Location: LCCOMB_X22_Y15_N20
\UNI1|comb~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~5_combout\ = (!\UNI1|alu_inst|adder|Add0~56_combout\ & (!\UNI1|alu_inst|adder|Add0~53_combout\ & (!\UNI1|alu_inst|adder|Add0~50_combout\ & !\UNI1|alu_inst|adder|Add0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~56_combout\,
	datab => \UNI1|alu_inst|adder|Add0~53_combout\,
	datac => \UNI1|alu_inst|adder|Add0~50_combout\,
	datad => \UNI1|alu_inst|adder|Add0~59_combout\,
	combout => \UNI1|comb~5_combout\);

-- Location: LCCOMB_X22_Y15_N6
\UNI1|comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~2_combout\ = (!\UNI1|alu_inst|adder|Add0~29_combout\ & (!\UNI1|alu_inst|adder|Add0~26_combout\ & (!\UNI1|alu_inst|adder|Add0~32_combout\ & !\UNI1|alu_inst|adder|Add0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~29_combout\,
	datab => \UNI1|alu_inst|adder|Add0~26_combout\,
	datac => \UNI1|alu_inst|adder|Add0~32_combout\,
	datad => \UNI1|alu_inst|adder|Add0~35_combout\,
	combout => \UNI1|comb~2_combout\);

-- Location: LCCOMB_X23_Y13_N2
\UNI1|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~1_combout\ = (!\UNI1|alu_inst|adder|Add0~20_combout\ & (!\UNI1|alu_inst|adder|Add0~16_combout\ & (!\UNI1|alu_inst|adder|Add0~12_combout\ & !\UNI1|alu_inst|adder|Add0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~20_combout\,
	datab => \UNI1|alu_inst|adder|Add0~16_combout\,
	datac => \UNI1|alu_inst|adder|Add0~12_combout\,
	datad => \UNI1|alu_inst|adder|Add0~23_combout\,
	combout => \UNI1|comb~1_combout\);

-- Location: LCCOMB_X23_Y13_N8
\UNI1|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~0_combout\ = (!\UNI1|alu_inst|adder|Add0~4_combout\ & (!\UNI1|alu_inst|adder|Add0~8_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) $ (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datab => \UNI1|alu_inst|adder|Add0~4_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|alu_inst|adder|Add0~8_combout\,
	combout => \UNI1|comb~0_combout\);

-- Location: LCCOMB_X22_Y15_N28
\UNI1|comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~3_combout\ = (!\UNI1|alu_inst|adder|Add0~41_combout\ & (!\UNI1|alu_inst|adder|Add0~44_combout\ & (!\UNI1|alu_inst|adder|Add0~38_combout\ & !\UNI1|alu_inst|adder|Add0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~41_combout\,
	datab => \UNI1|alu_inst|adder|Add0~44_combout\,
	datac => \UNI1|alu_inst|adder|Add0~38_combout\,
	datad => \UNI1|alu_inst|adder|Add0~47_combout\,
	combout => \UNI1|comb~3_combout\);

-- Location: LCCOMB_X22_Y15_N10
\UNI1|comb~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~4_combout\ = (\UNI1|comb~2_combout\ & (\UNI1|comb~1_combout\ & (\UNI1|comb~0_combout\ & \UNI1|comb~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|comb~2_combout\,
	datab => \UNI1|comb~1_combout\,
	datac => \UNI1|comb~0_combout\,
	datad => \UNI1|comb~3_combout\,
	combout => \UNI1|comb~4_combout\);

-- Location: LCCOMB_X22_Y15_N4
\UNI1|comb~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~6_combout\ = (!\UNI1|alu_inst|adder|Add0~74_combout\ & (\UNI1|comb~5_combout\ & (!\UNI1|alu_inst|adder|Add0~77_combout\ & \UNI1|comb~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~74_combout\,
	datab => \UNI1|comb~5_combout\,
	datac => \UNI1|alu_inst|adder|Add0~77_combout\,
	datad => \UNI1|comb~4_combout\,
	combout => \UNI1|comb~6_combout\);

-- Location: LCCOMB_X23_Y11_N22
\UNI1|comb~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~7_combout\ = (!\UNI1|alu_inst|adder|Add0~66_combout\ & (!\UNI1|alu_inst|adder|Add0~70_combout\ & (!\UNI1|alu_inst|adder|Add0~68_combout\ & !\UNI1|alu_inst|adder|Add0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~66_combout\,
	datab => \UNI1|alu_inst|adder|Add0~70_combout\,
	datac => \UNI1|alu_inst|adder|Add0~68_combout\,
	datad => \UNI1|alu_inst|adder|Add0~72_combout\,
	combout => \UNI1|comb~7_combout\);

-- Location: LCCOMB_X23_Y11_N30
\UNI1|comb~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~9_combout\ = (\UNI1|alu_inst|adder|Add0~96_combout\) # ((\UNI1|alu_inst|adder|Add0~94_combout\) # (\UNI1|alu_inst|adder|Add0~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~96_combout\,
	datab => \UNI1|alu_inst|adder|Add0~94_combout\,
	datad => \UNI1|alu_inst|adder|Add0~101_combout\,
	combout => \UNI1|comb~9_combout\);

-- Location: LCCOMB_X23_Y11_N20
\UNI1|comb~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~8_combout\ = (!\UNI1|alu_inst|adder|Add0~86_combout\ & (!\UNI1|alu_inst|adder|Add0~84_combout\ & (!\UNI1|alu_inst|adder|Add0~98_combout\ & !\UNI1|alu_inst|adder|Add0~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|alu_inst|adder|Add0~86_combout\,
	datab => \UNI1|alu_inst|adder|Add0~84_combout\,
	datac => \UNI1|alu_inst|adder|Add0~98_combout\,
	datad => \UNI1|alu_inst|adder|Add0~89_combout\,
	combout => \UNI1|comb~8_combout\);

-- Location: LCCOMB_X23_Y11_N26
\UNI1|comb~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~10_combout\ = (\UNI1|comb~7_combout\ & (!\UNI1|alu_inst|adder|Add0~80_combout\ & (!\UNI1|comb~9_combout\ & \UNI1|comb~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|comb~7_combout\,
	datab => \UNI1|alu_inst|adder|Add0~80_combout\,
	datac => \UNI1|comb~9_combout\,
	datad => \UNI1|comb~8_combout\,
	combout => \UNI1|comb~10_combout\);

-- Location: LCCOMB_X22_Y15_N30
\UNI1|comb~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|comb~11_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)) # ((\UNI1|comb~6_combout\ & \UNI1|comb~10_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & (((\UNI1|comb~6_combout\ & \UNI1|comb~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|comb~6_combout\,
	datad => \UNI1|comb~10_combout\,
	combout => \UNI1|comb~11_combout\);

-- Location: FF_X13_Y15_N3
\UNI1|PC_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|adder_pcimm_inst|Add1~2_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(1));

-- Location: LCCOMB_X13_Y15_N4
\UNI1|adder_pcimm_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~4_combout\ = ((\UNI1|PC_i\(2) $ (\UNI1|gen_imm|Mux29~0_combout\ $ (!\UNI1|adder_pcimm_inst|Add1~3\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~5\ = CARRY((\UNI1|PC_i\(2) & ((\UNI1|gen_imm|Mux29~0_combout\) # (!\UNI1|adder_pcimm_inst|Add1~3\))) # (!\UNI1|PC_i\(2) & (\UNI1|gen_imm|Mux29~0_combout\ & !\UNI1|adder_pcimm_inst|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(2),
	datab => \UNI1|gen_imm|Mux29~0_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~3\,
	combout => \UNI1|adder_pcimm_inst|Add1~4_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~5\);

-- Location: LCCOMB_X13_Y15_N6
\UNI1|adder_pcimm_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~6_combout\ = (\UNI1|gen_imm|Mux28~0_combout\ & ((\UNI1|PC_i\(3) & (\UNI1|adder_pcimm_inst|Add1~5\ & VCC)) # (!\UNI1|PC_i\(3) & (!\UNI1|adder_pcimm_inst|Add1~5\)))) # (!\UNI1|gen_imm|Mux28~0_combout\ & ((\UNI1|PC_i\(3) & 
-- (!\UNI1|adder_pcimm_inst|Add1~5\)) # (!\UNI1|PC_i\(3) & ((\UNI1|adder_pcimm_inst|Add1~5\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~7\ = CARRY((\UNI1|gen_imm|Mux28~0_combout\ & (!\UNI1|PC_i\(3) & !\UNI1|adder_pcimm_inst|Add1~5\)) # (!\UNI1|gen_imm|Mux28~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~5\) # (!\UNI1|PC_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux28~0_combout\,
	datab => \UNI1|PC_i\(3),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~5\,
	combout => \UNI1|adder_pcimm_inst|Add1~6_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~7\);

-- Location: LCCOMB_X13_Y15_N8
\UNI1|adder_pcimm_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~8_combout\ = ((\UNI1|gen_imm|Mux27~1_combout\ $ (\UNI1|PC_i\(4) $ (!\UNI1|adder_pcimm_inst|Add1~7\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~9\ = CARRY((\UNI1|gen_imm|Mux27~1_combout\ & ((\UNI1|PC_i\(4)) # (!\UNI1|adder_pcimm_inst|Add1~7\))) # (!\UNI1|gen_imm|Mux27~1_combout\ & (\UNI1|PC_i\(4) & !\UNI1|adder_pcimm_inst|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux27~1_combout\,
	datab => \UNI1|PC_i\(4),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~7\,
	combout => \UNI1|adder_pcimm_inst|Add1~8_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~9\);

-- Location: LCCOMB_X13_Y15_N10
\UNI1|adder_pcimm_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~10_combout\ = (\UNI1|PC_i\(5) & ((\UNI1|gen_imm|Mux26~0_combout\ & (\UNI1|adder_pcimm_inst|Add1~9\ & VCC)) # (!\UNI1|gen_imm|Mux26~0_combout\ & (!\UNI1|adder_pcimm_inst|Add1~9\)))) # (!\UNI1|PC_i\(5) & 
-- ((\UNI1|gen_imm|Mux26~0_combout\ & (!\UNI1|adder_pcimm_inst|Add1~9\)) # (!\UNI1|gen_imm|Mux26~0_combout\ & ((\UNI1|adder_pcimm_inst|Add1~9\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~11\ = CARRY((\UNI1|PC_i\(5) & (!\UNI1|gen_imm|Mux26~0_combout\ & !\UNI1|adder_pcimm_inst|Add1~9\)) # (!\UNI1|PC_i\(5) & ((!\UNI1|adder_pcimm_inst|Add1~9\) # (!\UNI1|gen_imm|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(5),
	datab => \UNI1|gen_imm|Mux26~0_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~9\,
	combout => \UNI1|adder_pcimm_inst|Add1~10_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~11\);

-- Location: LCCOMB_X13_Y15_N12
\UNI1|adder_pcimm_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~12_combout\ = ((\UNI1|gen_imm|Mux25~0_combout\ $ (\UNI1|PC_i\(6) $ (!\UNI1|adder_pcimm_inst|Add1~11\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~13\ = CARRY((\UNI1|gen_imm|Mux25~0_combout\ & ((\UNI1|PC_i\(6)) # (!\UNI1|adder_pcimm_inst|Add1~11\))) # (!\UNI1|gen_imm|Mux25~0_combout\ & (\UNI1|PC_i\(6) & !\UNI1|adder_pcimm_inst|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux25~0_combout\,
	datab => \UNI1|PC_i\(6),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~11\,
	combout => \UNI1|adder_pcimm_inst|Add1~12_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~13\);

-- Location: LCCOMB_X13_Y15_N14
\UNI1|adder_pcimm_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~14_combout\ = (\UNI1|PC_i\(7) & ((\UNI1|gen_imm|Mux24~1_combout\ & (\UNI1|adder_pcimm_inst|Add1~13\ & VCC)) # (!\UNI1|gen_imm|Mux24~1_combout\ & (!\UNI1|adder_pcimm_inst|Add1~13\)))) # (!\UNI1|PC_i\(7) & 
-- ((\UNI1|gen_imm|Mux24~1_combout\ & (!\UNI1|adder_pcimm_inst|Add1~13\)) # (!\UNI1|gen_imm|Mux24~1_combout\ & ((\UNI1|adder_pcimm_inst|Add1~13\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~15\ = CARRY((\UNI1|PC_i\(7) & (!\UNI1|gen_imm|Mux24~1_combout\ & !\UNI1|adder_pcimm_inst|Add1~13\)) # (!\UNI1|PC_i\(7) & ((!\UNI1|adder_pcimm_inst|Add1~13\) # (!\UNI1|gen_imm|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(7),
	datab => \UNI1|gen_imm|Mux24~1_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~13\,
	combout => \UNI1|adder_pcimm_inst|Add1~14_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~15\);

-- Location: LCCOMB_X13_Y15_N16
\UNI1|adder_pcimm_inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~16_combout\ = ((\UNI1|PC_i\(8) $ (\UNI1|gen_imm|Mux23~0_combout\ $ (!\UNI1|adder_pcimm_inst|Add1~15\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~17\ = CARRY((\UNI1|PC_i\(8) & ((\UNI1|gen_imm|Mux23~0_combout\) # (!\UNI1|adder_pcimm_inst|Add1~15\))) # (!\UNI1|PC_i\(8) & (\UNI1|gen_imm|Mux23~0_combout\ & !\UNI1|adder_pcimm_inst|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(8),
	datab => \UNI1|gen_imm|Mux23~0_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~15\,
	combout => \UNI1|adder_pcimm_inst|Add1~16_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~17\);

-- Location: LCCOMB_X13_Y15_N18
\UNI1|adder_pcimm_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~18_combout\ = (\UNI1|gen_imm|Mux22~0_combout\ & ((\UNI1|PC_i\(9) & (\UNI1|adder_pcimm_inst|Add1~17\ & VCC)) # (!\UNI1|PC_i\(9) & (!\UNI1|adder_pcimm_inst|Add1~17\)))) # (!\UNI1|gen_imm|Mux22~0_combout\ & ((\UNI1|PC_i\(9) & 
-- (!\UNI1|adder_pcimm_inst|Add1~17\)) # (!\UNI1|PC_i\(9) & ((\UNI1|adder_pcimm_inst|Add1~17\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~19\ = CARRY((\UNI1|gen_imm|Mux22~0_combout\ & (!\UNI1|PC_i\(9) & !\UNI1|adder_pcimm_inst|Add1~17\)) # (!\UNI1|gen_imm|Mux22~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~17\) # (!\UNI1|PC_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux22~0_combout\,
	datab => \UNI1|PC_i\(9),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~17\,
	combout => \UNI1|adder_pcimm_inst|Add1~18_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~19\);

-- Location: LCCOMB_X13_Y15_N20
\UNI1|adder_pcimm_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~20_combout\ = ((\UNI1|gen_imm|Mux21~0_combout\ $ (\UNI1|PC_i\(10) $ (!\UNI1|adder_pcimm_inst|Add1~19\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~21\ = CARRY((\UNI1|gen_imm|Mux21~0_combout\ & ((\UNI1|PC_i\(10)) # (!\UNI1|adder_pcimm_inst|Add1~19\))) # (!\UNI1|gen_imm|Mux21~0_combout\ & (\UNI1|PC_i\(10) & !\UNI1|adder_pcimm_inst|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux21~0_combout\,
	datab => \UNI1|PC_i\(10),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~19\,
	combout => \UNI1|adder_pcimm_inst|Add1~20_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~21\);

-- Location: LCCOMB_X13_Y15_N22
\UNI1|adder_pcimm_inst|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~22_combout\ = (\UNI1|PC_i\(11) & ((\UNI1|gen_imm|Mux20~5_combout\ & (\UNI1|adder_pcimm_inst|Add1~21\ & VCC)) # (!\UNI1|gen_imm|Mux20~5_combout\ & (!\UNI1|adder_pcimm_inst|Add1~21\)))) # (!\UNI1|PC_i\(11) & 
-- ((\UNI1|gen_imm|Mux20~5_combout\ & (!\UNI1|adder_pcimm_inst|Add1~21\)) # (!\UNI1|gen_imm|Mux20~5_combout\ & ((\UNI1|adder_pcimm_inst|Add1~21\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~23\ = CARRY((\UNI1|PC_i\(11) & (!\UNI1|gen_imm|Mux20~5_combout\ & !\UNI1|adder_pcimm_inst|Add1~21\)) # (!\UNI1|PC_i\(11) & ((!\UNI1|adder_pcimm_inst|Add1~21\) # (!\UNI1|gen_imm|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(11),
	datab => \UNI1|gen_imm|Mux20~5_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~21\,
	combout => \UNI1|adder_pcimm_inst|Add1~22_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~23\);

-- Location: FF_X14_Y15_N21
\UNI1|PC_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[11]~48_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~22_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(11));

-- Location: LCCOMB_X19_Y16_N8
\UNI1|gen_imm|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux21~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30) & (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux24~0_combout\) # (\UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(30),
	datab => \UNI1|gen_imm|Mux30~0_combout\,
	datac => \UNI1|gen_imm|Mux24~0_combout\,
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux21~0_combout\);

-- Location: FF_X14_Y15_N19
\UNI1|PC_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[10]~46_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~20_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(10));

-- Location: LCCOMB_X19_Y16_N18
\UNI1|gen_imm|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux22~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29) & (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux24~0_combout\) # (\UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux24~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(29),
	datac => \UNI1|gen_imm|Mux30~0_combout\,
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux22~0_combout\);

-- Location: FF_X14_Y15_N17
\UNI1|PC_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[9]~44_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~18_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(9));

-- Location: LCCOMB_X19_Y16_N16
\UNI1|gen_imm|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux23~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28) & (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux24~0_combout\) # (\UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(28),
	datab => \UNI1|gen_imm|Mux30~0_combout\,
	datac => \UNI1|gen_imm|Mux24~0_combout\,
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux23~0_combout\);

-- Location: FF_X14_Y15_N15
\UNI1|PC_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[8]~42_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~16_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(8));

-- Location: LCCOMB_X19_Y16_N30
\UNI1|gen_imm|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux24~1_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27) & (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux24~0_combout\) # (\UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(27),
	datab => \UNI1|gen_imm|Mux30~0_combout\,
	datac => \UNI1|gen_imm|Mux24~0_combout\,
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux24~1_combout\);

-- Location: FF_X14_Y15_N13
\UNI1|PC_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[7]~40_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~14_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(7));

-- Location: LCCOMB_X19_Y16_N12
\UNI1|gen_imm|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux25~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26) & (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux24~0_combout\) # (\UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(26),
	datab => \UNI1|gen_imm|Mux30~0_combout\,
	datac => \UNI1|gen_imm|Mux24~0_combout\,
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux25~0_combout\);

-- Location: FF_X14_Y15_N11
\UNI1|PC_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[6]~38_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~12_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(6));

-- Location: LCCOMB_X19_Y16_N0
\UNI1|ctrl_unit|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|ctrl_unit|Mux8~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	combout => \UNI1|ctrl_unit|Mux8~0_combout\);

-- Location: LCCOMB_X19_Y16_N26
\UNI1|gen_imm|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux24~0_combout\ = (\UNI1|ctrl_unit|Mux8~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2)) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|ctrl_unit|Mux8~0_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \UNI1|gen_imm|Mux24~0_combout\);

-- Location: LCCOMB_X19_Y16_N2
\UNI1|gen_imm|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux26~0_combout\ = (\UNI1|gen_imm|Mux30~0_combout\ & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25) & ((\UNI1|gen_imm|Mux24~0_combout\) # (\UNI1|gen_imm|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux24~0_combout\,
	datab => \UNI1|gen_imm|Mux30~0_combout\,
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(25),
	datad => \UNI1|gen_imm|Mux20~1_combout\,
	combout => \UNI1|gen_imm|Mux26~0_combout\);

-- Location: FF_X14_Y15_N9
\UNI1|PC_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[5]~36_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~10_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(5));

-- Location: LCCOMB_X14_Y13_N8
\UNI1|gen_imm|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux27~1_combout\ = (\UNI1|gen_imm|Mux30~2_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24)) # ((\UNI1|gen_imm|Mux27~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11))))) # 
-- (!\UNI1|gen_imm|Mux30~2_combout\ & (((\UNI1|gen_imm|Mux27~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux30~2_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(24),
	datac => \UNI1|gen_imm|Mux27~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(11),
	combout => \UNI1|gen_imm|Mux27~1_combout\);

-- Location: FF_X14_Y15_N7
\UNI1|PC_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[4]~34_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~8_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(4));

-- Location: LCCOMB_X14_Y13_N26
\UNI1|gen_imm|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux28~0_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10) & ((\UNI1|gen_imm|Mux27~0_combout\) # ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & \UNI1|gen_imm|Mux30~2_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23) & ((\UNI1|gen_imm|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(10),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(23),
	datac => \UNI1|gen_imm|Mux27~0_combout\,
	datad => \UNI1|gen_imm|Mux30~2_combout\,
	combout => \UNI1|gen_imm|Mux28~0_combout\);

-- Location: FF_X14_Y15_N5
\UNI1|PC_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[3]~32_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~6_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(3));

-- Location: LCCOMB_X14_Y13_N24
\UNI1|gen_imm|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux31~3_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) & !\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \UNI1|gen_imm|Mux31~3_combout\);

-- Location: LCCOMB_X14_Y13_N20
\UNI1|gen_imm|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux30~1_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & 
-- \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(5),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(4),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	combout => \UNI1|gen_imm|Mux30~1_combout\);

-- Location: LCCOMB_X14_Y13_N6
\UNI1|gen_imm|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux30~2_combout\ = (\UNI1|gen_imm|Mux30~0_combout\ & ((\UNI1|gen_imm|Mux30~1_combout\) # ((!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & \UNI1|gen_imm|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datab => \UNI1|gen_imm|Mux31~3_combout\,
	datac => \UNI1|gen_imm|Mux30~0_combout\,
	datad => \UNI1|gen_imm|Mux30~1_combout\,
	combout => \UNI1|gen_imm|Mux30~2_combout\);

-- Location: LCCOMB_X14_Y13_N16
\UNI1|gen_imm|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux29~0_combout\ = (\UNI1|gen_imm|Mux30~2_combout\ & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22)) # ((\UNI1|gen_imm|Mux27~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (!\UNI1|gen_imm|Mux30~2_combout\ & (((\UNI1|gen_imm|Mux27~0_combout\ & \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux30~2_combout\,
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(22),
	datac => \UNI1|gen_imm|Mux27~0_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(9),
	combout => \UNI1|gen_imm|Mux29~0_combout\);

-- Location: FF_X14_Y15_N1
\UNI1|PC_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[2]~feeder_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~4_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(2));

-- Location: LCCOMB_X18_Y13_N4
\UNI1|gen_imm|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux31~2_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & ((\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2) & (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(2),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(6),
	datac => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(7),
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	combout => \UNI1|gen_imm|Mux31~2_combout\);

-- Location: LCCOMB_X18_Y13_N22
\UNI1|gen_imm|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux31~4_combout\ = (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & ((\UNI1|gen_imm|Mux31~3_combout\) # ((\UNI1|gen_imm|Mux31~2_combout\ & \UNI1|ctrl_unit|Mux8~0_combout\)))) # 
-- (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20) & (((\UNI1|gen_imm|Mux31~2_combout\ & \UNI1|ctrl_unit|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(20),
	datab => \UNI1|gen_imm|Mux31~3_combout\,
	datac => \UNI1|gen_imm|Mux31~2_combout\,
	datad => \UNI1|ctrl_unit|Mux8~0_combout\,
	combout => \UNI1|gen_imm|Mux31~4_combout\);

-- Location: LCCOMB_X18_Y13_N24
\UNI1|gen_imm|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|gen_imm|Mux31~5_combout\ = (!\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3) & (\UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0) & (\UNI1|gen_imm|Mux31~4_combout\ & 
-- \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(3),
	datab => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(0),
	datac => \UNI1|gen_imm|Mux31~4_combout\,
	datad => \UNI1|MemI_inst|altsyncram_component|auto_generated|q_a\(1),
	combout => \UNI1|gen_imm|Mux31~5_combout\);

-- Location: FF_X13_Y15_N1
\UNI1|PC_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|adder_pcimm_inst|Add1~0_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	ena => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(0));

-- Location: LCCOMB_X14_Y15_N22
\UNI1|PC_i[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[12]~50_combout\ = (\UNI1|PC_i\(12) & (\UNI1|PC_i[11]~49\ $ (GND))) # (!\UNI1|PC_i\(12) & (!\UNI1|PC_i[11]~49\ & VCC))
-- \UNI1|PC_i[12]~51\ = CARRY((\UNI1|PC_i\(12) & !\UNI1|PC_i[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(12),
	datad => VCC,
	cin => \UNI1|PC_i[11]~49\,
	combout => \UNI1|PC_i[12]~50_combout\,
	cout => \UNI1|PC_i[12]~51\);

-- Location: LCCOMB_X13_Y15_N24
\UNI1|adder_pcimm_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~24_combout\ = ((\UNI1|gen_imm|Mux19~2_combout\ $ (\UNI1|PC_i\(12) $ (!\UNI1|adder_pcimm_inst|Add1~23\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~25\ = CARRY((\UNI1|gen_imm|Mux19~2_combout\ & ((\UNI1|PC_i\(12)) # (!\UNI1|adder_pcimm_inst|Add1~23\))) # (!\UNI1|gen_imm|Mux19~2_combout\ & (\UNI1|PC_i\(12) & !\UNI1|adder_pcimm_inst|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux19~2_combout\,
	datab => \UNI1|PC_i\(12),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~23\,
	combout => \UNI1|adder_pcimm_inst|Add1~24_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~25\);

-- Location: FF_X14_Y15_N23
\UNI1|PC_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[12]~50_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~24_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(12));

-- Location: LCCOMB_X14_Y15_N24
\UNI1|PC_i[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[13]~52_combout\ = (\UNI1|PC_i\(13) & (!\UNI1|PC_i[12]~51\)) # (!\UNI1|PC_i\(13) & ((\UNI1|PC_i[12]~51\) # (GND)))
-- \UNI1|PC_i[13]~53\ = CARRY((!\UNI1|PC_i[12]~51\) # (!\UNI1|PC_i\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(13),
	datad => VCC,
	cin => \UNI1|PC_i[12]~51\,
	combout => \UNI1|PC_i[13]~52_combout\,
	cout => \UNI1|PC_i[13]~53\);

-- Location: LCCOMB_X13_Y15_N26
\UNI1|adder_pcimm_inst|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~26_combout\ = (\UNI1|PC_i\(13) & ((\UNI1|gen_imm|Mux18~1_combout\ & (\UNI1|adder_pcimm_inst|Add1~25\ & VCC)) # (!\UNI1|gen_imm|Mux18~1_combout\ & (!\UNI1|adder_pcimm_inst|Add1~25\)))) # (!\UNI1|PC_i\(13) & 
-- ((\UNI1|gen_imm|Mux18~1_combout\ & (!\UNI1|adder_pcimm_inst|Add1~25\)) # (!\UNI1|gen_imm|Mux18~1_combout\ & ((\UNI1|adder_pcimm_inst|Add1~25\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~27\ = CARRY((\UNI1|PC_i\(13) & (!\UNI1|gen_imm|Mux18~1_combout\ & !\UNI1|adder_pcimm_inst|Add1~25\)) # (!\UNI1|PC_i\(13) & ((!\UNI1|adder_pcimm_inst|Add1~25\) # (!\UNI1|gen_imm|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(13),
	datab => \UNI1|gen_imm|Mux18~1_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~25\,
	combout => \UNI1|adder_pcimm_inst|Add1~26_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~27\);

-- Location: FF_X14_Y15_N25
\UNI1|PC_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[13]~52_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~26_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(13));

-- Location: LCCOMB_X14_Y15_N26
\UNI1|PC_i[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[14]~54_combout\ = (\UNI1|PC_i\(14) & (\UNI1|PC_i[13]~53\ $ (GND))) # (!\UNI1|PC_i\(14) & (!\UNI1|PC_i[13]~53\ & VCC))
-- \UNI1|PC_i[14]~55\ = CARRY((\UNI1|PC_i\(14) & !\UNI1|PC_i[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(14),
	datad => VCC,
	cin => \UNI1|PC_i[13]~53\,
	combout => \UNI1|PC_i[14]~54_combout\,
	cout => \UNI1|PC_i[14]~55\);

-- Location: LCCOMB_X13_Y15_N28
\UNI1|adder_pcimm_inst|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~28_combout\ = ((\UNI1|gen_imm|Mux17~0_combout\ $ (\UNI1|PC_i\(14) $ (!\UNI1|adder_pcimm_inst|Add1~27\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~29\ = CARRY((\UNI1|gen_imm|Mux17~0_combout\ & ((\UNI1|PC_i\(14)) # (!\UNI1|adder_pcimm_inst|Add1~27\))) # (!\UNI1|gen_imm|Mux17~0_combout\ & (\UNI1|PC_i\(14) & !\UNI1|adder_pcimm_inst|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux17~0_combout\,
	datab => \UNI1|PC_i\(14),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~27\,
	combout => \UNI1|adder_pcimm_inst|Add1~28_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~29\);

-- Location: FF_X14_Y15_N27
\UNI1|PC_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[14]~54_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~28_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(14));

-- Location: LCCOMB_X14_Y15_N28
\UNI1|PC_i[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[15]~56_combout\ = (\UNI1|PC_i\(15) & (!\UNI1|PC_i[14]~55\)) # (!\UNI1|PC_i\(15) & ((\UNI1|PC_i[14]~55\) # (GND)))
-- \UNI1|PC_i[15]~57\ = CARRY((!\UNI1|PC_i[14]~55\) # (!\UNI1|PC_i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(15),
	datad => VCC,
	cin => \UNI1|PC_i[14]~55\,
	combout => \UNI1|PC_i[15]~56_combout\,
	cout => \UNI1|PC_i[15]~57\);

-- Location: LCCOMB_X13_Y15_N30
\UNI1|adder_pcimm_inst|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~30_combout\ = (\UNI1|gen_imm|Mux16~0_combout\ & ((\UNI1|PC_i\(15) & (\UNI1|adder_pcimm_inst|Add1~29\ & VCC)) # (!\UNI1|PC_i\(15) & (!\UNI1|adder_pcimm_inst|Add1~29\)))) # (!\UNI1|gen_imm|Mux16~0_combout\ & ((\UNI1|PC_i\(15) & 
-- (!\UNI1|adder_pcimm_inst|Add1~29\)) # (!\UNI1|PC_i\(15) & ((\UNI1|adder_pcimm_inst|Add1~29\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~31\ = CARRY((\UNI1|gen_imm|Mux16~0_combout\ & (!\UNI1|PC_i\(15) & !\UNI1|adder_pcimm_inst|Add1~29\)) # (!\UNI1|gen_imm|Mux16~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~29\) # (!\UNI1|PC_i\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux16~0_combout\,
	datab => \UNI1|PC_i\(15),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~29\,
	combout => \UNI1|adder_pcimm_inst|Add1~30_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~31\);

-- Location: FF_X14_Y15_N29
\UNI1|PC_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[15]~56_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~30_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(15));

-- Location: LCCOMB_X14_Y15_N30
\UNI1|PC_i[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[16]~58_combout\ = (\UNI1|PC_i\(16) & (\UNI1|PC_i[15]~57\ $ (GND))) # (!\UNI1|PC_i\(16) & (!\UNI1|PC_i[15]~57\ & VCC))
-- \UNI1|PC_i[16]~59\ = CARRY((\UNI1|PC_i\(16) & !\UNI1|PC_i[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(16),
	datad => VCC,
	cin => \UNI1|PC_i[15]~57\,
	combout => \UNI1|PC_i[16]~58_combout\,
	cout => \UNI1|PC_i[16]~59\);

-- Location: LCCOMB_X13_Y14_N0
\UNI1|adder_pcimm_inst|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~32_combout\ = ((\UNI1|gen_imm|Mux15~0_combout\ $ (\UNI1|PC_i\(16) $ (!\UNI1|adder_pcimm_inst|Add1~31\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~33\ = CARRY((\UNI1|gen_imm|Mux15~0_combout\ & ((\UNI1|PC_i\(16)) # (!\UNI1|adder_pcimm_inst|Add1~31\))) # (!\UNI1|gen_imm|Mux15~0_combout\ & (\UNI1|PC_i\(16) & !\UNI1|adder_pcimm_inst|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux15~0_combout\,
	datab => \UNI1|PC_i\(16),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~31\,
	combout => \UNI1|adder_pcimm_inst|Add1~32_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~33\);

-- Location: FF_X14_Y15_N31
\UNI1|PC_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[16]~58_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~32_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(16));

-- Location: LCCOMB_X14_Y14_N0
\UNI1|PC_i[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[17]~60_combout\ = (\UNI1|PC_i\(17) & (!\UNI1|PC_i[16]~59\)) # (!\UNI1|PC_i\(17) & ((\UNI1|PC_i[16]~59\) # (GND)))
-- \UNI1|PC_i[17]~61\ = CARRY((!\UNI1|PC_i[16]~59\) # (!\UNI1|PC_i\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(17),
	datad => VCC,
	cin => \UNI1|PC_i[16]~59\,
	combout => \UNI1|PC_i[17]~60_combout\,
	cout => \UNI1|PC_i[17]~61\);

-- Location: LCCOMB_X13_Y14_N2
\UNI1|adder_pcimm_inst|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~34_combout\ = (\UNI1|gen_imm|Mux14~0_combout\ & ((\UNI1|PC_i\(17) & (\UNI1|adder_pcimm_inst|Add1~33\ & VCC)) # (!\UNI1|PC_i\(17) & (!\UNI1|adder_pcimm_inst|Add1~33\)))) # (!\UNI1|gen_imm|Mux14~0_combout\ & ((\UNI1|PC_i\(17) & 
-- (!\UNI1|adder_pcimm_inst|Add1~33\)) # (!\UNI1|PC_i\(17) & ((\UNI1|adder_pcimm_inst|Add1~33\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~35\ = CARRY((\UNI1|gen_imm|Mux14~0_combout\ & (!\UNI1|PC_i\(17) & !\UNI1|adder_pcimm_inst|Add1~33\)) # (!\UNI1|gen_imm|Mux14~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~33\) # (!\UNI1|PC_i\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux14~0_combout\,
	datab => \UNI1|PC_i\(17),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~33\,
	combout => \UNI1|adder_pcimm_inst|Add1~34_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~35\);

-- Location: FF_X14_Y14_N1
\UNI1|PC_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[17]~60_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~34_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(17));

-- Location: LCCOMB_X14_Y14_N2
\UNI1|PC_i[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[18]~62_combout\ = (\UNI1|PC_i\(18) & (\UNI1|PC_i[17]~61\ $ (GND))) # (!\UNI1|PC_i\(18) & (!\UNI1|PC_i[17]~61\ & VCC))
-- \UNI1|PC_i[18]~63\ = CARRY((\UNI1|PC_i\(18) & !\UNI1|PC_i[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(18),
	datad => VCC,
	cin => \UNI1|PC_i[17]~61\,
	combout => \UNI1|PC_i[18]~62_combout\,
	cout => \UNI1|PC_i[18]~63\);

-- Location: LCCOMB_X13_Y14_N4
\UNI1|adder_pcimm_inst|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~36_combout\ = ((\UNI1|gen_imm|Mux13~0_combout\ $ (\UNI1|PC_i\(18) $ (!\UNI1|adder_pcimm_inst|Add1~35\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~37\ = CARRY((\UNI1|gen_imm|Mux13~0_combout\ & ((\UNI1|PC_i\(18)) # (!\UNI1|adder_pcimm_inst|Add1~35\))) # (!\UNI1|gen_imm|Mux13~0_combout\ & (\UNI1|PC_i\(18) & !\UNI1|adder_pcimm_inst|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux13~0_combout\,
	datab => \UNI1|PC_i\(18),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~35\,
	combout => \UNI1|adder_pcimm_inst|Add1~36_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~37\);

-- Location: FF_X14_Y14_N3
\UNI1|PC_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[18]~62_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~36_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(18));

-- Location: LCCOMB_X14_Y14_N4
\UNI1|PC_i[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[19]~64_combout\ = (\UNI1|PC_i\(19) & (!\UNI1|PC_i[18]~63\)) # (!\UNI1|PC_i\(19) & ((\UNI1|PC_i[18]~63\) # (GND)))
-- \UNI1|PC_i[19]~65\ = CARRY((!\UNI1|PC_i[18]~63\) # (!\UNI1|PC_i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(19),
	datad => VCC,
	cin => \UNI1|PC_i[18]~63\,
	combout => \UNI1|PC_i[19]~64_combout\,
	cout => \UNI1|PC_i[19]~65\);

-- Location: LCCOMB_X13_Y14_N6
\UNI1|adder_pcimm_inst|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~38_combout\ = (\UNI1|PC_i\(19) & ((\UNI1|gen_imm|Mux12~0_combout\ & (\UNI1|adder_pcimm_inst|Add1~37\ & VCC)) # (!\UNI1|gen_imm|Mux12~0_combout\ & (!\UNI1|adder_pcimm_inst|Add1~37\)))) # (!\UNI1|PC_i\(19) & 
-- ((\UNI1|gen_imm|Mux12~0_combout\ & (!\UNI1|adder_pcimm_inst|Add1~37\)) # (!\UNI1|gen_imm|Mux12~0_combout\ & ((\UNI1|adder_pcimm_inst|Add1~37\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~39\ = CARRY((\UNI1|PC_i\(19) & (!\UNI1|gen_imm|Mux12~0_combout\ & !\UNI1|adder_pcimm_inst|Add1~37\)) # (!\UNI1|PC_i\(19) & ((!\UNI1|adder_pcimm_inst|Add1~37\) # (!\UNI1|gen_imm|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(19),
	datab => \UNI1|gen_imm|Mux12~0_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~37\,
	combout => \UNI1|adder_pcimm_inst|Add1~38_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~39\);

-- Location: FF_X14_Y14_N5
\UNI1|PC_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[19]~64_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~38_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(19));

-- Location: LCCOMB_X14_Y14_N6
\UNI1|PC_i[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[20]~66_combout\ = (\UNI1|PC_i\(20) & (\UNI1|PC_i[19]~65\ $ (GND))) # (!\UNI1|PC_i\(20) & (!\UNI1|PC_i[19]~65\ & VCC))
-- \UNI1|PC_i[20]~67\ = CARRY((\UNI1|PC_i\(20) & !\UNI1|PC_i[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(20),
	datad => VCC,
	cin => \UNI1|PC_i[19]~65\,
	combout => \UNI1|PC_i[20]~66_combout\,
	cout => \UNI1|PC_i[20]~67\);

-- Location: LCCOMB_X13_Y14_N8
\UNI1|adder_pcimm_inst|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~40_combout\ = ((\UNI1|PC_i\(20) $ (\UNI1|gen_imm|Mux11~1_combout\ $ (!\UNI1|adder_pcimm_inst|Add1~39\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~41\ = CARRY((\UNI1|PC_i\(20) & ((\UNI1|gen_imm|Mux11~1_combout\) # (!\UNI1|adder_pcimm_inst|Add1~39\))) # (!\UNI1|PC_i\(20) & (\UNI1|gen_imm|Mux11~1_combout\ & !\UNI1|adder_pcimm_inst|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(20),
	datab => \UNI1|gen_imm|Mux11~1_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~39\,
	combout => \UNI1|adder_pcimm_inst|Add1~40_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~41\);

-- Location: FF_X14_Y14_N7
\UNI1|PC_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[20]~66_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~40_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(20));

-- Location: LCCOMB_X14_Y14_N8
\UNI1|PC_i[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[21]~68_combout\ = (\UNI1|PC_i\(21) & (!\UNI1|PC_i[20]~67\)) # (!\UNI1|PC_i\(21) & ((\UNI1|PC_i[20]~67\) # (GND)))
-- \UNI1|PC_i[21]~69\ = CARRY((!\UNI1|PC_i[20]~67\) # (!\UNI1|PC_i\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(21),
	datad => VCC,
	cin => \UNI1|PC_i[20]~67\,
	combout => \UNI1|PC_i[21]~68_combout\,
	cout => \UNI1|PC_i[21]~69\);

-- Location: LCCOMB_X13_Y14_N10
\UNI1|adder_pcimm_inst|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~42_combout\ = (\UNI1|gen_imm|Mux10~0_combout\ & ((\UNI1|PC_i\(21) & (\UNI1|adder_pcimm_inst|Add1~41\ & VCC)) # (!\UNI1|PC_i\(21) & (!\UNI1|adder_pcimm_inst|Add1~41\)))) # (!\UNI1|gen_imm|Mux10~0_combout\ & ((\UNI1|PC_i\(21) & 
-- (!\UNI1|adder_pcimm_inst|Add1~41\)) # (!\UNI1|PC_i\(21) & ((\UNI1|adder_pcimm_inst|Add1~41\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~43\ = CARRY((\UNI1|gen_imm|Mux10~0_combout\ & (!\UNI1|PC_i\(21) & !\UNI1|adder_pcimm_inst|Add1~41\)) # (!\UNI1|gen_imm|Mux10~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~41\) # (!\UNI1|PC_i\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux10~0_combout\,
	datab => \UNI1|PC_i\(21),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~41\,
	combout => \UNI1|adder_pcimm_inst|Add1~42_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~43\);

-- Location: FF_X14_Y14_N9
\UNI1|PC_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[21]~68_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~42_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(21));

-- Location: LCCOMB_X14_Y14_N10
\UNI1|PC_i[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[22]~70_combout\ = (\UNI1|PC_i\(22) & (\UNI1|PC_i[21]~69\ & VCC)) # (!\UNI1|PC_i\(22) & (!\UNI1|PC_i[21]~69\))
-- \UNI1|PC_i[22]~71\ = CARRY((!\UNI1|PC_i\(22) & !\UNI1|PC_i[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(22),
	datad => VCC,
	cin => \UNI1|PC_i[21]~69\,
	combout => \UNI1|PC_i[22]~70_combout\,
	cout => \UNI1|PC_i[22]~71\);

-- Location: LCCOMB_X13_Y14_N12
\UNI1|adder_pcimm_inst|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~44_combout\ = ((\UNI1|PC_i\(22) $ (\UNI1|gen_imm|Mux9~0_combout\ $ (\UNI1|adder_pcimm_inst|Add1~43\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~45\ = CARRY((\UNI1|PC_i\(22) & (\UNI1|gen_imm|Mux9~0_combout\ & !\UNI1|adder_pcimm_inst|Add1~43\)) # (!\UNI1|PC_i\(22) & ((\UNI1|gen_imm|Mux9~0_combout\) # (!\UNI1|adder_pcimm_inst|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(22),
	datab => \UNI1|gen_imm|Mux9~0_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~43\,
	combout => \UNI1|adder_pcimm_inst|Add1~44_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~45\);

-- Location: LCCOMB_X14_Y14_N30
\UNI1|adder_pcimm_inst|Add1~44_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~44_wirecell_combout\ = !\UNI1|adder_pcimm_inst|Add1~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|adder_pcimm_inst|Add1~44_combout\,
	combout => \UNI1|adder_pcimm_inst|Add1~44_wirecell_combout\);

-- Location: FF_X14_Y14_N11
\UNI1|PC_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[22]~70_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~44_wirecell_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(22));

-- Location: LCCOMB_X14_Y14_N12
\UNI1|PC_i[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[23]~72_combout\ = (\UNI1|PC_i\(23) & (!\UNI1|PC_i[22]~71\)) # (!\UNI1|PC_i\(23) & ((\UNI1|PC_i[22]~71\) # (GND)))
-- \UNI1|PC_i[23]~73\ = CARRY((!\UNI1|PC_i[22]~71\) # (!\UNI1|PC_i\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(23),
	datad => VCC,
	cin => \UNI1|PC_i[22]~71\,
	combout => \UNI1|PC_i[23]~72_combout\,
	cout => \UNI1|PC_i[23]~73\);

-- Location: LCCOMB_X13_Y14_N14
\UNI1|adder_pcimm_inst|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~46_combout\ = (\UNI1|gen_imm|Mux8~0_combout\ & ((\UNI1|PC_i\(23) & (\UNI1|adder_pcimm_inst|Add1~45\ & VCC)) # (!\UNI1|PC_i\(23) & (!\UNI1|adder_pcimm_inst|Add1~45\)))) # (!\UNI1|gen_imm|Mux8~0_combout\ & ((\UNI1|PC_i\(23) & 
-- (!\UNI1|adder_pcimm_inst|Add1~45\)) # (!\UNI1|PC_i\(23) & ((\UNI1|adder_pcimm_inst|Add1~45\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~47\ = CARRY((\UNI1|gen_imm|Mux8~0_combout\ & (!\UNI1|PC_i\(23) & !\UNI1|adder_pcimm_inst|Add1~45\)) # (!\UNI1|gen_imm|Mux8~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~45\) # (!\UNI1|PC_i\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux8~0_combout\,
	datab => \UNI1|PC_i\(23),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~45\,
	combout => \UNI1|adder_pcimm_inst|Add1~46_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~47\);

-- Location: FF_X14_Y14_N13
\UNI1|PC_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[23]~72_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~46_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(23));

-- Location: LCCOMB_X14_Y14_N14
\UNI1|PC_i[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[24]~74_combout\ = (\UNI1|PC_i\(24) & (\UNI1|PC_i[23]~73\ $ (GND))) # (!\UNI1|PC_i\(24) & (!\UNI1|PC_i[23]~73\ & VCC))
-- \UNI1|PC_i[24]~75\ = CARRY((\UNI1|PC_i\(24) & !\UNI1|PC_i[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(24),
	datad => VCC,
	cin => \UNI1|PC_i[23]~73\,
	combout => \UNI1|PC_i[24]~74_combout\,
	cout => \UNI1|PC_i[24]~75\);

-- Location: LCCOMB_X13_Y14_N16
\UNI1|adder_pcimm_inst|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~48_combout\ = ((\UNI1|gen_imm|Mux7~0_combout\ $ (\UNI1|PC_i\(24) $ (!\UNI1|adder_pcimm_inst|Add1~47\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~49\ = CARRY((\UNI1|gen_imm|Mux7~0_combout\ & ((\UNI1|PC_i\(24)) # (!\UNI1|adder_pcimm_inst|Add1~47\))) # (!\UNI1|gen_imm|Mux7~0_combout\ & (\UNI1|PC_i\(24) & !\UNI1|adder_pcimm_inst|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux7~0_combout\,
	datab => \UNI1|PC_i\(24),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~47\,
	combout => \UNI1|adder_pcimm_inst|Add1~48_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~49\);

-- Location: FF_X14_Y14_N15
\UNI1|PC_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[24]~74_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~48_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(24));

-- Location: LCCOMB_X14_Y14_N16
\UNI1|PC_i[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[25]~76_combout\ = (\UNI1|PC_i\(25) & (!\UNI1|PC_i[24]~75\)) # (!\UNI1|PC_i\(25) & ((\UNI1|PC_i[24]~75\) # (GND)))
-- \UNI1|PC_i[25]~77\ = CARRY((!\UNI1|PC_i[24]~75\) # (!\UNI1|PC_i\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(25),
	datad => VCC,
	cin => \UNI1|PC_i[24]~75\,
	combout => \UNI1|PC_i[25]~76_combout\,
	cout => \UNI1|PC_i[25]~77\);

-- Location: LCCOMB_X13_Y14_N18
\UNI1|adder_pcimm_inst|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~50_combout\ = (\UNI1|gen_imm|Mux6~0_combout\ & ((\UNI1|PC_i\(25) & (\UNI1|adder_pcimm_inst|Add1~49\ & VCC)) # (!\UNI1|PC_i\(25) & (!\UNI1|adder_pcimm_inst|Add1~49\)))) # (!\UNI1|gen_imm|Mux6~0_combout\ & ((\UNI1|PC_i\(25) & 
-- (!\UNI1|adder_pcimm_inst|Add1~49\)) # (!\UNI1|PC_i\(25) & ((\UNI1|adder_pcimm_inst|Add1~49\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~51\ = CARRY((\UNI1|gen_imm|Mux6~0_combout\ & (!\UNI1|PC_i\(25) & !\UNI1|adder_pcimm_inst|Add1~49\)) # (!\UNI1|gen_imm|Mux6~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~49\) # (!\UNI1|PC_i\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux6~0_combout\,
	datab => \UNI1|PC_i\(25),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~49\,
	combout => \UNI1|adder_pcimm_inst|Add1~50_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~51\);

-- Location: FF_X14_Y14_N17
\UNI1|PC_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[25]~76_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~50_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(25));

-- Location: LCCOMB_X14_Y14_N18
\UNI1|PC_i[26]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[26]~78_combout\ = (\UNI1|PC_i\(26) & (\UNI1|PC_i[25]~77\ $ (GND))) # (!\UNI1|PC_i\(26) & (!\UNI1|PC_i[25]~77\ & VCC))
-- \UNI1|PC_i[26]~79\ = CARRY((\UNI1|PC_i\(26) & !\UNI1|PC_i[25]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(26),
	datad => VCC,
	cin => \UNI1|PC_i[25]~77\,
	combout => \UNI1|PC_i[26]~78_combout\,
	cout => \UNI1|PC_i[26]~79\);

-- Location: LCCOMB_X13_Y14_N20
\UNI1|adder_pcimm_inst|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~52_combout\ = ((\UNI1|gen_imm|Mux5~0_combout\ $ (\UNI1|PC_i\(26) $ (!\UNI1|adder_pcimm_inst|Add1~51\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~53\ = CARRY((\UNI1|gen_imm|Mux5~0_combout\ & ((\UNI1|PC_i\(26)) # (!\UNI1|adder_pcimm_inst|Add1~51\))) # (!\UNI1|gen_imm|Mux5~0_combout\ & (\UNI1|PC_i\(26) & !\UNI1|adder_pcimm_inst|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux5~0_combout\,
	datab => \UNI1|PC_i\(26),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~51\,
	combout => \UNI1|adder_pcimm_inst|Add1~52_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~53\);

-- Location: FF_X14_Y14_N19
\UNI1|PC_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[26]~78_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~52_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(26));

-- Location: LCCOMB_X14_Y14_N20
\UNI1|PC_i[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[27]~80_combout\ = (\UNI1|PC_i\(27) & (!\UNI1|PC_i[26]~79\)) # (!\UNI1|PC_i\(27) & ((\UNI1|PC_i[26]~79\) # (GND)))
-- \UNI1|PC_i[27]~81\ = CARRY((!\UNI1|PC_i[26]~79\) # (!\UNI1|PC_i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(27),
	datad => VCC,
	cin => \UNI1|PC_i[26]~79\,
	combout => \UNI1|PC_i[27]~80_combout\,
	cout => \UNI1|PC_i[27]~81\);

-- Location: LCCOMB_X13_Y14_N22
\UNI1|adder_pcimm_inst|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~54_combout\ = (\UNI1|PC_i\(27) & ((\UNI1|gen_imm|Mux4~0_combout\ & (\UNI1|adder_pcimm_inst|Add1~53\ & VCC)) # (!\UNI1|gen_imm|Mux4~0_combout\ & (!\UNI1|adder_pcimm_inst|Add1~53\)))) # (!\UNI1|PC_i\(27) & 
-- ((\UNI1|gen_imm|Mux4~0_combout\ & (!\UNI1|adder_pcimm_inst|Add1~53\)) # (!\UNI1|gen_imm|Mux4~0_combout\ & ((\UNI1|adder_pcimm_inst|Add1~53\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~55\ = CARRY((\UNI1|PC_i\(27) & (!\UNI1|gen_imm|Mux4~0_combout\ & !\UNI1|adder_pcimm_inst|Add1~53\)) # (!\UNI1|PC_i\(27) & ((!\UNI1|adder_pcimm_inst|Add1~53\) # (!\UNI1|gen_imm|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(27),
	datab => \UNI1|gen_imm|Mux4~0_combout\,
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~53\,
	combout => \UNI1|adder_pcimm_inst|Add1~54_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~55\);

-- Location: FF_X14_Y14_N21
\UNI1|PC_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[27]~80_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~54_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(27));

-- Location: LCCOMB_X14_Y14_N22
\UNI1|PC_i[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[28]~82_combout\ = (\UNI1|PC_i\(28) & (\UNI1|PC_i[27]~81\ $ (GND))) # (!\UNI1|PC_i\(28) & (!\UNI1|PC_i[27]~81\ & VCC))
-- \UNI1|PC_i[28]~83\ = CARRY((\UNI1|PC_i\(28) & !\UNI1|PC_i[27]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(28),
	datad => VCC,
	cin => \UNI1|PC_i[27]~81\,
	combout => \UNI1|PC_i[28]~82_combout\,
	cout => \UNI1|PC_i[28]~83\);

-- Location: LCCOMB_X13_Y14_N24
\UNI1|adder_pcimm_inst|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~56_combout\ = ((\UNI1|gen_imm|Mux3~0_combout\ $ (\UNI1|PC_i\(28) $ (!\UNI1|adder_pcimm_inst|Add1~55\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~57\ = CARRY((\UNI1|gen_imm|Mux3~0_combout\ & ((\UNI1|PC_i\(28)) # (!\UNI1|adder_pcimm_inst|Add1~55\))) # (!\UNI1|gen_imm|Mux3~0_combout\ & (\UNI1|PC_i\(28) & !\UNI1|adder_pcimm_inst|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux3~0_combout\,
	datab => \UNI1|PC_i\(28),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~55\,
	combout => \UNI1|adder_pcimm_inst|Add1~56_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~57\);

-- Location: FF_X14_Y14_N23
\UNI1|PC_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[28]~82_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~56_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(28));

-- Location: LCCOMB_X14_Y14_N24
\UNI1|PC_i[29]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[29]~84_combout\ = (\UNI1|PC_i\(29) & (!\UNI1|PC_i[28]~83\)) # (!\UNI1|PC_i\(29) & ((\UNI1|PC_i[28]~83\) # (GND)))
-- \UNI1|PC_i[29]~85\ = CARRY((!\UNI1|PC_i[28]~83\) # (!\UNI1|PC_i\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(29),
	datad => VCC,
	cin => \UNI1|PC_i[28]~83\,
	combout => \UNI1|PC_i[29]~84_combout\,
	cout => \UNI1|PC_i[29]~85\);

-- Location: LCCOMB_X13_Y14_N26
\UNI1|adder_pcimm_inst|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~58_combout\ = (\UNI1|gen_imm|Mux2~0_combout\ & ((\UNI1|PC_i\(29) & (\UNI1|adder_pcimm_inst|Add1~57\ & VCC)) # (!\UNI1|PC_i\(29) & (!\UNI1|adder_pcimm_inst|Add1~57\)))) # (!\UNI1|gen_imm|Mux2~0_combout\ & ((\UNI1|PC_i\(29) & 
-- (!\UNI1|adder_pcimm_inst|Add1~57\)) # (!\UNI1|PC_i\(29) & ((\UNI1|adder_pcimm_inst|Add1~57\) # (GND)))))
-- \UNI1|adder_pcimm_inst|Add1~59\ = CARRY((\UNI1|gen_imm|Mux2~0_combout\ & (!\UNI1|PC_i\(29) & !\UNI1|adder_pcimm_inst|Add1~57\)) # (!\UNI1|gen_imm|Mux2~0_combout\ & ((!\UNI1|adder_pcimm_inst|Add1~57\) # (!\UNI1|PC_i\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux2~0_combout\,
	datab => \UNI1|PC_i\(29),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~57\,
	combout => \UNI1|adder_pcimm_inst|Add1~58_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~59\);

-- Location: FF_X14_Y14_N25
\UNI1|PC_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[29]~84_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~58_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(29));

-- Location: LCCOMB_X14_Y14_N26
\UNI1|PC_i[30]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[30]~86_combout\ = (\UNI1|PC_i\(30) & (\UNI1|PC_i[29]~85\ $ (GND))) # (!\UNI1|PC_i\(30) & (!\UNI1|PC_i[29]~85\ & VCC))
-- \UNI1|PC_i[30]~87\ = CARRY((\UNI1|PC_i\(30) & !\UNI1|PC_i[29]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|PC_i\(30),
	datad => VCC,
	cin => \UNI1|PC_i[29]~85\,
	combout => \UNI1|PC_i[30]~86_combout\,
	cout => \UNI1|PC_i[30]~87\);

-- Location: LCCOMB_X13_Y14_N28
\UNI1|adder_pcimm_inst|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~60_combout\ = ((\UNI1|gen_imm|Mux1~0_combout\ $ (\UNI1|PC_i\(30) $ (!\UNI1|adder_pcimm_inst|Add1~59\)))) # (GND)
-- \UNI1|adder_pcimm_inst|Add1~61\ = CARRY((\UNI1|gen_imm|Mux1~0_combout\ & ((\UNI1|PC_i\(30)) # (!\UNI1|adder_pcimm_inst|Add1~59\))) # (!\UNI1|gen_imm|Mux1~0_combout\ & (\UNI1|PC_i\(30) & !\UNI1|adder_pcimm_inst|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UNI1|gen_imm|Mux1~0_combout\,
	datab => \UNI1|PC_i\(30),
	datad => VCC,
	cin => \UNI1|adder_pcimm_inst|Add1~59\,
	combout => \UNI1|adder_pcimm_inst|Add1~60_combout\,
	cout => \UNI1|adder_pcimm_inst|Add1~61\);

-- Location: FF_X14_Y14_N27
\UNI1|PC_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[30]~86_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~60_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(30));

-- Location: LCCOMB_X14_Y14_N28
\UNI1|PC_i[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|PC_i[31]~88_combout\ = \UNI1|PC_i[30]~87\ $ (\UNI1|PC_i\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UNI1|PC_i\(31),
	cin => \UNI1|PC_i[30]~87\,
	combout => \UNI1|PC_i[31]~88_combout\);

-- Location: LCCOMB_X13_Y14_N30
\UNI1|adder_pcimm_inst|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \UNI1|adder_pcimm_inst|Add1~62_combout\ = \UNI1|PC_i\(31) $ (\UNI1|adder_pcimm_inst|Add1~61\ $ (\UNI1|gen_imm|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UNI1|PC_i\(31),
	datad => \UNI1|gen_imm|Mux0~4_combout\,
	cin => \UNI1|adder_pcimm_inst|Add1~61\,
	combout => \UNI1|adder_pcimm_inst|Add1~62_combout\);

-- Location: FF_X14_Y14_N29
\UNI1|PC_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ClockDIV_i~clkctrl_outclk\,
	d => \UNI1|PC_i[31]~88_combout\,
	asdata => \UNI1|adder_pcimm_inst|Add1~62_combout\,
	clrn => \ALT_INV_reset~inputclkctrl_outclk\,
	sload => \UNI1|comb~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UNI1|PC_i\(31));

-- Location: IOIBUF_X34_Y12_N8
\regin[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regin(0),
	o => \regin[0]~input_o\);

-- Location: IOIBUF_X34_Y12_N1
\regin[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regin(1),
	o => \regin[1]~input_o\);

-- Location: IOIBUF_X25_Y24_N8
\regin[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regin(2),
	o => \regin[2]~input_o\);

-- Location: IOIBUF_X30_Y0_N22
\regin[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regin(3),
	o => \regin[3]~input_o\);

-- Location: IOIBUF_X3_Y24_N8
\regin[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_regin(4),
	o => \regin[4]~input_o\);

ww_ClockDIV <= \ClockDIV~output_o\;

ww_PC(0) <= \PC[0]~output_o\;

ww_PC(1) <= \PC[1]~output_o\;

ww_PC(2) <= \PC[2]~output_o\;

ww_PC(3) <= \PC[3]~output_o\;

ww_PC(4) <= \PC[4]~output_o\;

ww_PC(5) <= \PC[5]~output_o\;

ww_PC(6) <= \PC[6]~output_o\;

ww_PC(7) <= \PC[7]~output_o\;

ww_PC(8) <= \PC[8]~output_o\;

ww_PC(9) <= \PC[9]~output_o\;

ww_PC(10) <= \PC[10]~output_o\;

ww_PC(11) <= \PC[11]~output_o\;

ww_PC(12) <= \PC[12]~output_o\;

ww_PC(13) <= \PC[13]~output_o\;

ww_PC(14) <= \PC[14]~output_o\;

ww_PC(15) <= \PC[15]~output_o\;

ww_PC(16) <= \PC[16]~output_o\;

ww_PC(17) <= \PC[17]~output_o\;

ww_PC(18) <= \PC[18]~output_o\;

ww_PC(19) <= \PC[19]~output_o\;

ww_PC(20) <= \PC[20]~output_o\;

ww_PC(21) <= \PC[21]~output_o\;

ww_PC(22) <= \PC[22]~output_o\;

ww_PC(23) <= \PC[23]~output_o\;

ww_PC(24) <= \PC[24]~output_o\;

ww_PC(25) <= \PC[25]~output_o\;

ww_PC(26) <= \PC[26]~output_o\;

ww_PC(27) <= \PC[27]~output_o\;

ww_PC(28) <= \PC[28]~output_o\;

ww_PC(29) <= \PC[29]~output_o\;

ww_PC(30) <= \PC[30]~output_o\;

ww_PC(31) <= \PC[31]~output_o\;

ww_instr(0) <= \instr[0]~output_o\;

ww_instr(1) <= \instr[1]~output_o\;

ww_instr(2) <= \instr[2]~output_o\;

ww_instr(3) <= \instr[3]~output_o\;

ww_instr(4) <= \instr[4]~output_o\;

ww_instr(5) <= \instr[5]~output_o\;

ww_instr(6) <= \instr[6]~output_o\;

ww_instr(7) <= \instr[7]~output_o\;

ww_instr(8) <= \instr[8]~output_o\;

ww_instr(9) <= \instr[9]~output_o\;

ww_instr(10) <= \instr[10]~output_o\;

ww_instr(11) <= \instr[11]~output_o\;

ww_instr(12) <= \instr[12]~output_o\;

ww_instr(13) <= \instr[13]~output_o\;

ww_instr(14) <= \instr[14]~output_o\;

ww_instr(15) <= \instr[15]~output_o\;

ww_instr(16) <= \instr[16]~output_o\;

ww_instr(17) <= \instr[17]~output_o\;

ww_instr(18) <= \instr[18]~output_o\;

ww_instr(19) <= \instr[19]~output_o\;

ww_instr(20) <= \instr[20]~output_o\;

ww_instr(21) <= \instr[21]~output_o\;

ww_instr(22) <= \instr[22]~output_o\;

ww_instr(23) <= \instr[23]~output_o\;

ww_instr(24) <= \instr[24]~output_o\;

ww_instr(25) <= \instr[25]~output_o\;

ww_instr(26) <= \instr[26]~output_o\;

ww_instr(27) <= \instr[27]~output_o\;

ww_instr(28) <= \instr[28]~output_o\;

ww_instr(29) <= \instr[29]~output_o\;

ww_instr(30) <= \instr[30]~output_o\;

ww_instr(31) <= \instr[31]~output_o\;

ww_regout(0) <= \regout[0]~output_o\;

ww_regout(1) <= \regout[1]~output_o\;

ww_regout(2) <= \regout[2]~output_o\;

ww_regout(3) <= \regout[3]~output_o\;

ww_regout(4) <= \regout[4]~output_o\;

ww_regout(5) <= \regout[5]~output_o\;

ww_regout(6) <= \regout[6]~output_o\;

ww_regout(7) <= \regout[7]~output_o\;

ww_regout(8) <= \regout[8]~output_o\;

ww_regout(9) <= \regout[9]~output_o\;

ww_regout(10) <= \regout[10]~output_o\;

ww_regout(11) <= \regout[11]~output_o\;

ww_regout(12) <= \regout[12]~output_o\;

ww_regout(13) <= \regout[13]~output_o\;

ww_regout(14) <= \regout[14]~output_o\;

ww_regout(15) <= \regout[15]~output_o\;

ww_regout(16) <= \regout[16]~output_o\;

ww_regout(17) <= \regout[17]~output_o\;

ww_regout(18) <= \regout[18]~output_o\;

ww_regout(19) <= \regout[19]~output_o\;

ww_regout(20) <= \regout[20]~output_o\;

ww_regout(21) <= \regout[21]~output_o\;

ww_regout(22) <= \regout[22]~output_o\;

ww_regout(23) <= \regout[23]~output_o\;

ww_regout(24) <= \regout[24]~output_o\;

ww_regout(25) <= \regout[25]~output_o\;

ww_regout(26) <= \regout[26]~output_o\;

ww_regout(27) <= \regout[27]~output_o\;

ww_regout(28) <= \regout[28]~output_o\;

ww_regout(29) <= \regout[29]~output_o\;

ww_regout(30) <= \regout[30]~output_o\;

ww_regout(31) <= \regout[31]~output_o\;

ww_estado(0) <= \estado[0]~output_o\;

ww_estado(1) <= \estado[1]~output_o\;

ww_estado(2) <= \estado[2]~output_o\;

ww_estado(3) <= \estado[3]~output_o\;
END structure;


