
*** Running vivado
    with args -log MatrixMultiplierArchitecture.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MatrixMultiplierArchitecture.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MatrixMultiplierArchitecture.tcl -notrace
Command: synth_design -top MatrixMultiplierArchitecture -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 429.984 ; gain = 97.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MatrixMultiplierArchitecture' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplierArchitecture.vhd:29]
	Parameter matrixAColNumber bound to: 2 - type: integer 
	Parameter matrixBColNumber bound to: 2 - type: integer 
	Parameter matrixARowNumber bound to: 2 - type: integer 
	Parameter matrixBRowNumber bound to: 2 - type: integer 
	Parameter matrixRowNumber bound to: 2 - type: integer 
	Parameter matrixColNumber bound to: 2 - type: integer 
	Parameter cellBits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MatrixRegister' declared at 'C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:9' bound to instance 'matrixAReg' of component 'MatrixRegister' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplierArchitecture.vhd:67]
INFO: [Synth 8-638] synthesizing module 'MatrixRegister' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:23]
	Parameter matrixRowNumber bound to: 2 - type: integer 
	Parameter matrixColNumber bound to: 2 - type: integer 
	Parameter cellBits bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MatrixRegister' (1#1) [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:23]
	Parameter matrixRowNumber bound to: 2 - type: integer 
	Parameter matrixColNumber bound to: 2 - type: integer 
	Parameter cellBits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'MatrixRegister' declared at 'C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:9' bound to instance 'matrixBReg' of component 'MatrixRegister' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplierArchitecture.vhd:79]
	Parameter matrixAColNumber bound to: 2 - type: integer 
	Parameter matrixBColNumber bound to: 2 - type: integer 
	Parameter matrixARowNumber bound to: 2 - type: integer 
	Parameter matrixBRowNumber bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MatrixMultiplier' declared at 'C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplier.vhd:11' bound to instance 'multiplier' of component 'MatrixMultiplier' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplierArchitecture.vhd:91]
INFO: [Synth 8-638] synthesizing module 'MatrixMultiplier' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplier.vhd:29]
	Parameter matrixAColNumber bound to: 2 - type: integer 
	Parameter matrixBColNumber bound to: 2 - type: integer 
	Parameter matrixARowNumber bound to: 2 - type: integer 
	Parameter matrixBRowNumber bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MatrixMultiplier' (2#1) [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplier.vhd:29]
	Parameter matrixRowNumber bound to: 2 - type: integer 
	Parameter matrixColNumber bound to: 2 - type: integer 
	Parameter cellBits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MatrixRegister' declared at 'C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:9' bound to instance 'matrixPReg' of component 'MatrixRegister' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplierArchitecture.vhd:103]
INFO: [Synth 8-638] synthesizing module 'MatrixRegister__parameterized2' [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:23]
	Parameter matrixRowNumber bound to: 2 - type: integer 
	Parameter matrixColNumber bound to: 2 - type: integer 
	Parameter cellBits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MatrixRegister__parameterized2' (2#1) [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixRegister.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MatrixMultiplierArchitecture' (3#1) [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/sources_1/imports/src/MatrixMultiplierArchitecture.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 488.086 ; gain = 156.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 488.086 ; gain = 156.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 488.086 ; gain = 156.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/constrs_MatrixMultiplier/new/clk2.xdc]
Finished Parsing XDC File [C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.srcs/constrs_MatrixMultiplier/new/clk2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.613 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 816.965 ; gain = 1.352
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.965 ; gain = 484.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.965 ; gain = 484.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 816.965 ; gain = 484.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 816.965 ; gain = 484.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MatrixRegister 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module MatrixRegister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 816.965 ; gain = 484.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.957 ; gain = 485.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 857.520 ; gain = 525.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |     9|
|3     |LUT2   |    36|
|4     |LUT3   |     8|
|5     |LUT4   |    24|
|6     |LUT5   |    20|
|7     |LUT6   |   128|
|8     |MUXF7  |     8|
|9     |FDRE   |    68|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------------------------+------+
|      |Instance     |Module                         |Cells |
+------+-------------+-------------------------------+------+
|1     |top          |                               |   329|
|2     |  matrixAReg |MatrixRegister                 |    84|
|3     |  matrixBReg |MatrixRegister_0               |   156|
|4     |  matrixPReg |MatrixRegister__parameterized2 |    37|
|5     |  multiplier |MatrixMultiplier               |    52|
+------+-------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 857.582 ; gain = 196.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 857.582 ; gain = 525.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 857.582 ; gain = 538.438
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.582 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Desktop/FINAL_MATRIX/FINAL_MATRIX.runs/synth_1/MatrixMultiplierArchitecture.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MatrixMultiplierArchitecture_utilization_synth.rpt -pb MatrixMultiplierArchitecture_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 21 09:08:27 2022...
