// Seed: 661824881
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input wor id_4
    , id_16,
    output supply1 id_5,
    output wire id_6,
    input tri id_7,
    output supply1 id_8,
    output uwire id_9,
    input wor id_10,
    output tri1 id_11,
    input wand module_0,
    input uwire id_13,
    input tri1 id_14
);
  assign id_11 = id_12;
  assign id_16 = id_16++;
endmodule
module module_1 #(
    parameter id_11 = 32'd17,
    parameter id_20 = 32'd58
) (
    input uwire id_0,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    output wand id_4,
    input tri id_5,
    input wand id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire _id_11,
    input uwire id_12,
    input tri id_13,
    input supply0 id_14,
    input tri id_15,
    output wand id_16
    , id_19,
    input supply0 id_17
);
  wire [1 'h0 : id_11] _id_20;
  logic id_21 = id_20;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_7,
      id_5,
      id_1,
      id_7,
      id_4,
      id_9,
      id_16,
      id_2,
      id_15,
      id_16,
      id_14,
      id_6,
      id_12
  );
  assign modCall_1.id_8 = 0;
  wire [-1 : id_20] id_22;
endmodule
