<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: glue_logic                          Date:  4-18-2024, 11:27PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
20 /72  ( 28%) 15  /360  (  4%) 15 /216 (  7%)   0  /72  (  0%) 28 /34  ( 82%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           6/18        0/54        0/90       7/ 9
FB2           4/18        6/54        5/90       9/ 9*
FB3           6/18        5/54        6/90       8/ 9
FB4           4/18        4/54        4/90       4/ 7
             -----       -----       -----      -----    
             20/72       15/216      15/360     28/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    23      28
Output        :   20          20    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     28          28

** Power Data **

There are 20 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'glue_logic.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:936 - The output buffer 'DUARTCS_OBUF' is missing an input and will
   be deleted.
WARNING:Cpld:1007 - Removing unused input(s) 'CLK'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 20 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
LED<0>              0     0     FB1_5   2    I/O     O       STD  FAST 
LED<1>              0     0     FB1_8   4    I/O     O       STD  FAST 
LED<2>              0     0     FB1_9   5    GCK/I/O O       STD  FAST 
LED<4>              0     0     FB1_14  7    GCK/I/O O       STD  FAST 
LED<3>              0     0     FB1_15  8    I/O     O       STD  FAST 
LED<5>              0     0     FB1_17  9    I/O     O       STD  FAST 
RESET               1     2     FB2_6   37   I/O     O       STD  FAST 
BERR                0     0     FB2_8   38   I/O     O       STD  FAST 
HALT                1     2     FB2_9   39   GSR/I/O O       STD  FAST 
CPU_DTACK           3     4     FB2_11  40   GTS/I/O O       STD  FAST 
RAMHCE2             1     4     FB3_2   11   I/O     O       STD  FAST 
RAMHCE              1     4     FB3_8   13   I/O     O       STD  FAST 
RAMHOE              1     4     FB3_9   14   I/O     O       STD  FAST 
ROMHOE              1     4     FB3_15  20   I/O     O       STD  FAST 
RAMLOE              1     4     FB3_16  24   I/O     O       STD  FAST 
ROMHCE              1     4     FB3_17  22   I/O     O       STD  FAST 
RAMLCE2             1     4     FB4_2   25   I/O     O       STD  FAST 
ROMLOE              1     4     FB4_5   26   I/O     O       STD  FAST 
RAMLCE              1     4     FB4_8   27   I/O     O       STD  FAST 
ROMLCE              1     4     FB4_11  28   I/O     O       STD  FAST 

** 8 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
AS                  FB1_2   1    I/O     I
ABUS<0>             FB2_2   35   I/O     I
ABUS<1>             FB2_5   36   I/O     I
UDS                 FB2_14  42   GTS/I/O I
LDS                 FB2_15  43   I/O     I
DUART_DTACK         FB2_17  44   I/O     I
SRESET              FB3_11  18   I/O     I
BRESET              FB3_14  19   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
LED<0>                0       0     0   5     FB1_5   2     I/O     O
(unused)              0       0     0   5     FB1_6   3     I/O     
(unused)              0       0     0   5     FB1_7         (b)     
LED<1>                0       0     0   5     FB1_8   4     I/O     O
LED<2>                0       0     0   5     FB1_9   5     GCK/I/O O
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
LED<4>                0       0     0   5     FB1_14  7     GCK/I/O O
LED<3>                0       0     0   5     FB1_15  8     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
LED<5>                0       0     0   5     FB1_17  9     I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
LED<0>               ........................................ 0
LED<1>               ........................................ 0
LED<2>               ........................................ 0
LED<4>               ........................................ 0
LED<3>               ........................................ 0
LED<5>               ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               6/48
Number of signals used by logic mapping into function block:  6
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
RESET                 1       0     0   4     FB2_6   37    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
BERR                  0       0     0   5     FB2_8   38    I/O     O
HALT                  1       0     0   4     FB2_9   39    GSR/I/O O
(unused)              0       0     0   5     FB2_10        (b)     
CPU_DTACK             3       0     0   2     FB2_11  40    GTS/I/O O
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O I
(unused)              0       0     0   5     FB2_15  43    I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     I
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: ABUS<0>            3: AS                 5: DUART_DTACK 
  2: ABUS<1>            4: BRESET             6: SRESET 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RESET                ...X.X.................................. 2
BERR                 ........................................ 0
HALT                 ...X.X.................................. 2
CPU_DTACK            XXX.X................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
RAMHCE2               1       0     0   4     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
RAMHCE                1       0     0   4     FB3_8   13    I/O     O
RAMHOE                1       0     0   4     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     I
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     I
ROMHOE                1       0     0   4     FB3_15  20    I/O     O
RAMLOE                1       0     0   4     FB3_16  24    I/O     O
ROMHCE                1       0     0   4     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: ABUS<0>            3: AS                 5: UDS 
  2: ABUS<1>            4: LDS              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAMHCE2              XXX.X................................... 4
RAMHCE               XXX.X................................... 4
RAMHOE               XXX.X................................... 4
ROMHOE               XXX.X................................... 4
RAMLOE               XXXX.................................... 4
ROMHCE               XXX.X................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               4/50
Number of signals used by logic mapping into function block:  4
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
RAMLCE2               1       0     0   4     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
ROMLOE                1       0     0   4     FB4_5   26    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
RAMLCE                1       0     0   4     FB4_8   27    I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
ROMLCE                1       0     0   4     FB4_11  28    I/O     O
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: ABUS<0>            3: AS                 4: LDS 
  2: ABUS<1>          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAMLCE2              XXXX.................................... 4
ROMLOE               XXXX.................................... 4
RAMLCE               XXXX.................................... 4
ROMLCE               XXXX.................................... 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


BERR_I <= '0';
BERR <= BERR_I when BERR_OE = '1' else 'Z';
BERR_OE <= '0';


CPU_DTACK <= ((ABUS(0) AND AS)
	OR (AS AND NOT ABUS(1))
	OR (NOT ABUS(0) AND ABUS(1) AND DUART_DTACK));


HALT_I <= '0';
HALT <= HALT_I when HALT_OE = '1' else 'Z';
HALT_OE <= NOT ((SRESET AND BRESET));


LED(0) <= '0';


LED_I(1) <= '0';
LED(1) <= LED_I(1) when LED_OE(1) = '1' else 'Z';
LED_OE(1) <= '0';


LED(2) <= '0';


LED_I(3) <= '0';
LED(3) <= LED_I(3) when LED_OE(3) = '1' else 'Z';
LED_OE(3) <= '0';


LED(4) <= '0';


LED_I(5) <= '0';
LED(5) <= LED_I(5) when LED_OE(5) = '1' else 'Z';
LED_OE(5) <= '0';


RAMHCE_I <= '0';
RAMHCE <= RAMHCE_I when RAMHCE_OE = '1' else 'Z';
RAMHCE_OE <= (ABUS(0) AND NOT UDS AND NOT AS AND NOT ABUS(1));


RAMHCE2_I <= '0';
RAMHCE2 <= RAMHCE2_I when RAMHCE2_OE = '1' else 'Z';
RAMHCE2_OE <= NOT ((ABUS(0) AND NOT UDS AND NOT AS AND NOT ABUS(1)));


RAMHOE_I <= '0';
RAMHOE <= RAMHOE_I when RAMHOE_OE = '1' else 'Z';
RAMHOE_OE <= (ABUS(0) AND NOT UDS AND NOT AS AND NOT ABUS(1));


RAMLCE_I <= '0';
RAMLCE <= RAMLCE_I when RAMLCE_OE = '1' else 'Z';
RAMLCE_OE <= (ABUS(0) AND NOT AS AND NOT ABUS(1) AND NOT LDS);


RAMLCE2_I <= '0';
RAMLCE2 <= RAMLCE2_I when RAMLCE2_OE = '1' else 'Z';
RAMLCE2_OE <= NOT ((ABUS(0) AND NOT AS AND NOT ABUS(1) AND NOT LDS));


RAMLOE_I <= '0';
RAMLOE <= RAMLOE_I when RAMLOE_OE = '1' else 'Z';
RAMLOE_OE <= (ABUS(0) AND NOT AS AND NOT ABUS(1) AND NOT LDS);


RESET_I <= '0';
RESET <= RESET_I when RESET_OE = '1' else 'Z';
RESET_OE <= NOT ((SRESET AND BRESET));


ROMHCE_I <= '0';
ROMHCE <= ROMHCE_I when ROMHCE_OE = '1' else 'Z';
ROMHCE_OE <= (NOT ABUS(0) AND NOT UDS AND NOT AS AND NOT ABUS(1));


ROMHOE_I <= '0';
ROMHOE <= ROMHOE_I when ROMHOE_OE = '1' else 'Z';
ROMHOE_OE <= (NOT ABUS(0) AND NOT UDS AND NOT AS AND NOT ABUS(1));


ROMLCE_I <= '0';
ROMLCE <= ROMLCE_I when ROMLCE_OE = '1' else 'Z';
ROMLCE_OE <= (NOT ABUS(0) AND NOT AS AND NOT ABUS(1) AND NOT LDS);


ROMLOE_I <= '0';
ROMLOE <= ROMLOE_I when ROMLOE_OE = '1' else 'Z';
ROMLOE_OE <= (NOT ABUS(0) AND NOT AS AND NOT ABUS(1) AND NOT LDS);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 AS                               23 GND                           
  2 LED<0>                           24 RAMLOE                        
  3 KPR                              25 RAMLCE2                       
  4 LED<1>                           26 ROMLOE                        
  5 LED<2>                           27 RAMLCE                        
  6 KPR                              28 ROMLCE                        
  7 LED<4>                           29 KPR                           
  8 LED<3>                           30 TDO                           
  9 LED<5>                           31 GND                           
 10 GND                              32 VCC                           
 11 RAMHCE2                          33 KPR                           
 12 KPR                              34 KPR                           
 13 RAMHCE                           35 ABUS<0>                       
 14 RAMHOE                           36 ABUS<1>                       
 15 TDI                              37 RESET                         
 16 TMS                              38 BERR                          
 17 TCK                              39 HALT                          
 18 SRESET                           40 CPU_DTACK                     
 19 BRESET                           41 VCC                           
 20 ROMHOE                           42 UDS                           
 21 VCC                              43 LDS                           
 22 ROMHCE                           44 DUART_DTACK                   


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
