<<<<<<< HEAD
obj_dir/Vdut.cpp obj_dir/Vdut.h obj_dir/Vdut.mk obj_dir/Vdut__Syms.cpp obj_dir/Vdut__Syms.h obj_dir/Vdut__Trace__0.cpp obj_dir/Vdut__Trace__0__Slow.cpp obj_dir/Vdut___024root.h obj_dir/Vdut___024root__DepSet_h5056ad81__0.cpp obj_dir/Vdut___024root__DepSet_h5056ad81__0__Slow.cpp obj_dir/Vdut___024root__DepSet_h96d12fb6__0.cpp obj_dir/Vdut___024root__DepSet_h96d12fb6__0__Slow.cpp obj_dir/Vdut___024root__Slow.cpp obj_dir/Vdut__ver.d obj_dir/Vdut_classes.mk  : /usr/local/bin/verilator_bin /home/jihwan/Documents/iac/RISC-V-Team2/rtl/alu.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/controlunit.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/mux.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/program_counter.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/registerfile.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/rom.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/signextension.sv /home/jihwan/Documents/iac/RISC-V-Team2/rtl/top.sv /usr/local/bin/verilator_bin 
=======
obj_dir/Vdut.cpp obj_dir/Vdut.h obj_dir/Vdut.mk obj_dir/Vdut__Syms.cpp obj_dir/Vdut__Syms.h obj_dir/Vdut__TraceDecls__0__Slow.cpp obj_dir/Vdut__Trace__0.cpp obj_dir/Vdut__Trace__0__Slow.cpp obj_dir/Vdut___024root.h obj_dir/Vdut___024root__DepSet_hbd7b84b1__0.cpp obj_dir/Vdut___024root__DepSet_hbd7b84b1__0__Slow.cpp obj_dir/Vdut___024root__DepSet_hbf6d145a__0.cpp obj_dir/Vdut___024root__DepSet_hbf6d145a__0__Slow.cpp obj_dir/Vdut___024root__Slow.cpp obj_dir/Vdut__pch.h obj_dir/Vdut__ver.d obj_dir/Vdut_classes.mk  : /opt/homebrew/Cellar/verilator/5.030/bin/verilator_bin /Users/elsontho/Desktop/IAC_Labs/Final-RISCVT2/RISC-V-Team2/rtl/registerfile.sv /opt/homebrew/Cellar/verilator/5.030/bin/verilator_bin /opt/homebrew/Cellar/verilator/5.030/share/verilator/include/verilated_std.sv 
>>>>>>> 6c54b3beb4dc9cdca7d42b31e47b70bc1919938b
