Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto dec62e506ecb4790b813d1b012f0dd96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot shiftregsynch_top_behav xil_defaultlib.shiftregsynch_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.utilitypkg
Compiling architecture behavioral of entity xil_defaultlib.DFF [dff_default]
Compiling architecture mix of entity xil_defaultlib.sipo [sipo_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.sync_statemachine [sync_statemachine_default]
Compiling architecture rtl of entity xil_defaultlib.Decode8b10b [decode8b10b_default]
Compiling architecture behavioral of entity xil_defaultlib.data_wr_fsm [data_wr_fsm_default]
Compiling architecture bhv of entity xil_defaultlib.Clock_Divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftregsynch_top
Built simulation snapshot shiftregsynch_top_behav
