{
    "DESIGN_NAME": "openframe_project_wrapper",
    "VERILOG_DEFINES": "PnR",
    "VERILOG_FILES": [
        "dir::/../../verilog/rtl/openframe_project_netlists.v",
        "dir::/../../verilog/rtl/openframe_project_wrapper.v"
    ],
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/user_proj_timer.v",
        "dir::../../verilog/gl/vccd1_connection.v",
        "dir::../../verilog/gl/vssd1_connection.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/user_proj_timer.lef",
        "dir::../../lef/vccd1_connection.lef",
        "dir::../../lef/vssd1_connection.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/user_proj_timer.gds",
        "dir::../../gds/vccd1_connection.gds",
        "dir::../../gds/vssd1_connection.gds"
    ],
    "EXTRA_LIBS": "dir::../../lib/user_proj_timer.lib",
    "EXTRA_SPEFS": [
        "user_proj_timer",
        "dir::../../spef/multicorner/user_proj_timer.min.spef",
        "dir::../../spef/multicorner/user_proj_timer.nom.spef",
        "dir::../../spef/multicorner/user_proj_timer.max.spef"
    ],
    "MAX_TRANSITION_CONSTRAINT": 0.5,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "SYNTH_ELABORATE_ONLY": 1,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "RUN_CTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0,
    "FP_PDN_VPITCH": 40,
    "FP_PDN_HPITCH": 40,
    "FP_PDN_VOFFSET": 18.43,
    "FP_PDN_HOFFSET": 22.83,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 20,
    "FP_PDN_CORE_RING_HWIDTH": 20,
    "FP_PDN_CORE_RING_VOFFSET": -4,
    "FP_PDN_CORE_RING_HOFFSET": -4,
    "FP_PDN_CORE_RING_VSPACING": 2.4,
    "FP_PDN_CORE_RING_HSPACING": 2.4,
    "FP_PDN_VWIDTH": 6.4,
    "FP_PDN_HWIDTH": 6.4,
    "FP_PDN_HSPACING": 3.2,
    "FP_PDN_VSPACING": 3.2,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "FP_TEMPLATE_PINS": [
        "vccd1",
        "vssd1",
        "vccd",
        "vssd",
        "vccd2",
        "vssd2",
        "vssa",
        "vdda",
        "vssa1",
        "vdda1",
        "vssa2",
        "vdda2",
        "vddio",
        "vssio"
    ],
    "DIE_AREA": "0 0 3166.63 4766.630",
    "CORE_AREA": "40 40 3126.63 4726.630",
    "RUN_IRDROP_REPORT": 0,
    "FP_PDN_MACRO_HOOKS": "mprj vccd1 vssd1 vccd1 vssd1",
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    "FP_DEF_TEMPLATE": "dir::fixed_dont_change/openframe_project_wrapper.def",
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "RUN_LINTER": 0,
    "RUN_LVS": 0,
    "MAGIC_DEF_LABELS": 0
}
