
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_4 and gf180mcu_fd_sc_mcu7t5v0__fillcap_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_2  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_2  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_2 and gf180mcu_fd_sc_mcu7t5v0__buf_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_8 and gf180mcu_fd_sc_mcu7t5v0__fillcap_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_1 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_1 and gf180mcu_fd_sc_mcu7t5v0__dffq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: S
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux2_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux2_2 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
S                                          |S                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux2_2 and gf180mcu_fd_sc_mcu7t5v0__mux2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_16 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_16 and gf180mcu_fd_sc_mcu7t5v0__fillcap_16 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_32 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_32 and gf180mcu_fd_sc_mcu7t5v0__fillcap_32 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_4 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_4 and gf180mcu_fd_sc_mcu7t5v0__dffq_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__fillcap_64 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__fillca |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__fillca 
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__fillcap_64 and gf180mcu_fd_sc_mcu7t5v0__fillcap_64 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi211_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi211_4 and gf180mcu_fd_sc_mcu7t5v0__aoi211_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_2 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_2 and gf180mcu_fd_sc_mcu7t5v0__nor2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai211_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai211 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai211 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai211_4 and gf180mcu_fd_sc_mcu7t5v0__oai211_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi22_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi22_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi22_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi22_4 and gf180mcu_fd_sc_mcu7t5v0__aoi22_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi221_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi221 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi221 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi221_4 and gf180mcu_fd_sc_mcu7t5v0__aoi221_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor3_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor3_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor3_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor3_4 and gf180mcu_fd_sc_mcu7t5v0__nor3_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrsn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrsn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_4  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_4 and gf180mcu_fd_sc_mcu7t5v0__buf_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_2 and gf180mcu_fd_sc_mcu7t5v0__nand2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai21_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai21_4 and gf180mcu_fd_sc_mcu7t5v0__oai21_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_1 and gf180mcu_fd_sc_mcu7t5v0__clkinv_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi21_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi21_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi21_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi21_4 and gf180mcu_fd_sc_mcu7t5v0__aoi21_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or3_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or3_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or3_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__or3_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or3_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or3_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or3_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or3_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or3_4  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or3_4 and gf180mcu_fd_sc_mcu7t5v0__or3_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai32_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai32_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai32_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai32_4 and gf180mcu_fd_sc_mcu7t5v0__oai32_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_3  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_3  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_3 and gf180mcu_fd_sc_mcu7t5v0__buf_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__and4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__and4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and4_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and4_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and4_4 and gf180mcu_fd_sc_mcu7t5v0__and4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xor2_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xor2_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor2_1 and gf180mcu_fd_sc_mcu7t5v0__xor2_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__antenna (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__antenna is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__antenn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__antenn 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__antenna and gf180mcu_fd_sc_mcu7t5v0__antenna are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand2_4 and gf180mcu_fd_sc_mcu7t5v0__nand2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I2
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: I3
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: S0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: S1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux4_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_2 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
I2                                         |I2                                         
I3                                         |I3                                         
S0                                         |S0                                         
S1                                         |S1                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_2 and gf180mcu_fd_sc_mcu7t5v0__mux4_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_8  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_8  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_8 and gf180mcu_fd_sc_mcu7t5v0__buf_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_1  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_1 and gf180mcu_fd_sc_mcu7t5v0__inv_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__invz_1 (0) disconnected node: EN
Cell gf180mcu_fd_sc_mcu7t5v0__invz_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__invz_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__invz_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__invz_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__invz_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__invz_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__invz_1 
-------------------------------------------|-------------------------------------------
EN                                         |EN                                         
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__invz_1 and gf180mcu_fd_sc_mcu7t5v0__invz_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_2 and gf180mcu_fd_sc_mcu7t5v0__clkinv_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__and2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__and2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__and2_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__and2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__and2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__and2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and2_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and2_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and2_4 and gf180mcu_fd_sc_mcu7t5v0__and2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: C1
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: C2
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__aoi222_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__aoi222 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__aoi222 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C1                                         |C1                                         
C2                                         |C2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__aoi222_4 and gf180mcu_fd_sc_mcu7t5v0__aoi222_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffq_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffq_2 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffq_2 and gf180mcu_fd_sc_mcu7t5v0__dffq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or2_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or2_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or2_4  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or2_4 and gf180mcu_fd_sc_mcu7t5v0__or2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__and3_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__and3_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__and3_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__and3_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__and3_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__and3_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__and3_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__and3_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__and3_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__and3_4 and gf180mcu_fd_sc_mcu7t5v0__and3_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (0) disconnected node: CLKN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffnrn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffnrn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLKN                                       |CLKN                                       
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xnor2_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor2_1 and gf180mcu_fd_sc_mcu7t5v0__xnor2_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xor2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xor2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_2 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor2_2 and gf180mcu_fd_sc_mcu7t5v0__xor2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai22_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai22_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai22_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai22_4 and gf180mcu_fd_sc_mcu7t5v0__oai22_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: C
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai221_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai221 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai221 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C                                          |C                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai221_4 and gf180mcu_fd_sc_mcu7t5v0__oai221_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_12 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_12 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_12 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_12 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_12 and gf180mcu_fd_sc_mcu7t5v0__buf_12 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand4_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand4_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand4_4 and gf180mcu_fd_sc_mcu7t5v0__nand4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor2_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor2_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor2_4 and gf180mcu_fd_sc_mcu7t5v0__nor2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_3 and gf180mcu_fd_sc_mcu7t5v0__clkinv_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__or4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__or4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__or4_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__or4_4  
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__or4_4 and gf180mcu_fd_sc_mcu7t5v0__or4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_20 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_20 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_20 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_20 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_20 and gf180mcu_fd_sc_mcu7t5v0__buf_20 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (0) disconnected node: CLKN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffnsn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffnsn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLKN                                       |CLKN                                       
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xor2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xor2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xor2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor2_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor2_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor2_4 and gf180mcu_fd_sc_mcu7t5v0__xor2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: B
Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai31_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai31_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai31_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
B                                          |B                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai31_4 and gf180mcu_fd_sc_mcu7t5v0__oai31_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: A4
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nor4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nor4_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nor4_4 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
A4                                         |A4                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nor4_4 and gf180mcu_fd_sc_mcu7t5v0__nor4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__tiel (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__tiel is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__tiel   |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__tiel   
-------------------------------------------|-------------------------------------------
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__tiel and gf180mcu_fd_sc_mcu7t5v0__tiel are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrsn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrsn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dlyc_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyc_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyc_2 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyc_2 and gf180mcu_fd_sc_mcu7t5v0__dlyc_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_4  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_4  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_4 and gf180mcu_fd_sc_mcu7t5v0__inv_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_4 and gf180mcu_fd_sc_mcu7t5v0__clkinv_4 are equivalent.

Cell gpio_defaults_block (0) disconnected node: gpio_defaults[0]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[4]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[8]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[7]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[1]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[5]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[9]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[3]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[2]
Cell gpio_defaults_block (0) disconnected node: gpio_defaults[6]
Cell gpio_defaults_block (0) disconnected node: VDD
Cell gpio_defaults_block (0) disconnected node: VSS
Warning: Equate pins:  cell gpio_defaults_block is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gpio_defaults_block             |Circuit 2: gpio_defaults_block             
-------------------------------------------|-------------------------------------------
gpio_defaults[0]                           |gpio_defaults[0]                           
gpio_defaults[4]                           |gpio_defaults[4]                           
gpio_defaults[8]                           |gpio_defaults[8]                           
gpio_defaults[7]                           |gpio_defaults[7]                           
gpio_defaults[1]                           |gpio_defaults[1]                           
gpio_defaults[5]                           |gpio_defaults[5]                           
gpio_defaults[9]                           |gpio_defaults[9]                           
gpio_defaults[3]                           |gpio_defaults[3]                           
gpio_defaults[2]                           |gpio_defaults[2]                           
gpio_defaults[6]                           |gpio_defaults[6]                           
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gpio_defaults_block and gpio_defaults_block are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_2  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_2  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_2 and gf180mcu_fd_sc_mcu7t5v0__inv_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xor3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor3_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor3_1 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor3_1 and gf180mcu_fd_sc_mcu7t5v0__xor3_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkbuf |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkbuf 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 and gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffrnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffrnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 and gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xnor2_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor2_2 and gf180mcu_fd_sc_mcu7t5v0__xnor2_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__nand3_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__nand3_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__nand3_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__nand3_4 and gf180mcu_fd_sc_mcu7t5v0__nand3_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_3 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_3  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_3  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_3 and gf180mcu_fd_sc_mcu7t5v0__inv_3 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: S
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux2_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux2_4 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
S                                          |S                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux2_4 and gf180mcu_fd_sc_mcu7t5v0__mux2_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_8 and gf180mcu_fd_sc_mcu7t5v0__clkinv_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffsnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffsnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (0) disconnected node: CLKN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffnrn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffnrn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLKN                                       |CLKN                                       
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 and gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dlyc_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyc_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyc_1 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyc_1 and gf180mcu_fd_sc_mcu7t5v0__dlyc_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_16 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_16 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_16 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_16 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_16 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_16 and gf180mcu_fd_sc_mcu7t5v0__clkinv_16 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dlyb_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dlyb_1 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dlyb_1 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dlyb_1 and gf180mcu_fd_sc_mcu7t5v0__dlyb_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (0) disconnected node: CLKN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffnsn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffnsn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLKN                                       |CLKN                                       
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 and gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (0) disconnected node: RN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (0) disconnected node: CLKN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffnrn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffnrn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
RN                                         |RN                                         
CLKN                                       |CLKN                                       
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: B3
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai33_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai33_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai33_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
B1                                         |B1                                         
B2                                         |B2                                         
B3                                         |B3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai33_4 and gf180mcu_fd_sc_mcu7t5v0__oai33_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (0) disconnected node: CLKN
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffnsn |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffnsn 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLKN                                       |CLKN                                       
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 and gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffsnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffsnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 and gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_12 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_12 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_12 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__clkinv_12 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__clkinv_12 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__clkinv |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__clkinv 
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__clkinv_12 and gf180mcu_fd_sc_mcu7t5v0__clkinv_12 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__inv_8 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__inv_8 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__inv_8 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__inv_8 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__inv_8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__inv_8  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__inv_8  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__inv_8 and gf180mcu_fd_sc_mcu7t5v0__inv_8 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (0) disconnected node: D
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (0) disconnected node: SETN
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (0) disconnected node: CLK
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (0) disconnected node: Q
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__dffsnq |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__dffsnq 
-------------------------------------------|-------------------------------------------
D                                          |D                                          
SETN                                       |SETN                                       
CLK                                        |CLK                                        
Q                                          |Q                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 and gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xnor3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor3_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor3_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor3_1 and gf180mcu_fd_sc_mcu7t5v0__xnor3_1 are equivalent.

Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[0]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[1]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[2]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[3]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[4]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[5]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[6]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[7]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: A[8]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: CEN
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: CLK
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[0]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[1]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[2]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[3]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[4]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[5]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[6]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: D[7]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: GWEN
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[0]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[1]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[2]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[3]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[4]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[5]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[6]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: Q[7]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[0]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[1]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[2]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[3]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[4]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[5]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[6]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: WEN[7]
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: VDD
Cell gf180mcu_fd_ip_sram__sram512x8m8wm1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_ip_sram__sram512x8m8wm1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_ip_sram__sram512x8m |Circuit 2: gf180mcu_fd_ip_sram__sram512x8m 
-------------------------------------------|-------------------------------------------
A[0]                                       |A[0]                                       
A[1]                                       |A[1]                                       
A[2]                                       |A[2]                                       
A[3]                                       |A[3]                                       
A[4]                                       |A[4]                                       
A[5]                                       |A[5]                                       
A[6]                                       |A[6]                                       
A[7]                                       |A[7]                                       
A[8]                                       |A[8]                                       
CEN                                        |CEN                                        
CLK                                        |CLK                                        
D[0]                                       |D[0]                                       
D[1]                                       |D[1]                                       
D[2]                                       |D[2]                                       
D[3]                                       |D[3]                                       
D[4]                                       |D[4]                                       
D[5]                                       |D[5]                                       
D[6]                                       |D[6]                                       
D[7]                                       |D[7]                                       
GWEN                                       |GWEN                                       
Q[0]                                       |Q[0]                                       
Q[1]                                       |Q[1]                                       
Q[2]                                       |Q[2]                                       
Q[3]                                       |Q[3]                                       
Q[4]                                       |Q[4]                                       
Q[5]                                       |Q[5]                                       
Q[6]                                       |Q[6]                                       
Q[7]                                       |Q[7]                                       
WEN[0]                                     |WEN[0]                                     
WEN[1]                                     |WEN[1]                                     
WEN[2]                                     |WEN[2]                                     
WEN[3]                                     |WEN[3]                                     
WEN[4]                                     |WEN[4]                                     
WEN[5]                                     |WEN[5]                                     
WEN[6]                                     |WEN[6]                                     
WEN[7]                                     |WEN[7]                                     
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_ip_sram__sram512x8m8wm1 and gf180mcu_fd_ip_sram__sram512x8m8wm1 are equivalent.

Cell spare_logic_block (0) disconnected node: VDD
Cell spare_logic_block (0) disconnected node: VSS
Cell spare_logic_block (0) disconnected node: spare_xfq[0]
Cell spare_logic_block (0) disconnected node: spare_xfq[1]
Cell spare_logic_block (0) disconnected node: spare_xi[0]
Cell spare_logic_block (0) disconnected node: spare_xi[1]
Cell spare_logic_block (0) disconnected node: spare_xi[2]
Cell spare_logic_block (0) disconnected node: spare_xi[3]
Cell spare_logic_block (0) disconnected node: spare_xib
Cell spare_logic_block (0) disconnected node: spare_xmx[0]
Cell spare_logic_block (0) disconnected node: spare_xmx[1]
Cell spare_logic_block (0) disconnected node: spare_xna[0]
Cell spare_logic_block (0) disconnected node: spare_xna[1]
Cell spare_logic_block (0) disconnected node: spare_xno[0]
Cell spare_logic_block (0) disconnected node: spare_xno[1]
Cell spare_logic_block (0) disconnected node: spare_xz[0]
Cell spare_logic_block (0) disconnected node: spare_xz[10]
Cell spare_logic_block (0) disconnected node: spare_xz[11]
Cell spare_logic_block (0) disconnected node: spare_xz[12]
Cell spare_logic_block (0) disconnected node: spare_xz[13]
Cell spare_logic_block (0) disconnected node: spare_xz[14]
Cell spare_logic_block (0) disconnected node: spare_xz[15]
Cell spare_logic_block (0) disconnected node: spare_xz[16]
Cell spare_logic_block (0) disconnected node: spare_xz[17]
Cell spare_logic_block (0) disconnected node: spare_xz[18]
Cell spare_logic_block (0) disconnected node: spare_xz[19]
Cell spare_logic_block (0) disconnected node: spare_xz[1]
Cell spare_logic_block (0) disconnected node: spare_xz[20]
Cell spare_logic_block (0) disconnected node: spare_xz[21]
Cell spare_logic_block (0) disconnected node: spare_xz[22]
Cell spare_logic_block (0) disconnected node: spare_xz[23]
Cell spare_logic_block (0) disconnected node: spare_xz[24]
Cell spare_logic_block (0) disconnected node: spare_xz[25]
Cell spare_logic_block (0) disconnected node: spare_xz[26]
Cell spare_logic_block (0) disconnected node: spare_xz[27]
Cell spare_logic_block (0) disconnected node: spare_xz[28]
Cell spare_logic_block (0) disconnected node: spare_xz[29]
Cell spare_logic_block (0) disconnected node: spare_xz[2]
Cell spare_logic_block (0) disconnected node: spare_xz[30]
Cell spare_logic_block (0) disconnected node: spare_xz[3]
Cell spare_logic_block (0) disconnected node: spare_xz[4]
Cell spare_logic_block (0) disconnected node: spare_xz[5]
Cell spare_logic_block (0) disconnected node: spare_xz[6]
Cell spare_logic_block (0) disconnected node: spare_xz[7]
Cell spare_logic_block (0) disconnected node: spare_xz[8]
Cell spare_logic_block (0) disconnected node: spare_xz[9]
Warning: Equate pins:  cell spare_logic_block is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: spare_logic_block               |Circuit 2: spare_logic_block               
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
spare_xfq[0]                               |spare_xfq[0]                               
spare_xfq[1]                               |spare_xfq[1]                               
spare_xi[0]                                |spare_xi[0]                                
spare_xi[1]                                |spare_xi[1]                                
spare_xi[2]                                |spare_xi[2]                                
spare_xi[3]                                |spare_xi[3]                                
spare_xib                                  |spare_xib                                  
spare_xmx[0]                               |spare_xmx[0]                               
spare_xmx[1]                               |spare_xmx[1]                               
spare_xna[0]                               |spare_xna[0]                               
spare_xna[1]                               |spare_xna[1]                               
spare_xno[0]                               |spare_xno[0]                               
spare_xno[1]                               |spare_xno[1]                               
spare_xz[0]                                |spare_xz[0]                                
spare_xz[10]                               |spare_xz[10]                               
spare_xz[11]                               |spare_xz[11]                               
spare_xz[12]                               |spare_xz[12]                               
spare_xz[13]                               |spare_xz[13]                               
spare_xz[14]                               |spare_xz[14]                               
spare_xz[15]                               |spare_xz[15]                               
spare_xz[16]                               |spare_xz[16]                               
spare_xz[17]                               |spare_xz[17]                               
spare_xz[18]                               |spare_xz[18]                               
spare_xz[19]                               |spare_xz[19]                               
spare_xz[1]                                |spare_xz[1]                                
spare_xz[20]                               |spare_xz[20]                               
spare_xz[21]                               |spare_xz[21]                               
spare_xz[22]                               |spare_xz[22]                               
spare_xz[23]                               |spare_xz[23]                               
spare_xz[24]                               |spare_xz[24]                               
spare_xz[25]                               |spare_xz[25]                               
spare_xz[26]                               |spare_xz[26]                               
spare_xz[27]                               |spare_xz[27]                               
spare_xz[28]                               |spare_xz[28]                               
spare_xz[29]                               |spare_xz[29]                               
spare_xz[2]                                |spare_xz[2]                                
spare_xz[30]                               |spare_xz[30]                               
spare_xz[3]                                |spare_xz[3]                                
spare_xz[4]                                |spare_xz[4]                                
spare_xz[5]                                |spare_xz[5]                                
spare_xz[6]                                |spare_xz[6]                                
spare_xz[7]                                |spare_xz[7]                                
spare_xz[8]                                |spare_xz[8]                                
spare_xz[9]                                |spare_xz[9]                                
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes spare_logic_block and spare_logic_block are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__buf_1 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__buf_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__buf_1  |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__buf_1  
-------------------------------------------|-------------------------------------------
I                                          |I                                          
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__buf_1 and gf180mcu_fd_sc_mcu7t5v0__buf_1 are equivalent.

Cell user_id_programming (0) disconnected node: mask_rev[0]
Cell user_id_programming (0) disconnected node: mask_rev[10]
Cell user_id_programming (0) disconnected node: mask_rev[11]
Cell user_id_programming (0) disconnected node: mask_rev[12]
Cell user_id_programming (0) disconnected node: mask_rev[13]
Cell user_id_programming (0) disconnected node: mask_rev[14]
Cell user_id_programming (0) disconnected node: mask_rev[15]
Cell user_id_programming (0) disconnected node: mask_rev[16]
Cell user_id_programming (0) disconnected node: mask_rev[17]
Cell user_id_programming (0) disconnected node: mask_rev[18]
Cell user_id_programming (0) disconnected node: mask_rev[19]
Cell user_id_programming (0) disconnected node: mask_rev[1]
Cell user_id_programming (0) disconnected node: mask_rev[20]
Cell user_id_programming (0) disconnected node: mask_rev[21]
Cell user_id_programming (0) disconnected node: mask_rev[22]
Cell user_id_programming (0) disconnected node: mask_rev[23]
Cell user_id_programming (0) disconnected node: mask_rev[24]
Cell user_id_programming (0) disconnected node: mask_rev[25]
Cell user_id_programming (0) disconnected node: mask_rev[26]
Cell user_id_programming (0) disconnected node: mask_rev[27]
Cell user_id_programming (0) disconnected node: mask_rev[28]
Cell user_id_programming (0) disconnected node: mask_rev[29]
Cell user_id_programming (0) disconnected node: mask_rev[2]
Cell user_id_programming (0) disconnected node: mask_rev[30]
Cell user_id_programming (0) disconnected node: mask_rev[31]
Cell user_id_programming (0) disconnected node: mask_rev[3]
Cell user_id_programming (0) disconnected node: mask_rev[4]
Cell user_id_programming (0) disconnected node: mask_rev[5]
Cell user_id_programming (0) disconnected node: mask_rev[6]
Cell user_id_programming (0) disconnected node: mask_rev[7]
Cell user_id_programming (0) disconnected node: mask_rev[8]
Cell user_id_programming (0) disconnected node: mask_rev[9]
Cell user_id_programming (0) disconnected node: VDD
Cell user_id_programming (0) disconnected node: VSS
Warning: Equate pins:  cell user_id_programming is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: user_id_programming             |Circuit 2: user_id_programming             
-------------------------------------------|-------------------------------------------
mask_rev[0]                                |mask_rev[0]                                
mask_rev[10]                               |mask_rev[10]                               
mask_rev[11]                               |mask_rev[11]                               
mask_rev[12]                               |mask_rev[12]                               
mask_rev[13]                               |mask_rev[13]                               
mask_rev[14]                               |mask_rev[14]                               
mask_rev[15]                               |mask_rev[15]                               
mask_rev[16]                               |mask_rev[16]                               
mask_rev[17]                               |mask_rev[17]                               
mask_rev[18]                               |mask_rev[18]                               
mask_rev[19]                               |mask_rev[19]                               
mask_rev[1]                                |mask_rev[1]                                
mask_rev[20]                               |mask_rev[20]                               
mask_rev[21]                               |mask_rev[21]                               
mask_rev[22]                               |mask_rev[22]                               
mask_rev[23]                               |mask_rev[23]                               
mask_rev[24]                               |mask_rev[24]                               
mask_rev[25]                               |mask_rev[25]                               
mask_rev[26]                               |mask_rev[26]                               
mask_rev[27]                               |mask_rev[27]                               
mask_rev[28]                               |mask_rev[28]                               
mask_rev[29]                               |mask_rev[29]                               
mask_rev[2]                                |mask_rev[2]                                
mask_rev[30]                               |mask_rev[30]                               
mask_rev[31]                               |mask_rev[31]                               
mask_rev[3]                                |mask_rev[3]                                
mask_rev[4]                                |mask_rev[4]                                
mask_rev[5]                                |mask_rev[5]                                
mask_rev[6]                                |mask_rev[6]                                
mask_rev[7]                                |mask_rev[7]                                
mask_rev[8]                                |mask_rev[8]                                
mask_rev[9]                                |mask_rev[9]                                
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_id_programming and user_id_programming are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: B1
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: B2
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: C1
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: C2
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__oai222_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__oai222 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__oai222 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
B1                                         |B1                                         
B2                                         |B2                                         
C1                                         |C1                                         
C2                                         |C2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__oai222_4 and gf180mcu_fd_sc_mcu7t5v0__oai222_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I2
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: I3
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: S0
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: S1
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__mux4_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__mux4_4 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__mux4_4 
-------------------------------------------|-------------------------------------------
I0                                         |I0                                         
I1                                         |I1                                         
I2                                         |I2                                         
I3                                         |I3                                         
S0                                         |S0                                         
S1                                         |S1                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__mux4_4 and gf180mcu_fd_sc_mcu7t5v0__mux4_4 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xor3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xor3_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xor3_2 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xor3_2 and gf180mcu_fd_sc_mcu7t5v0__xor3_2 are equivalent.

Cell mprj_io_buffer (0) disconnected node: VDD
Cell mprj_io_buffer (0) disconnected node: VSS
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[0]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[10]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[11]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[12]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[13]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[14]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[15]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[16]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[17]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[1]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[2]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[3]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[4]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[5]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[6]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[7]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[8]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in[9]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[0]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[10]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[11]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[12]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[13]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[14]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[15]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[16]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[17]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[1]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[2]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[3]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[4]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[5]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[6]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[7]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[8]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_in_buf[9]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_oeb[0]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_oeb[1]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_oeb[2]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_oeb_buf[0]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_oeb_buf[1]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_oeb_buf[2]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[0]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[10]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[11]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[12]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[13]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[14]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[15]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[16]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[17]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[1]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[2]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[3]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[4]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[5]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[6]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[7]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[8]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out[9]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[0]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[10]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[11]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[12]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[13]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[14]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[15]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[16]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[17]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[1]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[2]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[3]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[4]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[5]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[6]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[7]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[8]
Cell mprj_io_buffer (0) disconnected node: mgmt_gpio_out_buf[9]
Warning: Equate pins:  cell mprj_io_buffer is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: mprj_io_buffer                  |Circuit 2: mprj_io_buffer                  
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
mgmt_gpio_in[0]                            |mgmt_gpio_in[0]                            
mgmt_gpio_in[10]                           |mgmt_gpio_in[10]                           
mgmt_gpio_in[11]                           |mgmt_gpio_in[11]                           
mgmt_gpio_in[12]                           |mgmt_gpio_in[12]                           
mgmt_gpio_in[13]                           |mgmt_gpio_in[13]                           
mgmt_gpio_in[14]                           |mgmt_gpio_in[14]                           
mgmt_gpio_in[15]                           |mgmt_gpio_in[15]                           
mgmt_gpio_in[16]                           |mgmt_gpio_in[16]                           
mgmt_gpio_in[17]                           |mgmt_gpio_in[17]                           
mgmt_gpio_in[1]                            |mgmt_gpio_in[1]                            
mgmt_gpio_in[2]                            |mgmt_gpio_in[2]                            
mgmt_gpio_in[3]                            |mgmt_gpio_in[3]                            
mgmt_gpio_in[4]                            |mgmt_gpio_in[4]                            
mgmt_gpio_in[5]                            |mgmt_gpio_in[5]                            
mgmt_gpio_in[6]                            |mgmt_gpio_in[6]                            
mgmt_gpio_in[7]                            |mgmt_gpio_in[7]                            
mgmt_gpio_in[8]                            |mgmt_gpio_in[8]                            
mgmt_gpio_in[9]                            |mgmt_gpio_in[9]                            
mgmt_gpio_in_buf[0]                        |mgmt_gpio_in_buf[0]                        
mgmt_gpio_in_buf[10]                       |mgmt_gpio_in_buf[10]                       
mgmt_gpio_in_buf[11]                       |mgmt_gpio_in_buf[11]                       
mgmt_gpio_in_buf[12]                       |mgmt_gpio_in_buf[12]                       
mgmt_gpio_in_buf[13]                       |mgmt_gpio_in_buf[13]                       
mgmt_gpio_in_buf[14]                       |mgmt_gpio_in_buf[14]                       
mgmt_gpio_in_buf[15]                       |mgmt_gpio_in_buf[15]                       
mgmt_gpio_in_buf[16]                       |mgmt_gpio_in_buf[16]                       
mgmt_gpio_in_buf[17]                       |mgmt_gpio_in_buf[17]                       
mgmt_gpio_in_buf[1]                        |mgmt_gpio_in_buf[1]                        
mgmt_gpio_in_buf[2]                        |mgmt_gpio_in_buf[2]                        
mgmt_gpio_in_buf[3]                        |mgmt_gpio_in_buf[3]                        
mgmt_gpio_in_buf[4]                        |mgmt_gpio_in_buf[4]                        
mgmt_gpio_in_buf[5]                        |mgmt_gpio_in_buf[5]                        
mgmt_gpio_in_buf[6]                        |mgmt_gpio_in_buf[6]                        
mgmt_gpio_in_buf[7]                        |mgmt_gpio_in_buf[7]                        
mgmt_gpio_in_buf[8]                        |mgmt_gpio_in_buf[8]                        
mgmt_gpio_in_buf[9]                        |mgmt_gpio_in_buf[9]                        
mgmt_gpio_oeb[0]                           |mgmt_gpio_oeb[0]                           
mgmt_gpio_oeb[1]                           |mgmt_gpio_oeb[1]                           
mgmt_gpio_oeb[2]                           |mgmt_gpio_oeb[2]                           
mgmt_gpio_oeb_buf[0]                       |mgmt_gpio_oeb_buf[0]                       
mgmt_gpio_oeb_buf[1]                       |mgmt_gpio_oeb_buf[1]                       
mgmt_gpio_oeb_buf[2]                       |mgmt_gpio_oeb_buf[2]                       
mgmt_gpio_out[0]                           |mgmt_gpio_out[0]                           
mgmt_gpio_out[10]                          |mgmt_gpio_out[10]                          
mgmt_gpio_out[11]                          |mgmt_gpio_out[11]                          
mgmt_gpio_out[12]                          |mgmt_gpio_out[12]                          
mgmt_gpio_out[13]                          |mgmt_gpio_out[13]                          
mgmt_gpio_out[14]                          |mgmt_gpio_out[14]                          
mgmt_gpio_out[15]                          |mgmt_gpio_out[15]                          
mgmt_gpio_out[16]                          |mgmt_gpio_out[16]                          
mgmt_gpio_out[17]                          |mgmt_gpio_out[17]                          
mgmt_gpio_out[1]                           |mgmt_gpio_out[1]                           
mgmt_gpio_out[2]                           |mgmt_gpio_out[2]                           
mgmt_gpio_out[3]                           |mgmt_gpio_out[3]                           
mgmt_gpio_out[4]                           |mgmt_gpio_out[4]                           
mgmt_gpio_out[5]                           |mgmt_gpio_out[5]                           
mgmt_gpio_out[6]                           |mgmt_gpio_out[6]                           
mgmt_gpio_out[7]                           |mgmt_gpio_out[7]                           
mgmt_gpio_out[8]                           |mgmt_gpio_out[8]                           
mgmt_gpio_out[9]                           |mgmt_gpio_out[9]                           
mgmt_gpio_out_buf[0]                       |mgmt_gpio_out_buf[0]                       
mgmt_gpio_out_buf[10]                      |mgmt_gpio_out_buf[10]                      
mgmt_gpio_out_buf[11]                      |mgmt_gpio_out_buf[11]                      
mgmt_gpio_out_buf[12]                      |mgmt_gpio_out_buf[12]                      
mgmt_gpio_out_buf[13]                      |mgmt_gpio_out_buf[13]                      
mgmt_gpio_out_buf[14]                      |mgmt_gpio_out_buf[14]                      
mgmt_gpio_out_buf[15]                      |mgmt_gpio_out_buf[15]                      
mgmt_gpio_out_buf[16]                      |mgmt_gpio_out_buf[16]                      
mgmt_gpio_out_buf[17]                      |mgmt_gpio_out_buf[17]                      
mgmt_gpio_out_buf[1]                       |mgmt_gpio_out_buf[1]                       
mgmt_gpio_out_buf[2]                       |mgmt_gpio_out_buf[2]                       
mgmt_gpio_out_buf[3]                       |mgmt_gpio_out_buf[3]                       
mgmt_gpio_out_buf[4]                       |mgmt_gpio_out_buf[4]                       
mgmt_gpio_out_buf[5]                       |mgmt_gpio_out_buf[5]                       
mgmt_gpio_out_buf[6]                       |mgmt_gpio_out_buf[6]                       
mgmt_gpio_out_buf[7]                       |mgmt_gpio_out_buf[7]                       
mgmt_gpio_out_buf[8]                       |mgmt_gpio_out_buf[8]                       
mgmt_gpio_out_buf[9]                       |mgmt_gpio_out_buf[9]                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes mprj_io_buffer and mprj_io_buffer are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (0) disconnected node: A3
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xnor3_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor3_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor3_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor3_2 and gf180mcu_fd_sc_mcu7t5v0__xnor3_2 are equivalent.

Cell simple_por (0) disconnected node: VDD
Cell simple_por (0) disconnected node: VSS
Cell simple_por (0) disconnected node: porb
Cell simple_por (0) disconnected node: por
Warning: Equate pins:  cell simple_por is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: simple_por                      |Circuit 2: simple_por                      
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
porb                                       |porb                                       
por                                        |por                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes simple_por and simple_por are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__invz_2 (0) disconnected node: EN
Cell gf180mcu_fd_sc_mcu7t5v0__invz_2 (0) disconnected node: I
Cell gf180mcu_fd_sc_mcu7t5v0__invz_2 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__invz_2 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__invz_2 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__invz_2 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__invz_2 |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__invz_2 
-------------------------------------------|-------------------------------------------
EN                                         |EN                                         
I                                          |I                                          
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__invz_2 and gf180mcu_fd_sc_mcu7t5v0__invz_2 are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: Z
Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__tieh (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__tieh is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__tieh   |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__tieh   
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__tieh and gf180mcu_fd_sc_mcu7t5v0__tieh are equivalent.

Cell user_project_wrapper (0) disconnected node: io_in[0]
Cell user_project_wrapper (0) disconnected node: io_in[10]
Cell user_project_wrapper (0) disconnected node: io_in[11]
Cell user_project_wrapper (0) disconnected node: io_in[12]
Cell user_project_wrapper (0) disconnected node: io_in[13]
Cell user_project_wrapper (0) disconnected node: io_in[14]
Cell user_project_wrapper (0) disconnected node: io_in[15]
Cell user_project_wrapper (0) disconnected node: io_in[16]
Cell user_project_wrapper (0) disconnected node: io_in[17]
Cell user_project_wrapper (0) disconnected node: io_in[18]
Cell user_project_wrapper (0) disconnected node: io_in[19]
Cell user_project_wrapper (0) disconnected node: io_in[1]
Cell user_project_wrapper (0) disconnected node: io_in[20]
Cell user_project_wrapper (0) disconnected node: io_in[21]
Cell user_project_wrapper (0) disconnected node: io_in[22]
Cell user_project_wrapper (0) disconnected node: io_in[23]
Cell user_project_wrapper (0) disconnected node: io_in[24]
Cell user_project_wrapper (0) disconnected node: io_in[25]
Cell user_project_wrapper (0) disconnected node: io_in[26]
Cell user_project_wrapper (0) disconnected node: io_in[27]
Cell user_project_wrapper (0) disconnected node: io_in[28]
Cell user_project_wrapper (0) disconnected node: io_in[29]
Cell user_project_wrapper (0) disconnected node: io_in[2]
Cell user_project_wrapper (0) disconnected node: io_in[30]
Cell user_project_wrapper (0) disconnected node: io_in[31]
Cell user_project_wrapper (0) disconnected node: io_in[32]
Cell user_project_wrapper (0) disconnected node: io_in[33]
Cell user_project_wrapper (0) disconnected node: io_in[34]
Cell user_project_wrapper (0) disconnected node: io_in[35]
Cell user_project_wrapper (0) disconnected node: io_in[36]
Cell user_project_wrapper (0) disconnected node: io_in[37]
Cell user_project_wrapper (0) disconnected node: io_in[3]
Cell user_project_wrapper (0) disconnected node: io_in[4]
Cell user_project_wrapper (0) disconnected node: io_in[5]
Cell user_project_wrapper (0) disconnected node: io_in[6]
Cell user_project_wrapper (0) disconnected node: io_in[7]
Cell user_project_wrapper (0) disconnected node: io_in[8]
Cell user_project_wrapper (0) disconnected node: io_in[9]
Cell user_project_wrapper (0) disconnected node: io_oeb[0]
Cell user_project_wrapper (0) disconnected node: io_oeb[10]
Cell user_project_wrapper (0) disconnected node: io_oeb[11]
Cell user_project_wrapper (0) disconnected node: io_oeb[12]
Cell user_project_wrapper (0) disconnected node: io_oeb[13]
Cell user_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_project_wrapper (0) disconnected node: io_oeb[17]
Cell user_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_project_wrapper (0) disconnected node: io_oeb[1]
Cell user_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_project_wrapper (0) disconnected node: io_oeb[27]
Cell user_project_wrapper (0) disconnected node: io_oeb[28]
Cell user_project_wrapper (0) disconnected node: io_oeb[29]
Cell user_project_wrapper (0) disconnected node: io_oeb[2]
Cell user_project_wrapper (0) disconnected node: io_oeb[30]
Cell user_project_wrapper (0) disconnected node: io_oeb[31]
Cell user_project_wrapper (0) disconnected node: io_oeb[32]
Cell user_project_wrapper (0) disconnected node: io_oeb[33]
Cell user_project_wrapper (0) disconnected node: io_oeb[34]
Cell user_project_wrapper (0) disconnected node: io_oeb[35]
Cell user_project_wrapper (0) disconnected node: io_oeb[36]
Cell user_project_wrapper (0) disconnected node: io_oeb[37]
Cell user_project_wrapper (0) disconnected node: io_oeb[3]
Cell user_project_wrapper (0) disconnected node: io_oeb[4]
Cell user_project_wrapper (0) disconnected node: io_oeb[5]
Cell user_project_wrapper (0) disconnected node: io_oeb[6]
Cell user_project_wrapper (0) disconnected node: io_oeb[7]
Cell user_project_wrapper (0) disconnected node: io_oeb[8]
Cell user_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_project_wrapper (0) disconnected node: io_out[0]
Cell user_project_wrapper (0) disconnected node: io_out[10]
Cell user_project_wrapper (0) disconnected node: io_out[11]
Cell user_project_wrapper (0) disconnected node: io_out[12]
Cell user_project_wrapper (0) disconnected node: io_out[13]
Cell user_project_wrapper (0) disconnected node: io_out[14]
Cell user_project_wrapper (0) disconnected node: io_out[15]
Cell user_project_wrapper (0) disconnected node: io_out[16]
Cell user_project_wrapper (0) disconnected node: io_out[17]
Cell user_project_wrapper (0) disconnected node: io_out[18]
Cell user_project_wrapper (0) disconnected node: io_out[19]
Cell user_project_wrapper (0) disconnected node: io_out[1]
Cell user_project_wrapper (0) disconnected node: io_out[20]
Cell user_project_wrapper (0) disconnected node: io_out[21]
Cell user_project_wrapper (0) disconnected node: io_out[22]
Cell user_project_wrapper (0) disconnected node: io_out[23]
Cell user_project_wrapper (0) disconnected node: io_out[24]
Cell user_project_wrapper (0) disconnected node: io_out[25]
Cell user_project_wrapper (0) disconnected node: io_out[26]
Cell user_project_wrapper (0) disconnected node: io_out[27]
Cell user_project_wrapper (0) disconnected node: io_out[28]
Cell user_project_wrapper (0) disconnected node: io_out[29]
Cell user_project_wrapper (0) disconnected node: io_out[2]
Cell user_project_wrapper (0) disconnected node: io_out[30]
Cell user_project_wrapper (0) disconnected node: io_out[31]
Cell user_project_wrapper (0) disconnected node: io_out[32]
Cell user_project_wrapper (0) disconnected node: io_out[33]
Cell user_project_wrapper (0) disconnected node: io_out[34]
Cell user_project_wrapper (0) disconnected node: io_out[35]
Cell user_project_wrapper (0) disconnected node: io_out[36]
Cell user_project_wrapper (0) disconnected node: io_out[37]
Cell user_project_wrapper (0) disconnected node: io_out[3]
Cell user_project_wrapper (0) disconnected node: io_out[4]
Cell user_project_wrapper (0) disconnected node: io_out[5]
Cell user_project_wrapper (0) disconnected node: io_out[6]
Cell user_project_wrapper (0) disconnected node: io_out[7]
Cell user_project_wrapper (0) disconnected node: io_out[8]
Cell user_project_wrapper (0) disconnected node: io_out[9]
Cell user_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_project_wrapper (0) disconnected node: la_data_out[0]
Cell user_project_wrapper (0) disconnected node: la_data_out[10]
Cell user_project_wrapper (0) disconnected node: la_data_out[11]
Cell user_project_wrapper (0) disconnected node: la_data_out[12]
Cell user_project_wrapper (0) disconnected node: la_data_out[13]
Cell user_project_wrapper (0) disconnected node: la_data_out[14]
Cell user_project_wrapper (0) disconnected node: la_data_out[15]
Cell user_project_wrapper (0) disconnected node: la_data_out[16]
Cell user_project_wrapper (0) disconnected node: la_data_out[17]
Cell user_project_wrapper (0) disconnected node: la_data_out[18]
Cell user_project_wrapper (0) disconnected node: la_data_out[19]
Cell user_project_wrapper (0) disconnected node: la_data_out[1]
Cell user_project_wrapper (0) disconnected node: la_data_out[20]
Cell user_project_wrapper (0) disconnected node: la_data_out[21]
Cell user_project_wrapper (0) disconnected node: la_data_out[22]
Cell user_project_wrapper (0) disconnected node: la_data_out[23]
Cell user_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_project_wrapper (0) disconnected node: la_data_out[25]
Cell user_project_wrapper (0) disconnected node: la_data_out[26]
Cell user_project_wrapper (0) disconnected node: la_data_out[27]
Cell user_project_wrapper (0) disconnected node: la_data_out[28]
Cell user_project_wrapper (0) disconnected node: la_data_out[29]
Cell user_project_wrapper (0) disconnected node: la_data_out[2]
Cell user_project_wrapper (0) disconnected node: la_data_out[30]
Cell user_project_wrapper (0) disconnected node: la_data_out[31]
Cell user_project_wrapper (0) disconnected node: la_data_out[32]
Cell user_project_wrapper (0) disconnected node: la_data_out[33]
Cell user_project_wrapper (0) disconnected node: la_data_out[34]
Cell user_project_wrapper (0) disconnected node: la_data_out[35]
Cell user_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_project_wrapper (0) disconnected node: la_data_out[3]
Cell user_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_project_wrapper (0) disconnected node: la_data_out[41]
Cell user_project_wrapper (0) disconnected node: la_data_out[42]
Cell user_project_wrapper (0) disconnected node: la_data_out[43]
Cell user_project_wrapper (0) disconnected node: la_data_out[44]
Cell user_project_wrapper (0) disconnected node: la_data_out[45]
Cell user_project_wrapper (0) disconnected node: la_data_out[46]
Cell user_project_wrapper (0) disconnected node: la_data_out[47]
Cell user_project_wrapper (0) disconnected node: la_data_out[48]
Cell user_project_wrapper (0) disconnected node: la_data_out[49]
Cell user_project_wrapper (0) disconnected node: la_data_out[4]
Cell user_project_wrapper (0) disconnected node: la_data_out[50]
Cell user_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_project_wrapper (0) disconnected node: la_data_out[52]
Cell user_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_project_wrapper (0) disconnected node: la_data_out[54]
Cell user_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_project_wrapper (0) disconnected node: la_data_out[5]
Cell user_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_project_wrapper (0) disconnected node: la_data_out[6]
Cell user_project_wrapper (0) disconnected node: la_data_out[7]
Cell user_project_wrapper (0) disconnected node: la_data_out[8]
Cell user_project_wrapper (0) disconnected node: la_data_out[9]
Cell user_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_project_wrapper (0) disconnected node: user_clock2
Cell user_project_wrapper (0) disconnected node: user_irq[0]
Cell user_project_wrapper (0) disconnected node: user_irq[1]
Cell user_project_wrapper (0) disconnected node: user_irq[2]
Cell user_project_wrapper (0) disconnected node: vdd
Cell user_project_wrapper (0) disconnected node: vss
Cell user_project_wrapper (0) disconnected node: wb_clk_i
Cell user_project_wrapper (0) disconnected node: wb_rst_i
Cell user_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_project_wrapper (0) disconnected node: wbs_we_i
Warning: Equate pins:  cell user_project_wrapper is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: user_project_wrapper            |Circuit 2: user_project_wrapper            
-------------------------------------------|-------------------------------------------
io_in[0]                                   |io_in[0]                                   
io_in[10]                                  |io_in[10]                                  
io_in[11]                                  |io_in[11]                                  
io_in[12]                                  |io_in[12]                                  
io_in[13]                                  |io_in[13]                                  
io_in[14]                                  |io_in[14]                                  
io_in[15]                                  |io_in[15]                                  
io_in[16]                                  |io_in[16]                                  
io_in[17]                                  |io_in[17]                                  
io_in[18]                                  |io_in[18]                                  
io_in[19]                                  |io_in[19]                                  
io_in[1]                                   |io_in[1]                                   
io_in[20]                                  |io_in[20]                                  
io_in[21]                                  |io_in[21]                                  
io_in[22]                                  |io_in[22]                                  
io_in[23]                                  |io_in[23]                                  
io_in[24]                                  |io_in[24]                                  
io_in[25]                                  |io_in[25]                                  
io_in[26]                                  |io_in[26]                                  
io_in[27]                                  |io_in[27]                                  
io_in[28]                                  |io_in[28]                                  
io_in[29]                                  |io_in[29]                                  
io_in[2]                                   |io_in[2]                                   
io_in[30]                                  |io_in[30]                                  
io_in[31]                                  |io_in[31]                                  
io_in[32]                                  |io_in[32]                                  
io_in[33]                                  |io_in[33]                                  
io_in[34]                                  |io_in[34]                                  
io_in[35]                                  |io_in[35]                                  
io_in[36]                                  |io_in[36]                                  
io_in[37]                                  |io_in[37]                                  
io_in[3]                                   |io_in[3]                                   
io_in[4]                                   |io_in[4]                                   
io_in[5]                                   |io_in[5]                                   
io_in[6]                                   |io_in[6]                                   
io_in[7]                                   |io_in[7]                                   
io_in[8]                                   |io_in[8]                                   
io_in[9]                                   |io_in[9]                                   
io_oeb[0]                                  |io_oeb[0]                                  
io_oeb[10]                                 |io_oeb[10]                                 
io_oeb[11]                                 |io_oeb[11]                                 
io_oeb[12]                                 |io_oeb[12]                                 
io_oeb[13]                                 |io_oeb[13]                                 
io_oeb[14]                                 |io_oeb[14]                                 
io_oeb[15]                                 |io_oeb[15]                                 
io_oeb[16]                                 |io_oeb[16]                                 
io_oeb[17]                                 |io_oeb[17]                                 
io_oeb[18]                                 |io_oeb[18]                                 
io_oeb[19]                                 |io_oeb[19]                                 
io_oeb[1]                                  |io_oeb[1]                                  
io_oeb[20]                                 |io_oeb[20]                                 
io_oeb[21]                                 |io_oeb[21]                                 
io_oeb[22]                                 |io_oeb[22]                                 
io_oeb[23]                                 |io_oeb[23]                                 
io_oeb[24]                                 |io_oeb[24]                                 
io_oeb[25]                                 |io_oeb[25]                                 
io_oeb[26]                                 |io_oeb[26]                                 
io_oeb[27]                                 |io_oeb[27]                                 
io_oeb[28]                                 |io_oeb[28]                                 
io_oeb[29]                                 |io_oeb[29]                                 
io_oeb[2]                                  |io_oeb[2]                                  
io_oeb[30]                                 |io_oeb[30]                                 
io_oeb[31]                                 |io_oeb[31]                                 
io_oeb[32]                                 |io_oeb[32]                                 
io_oeb[33]                                 |io_oeb[33]                                 
io_oeb[34]                                 |io_oeb[34]                                 
io_oeb[35]                                 |io_oeb[35]                                 
io_oeb[36]                                 |io_oeb[36]                                 
io_oeb[37]                                 |io_oeb[37]                                 
io_oeb[3]                                  |io_oeb[3]                                  
io_oeb[4]                                  |io_oeb[4]                                  
io_oeb[5]                                  |io_oeb[5]                                  
io_oeb[6]                                  |io_oeb[6]                                  
io_oeb[7]                                  |io_oeb[7]                                  
io_oeb[8]                                  |io_oeb[8]                                  
io_oeb[9]                                  |io_oeb[9]                                  
io_out[0]                                  |io_out[0]                                  
io_out[10]                                 |io_out[10]                                 
io_out[11]                                 |io_out[11]                                 
io_out[12]                                 |io_out[12]                                 
io_out[13]                                 |io_out[13]                                 
io_out[14]                                 |io_out[14]                                 
io_out[15]                                 |io_out[15]                                 
io_out[16]                                 |io_out[16]                                 
io_out[17]                                 |io_out[17]                                 
io_out[18]                                 |io_out[18]                                 
io_out[19]                                 |io_out[19]                                 
io_out[1]                                  |io_out[1]                                  
io_out[20]                                 |io_out[20]                                 
io_out[21]                                 |io_out[21]                                 
io_out[22]                                 |io_out[22]                                 
io_out[23]                                 |io_out[23]                                 
io_out[24]                                 |io_out[24]                                 
io_out[25]                                 |io_out[25]                                 
io_out[26]                                 |io_out[26]                                 
io_out[27]                                 |io_out[27]                                 
io_out[28]                                 |io_out[28]                                 
io_out[29]                                 |io_out[29]                                 
io_out[2]                                  |io_out[2]                                  
io_out[30]                                 |io_out[30]                                 
io_out[31]                                 |io_out[31]                                 
io_out[32]                                 |io_out[32]                                 
io_out[33]                                 |io_out[33]                                 
io_out[34]                                 |io_out[34]                                 
io_out[35]                                 |io_out[35]                                 
io_out[36]                                 |io_out[36]                                 
io_out[37]                                 |io_out[37]                                 
io_out[3]                                  |io_out[3]                                  
io_out[4]                                  |io_out[4]                                  
io_out[5]                                  |io_out[5]                                  
io_out[6]                                  |io_out[6]                                  
io_out[7]                                  |io_out[7]                                  
io_out[8]                                  |io_out[8]                                  
io_out[9]                                  |io_out[9]                                  
la_data_in[0]                              |la_data_in[0]                              
la_data_in[10]                             |la_data_in[10]                             
la_data_in[11]                             |la_data_in[11]                             
la_data_in[12]                             |la_data_in[12]                             
la_data_in[13]                             |la_data_in[13]                             
la_data_in[14]                             |la_data_in[14]                             
la_data_in[15]                             |la_data_in[15]                             
la_data_in[16]                             |la_data_in[16]                             
la_data_in[17]                             |la_data_in[17]                             
la_data_in[18]                             |la_data_in[18]                             
la_data_in[19]                             |la_data_in[19]                             
la_data_in[1]                              |la_data_in[1]                              
la_data_in[20]                             |la_data_in[20]                             
la_data_in[21]                             |la_data_in[21]                             
la_data_in[22]                             |la_data_in[22]                             
la_data_in[23]                             |la_data_in[23]                             
la_data_in[24]                             |la_data_in[24]                             
la_data_in[25]                             |la_data_in[25]                             
la_data_in[26]                             |la_data_in[26]                             
la_data_in[27]                             |la_data_in[27]                             
la_data_in[28]                             |la_data_in[28]                             
la_data_in[29]                             |la_data_in[29]                             
la_data_in[2]                              |la_data_in[2]                              
la_data_in[30]                             |la_data_in[30]                             
la_data_in[31]                             |la_data_in[31]                             
la_data_in[32]                             |la_data_in[32]                             
la_data_in[33]                             |la_data_in[33]                             
la_data_in[34]                             |la_data_in[34]                             
la_data_in[35]                             |la_data_in[35]                             
la_data_in[36]                             |la_data_in[36]                             
la_data_in[37]                             |la_data_in[37]                             
la_data_in[38]                             |la_data_in[38]                             
la_data_in[39]                             |la_data_in[39]                             
la_data_in[3]                              |la_data_in[3]                              
la_data_in[40]                             |la_data_in[40]                             
la_data_in[41]                             |la_data_in[41]                             
la_data_in[42]                             |la_data_in[42]                             
la_data_in[43]                             |la_data_in[43]                             
la_data_in[44]                             |la_data_in[44]                             
la_data_in[45]                             |la_data_in[45]                             
la_data_in[46]                             |la_data_in[46]                             
la_data_in[47]                             |la_data_in[47]                             
la_data_in[48]                             |la_data_in[48]                             
la_data_in[49]                             |la_data_in[49]                             
la_data_in[4]                              |la_data_in[4]                              
la_data_in[50]                             |la_data_in[50]                             
la_data_in[51]                             |la_data_in[51]                             
la_data_in[52]                             |la_data_in[52]                             
la_data_in[53]                             |la_data_in[53]                             
la_data_in[54]                             |la_data_in[54]                             
la_data_in[55]                             |la_data_in[55]                             
la_data_in[56]                             |la_data_in[56]                             
la_data_in[57]                             |la_data_in[57]                             
la_data_in[58]                             |la_data_in[58]                             
la_data_in[59]                             |la_data_in[59]                             
la_data_in[5]                              |la_data_in[5]                              
la_data_in[60]                             |la_data_in[60]                             
la_data_in[61]                             |la_data_in[61]                             
la_data_in[62]                             |la_data_in[62]                             
la_data_in[63]                             |la_data_in[63]                             
la_data_in[6]                              |la_data_in[6]                              
la_data_in[7]                              |la_data_in[7]                              
la_data_in[8]                              |la_data_in[8]                              
la_data_in[9]                              |la_data_in[9]                              
la_data_out[0]                             |la_data_out[0]                             
la_data_out[10]                            |la_data_out[10]                            
la_data_out[11]                            |la_data_out[11]                            
la_data_out[12]                            |la_data_out[12]                            
la_data_out[13]                            |la_data_out[13]                            
la_data_out[14]                            |la_data_out[14]                            
la_data_out[15]                            |la_data_out[15]                            
la_data_out[16]                            |la_data_out[16]                            
la_data_out[17]                            |la_data_out[17]                            
la_data_out[18]                            |la_data_out[18]                            
la_data_out[19]                            |la_data_out[19]                            
la_data_out[1]                             |la_data_out[1]                             
la_data_out[20]                            |la_data_out[20]                            
la_data_out[21]                            |la_data_out[21]                            
la_data_out[22]                            |la_data_out[22]                            
la_data_out[23]                            |la_data_out[23]                            
la_data_out[24]                            |la_data_out[24]                            
la_data_out[25]                            |la_data_out[25]                            
la_data_out[26]                            |la_data_out[26]                            
la_data_out[27]                            |la_data_out[27]                            
la_data_out[28]                            |la_data_out[28]                            
la_data_out[29]                            |la_data_out[29]                            
la_data_out[2]                             |la_data_out[2]                             
la_data_out[30]                            |la_data_out[30]                            
la_data_out[31]                            |la_data_out[31]                            
la_data_out[32]                            |la_data_out[32]                            
la_data_out[33]                            |la_data_out[33]                            
la_data_out[34]                            |la_data_out[34]                            
la_data_out[35]                            |la_data_out[35]                            
la_data_out[36]                            |la_data_out[36]                            
la_data_out[37]                            |la_data_out[37]                            
la_data_out[38]                            |la_data_out[38]                            
la_data_out[39]                            |la_data_out[39]                            
la_data_out[3]                             |la_data_out[3]                             
la_data_out[40]                            |la_data_out[40]                            
la_data_out[41]                            |la_data_out[41]                            
la_data_out[42]                            |la_data_out[42]                            
la_data_out[43]                            |la_data_out[43]                            
la_data_out[44]                            |la_data_out[44]                            
la_data_out[45]                            |la_data_out[45]                            
la_data_out[46]                            |la_data_out[46]                            
la_data_out[47]                            |la_data_out[47]                            
la_data_out[48]                            |la_data_out[48]                            
la_data_out[49]                            |la_data_out[49]                            
la_data_out[4]                             |la_data_out[4]                             
la_data_out[50]                            |la_data_out[50]                            
la_data_out[51]                            |la_data_out[51]                            
la_data_out[52]                            |la_data_out[52]                            
la_data_out[53]                            |la_data_out[53]                            
la_data_out[54]                            |la_data_out[54]                            
la_data_out[55]                            |la_data_out[55]                            
la_data_out[56]                            |la_data_out[56]                            
la_data_out[57]                            |la_data_out[57]                            
la_data_out[58]                            |la_data_out[58]                            
la_data_out[59]                            |la_data_out[59]                            
la_data_out[5]                             |la_data_out[5]                             
la_data_out[60]                            |la_data_out[60]                            
la_data_out[61]                            |la_data_out[61]                            
la_data_out[62]                            |la_data_out[62]                            
la_data_out[63]                            |la_data_out[63]                            
la_data_out[6]                             |la_data_out[6]                             
la_data_out[7]                             |la_data_out[7]                             
la_data_out[8]                             |la_data_out[8]                             
la_data_out[9]                             |la_data_out[9]                             
la_oenb[0]                                 |la_oenb[0]                                 
la_oenb[10]                                |la_oenb[10]                                
la_oenb[11]                                |la_oenb[11]                                
la_oenb[12]                                |la_oenb[12]                                
la_oenb[13]                                |la_oenb[13]                                
la_oenb[14]                                |la_oenb[14]                                
la_oenb[15]                                |la_oenb[15]                                
la_oenb[16]                                |la_oenb[16]                                
la_oenb[17]                                |la_oenb[17]                                
la_oenb[18]                                |la_oenb[18]                                
la_oenb[19]                                |la_oenb[19]                                
la_oenb[1]                                 |la_oenb[1]                                 
la_oenb[20]                                |la_oenb[20]                                
la_oenb[21]                                |la_oenb[21]                                
la_oenb[22]                                |la_oenb[22]                                
la_oenb[23]                                |la_oenb[23]                                
la_oenb[24]                                |la_oenb[24]                                
la_oenb[25]                                |la_oenb[25]                                
la_oenb[26]                                |la_oenb[26]                                
la_oenb[27]                                |la_oenb[27]                                
la_oenb[28]                                |la_oenb[28]                                
la_oenb[29]                                |la_oenb[29]                                
la_oenb[2]                                 |la_oenb[2]                                 
la_oenb[30]                                |la_oenb[30]                                
la_oenb[31]                                |la_oenb[31]                                
la_oenb[32]                                |la_oenb[32]                                
la_oenb[33]                                |la_oenb[33]                                
la_oenb[34]                                |la_oenb[34]                                
la_oenb[35]                                |la_oenb[35]                                
la_oenb[36]                                |la_oenb[36]                                
la_oenb[37]                                |la_oenb[37]                                
la_oenb[38]                                |la_oenb[38]                                
la_oenb[39]                                |la_oenb[39]                                
la_oenb[3]                                 |la_oenb[3]                                 
la_oenb[40]                                |la_oenb[40]                                
la_oenb[41]                                |la_oenb[41]                                
la_oenb[42]                                |la_oenb[42]                                
la_oenb[43]                                |la_oenb[43]                                
la_oenb[44]                                |la_oenb[44]                                
la_oenb[45]                                |la_oenb[45]                                
la_oenb[46]                                |la_oenb[46]                                
la_oenb[47]                                |la_oenb[47]                                
la_oenb[48]                                |la_oenb[48]                                
la_oenb[49]                                |la_oenb[49]                                
la_oenb[4]                                 |la_oenb[4]                                 
la_oenb[50]                                |la_oenb[50]                                
la_oenb[51]                                |la_oenb[51]                                
la_oenb[52]                                |la_oenb[52]                                
la_oenb[53]                                |la_oenb[53]                                
la_oenb[54]                                |la_oenb[54]                                
la_oenb[55]                                |la_oenb[55]                                
la_oenb[56]                                |la_oenb[56]                                
la_oenb[57]                                |la_oenb[57]                                
la_oenb[58]                                |la_oenb[58]                                
la_oenb[59]                                |la_oenb[59]                                
la_oenb[5]                                 |la_oenb[5]                                 
la_oenb[60]                                |la_oenb[60]                                
la_oenb[61]                                |la_oenb[61]                                
la_oenb[62]                                |la_oenb[62]                                
la_oenb[63]                                |la_oenb[63]                                
la_oenb[6]                                 |la_oenb[6]                                 
la_oenb[7]                                 |la_oenb[7]                                 
la_oenb[8]                                 |la_oenb[8]                                 
la_oenb[9]                                 |la_oenb[9]                                 
user_clock2                                |user_clock2                                
user_irq[0]                                |user_irq[0]                                
user_irq[1]                                |user_irq[1]                                
user_irq[2]                                |user_irq[2]                                
vdd                                        |vdd                                        
vss                                        |vss                                        
wb_clk_i                                   |wb_clk_i                                   
wb_rst_i                                   |wb_rst_i                                   
wbs_ack_o                                  |wbs_ack_o                                  
wbs_adr_i[0]                               |wbs_adr_i[0]                               
wbs_adr_i[10]                              |wbs_adr_i[10]                              
wbs_adr_i[11]                              |wbs_adr_i[11]                              
wbs_adr_i[12]                              |wbs_adr_i[12]                              
wbs_adr_i[13]                              |wbs_adr_i[13]                              
wbs_adr_i[14]                              |wbs_adr_i[14]                              
wbs_adr_i[15]                              |wbs_adr_i[15]                              
wbs_adr_i[16]                              |wbs_adr_i[16]                              
wbs_adr_i[17]                              |wbs_adr_i[17]                              
wbs_adr_i[18]                              |wbs_adr_i[18]                              
wbs_adr_i[19]                              |wbs_adr_i[19]                              
wbs_adr_i[1]                               |wbs_adr_i[1]                               
wbs_adr_i[20]                              |wbs_adr_i[20]                              
wbs_adr_i[21]                              |wbs_adr_i[21]                              
wbs_adr_i[22]                              |wbs_adr_i[22]                              
wbs_adr_i[23]                              |wbs_adr_i[23]                              
wbs_adr_i[24]                              |wbs_adr_i[24]                              
wbs_adr_i[25]                              |wbs_adr_i[25]                              
wbs_adr_i[26]                              |wbs_adr_i[26]                              
wbs_adr_i[27]                              |wbs_adr_i[27]                              
wbs_adr_i[28]                              |wbs_adr_i[28]                              
wbs_adr_i[29]                              |wbs_adr_i[29]                              
wbs_adr_i[2]                               |wbs_adr_i[2]                               
wbs_adr_i[30]                              |wbs_adr_i[30]                              
wbs_adr_i[31]                              |wbs_adr_i[31]                              
wbs_adr_i[3]                               |wbs_adr_i[3]                               
wbs_adr_i[4]                               |wbs_adr_i[4]                               
wbs_adr_i[5]                               |wbs_adr_i[5]                               
wbs_adr_i[6]                               |wbs_adr_i[6]                               
wbs_adr_i[7]                               |wbs_adr_i[7]                               
wbs_adr_i[8]                               |wbs_adr_i[8]                               
wbs_adr_i[9]                               |wbs_adr_i[9]                               
wbs_cyc_i                                  |wbs_cyc_i                                  
wbs_dat_i[0]                               |wbs_dat_i[0]                               
wbs_dat_i[10]                              |wbs_dat_i[10]                              
wbs_dat_i[11]                              |wbs_dat_i[11]                              
wbs_dat_i[12]                              |wbs_dat_i[12]                              
wbs_dat_i[13]                              |wbs_dat_i[13]                              
wbs_dat_i[14]                              |wbs_dat_i[14]                              
wbs_dat_i[15]                              |wbs_dat_i[15]                              
wbs_dat_i[16]                              |wbs_dat_i[16]                              
wbs_dat_i[17]                              |wbs_dat_i[17]                              
wbs_dat_i[18]                              |wbs_dat_i[18]                              
wbs_dat_i[19]                              |wbs_dat_i[19]                              
wbs_dat_i[1]                               |wbs_dat_i[1]                               
wbs_dat_i[20]                              |wbs_dat_i[20]                              
wbs_dat_i[21]                              |wbs_dat_i[21]                              
wbs_dat_i[22]                              |wbs_dat_i[22]                              
wbs_dat_i[23]                              |wbs_dat_i[23]                              
wbs_dat_i[24]                              |wbs_dat_i[24]                              
wbs_dat_i[25]                              |wbs_dat_i[25]                              
wbs_dat_i[26]                              |wbs_dat_i[26]                              
wbs_dat_i[27]                              |wbs_dat_i[27]                              
wbs_dat_i[28]                              |wbs_dat_i[28]                              
wbs_dat_i[29]                              |wbs_dat_i[29]                              
wbs_dat_i[2]                               |wbs_dat_i[2]                               
wbs_dat_i[30]                              |wbs_dat_i[30]                              
wbs_dat_i[31]                              |wbs_dat_i[31]                              
wbs_dat_i[3]                               |wbs_dat_i[3]                               
wbs_dat_i[4]                               |wbs_dat_i[4]                               
wbs_dat_i[5]                               |wbs_dat_i[5]                               
wbs_dat_i[6]                               |wbs_dat_i[6]                               
wbs_dat_i[7]                               |wbs_dat_i[7]                               
wbs_dat_i[8]                               |wbs_dat_i[8]                               
wbs_dat_i[9]                               |wbs_dat_i[9]                               
wbs_dat_o[0]                               |wbs_dat_o[0]                               
wbs_dat_o[10]                              |wbs_dat_o[10]                              
wbs_dat_o[11]                              |wbs_dat_o[11]                              
wbs_dat_o[12]                              |wbs_dat_o[12]                              
wbs_dat_o[13]                              |wbs_dat_o[13]                              
wbs_dat_o[14]                              |wbs_dat_o[14]                              
wbs_dat_o[15]                              |wbs_dat_o[15]                              
wbs_dat_o[16]                              |wbs_dat_o[16]                              
wbs_dat_o[17]                              |wbs_dat_o[17]                              
wbs_dat_o[18]                              |wbs_dat_o[18]                              
wbs_dat_o[19]                              |wbs_dat_o[19]                              
wbs_dat_o[1]                               |wbs_dat_o[1]                               
wbs_dat_o[20]                              |wbs_dat_o[20]                              
wbs_dat_o[21]                              |wbs_dat_o[21]                              
wbs_dat_o[22]                              |wbs_dat_o[22]                              
wbs_dat_o[23]                              |wbs_dat_o[23]                              
wbs_dat_o[24]                              |wbs_dat_o[24]                              
wbs_dat_o[25]                              |wbs_dat_o[25]                              
wbs_dat_o[26]                              |wbs_dat_o[26]                              
wbs_dat_o[27]                              |wbs_dat_o[27]                              
wbs_dat_o[28]                              |wbs_dat_o[28]                              
wbs_dat_o[29]                              |wbs_dat_o[29]                              
wbs_dat_o[2]                               |wbs_dat_o[2]                               
wbs_dat_o[30]                              |wbs_dat_o[30]                              
wbs_dat_o[31]                              |wbs_dat_o[31]                              
wbs_dat_o[3]                               |wbs_dat_o[3]                               
wbs_dat_o[4]                               |wbs_dat_o[4]                               
wbs_dat_o[5]                               |wbs_dat_o[5]                               
wbs_dat_o[6]                               |wbs_dat_o[6]                               
wbs_dat_o[7]                               |wbs_dat_o[7]                               
wbs_dat_o[8]                               |wbs_dat_o[8]                               
wbs_dat_o[9]                               |wbs_dat_o[9]                               
wbs_sel_i[0]                               |wbs_sel_i[0]                               
wbs_sel_i[1]                               |wbs_sel_i[1]                               
wbs_sel_i[2]                               |wbs_sel_i[2]                               
wbs_sel_i[3]                               |wbs_sel_i[3]                               
wbs_stb_i                                  |wbs_stb_i                                  
wbs_we_i                                   |wbs_we_i                                   
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_project_wrapper and user_project_wrapper are equivalent.

Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (0) disconnected node: A1
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (0) disconnected node: A2
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (0) disconnected node: ZN
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (0) disconnected node: VDD
Cell gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (0) disconnected node: VSS
Warning: Equate pins:  cell gf180mcu_fd_sc_mcu7t5v0__xnor2_4 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu7t5v0__xnor2_ |Circuit 2: gf180mcu_fd_sc_mcu7t5v0__xnor2_ 
-------------------------------------------|-------------------------------------------
A1                                         |A1                                         
A2                                         |A2                                         
ZN                                         |ZN                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu7t5v0__xnor2_4 and gf180mcu_fd_sc_mcu7t5v0__xnor2_4 are equivalent.

Cell housekeeping (0) disconnected node: VDD
Cell housekeeping (0) disconnected node: VSS
Cell housekeeping (0) disconnected node: debug_in
Cell housekeeping (0) disconnected node: debug_mode
Cell housekeeping (0) disconnected node: debug_oeb
Cell housekeeping (0) disconnected node: debug_out
Cell housekeeping (0) disconnected node: irq[0]
Cell housekeeping (0) disconnected node: irq[1]
Cell housekeeping (0) disconnected node: irq[2]
Cell housekeeping (0) disconnected node: mask_rev_in[0]
Cell housekeeping (0) disconnected node: mask_rev_in[10]
Cell housekeeping (0) disconnected node: mask_rev_in[11]
Cell housekeeping (0) disconnected node: mask_rev_in[12]
Cell housekeeping (0) disconnected node: mask_rev_in[13]
Cell housekeeping (0) disconnected node: mask_rev_in[14]
Cell housekeeping (0) disconnected node: mask_rev_in[15]
Cell housekeeping (0) disconnected node: mask_rev_in[16]
Cell housekeeping (0) disconnected node: mask_rev_in[17]
Cell housekeeping (0) disconnected node: mask_rev_in[18]
Cell housekeeping (0) disconnected node: mask_rev_in[19]
Cell housekeeping (0) disconnected node: mask_rev_in[1]
Cell housekeeping (0) disconnected node: mask_rev_in[20]
Cell housekeeping (0) disconnected node: mask_rev_in[21]
Cell housekeeping (0) disconnected node: mask_rev_in[22]
Cell housekeeping (0) disconnected node: mask_rev_in[23]
Cell housekeeping (0) disconnected node: mask_rev_in[24]
Cell housekeeping (0) disconnected node: mask_rev_in[25]
Cell housekeeping (0) disconnected node: mask_rev_in[26]
Cell housekeeping (0) disconnected node: mask_rev_in[27]
Cell housekeeping (0) disconnected node: mask_rev_in[28]
Cell housekeeping (0) disconnected node: mask_rev_in[29]
Cell housekeeping (0) disconnected node: mask_rev_in[2]
Cell housekeeping (0) disconnected node: mask_rev_in[30]
Cell housekeeping (0) disconnected node: mask_rev_in[31]
Cell housekeeping (0) disconnected node: mask_rev_in[3]
Cell housekeeping (0) disconnected node: mask_rev_in[4]
Cell housekeeping (0) disconnected node: mask_rev_in[5]
Cell housekeeping (0) disconnected node: mask_rev_in[6]
Cell housekeeping (0) disconnected node: mask_rev_in[7]
Cell housekeeping (0) disconnected node: mask_rev_in[8]
Cell housekeeping (0) disconnected node: mask_rev_in[9]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[0]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[10]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[11]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[12]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[13]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[14]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[15]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[16]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[17]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[18]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[19]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[1]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[20]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[21]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[22]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[23]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[24]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[25]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[26]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[27]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[28]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[29]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[2]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[30]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[31]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[32]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[33]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[34]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[35]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[36]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[37]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[3]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[4]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[5]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[6]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[7]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[8]
Cell housekeeping (0) disconnected node: mgmt_gpio_in[9]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[0]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[10]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[11]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[12]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[13]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[14]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[15]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[16]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[17]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[18]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[19]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[1]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[20]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[21]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[22]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[23]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[24]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[25]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[26]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[27]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[28]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[29]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[2]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[30]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[31]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[32]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[33]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[34]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[35]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[36]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[37]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[3]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[4]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[5]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[6]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[7]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[8]
Cell housekeeping (0) disconnected node: mgmt_gpio_oeb[9]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[0]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[10]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[11]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[12]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[13]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[14]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[15]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[16]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[17]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[18]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[19]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[1]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[20]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[21]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[22]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[23]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[24]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[25]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[26]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[27]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[28]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[29]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[2]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[30]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[31]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[32]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[33]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[34]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[35]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[36]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[37]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[3]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[4]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[5]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[6]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[7]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[8]
Cell housekeeping (0) disconnected node: mgmt_gpio_out[9]
Cell housekeeping (0) disconnected node: pad_flash_clk
Cell housekeeping (0) disconnected node: pad_flash_clk_oe
Cell housekeeping (0) disconnected node: pad_flash_csb
Cell housekeeping (0) disconnected node: pad_flash_csb_oe
Cell housekeeping (0) disconnected node: pad_flash_io0_di
Cell housekeeping (0) disconnected node: pad_flash_io0_do
Cell housekeeping (0) disconnected node: pad_flash_io0_ie
Cell housekeeping (0) disconnected node: pad_flash_io0_oe
Cell housekeeping (0) disconnected node: pad_flash_io1_di
Cell housekeeping (0) disconnected node: pad_flash_io1_do
Cell housekeeping (0) disconnected node: pad_flash_io1_ie
Cell housekeeping (0) disconnected node: pad_flash_io1_oe
Cell housekeeping (0) disconnected node: pll90_sel[0]
Cell housekeeping (0) disconnected node: pll90_sel[1]
Cell housekeeping (0) disconnected node: pll90_sel[2]
Cell housekeeping (0) disconnected node: pll_bypass
Cell housekeeping (0) disconnected node: pll_dco_ena
Cell housekeeping (0) disconnected node: pll_div[0]
Cell housekeeping (0) disconnected node: pll_div[1]
Cell housekeeping (0) disconnected node: pll_div[2]
Cell housekeeping (0) disconnected node: pll_div[3]
Cell housekeeping (0) disconnected node: pll_div[4]
Cell housekeeping (0) disconnected node: pll_ena
Cell housekeeping (0) disconnected node: pll_sel[0]
Cell housekeeping (0) disconnected node: pll_sel[1]
Cell housekeeping (0) disconnected node: pll_sel[2]
Cell housekeeping (0) disconnected node: pll_trim[0]
Cell housekeeping (0) disconnected node: pll_trim[10]
Cell housekeeping (0) disconnected node: pll_trim[11]
Cell housekeeping (0) disconnected node: pll_trim[12]
Cell housekeeping (0) disconnected node: pll_trim[13]
Cell housekeeping (0) disconnected node: pll_trim[14]
Cell housekeeping (0) disconnected node: pll_trim[15]
Cell housekeeping (0) disconnected node: pll_trim[16]
Cell housekeeping (0) disconnected node: pll_trim[17]
Cell housekeeping (0) disconnected node: pll_trim[18]
Cell housekeeping (0) disconnected node: pll_trim[19]
Cell housekeeping (0) disconnected node: pll_trim[1]
Cell housekeeping (0) disconnected node: pll_trim[20]
Cell housekeeping (0) disconnected node: pll_trim[21]
Cell housekeeping (0) disconnected node: pll_trim[22]
Cell housekeeping (0) disconnected node: pll_trim[23]
Cell housekeeping (0) disconnected node: pll_trim[24]
Cell housekeeping (0) disconnected node: pll_trim[25]
Cell housekeeping (0) disconnected node: pll_trim[2]
Cell housekeeping (0) disconnected node: pll_trim[3]
Cell housekeeping (0) disconnected node: pll_trim[4]
Cell housekeeping (0) disconnected node: pll_trim[5]
Cell housekeeping (0) disconnected node: pll_trim[6]
Cell housekeeping (0) disconnected node: pll_trim[7]
Cell housekeeping (0) disconnected node: pll_trim[8]
Cell housekeeping (0) disconnected node: pll_trim[9]
Cell housekeeping (0) disconnected node: porb
Cell housekeeping (0) disconnected node: pwr_ctrl_out
Cell housekeeping (0) disconnected node: qspi_enabled
Cell housekeeping (0) disconnected node: reset
Cell housekeeping (0) disconnected node: ser_rx
Cell housekeeping (0) disconnected node: ser_tx
Cell housekeeping (0) disconnected node: serial_clock
Cell housekeeping (0) disconnected node: serial_data_1
Cell housekeeping (0) disconnected node: serial_data_2
Cell housekeeping (0) disconnected node: serial_load
Cell housekeeping (0) disconnected node: serial_resetn
Cell housekeeping (0) disconnected node: spi_csb
Cell housekeeping (0) disconnected node: spi_enabled
Cell housekeeping (0) disconnected node: spi_sck
Cell housekeeping (0) disconnected node: spi_sdi
Cell housekeeping (0) disconnected node: spi_sdo
Cell housekeeping (0) disconnected node: spi_sdoenb
Cell housekeeping (0) disconnected node: spimemio_flash_clk
Cell housekeeping (0) disconnected node: spimemio_flash_csb
Cell housekeeping (0) disconnected node: spimemio_flash_io0_di
Cell housekeeping (0) disconnected node: spimemio_flash_io0_do
Cell housekeeping (0) disconnected node: spimemio_flash_io0_oeb
Cell housekeeping (0) disconnected node: spimemio_flash_io1_di
Cell housekeeping (0) disconnected node: spimemio_flash_io1_do
Cell housekeeping (0) disconnected node: spimemio_flash_io1_oeb
Cell housekeeping (0) disconnected node: spimemio_flash_io2_di
Cell housekeeping (0) disconnected node: spimemio_flash_io2_do
Cell housekeeping (0) disconnected node: spimemio_flash_io2_oeb
Cell housekeeping (0) disconnected node: spimemio_flash_io3_di
Cell housekeeping (0) disconnected node: spimemio_flash_io3_do
Cell housekeeping (0) disconnected node: spimemio_flash_io3_oeb
Cell housekeeping (0) disconnected node: trap
Cell housekeeping (0) disconnected node: uart_enabled
Cell housekeeping (0) disconnected node: user_clock
Cell housekeeping (0) disconnected node: wb_ack_o
Cell housekeeping (0) disconnected node: wb_adr_i[0]
Cell housekeeping (0) disconnected node: wb_adr_i[10]
Cell housekeeping (0) disconnected node: wb_adr_i[11]
Cell housekeeping (0) disconnected node: wb_adr_i[12]
Cell housekeeping (0) disconnected node: wb_adr_i[13]
Cell housekeeping (0) disconnected node: wb_adr_i[14]
Cell housekeeping (0) disconnected node: wb_adr_i[15]
Cell housekeeping (0) disconnected node: wb_adr_i[16]
Cell housekeeping (0) disconnected node: wb_adr_i[17]
Cell housekeeping (0) disconnected node: wb_adr_i[18]
Cell housekeeping (0) disconnected node: wb_adr_i[19]
Cell housekeeping (0) disconnected node: wb_adr_i[1]
Cell housekeeping (0) disconnected node: wb_adr_i[20]
Cell housekeeping (0) disconnected node: wb_adr_i[21]
Cell housekeeping (0) disconnected node: wb_adr_i[22]
Cell housekeeping (0) disconnected node: wb_adr_i[23]
Cell housekeeping (0) disconnected node: wb_adr_i[24]
Cell housekeeping (0) disconnected node: wb_adr_i[25]
Cell housekeeping (0) disconnected node: wb_adr_i[26]
Cell housekeeping (0) disconnected node: wb_adr_i[27]
Cell housekeeping (0) disconnected node: wb_adr_i[28]
Cell housekeeping (0) disconnected node: wb_adr_i[29]
Cell housekeeping (0) disconnected node: wb_adr_i[2]
Cell housekeeping (0) disconnected node: wb_adr_i[30]
Cell housekeeping (0) disconnected node: wb_adr_i[31]
Cell housekeeping (0) disconnected node: wb_adr_i[3]
Cell housekeeping (0) disconnected node: wb_adr_i[4]
Cell housekeeping (0) disconnected node: wb_adr_i[5]
Cell housekeeping (0) disconnected node: wb_adr_i[6]
Cell housekeeping (0) disconnected node: wb_adr_i[7]
Cell housekeeping (0) disconnected node: wb_adr_i[8]
Cell housekeeping (0) disconnected node: wb_adr_i[9]
Cell housekeeping (0) disconnected node: wb_clk_i
Cell housekeeping (0) disconnected node: wb_cyc_i
Cell housekeeping (0) disconnected node: wb_dat_i[0]
Cell housekeeping (0) disconnected node: wb_dat_i[10]
Cell housekeeping (0) disconnected node: wb_dat_i[11]
Cell housekeeping (0) disconnected node: wb_dat_i[12]
Cell housekeeping (0) disconnected node: wb_dat_i[13]
Cell housekeeping (0) disconnected node: wb_dat_i[14]
Cell housekeeping (0) disconnected node: wb_dat_i[15]
Cell housekeeping (0) disconnected node: wb_dat_i[16]
Cell housekeeping (0) disconnected node: wb_dat_i[17]
Cell housekeeping (0) disconnected node: wb_dat_i[18]
Cell housekeeping (0) disconnected node: wb_dat_i[19]
Cell housekeeping (0) disconnected node: wb_dat_i[1]
Cell housekeeping (0) disconnected node: wb_dat_i[20]
Cell housekeeping (0) disconnected node: wb_dat_i[21]
Cell housekeeping (0) disconnected node: wb_dat_i[22]
Cell housekeeping (0) disconnected node: wb_dat_i[23]
Cell housekeeping (0) disconnected node: wb_dat_i[24]
Cell housekeeping (0) disconnected node: wb_dat_i[25]
Cell housekeeping (0) disconnected node: wb_dat_i[26]
Cell housekeeping (0) disconnected node: wb_dat_i[27]
Cell housekeeping (0) disconnected node: wb_dat_i[28]
Cell housekeeping (0) disconnected node: wb_dat_i[29]
Cell housekeeping (0) disconnected node: wb_dat_i[2]
Cell housekeeping (0) disconnected node: wb_dat_i[30]
Cell housekeeping (0) disconnected node: wb_dat_i[31]
Cell housekeeping (0) disconnected node: wb_dat_i[3]
Cell housekeeping (0) disconnected node: wb_dat_i[4]
Cell housekeeping (0) disconnected node: wb_dat_i[5]
Cell housekeeping (0) disconnected node: wb_dat_i[6]
Cell housekeeping (0) disconnected node: wb_dat_i[7]
Cell housekeeping (0) disconnected node: wb_dat_i[8]
Cell housekeeping (0) disconnected node: wb_dat_i[9]
Cell housekeeping (0) disconnected node: wb_dat_o[0]
Cell housekeeping (0) disconnected node: wb_dat_o[10]
Cell housekeeping (0) disconnected node: wb_dat_o[11]
Cell housekeeping (0) disconnected node: wb_dat_o[12]
Cell housekeeping (0) disconnected node: wb_dat_o[13]
Cell housekeeping (0) disconnected node: wb_dat_o[14]
Cell housekeeping (0) disconnected node: wb_dat_o[15]
Cell housekeeping (0) disconnected node: wb_dat_o[16]
Cell housekeeping (0) disconnected node: wb_dat_o[17]
Cell housekeeping (0) disconnected node: wb_dat_o[18]
Cell housekeeping (0) disconnected node: wb_dat_o[19]
Cell housekeeping (0) disconnected node: wb_dat_o[1]
Cell housekeeping (0) disconnected node: wb_dat_o[20]
Cell housekeeping (0) disconnected node: wb_dat_o[21]
Cell housekeeping (0) disconnected node: wb_dat_o[22]
Cell housekeeping (0) disconnected node: wb_dat_o[23]
Cell housekeeping (0) disconnected node: wb_dat_o[24]
Cell housekeeping (0) disconnected node: wb_dat_o[25]
Cell housekeeping (0) disconnected node: wb_dat_o[26]
Cell housekeeping (0) disconnected node: wb_dat_o[27]
Cell housekeeping (0) disconnected node: wb_dat_o[28]
Cell housekeeping (0) disconnected node: wb_dat_o[29]
Cell housekeeping (0) disconnected node: wb_dat_o[2]
Cell housekeeping (0) disconnected node: wb_dat_o[30]
Cell housekeeping (0) disconnected node: wb_dat_o[31]
Cell housekeeping (0) disconnected node: wb_dat_o[3]
Cell housekeeping (0) disconnected node: wb_dat_o[4]
Cell housekeeping (0) disconnected node: wb_dat_o[5]
Cell housekeeping (0) disconnected node: wb_dat_o[6]
Cell housekeeping (0) disconnected node: wb_dat_o[7]
Cell housekeeping (0) disconnected node: wb_dat_o[8]
Cell housekeeping (0) disconnected node: wb_dat_o[9]
Cell housekeeping (0) disconnected node: wb_rstn_i
Cell housekeeping (0) disconnected node: wb_sel_i[0]
Cell housekeeping (0) disconnected node: wb_sel_i[1]
Cell housekeeping (0) disconnected node: wb_sel_i[2]
Cell housekeeping (0) disconnected node: wb_sel_i[3]
Cell housekeeping (0) disconnected node: wb_stb_i
Cell housekeeping (0) disconnected node: wb_we_i
Warning: Equate pins:  cell housekeeping is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: housekeeping                    |Circuit 2: housekeeping                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
debug_in                                   |debug_in                                   
debug_mode                                 |debug_mode                                 
debug_oeb                                  |debug_oeb                                  
debug_out                                  |debug_out                                  
irq[0]                                     |irq[0]                                     
irq[1]                                     |irq[1]                                     
irq[2]                                     |irq[2]                                     
mask_rev_in[0]                             |mask_rev_in[0]                             
mask_rev_in[10]                            |mask_rev_in[10]                            
mask_rev_in[11]                            |mask_rev_in[11]                            
mask_rev_in[12]                            |mask_rev_in[12]                            
mask_rev_in[13]                            |mask_rev_in[13]                            
mask_rev_in[14]                            |mask_rev_in[14]                            
mask_rev_in[15]                            |mask_rev_in[15]                            
mask_rev_in[16]                            |mask_rev_in[16]                            
mask_rev_in[17]                            |mask_rev_in[17]                            
mask_rev_in[18]                            |mask_rev_in[18]                            
mask_rev_in[19]                            |mask_rev_in[19]                            
mask_rev_in[1]                             |mask_rev_in[1]                             
mask_rev_in[20]                            |mask_rev_in[20]                            
mask_rev_in[21]                            |mask_rev_in[21]                            
mask_rev_in[22]                            |mask_rev_in[22]                            
mask_rev_in[23]                            |mask_rev_in[23]                            
mask_rev_in[24]                            |mask_rev_in[24]                            
mask_rev_in[25]                            |mask_rev_in[25]                            
mask_rev_in[26]                            |mask_rev_in[26]                            
mask_rev_in[27]                            |mask_rev_in[27]                            
mask_rev_in[28]                            |mask_rev_in[28]                            
mask_rev_in[29]                            |mask_rev_in[29]                            
mask_rev_in[2]                             |mask_rev_in[2]                             
mask_rev_in[30]                            |mask_rev_in[30]                            
mask_rev_in[31]                            |mask_rev_in[31]                            
mask_rev_in[3]                             |mask_rev_in[3]                             
mask_rev_in[4]                             |mask_rev_in[4]                             
mask_rev_in[5]                             |mask_rev_in[5]                             
mask_rev_in[6]                             |mask_rev_in[6]                             
mask_rev_in[7]                             |mask_rev_in[7]                             
mask_rev_in[8]                             |mask_rev_in[8]                             
mask_rev_in[9]                             |mask_rev_in[9]                             
mgmt_gpio_in[0]                            |mgmt_gpio_in[0]                            
mgmt_gpio_in[10]                           |mgmt_gpio_in[10]                           
mgmt_gpio_in[11]                           |mgmt_gpio_in[11]                           
mgmt_gpio_in[12]                           |mgmt_gpio_in[12]                           
mgmt_gpio_in[13]                           |mgmt_gpio_in[13]                           
mgmt_gpio_in[14]                           |mgmt_gpio_in[14]                           
mgmt_gpio_in[15]                           |mgmt_gpio_in[15]                           
mgmt_gpio_in[16]                           |mgmt_gpio_in[16]                           
mgmt_gpio_in[17]                           |mgmt_gpio_in[17]                           
mgmt_gpio_in[18]                           |mgmt_gpio_in[18]                           
mgmt_gpio_in[19]                           |mgmt_gpio_in[19]                           
mgmt_gpio_in[1]                            |mgmt_gpio_in[1]                            
mgmt_gpio_in[20]                           |mgmt_gpio_in[20]                           
mgmt_gpio_in[21]                           |mgmt_gpio_in[21]                           
mgmt_gpio_in[22]                           |mgmt_gpio_in[22]                           
mgmt_gpio_in[23]                           |mgmt_gpio_in[23]                           
mgmt_gpio_in[24]                           |mgmt_gpio_in[24]                           
mgmt_gpio_in[25]                           |mgmt_gpio_in[25]                           
mgmt_gpio_in[26]                           |mgmt_gpio_in[26]                           
mgmt_gpio_in[27]                           |mgmt_gpio_in[27]                           
mgmt_gpio_in[28]                           |mgmt_gpio_in[28]                           
mgmt_gpio_in[29]                           |mgmt_gpio_in[29]                           
mgmt_gpio_in[2]                            |mgmt_gpio_in[2]                            
mgmt_gpio_in[30]                           |mgmt_gpio_in[30]                           
mgmt_gpio_in[31]                           |mgmt_gpio_in[31]                           
mgmt_gpio_in[32]                           |mgmt_gpio_in[32]                           
mgmt_gpio_in[33]                           |mgmt_gpio_in[33]                           
mgmt_gpio_in[34]                           |mgmt_gpio_in[34]                           
mgmt_gpio_in[35]                           |mgmt_gpio_in[35]                           
mgmt_gpio_in[36]                           |mgmt_gpio_in[36]                           
mgmt_gpio_in[37]                           |mgmt_gpio_in[37]                           
mgmt_gpio_in[3]                            |mgmt_gpio_in[3]                            
mgmt_gpio_in[4]                            |mgmt_gpio_in[4]                            
mgmt_gpio_in[5]                            |mgmt_gpio_in[5]                            
mgmt_gpio_in[6]                            |mgmt_gpio_in[6]                            
mgmt_gpio_in[7]                            |mgmt_gpio_in[7]                            
mgmt_gpio_in[8]                            |mgmt_gpio_in[8]                            
mgmt_gpio_in[9]                            |mgmt_gpio_in[9]                            
mgmt_gpio_oeb[0]                           |mgmt_gpio_oeb[0]                           
mgmt_gpio_oeb[10]                          |mgmt_gpio_oeb[10]                          
mgmt_gpio_oeb[11]                          |mgmt_gpio_oeb[11]                          
mgmt_gpio_oeb[12]                          |mgmt_gpio_oeb[12]                          
mgmt_gpio_oeb[13]                          |mgmt_gpio_oeb[13]                          
mgmt_gpio_oeb[14]                          |mgmt_gpio_oeb[14]                          
mgmt_gpio_oeb[15]                          |mgmt_gpio_oeb[15]                          
mgmt_gpio_oeb[16]                          |mgmt_gpio_oeb[16]                          
mgmt_gpio_oeb[17]                          |mgmt_gpio_oeb[17]                          
mgmt_gpio_oeb[18]                          |mgmt_gpio_oeb[18]                          
mgmt_gpio_oeb[19]                          |mgmt_gpio_oeb[19]                          
mgmt_gpio_oeb[1]                           |mgmt_gpio_oeb[1]                           
mgmt_gpio_oeb[20]                          |mgmt_gpio_oeb[20]                          
mgmt_gpio_oeb[21]                          |mgmt_gpio_oeb[21]                          
mgmt_gpio_oeb[22]                          |mgmt_gpio_oeb[22]                          
mgmt_gpio_oeb[23]                          |mgmt_gpio_oeb[23]                          
mgmt_gpio_oeb[24]                          |mgmt_gpio_oeb[24]                          
mgmt_gpio_oeb[25]                          |mgmt_gpio_oeb[25]                          
mgmt_gpio_oeb[26]                          |mgmt_gpio_oeb[26]                          
mgmt_gpio_oeb[27]                          |mgmt_gpio_oeb[27]                          
mgmt_gpio_oeb[28]                          |mgmt_gpio_oeb[28]                          
mgmt_gpio_oeb[29]                          |mgmt_gpio_oeb[29]                          
mgmt_gpio_oeb[2]                           |mgmt_gpio_oeb[2]                           
mgmt_gpio_oeb[30]                          |mgmt_gpio_oeb[30]                          
mgmt_gpio_oeb[31]                          |mgmt_gpio_oeb[31]                          
mgmt_gpio_oeb[32]                          |mgmt_gpio_oeb[32]                          
mgmt_gpio_oeb[33]                          |mgmt_gpio_oeb[33]                          
mgmt_gpio_oeb[34]                          |mgmt_gpio_oeb[34]                          
mgmt_gpio_oeb[35]                          |mgmt_gpio_oeb[35]                          
mgmt_gpio_oeb[36]                          |mgmt_gpio_oeb[36]                          
mgmt_gpio_oeb[37]                          |mgmt_gpio_oeb[37]                          
mgmt_gpio_oeb[3]                           |mgmt_gpio_oeb[3]                           
mgmt_gpio_oeb[4]                           |mgmt_gpio_oeb[4]                           
mgmt_gpio_oeb[5]                           |mgmt_gpio_oeb[5]                           
mgmt_gpio_oeb[6]                           |mgmt_gpio_oeb[6]                           
mgmt_gpio_oeb[7]                           |mgmt_gpio_oeb[7]                           
mgmt_gpio_oeb[8]                           |mgmt_gpio_oeb[8]                           
mgmt_gpio_oeb[9]                           |mgmt_gpio_oeb[9]                           
mgmt_gpio_out[0]                           |mgmt_gpio_out[0]                           
mgmt_gpio_out[10]                          |mgmt_gpio_out[10]                          
mgmt_gpio_out[11]                          |mgmt_gpio_out[11]                          
mgmt_gpio_out[12]                          |mgmt_gpio_out[12]                          
mgmt_gpio_out[13]                          |mgmt_gpio_out[13]                          
mgmt_gpio_out[14]                          |mgmt_gpio_out[14]                          
mgmt_gpio_out[15]                          |mgmt_gpio_out[15]                          
mgmt_gpio_out[16]                          |mgmt_gpio_out[16]                          
mgmt_gpio_out[17]                          |mgmt_gpio_out[17]                          
mgmt_gpio_out[18]                          |mgmt_gpio_out[18]                          
mgmt_gpio_out[19]                          |mgmt_gpio_out[19]                          
mgmt_gpio_out[1]                           |mgmt_gpio_out[1]                           
mgmt_gpio_out[20]                          |mgmt_gpio_out[20]                          
mgmt_gpio_out[21]                          |mgmt_gpio_out[21]                          
mgmt_gpio_out[22]                          |mgmt_gpio_out[22]                          
mgmt_gpio_out[23]                          |mgmt_gpio_out[23]                          
mgmt_gpio_out[24]                          |mgmt_gpio_out[24]                          
mgmt_gpio_out[25]                          |mgmt_gpio_out[25]                          
mgmt_gpio_out[26]                          |mgmt_gpio_out[26]                          
mgmt_gpio_out[27]                          |mgmt_gpio_out[27]                          
mgmt_gpio_out[28]                          |mgmt_gpio_out[28]                          
mgmt_gpio_out[29]                          |mgmt_gpio_out[29]                          
mgmt_gpio_out[2]                           |mgmt_gpio_out[2]                           
mgmt_gpio_out[30]                          |mgmt_gpio_out[30]                          
mgmt_gpio_out[31]                          |mgmt_gpio_out[31]                          
mgmt_gpio_out[32]                          |mgmt_gpio_out[32]                          
mgmt_gpio_out[33]                          |mgmt_gpio_out[33]                          
mgmt_gpio_out[34]                          |mgmt_gpio_out[34]                          
mgmt_gpio_out[35]                          |mgmt_gpio_out[35]                          
mgmt_gpio_out[36]                          |mgmt_gpio_out[36]                          
mgmt_gpio_out[37]                          |mgmt_gpio_out[37]                          
mgmt_gpio_out[3]                           |mgmt_gpio_out[3]                           
mgmt_gpio_out[4]                           |mgmt_gpio_out[4]                           
mgmt_gpio_out[5]                           |mgmt_gpio_out[5]                           
mgmt_gpio_out[6]                           |mgmt_gpio_out[6]                           
mgmt_gpio_out[7]                           |mgmt_gpio_out[7]                           
mgmt_gpio_out[8]                           |mgmt_gpio_out[8]                           
mgmt_gpio_out[9]                           |mgmt_gpio_out[9]                           
pad_flash_clk                              |pad_flash_clk                              
pad_flash_clk_oe                           |pad_flash_clk_oe                           
pad_flash_csb                              |pad_flash_csb                              
pad_flash_csb_oe                           |pad_flash_csb_oe                           
pad_flash_io0_di                           |pad_flash_io0_di                           
pad_flash_io0_do                           |pad_flash_io0_do                           
pad_flash_io0_ie                           |pad_flash_io0_ie                           
pad_flash_io0_oe                           |pad_flash_io0_oe                           
pad_flash_io1_di                           |pad_flash_io1_di                           
pad_flash_io1_do                           |pad_flash_io1_do                           
pad_flash_io1_ie                           |pad_flash_io1_ie                           
pad_flash_io1_oe                           |pad_flash_io1_oe                           
pll90_sel[0]                               |pll90_sel[0]                               
pll90_sel[1]                               |pll90_sel[1]                               
pll90_sel[2]                               |pll90_sel[2]                               
pll_bypass                                 |pll_bypass                                 
pll_dco_ena                                |pll_dco_ena                                
pll_div[0]                                 |pll_div[0]                                 
pll_div[1]                                 |pll_div[1]                                 
pll_div[2]                                 |pll_div[2]                                 
pll_div[3]                                 |pll_div[3]                                 
pll_div[4]                                 |pll_div[4]                                 
pll_ena                                    |pll_ena                                    
pll_sel[0]                                 |pll_sel[0]                                 
pll_sel[1]                                 |pll_sel[1]                                 
pll_sel[2]                                 |pll_sel[2]                                 
pll_trim[0]                                |pll_trim[0]                                
pll_trim[10]                               |pll_trim[10]                               
pll_trim[11]                               |pll_trim[11]                               
pll_trim[12]                               |pll_trim[12]                               
pll_trim[13]                               |pll_trim[13]                               
pll_trim[14]                               |pll_trim[14]                               
pll_trim[15]                               |pll_trim[15]                               
pll_trim[16]                               |pll_trim[16]                               
pll_trim[17]                               |pll_trim[17]                               
pll_trim[18]                               |pll_trim[18]                               
pll_trim[19]                               |pll_trim[19]                               
pll_trim[1]                                |pll_trim[1]                                
pll_trim[20]                               |pll_trim[20]                               
pll_trim[21]                               |pll_trim[21]                               
pll_trim[22]                               |pll_trim[22]                               
pll_trim[23]                               |pll_trim[23]                               
pll_trim[24]                               |pll_trim[24]                               
pll_trim[25]                               |pll_trim[25]                               
pll_trim[2]                                |pll_trim[2]                                
pll_trim[3]                                |pll_trim[3]                                
pll_trim[4]                                |pll_trim[4]                                
pll_trim[5]                                |pll_trim[5]                                
pll_trim[6]                                |pll_trim[6]                                
pll_trim[7]                                |pll_trim[7]                                
pll_trim[8]                                |pll_trim[8]                                
pll_trim[9]                                |pll_trim[9]                                
porb                                       |porb                                       
pwr_ctrl_out                               |pwr_ctrl_out                               
qspi_enabled                               |qspi_enabled                               
reset                                      |reset                                      
ser_rx                                     |ser_rx                                     
ser_tx                                     |ser_tx                                     
serial_clock                               |serial_clock                               
serial_data_1                              |serial_data_1                              
serial_data_2                              |serial_data_2                              
serial_load                                |serial_load                                
serial_resetn                              |serial_resetn                              
spi_csb                                    |spi_csb                                    
spi_enabled                                |spi_enabled                                
spi_sck                                    |spi_sck                                    
spi_sdi                                    |spi_sdi                                    
spi_sdo                                    |spi_sdo                                    
spi_sdoenb                                 |spi_sdoenb                                 
spimemio_flash_clk                         |spimemio_flash_clk                         
spimemio_flash_csb                         |spimemio_flash_csb                         
spimemio_flash_io0_di                      |spimemio_flash_io0_di                      
spimemio_flash_io0_do                      |spimemio_flash_io0_do                      
spimemio_flash_io0_oeb                     |spimemio_flash_io0_oeb                     
spimemio_flash_io1_di                      |spimemio_flash_io1_di                      
spimemio_flash_io1_do                      |spimemio_flash_io1_do                      
spimemio_flash_io1_oeb                     |spimemio_flash_io1_oeb                     
spimemio_flash_io2_di                      |spimemio_flash_io2_di                      
spimemio_flash_io2_do                      |spimemio_flash_io2_do                      
spimemio_flash_io2_oeb                     |spimemio_flash_io2_oeb                     
spimemio_flash_io3_di                      |spimemio_flash_io3_di                      
spimemio_flash_io3_do                      |spimemio_flash_io3_do                      
spimemio_flash_io3_oeb                     |spimemio_flash_io3_oeb                     
trap                                       |trap                                       
uart_enabled                               |uart_enabled                               
user_clock                                 |user_clock                                 
wb_ack_o                                   |wb_ack_o                                   
wb_adr_i[0]                                |wb_adr_i[0]                                
wb_adr_i[10]                               |wb_adr_i[10]                               
wb_adr_i[11]                               |wb_adr_i[11]                               
wb_adr_i[12]                               |wb_adr_i[12]                               
wb_adr_i[13]                               |wb_adr_i[13]                               
wb_adr_i[14]                               |wb_adr_i[14]                               
wb_adr_i[15]                               |wb_adr_i[15]                               
wb_adr_i[16]                               |wb_adr_i[16]                               
wb_adr_i[17]                               |wb_adr_i[17]                               
wb_adr_i[18]                               |wb_adr_i[18]                               
wb_adr_i[19]                               |wb_adr_i[19]                               
wb_adr_i[1]                                |wb_adr_i[1]                                
wb_adr_i[20]                               |wb_adr_i[20]                               
wb_adr_i[21]                               |wb_adr_i[21]                               
wb_adr_i[22]                               |wb_adr_i[22]                               
wb_adr_i[23]                               |wb_adr_i[23]                               
wb_adr_i[24]                               |wb_adr_i[24]                               
wb_adr_i[25]                               |wb_adr_i[25]                               
wb_adr_i[26]                               |wb_adr_i[26]                               
wb_adr_i[27]                               |wb_adr_i[27]                               
wb_adr_i[28]                               |wb_adr_i[28]                               
wb_adr_i[29]                               |wb_adr_i[29]                               
wb_adr_i[2]                                |wb_adr_i[2]                                
wb_adr_i[30]                               |wb_adr_i[30]                               
wb_adr_i[31]                               |wb_adr_i[31]                               
wb_adr_i[3]                                |wb_adr_i[3]                                
wb_adr_i[4]                                |wb_adr_i[4]                                
wb_adr_i[5]                                |wb_adr_i[5]                                
wb_adr_i[6]                                |wb_adr_i[6]                                
wb_adr_i[7]                                |wb_adr_i[7]                                
wb_adr_i[8]                                |wb_adr_i[8]                                
wb_adr_i[9]                                |wb_adr_i[9]                                
wb_clk_i                                   |wb_clk_i                                   
wb_cyc_i                                   |wb_cyc_i                                   
wb_dat_i[0]                                |wb_dat_i[0]                                
wb_dat_i[10]                               |wb_dat_i[10]                               
wb_dat_i[11]                               |wb_dat_i[11]                               
wb_dat_i[12]                               |wb_dat_i[12]                               
wb_dat_i[13]                               |wb_dat_i[13]                               
wb_dat_i[14]                               |wb_dat_i[14]                               
wb_dat_i[15]                               |wb_dat_i[15]                               
wb_dat_i[16]                               |wb_dat_i[16]                               
wb_dat_i[17]                               |wb_dat_i[17]                               
wb_dat_i[18]                               |wb_dat_i[18]                               
wb_dat_i[19]                               |wb_dat_i[19]                               
wb_dat_i[1]                                |wb_dat_i[1]                                
wb_dat_i[20]                               |wb_dat_i[20]                               
wb_dat_i[21]                               |wb_dat_i[21]                               
wb_dat_i[22]                               |wb_dat_i[22]                               
wb_dat_i[23]                               |wb_dat_i[23]                               
wb_dat_i[24]                               |wb_dat_i[24]                               
wb_dat_i[25]                               |wb_dat_i[25]                               
wb_dat_i[26]                               |wb_dat_i[26]                               
wb_dat_i[27]                               |wb_dat_i[27]                               
wb_dat_i[28]                               |wb_dat_i[28]                               
wb_dat_i[29]                               |wb_dat_i[29]                               
wb_dat_i[2]                                |wb_dat_i[2]                                
wb_dat_i[30]                               |wb_dat_i[30]                               
wb_dat_i[31]                               |wb_dat_i[31]                               
wb_dat_i[3]                                |wb_dat_i[3]                                
wb_dat_i[4]                                |wb_dat_i[4]                                
wb_dat_i[5]                                |wb_dat_i[5]                                
wb_dat_i[6]                                |wb_dat_i[6]                                
wb_dat_i[7]                                |wb_dat_i[7]                                
wb_dat_i[8]                                |wb_dat_i[8]                                
wb_dat_i[9]                                |wb_dat_i[9]                                
wb_dat_o[0]                                |wb_dat_o[0]                                
wb_dat_o[10]                               |wb_dat_o[10]                               
wb_dat_o[11]                               |wb_dat_o[11]                               
wb_dat_o[12]                               |wb_dat_o[12]                               
wb_dat_o[13]                               |wb_dat_o[13]                               
wb_dat_o[14]                               |wb_dat_o[14]                               
wb_dat_o[15]                               |wb_dat_o[15]                               
wb_dat_o[16]                               |wb_dat_o[16]                               
wb_dat_o[17]                               |wb_dat_o[17]                               
wb_dat_o[18]                               |wb_dat_o[18]                               
wb_dat_o[19]                               |wb_dat_o[19]                               
wb_dat_o[1]                                |wb_dat_o[1]                                
wb_dat_o[20]                               |wb_dat_o[20]                               
wb_dat_o[21]                               |wb_dat_o[21]                               
wb_dat_o[22]                               |wb_dat_o[22]                               
wb_dat_o[23]                               |wb_dat_o[23]                               
wb_dat_o[24]                               |wb_dat_o[24]                               
wb_dat_o[25]                               |wb_dat_o[25]                               
wb_dat_o[26]                               |wb_dat_o[26]                               
wb_dat_o[27]                               |wb_dat_o[27]                               
wb_dat_o[28]                               |wb_dat_o[28]                               
wb_dat_o[29]                               |wb_dat_o[29]                               
wb_dat_o[2]                                |wb_dat_o[2]                                
wb_dat_o[30]                               |wb_dat_o[30]                               
wb_dat_o[31]                               |wb_dat_o[31]                               
wb_dat_o[3]                                |wb_dat_o[3]                                
wb_dat_o[4]                                |wb_dat_o[4]                                
wb_dat_o[5]                                |wb_dat_o[5]                                
wb_dat_o[6]                                |wb_dat_o[6]                                
wb_dat_o[7]                                |wb_dat_o[7]                                
wb_dat_o[8]                                |wb_dat_o[8]                                
wb_dat_o[9]                                |wb_dat_o[9]                                
wb_rstn_i                                  |wb_rstn_i                                  
wb_sel_i[0]                                |wb_sel_i[0]                                
wb_sel_i[1]                                |wb_sel_i[1]                                
wb_sel_i[2]                                |wb_sel_i[2]                                
wb_sel_i[3]                                |wb_sel_i[3]                                
wb_stb_i                                   |wb_stb_i                                   
wb_we_i                                    |wb_we_i                                    
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes housekeeping and housekeeping are equivalent.

Class caravel_core (0):  Merged 31621 parallel devices.
Class caravel_core (1):  Merged 31621 parallel devices.
Subcircuit summary:
Circuit 1: caravel_core                    |Circuit 2: caravel_core                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (14898- |gf180mcu_fd_sc_mcu7t5v0__fillcap_4 (14898- 
gf180mcu_fd_sc_mcu7t5v0__buf_2 (430)       |gf180mcu_fd_sc_mcu7t5v0__buf_2 (430)       
gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (5136-> |gf180mcu_fd_sc_mcu7t5v0__fillcap_8 (5136-> 
gf180mcu_fd_sc_mcu7t5v0__dffq_1 (3490)     |gf180mcu_fd_sc_mcu7t5v0__dffq_1 (3490)     
gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (1067)  |gf180mcu_fd_sc_mcu7t5v0__clkbuf_20 (1067)  
gf180mcu_fd_sc_mcu7t5v0__mux2_2 (3746)     |gf180mcu_fd_sc_mcu7t5v0__mux2_2 (3746)     
gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (2044- |gf180mcu_fd_sc_mcu7t5v0__fillcap_16 (2044- 
gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (3804- |gf180mcu_fd_sc_mcu7t5v0__fillcap_32 (3804- 
gf180mcu_fd_sc_mcu7t5v0__dffq_4 (171)      |gf180mcu_fd_sc_mcu7t5v0__dffq_4 (171)      
gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (5195- |gf180mcu_fd_sc_mcu7t5v0__fillcap_64 (5195- 
gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (648)    |gf180mcu_fd_sc_mcu7t5v0__aoi211_4 (648)    
gf180mcu_fd_sc_mcu7t5v0__nor2_2 (2231)     |gf180mcu_fd_sc_mcu7t5v0__nor2_2 (2231)     
gf180mcu_fd_sc_mcu7t5v0__oai211_4 (222)    |gf180mcu_fd_sc_mcu7t5v0__oai211_4 (222)    
gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (375)     |gf180mcu_fd_sc_mcu7t5v0__aoi22_4 (375)     
gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (403)    |gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (403)    
gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (254)    |gf180mcu_fd_sc_mcu7t5v0__aoi221_4 (254)    
gf180mcu_fd_sc_mcu7t5v0__nor3_4 (105)      |gf180mcu_fd_sc_mcu7t5v0__nor3_4 (105)      
gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (304)   |gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (304)   
gf180mcu_fd_sc_mcu7t5v0__buf_4 (242)       |gf180mcu_fd_sc_mcu7t5v0__buf_4 (242)       
gf180mcu_fd_sc_mcu7t5v0__nand2_2 (2056)    |gf180mcu_fd_sc_mcu7t5v0__nand2_2 (2056)    
gf180mcu_fd_sc_mcu7t5v0__oai21_4 (261)     |gf180mcu_fd_sc_mcu7t5v0__oai21_4 (261)     
gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (1301)   |gf180mcu_fd_sc_mcu7t5v0__clkinv_1 (1301)   
gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (443)     |gf180mcu_fd_sc_mcu7t5v0__aoi21_4 (443)     
gf180mcu_fd_sc_mcu7t5v0__or3_4 (94)        |gf180mcu_fd_sc_mcu7t5v0__or3_4 (94)        
gf180mcu_fd_sc_mcu7t5v0__oai32_4 (93)      |gf180mcu_fd_sc_mcu7t5v0__oai32_4 (93)      
gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (723)    |gf180mcu_fd_sc_mcu7t5v0__clkbuf_8 (723)    
gf180mcu_fd_sc_mcu7t5v0__buf_3 (132)       |gf180mcu_fd_sc_mcu7t5v0__buf_3 (132)       
gf180mcu_fd_sc_mcu7t5v0__and4_4 (400)      |gf180mcu_fd_sc_mcu7t5v0__and4_4 (400)      
gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (264)    |gf180mcu_fd_sc_mcu7t5v0__clkbuf_1 (264)    
gf180mcu_fd_sc_mcu7t5v0__xor2_1 (316)      |gf180mcu_fd_sc_mcu7t5v0__xor2_1 (316)      
gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (87)     |gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 (87)     
gf180mcu_fd_sc_mcu7t5v0__antenna (798->249 |gf180mcu_fd_sc_mcu7t5v0__antenna (798->249 
gf180mcu_fd_sc_mcu7t5v0__nand2_4 (160)     |gf180mcu_fd_sc_mcu7t5v0__nand2_4 (160)     
gf180mcu_fd_sc_mcu7t5v0__mux4_2 (623)      |gf180mcu_fd_sc_mcu7t5v0__mux4_2 (623)      
gf180mcu_fd_sc_mcu7t5v0__buf_8 (180)       |gf180mcu_fd_sc_mcu7t5v0__buf_8 (180)       
gf180mcu_fd_sc_mcu7t5v0__inv_1 (90)        |gf180mcu_fd_sc_mcu7t5v0__inv_1 (90)        
gf180mcu_fd_sc_mcu7t5v0__invz_1 (51)       |gf180mcu_fd_sc_mcu7t5v0__invz_1 (51)       
gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (80)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_2 (80)     
gf180mcu_fd_sc_mcu7t5v0__and2_4 (135)      |gf180mcu_fd_sc_mcu7t5v0__and2_4 (135)      
gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (138)    |gf180mcu_fd_sc_mcu7t5v0__aoi222_4 (138)    
gf180mcu_fd_sc_mcu7t5v0__dffq_2 (751)      |gf180mcu_fd_sc_mcu7t5v0__dffq_2 (751)      
gf180mcu_fd_sc_mcu7t5v0__or2_4 (86)        |gf180mcu_fd_sc_mcu7t5v0__or2_4 (86)        
gf180mcu_fd_sc_mcu7t5v0__and3_4 (159)      |gf180mcu_fd_sc_mcu7t5v0__and3_4 (159)      
gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (38)    |gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (38)    
gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (91)      |gf180mcu_fd_sc_mcu7t5v0__xnor2_1 (91)      
gf180mcu_fd_sc_mcu7t5v0__xor2_2 (47)       |gf180mcu_fd_sc_mcu7t5v0__xor2_2 (47)       
gf180mcu_fd_sc_mcu7t5v0__oai22_4 (91)      |gf180mcu_fd_sc_mcu7t5v0__oai22_4 (91)      
gf180mcu_fd_sc_mcu7t5v0__oai221_4 (52)     |gf180mcu_fd_sc_mcu7t5v0__oai221_4 (52)     
gf180mcu_fd_sc_mcu7t5v0__buf_12 (89)       |gf180mcu_fd_sc_mcu7t5v0__buf_12 (89)       
gf180mcu_fd_sc_mcu7t5v0__nand4_4 (74)      |gf180mcu_fd_sc_mcu7t5v0__nand4_4 (74)      
gf180mcu_fd_sc_mcu7t5v0__nor2_4 (126)      |gf180mcu_fd_sc_mcu7t5v0__nor2_4 (126)      
gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (53)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_3 (53)     
gf180mcu_fd_sc_mcu7t5v0__or4_4 (183)       |gf180mcu_fd_sc_mcu7t5v0__or4_4 (183)       
gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (8)      |gf180mcu_fd_sc_mcu7t5v0__dffrnq_2 (8)      
gf180mcu_fd_sc_mcu7t5v0__buf_20 (356)      |gf180mcu_fd_sc_mcu7t5v0__buf_20 (356)      
gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (2)     |gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2 (2)     
gf180mcu_fd_sc_mcu7t5v0__xor2_4 (15)       |gf180mcu_fd_sc_mcu7t5v0__xor2_4 (15)       
gf180mcu_fd_sc_mcu7t5v0__oai31_4 (165)     |gf180mcu_fd_sc_mcu7t5v0__oai31_4 (165)     
gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (115)   |gf180mcu_fd_sc_mcu7t5v0__clkbuf_12 (115)   
gf180mcu_fd_sc_mcu7t5v0__nor4_4 (26)       |gf180mcu_fd_sc_mcu7t5v0__nor4_4 (26)       
gf180mcu_fd_sc_mcu7t5v0__tiel (54)         |gf180mcu_fd_sc_mcu7t5v0__tiel (54)         
gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (14)     |gf180mcu_fd_sc_mcu7t5v0__clkbuf_3 (14)     
gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (76)    |gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2 (76)    
gf180mcu_fd_sc_mcu7t5v0__dlyc_2 (84)       |gf180mcu_fd_sc_mcu7t5v0__dlyc_2 (84)       
gf180mcu_fd_sc_mcu7t5v0__inv_4 (45)        |gf180mcu_fd_sc_mcu7t5v0__inv_4 (45)        
gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (23)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_4 (23)     
gpio_defaults_block (38)                   |gpio_defaults_block (38)                   
gf180mcu_fd_sc_mcu7t5v0__inv_2 (39)        |gf180mcu_fd_sc_mcu7t5v0__inv_2 (39)        
gf180mcu_fd_sc_mcu7t5v0__xor3_1 (20)       |gf180mcu_fd_sc_mcu7t5v0__xor3_1 (20)       
gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (46)     |gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 (46)     
gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (13)     |gf180mcu_fd_sc_mcu7t5v0__dffrnq_4 (13)     
gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (13)      |gf180mcu_fd_sc_mcu7t5v0__xnor2_2 (13)      
gf180mcu_fd_sc_mcu7t5v0__nand3_4 (59)      |gf180mcu_fd_sc_mcu7t5v0__nand3_4 (59)      
gf180mcu_fd_sc_mcu7t5v0__inv_3 (11)        |gf180mcu_fd_sc_mcu7t5v0__inv_3 (11)        
gf180mcu_fd_sc_mcu7t5v0__mux2_4 (9)        |gf180mcu_fd_sc_mcu7t5v0__mux2_4 (9)        
gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (16)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_8 (16)     
gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (6)      |gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (6)      
gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (1)     |gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4 (1)     
gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (16)       |gf180mcu_fd_sc_mcu7t5v0__dlyc_1 (16)       
gf180mcu_fd_sc_mcu7t5v0__clkinv_16 (2)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_16 (2)     
gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (11)       |gf180mcu_fd_sc_mcu7t5v0__dlyb_1 (11)       
gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (2)     |gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4 (2)     
gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (5)     |gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2 (5)     
gf180mcu_fd_sc_mcu7t5v0__oai33_4 (1)       |gf180mcu_fd_sc_mcu7t5v0__oai33_4 (1)       
gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (5)     |gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (5)     
gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (4)      |gf180mcu_fd_sc_mcu7t5v0__dffsnq_2 (4)      
gf180mcu_fd_sc_mcu7t5v0__clkinv_12 (5)     |gf180mcu_fd_sc_mcu7t5v0__clkinv_12 (5)     
gf180mcu_fd_sc_mcu7t5v0__inv_8 (2)         |gf180mcu_fd_sc_mcu7t5v0__inv_8 (2)         
gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (2)      |gf180mcu_fd_sc_mcu7t5v0__dffsnq_4 (2)      
gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (5)       |gf180mcu_fd_sc_mcu7t5v0__xnor3_1 (5)       
gf180mcu_fd_ip_sram__sram512x8m8wm1 (4)    |gf180mcu_fd_ip_sram__sram512x8m8wm1 (4)    
spare_logic_block (4)                      |spare_logic_block (4)                      
gf180mcu_fd_sc_mcu7t5v0__buf_1 (1)         |gf180mcu_fd_sc_mcu7t5v0__buf_1 (1)         
user_id_programming (1)                    |user_id_programming (1)                    
gf180mcu_fd_sc_mcu7t5v0__oai222_4 (6)      |gf180mcu_fd_sc_mcu7t5v0__oai222_4 (6)      
gf180mcu_fd_sc_mcu7t5v0__mux4_4 (4)        |gf180mcu_fd_sc_mcu7t5v0__mux4_4 (4)        
gf180mcu_fd_sc_mcu7t5v0__xor3_2 (1)        |gf180mcu_fd_sc_mcu7t5v0__xor3_2 (1)        
mprj_io_buffer (1)                         |mprj_io_buffer (1)                         
gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (1)       |gf180mcu_fd_sc_mcu7t5v0__xnor3_2 (1)       
simple_por (1)                             |simple_por (1)                             
gf180mcu_fd_sc_mcu7t5v0__invz_2 (2)        |gf180mcu_fd_sc_mcu7t5v0__invz_2 (2)        
gf180mcu_fd_sc_mcu7t5v0__tieh (6)          |gf180mcu_fd_sc_mcu7t5v0__tieh (6)          
user_project_wrapper (1)                   |user_project_wrapper (1)                   
gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (1)       |gf180mcu_fd_sc_mcu7t5v0__xnor2_4 (1)       
housekeeping (1)                           |housekeeping (1)                           
Number of devices: 24758                   |Number of devices: 24758                   
Number of nets: 25628 **Mismatch**         |Number of nets: 25484 **Mismatch**         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: caravel_core                    |Circuit 2: caravel_core                    

---------------------------------------------------------------------------------------
Net: _15561_/I                             |Net: \soc.core.bus_dat_r[0]                
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 1  
  gf180mcu_fd_sc_mcu7t5v0__nor2_2/ZN = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] 
                                           |                                           
Net: wire1105/I                            |Net: \soc.core.bus_dat_r[2]                
  gf180mcu_fd_sc_mcu7t5v0__buf_8/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B2 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_4/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] 
                                           |                                           
Net: wire1100/Z                            |Net: \soc.core.bus_dat_r[4]                
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] 
                                           |                                           
Net: wire1104/Z                            |Net: \soc.core.bus_dat_r[8]                
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] 
                                           |                                           
Net: wire1213/Z                            |Net: \soc.core.bus_dat_r[16]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] 
                                           |                                           
Net: wire1215/Z                            |Net: \soc.core.bus_dat_r[24]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] 
                                           |                                           
Net: wire1014/Z                            |Net: \soc.core.bus_dat_r[9]                
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] 
                                           |                                           
Net: wire1103/Z                            |Net: \soc.core.bus_dat_r[17]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  user_project_wrapper/wbs_adr_i[3] = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] 
                                           |                                           
Net: wire1105/Z                            |Net: \soc.core.bus_dat_r[25]               
  gf180mcu_fd_sc_mcu7t5v0__buf_4/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  user_project_wrapper/wbs_adr_i[4] = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] 
                                           |                                           
Net: wire1108/Z                            |Net: \soc.core.bus_dat_r[10]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/A2 = 1 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] 
                                           |                                           
Net: wire1107/Z                            |Net: \soc.core.bus_dat_r[11]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  user_project_wrapper/wbs_adr_i[5] = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] 
                                           |                                           
Net: wire1426/Z                            |Net: \soc.core.bus_dat_r[14]               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] 
                                           |                                           
Net: wire1425/Z                            |Net: \soc.core.bus_dat_r[15]               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  user_project_wrapper/wb_rst_i = 1        |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] 
                                           |                                           
Net: wire1212/Z                            |Net: \soc.core.bus_dat_r[23]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  user_project_wrapper/wbs_adr_i[10] = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] 
                                           |                                           
Net: wire1214/Z                            |Net: \soc.core.bus_dat_r[31]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  user_project_wrapper/wbs_adr_i[9] = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] 
                                           |                                           
Net: wire1099/Z                            |Net: \soc.core.bus_dat_r[19]               
  user_project_wrapper/wbs_adr_i[2] = 1    |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] 
                                           |                                           
Net: wire1013/Z                            |Net: \soc.core.bus_dat_r[20]               
  user_project_wrapper/wbs_adr_i[6] = 1    |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] 
                                           |                                           
Net: clkbuf_7_20_0_clock_ctrl.core_clk/Z   |Net: \soc.core.bus_dat_r[21]               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/I = 5 |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] 
                                           |                                           
Net: clkbuf_7_4_0_clock_ctrl.core_clk/Z    |Net: \soc.core.bus_dat_r[22]               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/I = 5 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] 
                                           |                                           
Net: _15375_/I                             |Net: \soc.core.bus_dat_r[27]               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/I = 1    |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |                                           
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: _15373_/I                             |Net: \soc.core.bus_dat_r[28]               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/I = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |                                           
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: wire1220/Z                            |Net: \soc.core.bus_dat_r[29]               
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] 
  user_project_wrapper/wbs_dat_i[0] = 1    |                                           
                                           |                                           
Net: wire1224/Z                            |Net: \soc.core.bus_dat_r[30]               
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] 
  user_project_wrapper/wbs_dat_i[2] = 1    |                                           
                                           |                                           
Net: wire1232/Z                            |Net: \clknet_opt_1_1_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
  user_project_wrapper/wbs_dat_i[6] = 1    |                                           
                                           |                                           
Net: wire1344/Z                            |Net: \soc.core.bus_dat_r[7]                
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
  user_project_wrapper/wbs_dat_i[10] = 1   |                                           
                                           |                                           
Net: wire1348/Z                            |Net: \soc.core.bus_dat_r[6]                
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
  user_project_wrapper/wbs_dat_i[12] = 1   |                                           
                                           |                                           
Net: _15332_/Z                             |Net: \soc.core.bus_dat_r[5]                
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |                                           
                                           |                                           
Net: _15348_/Z                             |Net: \soc.core.bus_dat_r[3]                
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: _15346_/Z                             |Net: \soc.core.bus_dat_r[1]                
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: wire1226/Z                            |Net: \soc.core.bus_dat_r[13]               
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] 
  user_project_wrapper/wbs_dat_i[3] = 1    |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |                                           
                                           |                                           
Net: wire1350/Z                            |Net: \soc.core.bus_dat_r[12]               
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
  user_project_wrapper/wbs_dat_i[13] = 1   |                                           
                                           |                                           
Net: _15354_/Z                             |Net: net2086                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: _15328_/Z                             |Net: net2084                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |                                           
                                           |                                           
Net: _15360_/Z                             |Net: net2089                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: _15356_/Z                             |Net: net2122                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: _15344_/Z                             |Net: net2126                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |                                           
                                           |                                           
Net: wire1234/Z                            |Net: net2074                               
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
  user_project_wrapper/wbs_dat_i[7] = 1    |                                           
                                           |                                           
Net: wire1222/Z                            |Net: \mgmt_buffers.mprj_adr_o_core[7]      
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__clkinv_8/ZN = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[5] 
  user_project_wrapper/wbs_dat_i[1] = 1    |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_4/I = 1     
                                           |                                           
Net: wire1346/Z                            |Net: \mgmt_buffers.mprj_dat_o_core[31]     
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] 
  user_project_wrapper/wbs_dat_i[11] = 1   |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: wire1228/Z                            |Net: \mgmt_buffers.mprj_dat_o_core[23]     
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  user_project_wrapper/wbs_dat_i[4] = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: wire1352/Z                            |Net: \mgmt_buffers.mprj_dat_o_core[15]     
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] 
  user_project_wrapper/wbs_dat_i[14] = 1   |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: _15358_/Z                             |Net: \mgmt_buffers.mprj_dat_o_core[22]     
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: wire1011/I                            |Net: \mgmt_buffers.mprj_dat_o_core[20]     
  gf180mcu_fd_sc_mcu7t5v0__clkinv_12/ZN =  |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__buf_4/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: wire1016/I                            |Net: \mgmt_buffers.mprj_dat_o_core[19]     
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8/ZN = 1 |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__buf_4/I = 1     |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |                                           
Net: wire1230/Z                            |Net: \mgmt_buffers.mprj_dat_o_core[18]     
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  user_project_wrapper/wbs_dat_i[5] = 1    |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] 
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |                                           
Net: clkbuf_7_72_0_clock_ctrl.core_clk/Z   |Net: \mgmt_buffers.mprj_dat_o_core[17]     
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/I = 1 |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: _17513_/A2                            |Net: \mgmt_buffers.mprj_dat_o_core[16]     
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
Net: _17506_/A2                            |Net: \mgmt_buffers.mprj_adr_o_core[8]      
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_12/ZN =  
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[6] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_4/I = 1     
                                           |                                           
Net: _17553_/A2                            |Net: net1105                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  user_project_wrapper/wbs_adr_i[4] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[2] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_4/Z = 1     
                                           |                                           
Net: _17567_/A2                            |Net: net1352                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  user_project_wrapper/wbs_dat_i[14] = 1   
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _17615_/A2                            |Net: net1350                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  user_project_wrapper/wbs_dat_i[13] = 1   
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _17546_/A2                            |Net: net1348                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  user_project_wrapper/wbs_dat_i[12] = 1   
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _17608_/A2                            |Net: net1346                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  user_project_wrapper/wbs_dat_i[11] = 1   
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _17627_/A2                            |Net: net1344                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  user_project_wrapper/wbs_dat_i[10] = 1   
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _15564_/ZN                            |Net: net1234                               
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/ZN = 1 |  user_project_wrapper/wbs_dat_i[7] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _15557_/ZN                            |Net: net1232                               
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/ZN = 1 |  user_project_wrapper/wbs_dat_i[6] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _15552_/ZN                            |Net: net1230                               
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/ZN = 1 |  user_project_wrapper/wbs_dat_i[5] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: wire1520/I                            |Net: net1228                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |  user_project_wrapper/wbs_dat_i[4] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: wire1521/I                            |Net: net1226                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |  user_project_wrapper/wbs_dat_i[3] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: wire1524/I                            |Net: net1224                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |  user_project_wrapper/wbs_dat_i[2] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: wire1525/I                            |Net: net1222                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |  user_project_wrapper/wbs_dat_i[1] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _17481_/C1                            |Net: net1220                               
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C1 = 1 |  user_project_wrapper/wbs_dat_i[0] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
                                           |                                           
Net: _17447_/A1                            |Net: net1106                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 1  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[2] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_4/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_8/Z = 1     
                                           |                                           
Net: hold55/Z                              |Net: net1425                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  user_project_wrapper/wb_rst_i = 1        
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/CEN  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |                                           
Net: hold15/Z                              |Net: net1212                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  user_project_wrapper/wbs_adr_i[10] = 1   
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[8] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |                                           
Net: hold3/Z                               |Net: net1214                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  user_project_wrapper/wbs_adr_i[9] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[7] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |                                           
Net: hold51/Z                              |Net: net1013                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  user_project_wrapper/wbs_adr_i[6] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[4] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |                                           
Net: _17462_/B2                            |Net: net1107                               
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B2 = 1 |  user_project_wrapper/wbs_adr_i[5] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[3] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |                                           
Net: clkbuf_opt_1_1_clock_ctrl.core_clk/Z  |Net: net1103                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  user_project_wrapper/wbs_adr_i[3] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[1] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[0]    |Net: net1099                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[0] |  user_project_wrapper/wbs_adr_i[2] = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[0] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[0]    |Net: \soc.core.sram.ram512x32.WEN[0]       
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[0] |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/ZN = 1 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[0]    |Net: \soc.core.sram.ram512x32.WEN[1]       
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[0] |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/ZN = 1 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[0]    |Net: \soc.core.sram.ram512x32.WEN[3]       
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[0] |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/ZN = 1 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[1]    |Net: \mgmt_buffers.mprj_dat_o_core[9]      
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[1] |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/I = 1    
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[1]    |Net: \mgmt_buffers.mprj_dat_o_core[8]      
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[1] |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/I = 1    
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[1]    |Net: \soc.core.sram.ram512x32.GWEN         
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[1] |  gf180mcu_fd_sc_mcu7t5v0__or3_4/Z = 1     
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/GWEN 
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[1]    |Net: net1011                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[1] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[6] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[2]    |Net: net1016                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[2] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[5] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[2]    |Net: net1426                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[2] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/CEN  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[2]    |Net: net1213                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[2] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[8] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[2]    |Net: net1215                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[2] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[7] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[3]    |Net: net1014                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[3] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[4] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[3]    |Net: net1108                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[3] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[3] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[3]    |Net: net1104                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[3] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[1] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[3]    |Net: net1100                               
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[3] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[0] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[4]    |Net: \clknet_7_72_0_clock_ctrl.core_clk    
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[4] |  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/I = 1 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[4]    |Net: \soc.core.sram.ram512x32.WEN[2]       
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[4] |  gf180mcu_fd_sc_mcu7t5v0__nor2_2/ZN = 1   
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkinv_2/I = 1  
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ 
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/A[8]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[8] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/A[8]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[8] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/A[8]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[8] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/A[8]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/A[8] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/CEN     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CEN  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/CEN     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CEN  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/CEN     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CEN  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/CEN     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CEN  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/CLK     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/CLK     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/CLK     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/CLK     |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/D[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/D[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/D[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/D[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/GWEN    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/GWEN |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/GWEN    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/GWEN |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/GWEN    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/GWEN |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/GWEN    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/GWEN |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[0]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[0] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[1]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[1] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[2]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[3]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[3] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[4]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[4] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[5]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[5] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[6]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[6] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/Q[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/Q[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/Q[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/Q[7]    |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[7] |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[0]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[0]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[0]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[0]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[1]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[1]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[1]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[1]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[2]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[2]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[2]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[2]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[3]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[3]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[3]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[3]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[4]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[4]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[4]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[4]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[5]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[5]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[5]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[5]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[6]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[6]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[6]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[6]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM00/WEN[7]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM01/WEN[7]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM02/WEN[7]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: soc.core.sram.ram512x32.RAM03/WEN[7]  |(no matching net)                          
  gf180mcu_fd_ip_sram__sram512x8m8wm1/WEN[ |                                           
                                           |                                           
Net: _17585_/B1                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |                                           
                                           |                                           
Net: _17580_/B1                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |                                           
                                           |                                           
Net: _17597_/B1                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |                                           
                                           |                                           
Net: _17640_/B1                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |                                           
                                           |                                           
Net: wire1519/I                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |                                           
                                           |                                           
Net: _17528_/B1                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |                                           
                                           |                                           
Net: _18293_/Z                             |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__or3_4/Z = 1     |                                           
                                           |                                           
Net: _17523_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/A2 = 1 |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17573_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |                                           
                                           |                                           
Net: _17559_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17590_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |                                           
                                           |                                           
Net: _17602_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: hold18/Z                              |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |                                           
                                           |                                           
Net: hold13/Z                              |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17650_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |                                           
                                           |                                           
Net: _17621_/A2                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15388_/S                             |Net: net1437                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/S = 10   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/S = 10   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _32435_/Q                             |Net: \soc.core.dbg_uart_data[19]           
  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/B2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/B2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__dffq_2/Q = 1    |  gf180mcu_fd_sc_mcu7t5v0__dffq_2/Q = 1    
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 2 |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 2 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _32437_/Q                             |Net: \soc.core.dbg_uart_data[21]           
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/A1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/A1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   
  gf180mcu_fd_sc_mcu7t5v0__dffq_2/Q = 1    |  gf180mcu_fd_sc_mcu7t5v0__dffq_2/Q = 1    
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 1  
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _32436_/Q                             |Net: \soc.core.dbg_uart_data[20]           
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/B2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/B2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__dffq_2/Q = 1    |  gf180mcu_fd_sc_mcu7t5v0__dffq_2/Q = 1    
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _31141_/CLK                           |Net: \clknet_leaf_1129_clock_ctrl.core_clk 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 4  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 4  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
                                           |                                           
Net: _30167_/CLK                           |Net: \clknet_leaf_56_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 4  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 4  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
                                           |                                           
Net: _30978_/CLK                           |Net: \clknet_leaf_19_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 4  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 4  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _30455_/CLK                           |Net: \clknet_leaf_18_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 8  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 8  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: wire1365/Z                            |Net: net1365                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  
  housekeeping/wb_dat_i[21] = 1            |  housekeeping/wb_dat_i[21] = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15351_/I                             |Net: net1364                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  
  user_project_wrapper/wbs_dat_i[20] = 1   |  user_project_wrapper/wbs_dat_i[20] = 1   
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: wire1363/Z                            |Net: net1363                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  
  housekeeping/wb_dat_i[20] = 1            |  housekeeping/wb_dat_i[20] = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: wire1362/Z                            |Net: net1362                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  
  housekeeping/wb_dat_i[19] = 1            |  housekeeping/wb_dat_i[19] = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15353_/I                             |Net: net1361                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  
  user_project_wrapper/wbs_dat_i[19] = 1   |  user_project_wrapper/wbs_dat_i[19] = 1   
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: wire1381/Z                            |Net: net1381                               
  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/Z = 1     
  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_4/A2 = 1  
  housekeeping/wb_dat_i[29] = 1            |  housekeeping/wb_dat_i[29] = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15352_/Z                             |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |                                           
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |                                           
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
                                           |                                           
Net: _15350_/Z                             |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |                                           
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |                                           
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _30456_/CLK                           |Net: \clknet_leaf_16_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 2  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 2  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: clkbuf_7_21_0_clock_ctrl.core_clk/I   |Net: \clknet_6_10_0_clock_ctrl.core_clk    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 2  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 2  
                                           |                                           
Net: clkbuf_7_5_0_clock_ctrl.core_clk/I    |Net: \clknet_6_2_0_clock_ctrl.core_clk     
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 2  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/I = 2  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: \mgmt_buffers.mprj_dat_o_core[21]     
                                           |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
                                           |                                           
(no matching net)                          |Net: \mgmt_buffers.mprj_dat_o_core[29]     
                                           |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/D[5] 
                                           |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15349_/I                             |Net: net1366                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
  user_project_wrapper/wbs_dat_i[21] = 1   |  user_project_wrapper/wbs_dat_i[21] = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _32445_/Q                             |Net: \soc.core.dbg_uart_data[29]           
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I1 = 1   
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/Q = 1    |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/Q = 1    
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/B2 = 1 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15333_/I                             |Net: net1382                               
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   |  gf180mcu_fd_sc_mcu7t5v0__antenna/I = 1   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/Z = 1  
  user_project_wrapper/wbs_dat_i[29] = 1   |  user_project_wrapper/wbs_dat_i[29] = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: hold13/I                              |Net: \mgmt_buffers.mprj_dat_o_core[28]     
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/I = 1    |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/I = 1    
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: hold18/I                              |Net: \mgmt_buffers.mprj_dat_o_core[27]     
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/I = 1  
  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_2/I = 1     
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/I = 1    |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/I = 1    
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/Z = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _30360_/CLK                           |Net: \clknet_leaf_20_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 3  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 3  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: \clknet_7_20_0_clock_ctrl.core_clk    
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/I = 5 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
                                           |                                           
(no matching net)                          |Net: \clknet_7_4_0_clock_ctrl.core_clk     
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/CLK  
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/I = 5 
                                           |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _32674_/Q                             |Net: \soc.core.slave_sel_r[1]              
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B2 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B2 = 1 
  gf180mcu_fd_sc_mcu7t5v0__dffq_4/Q = 1    |  gf180mcu_fd_sc_mcu7t5v0__dffq_4/Q = 1    
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 2  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 2  
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/A1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/A1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_8/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_8/I = 1     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _31440_/CLK                           |Net: \clknet_leaf_1130_clock_ctrl.core_clk 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 6  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 6  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
                                           |                                           
Net: _31442_/CLK                           |Net: \clknet_leaf_1132_clock_ctrl.core_clk 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 6  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 6  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _30366_/CLK                           |Net: \clknet_leaf_1131_clock_ctrl.core_clk 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 5  |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 5  
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
                                           |                                           
Net: _31173_/CLK                           |Net: \clknet_leaf_21_clock_ctrl.core_clk   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 5  
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/CLK = 5  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/Z = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: \soc.core.bus_dat_r[26]               
                                           |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] 
                                           |                                           
(no matching net)                          |Net: \soc.core.bus_dat_r[18]               
                                           |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
                                           |  gf180mcu_fd_ip_sram__sram512x8m8wm1/Q[2] 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: max_length1015/Z                      |Net: net1015                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
  user_project_wrapper/wbs_adr_i[7] = 1    |  user_project_wrapper/wbs_adr_i[7] = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: max_length1010/Z                      |Net: net1010                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
  user_project_wrapper/wbs_adr_i[8] = 1    |  user_project_wrapper/wbs_adr_i[8] = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: wire1016/Z                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |                                           
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |                                           
                                           |                                           
Net: wire1011/Z                            |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/I = 1  |                                           
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/Z = 1  |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17634_/B                             |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   |                                           
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |                                           
                                           |                                           
Net: _17645_/B                             |(no matching net)                          
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   |                                           
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: _07601_                               
                                           |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   
                                           |                                           
(no matching net)                          |Net: _07610_                               
                                           |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
                                           |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17635_/C                             |Net: _07602_                               
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/C = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/C = 1  
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/ZN = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17646_/C                             |Net: _07611_                               
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/C = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/C = 1  
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/ZN = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17634_/A2                            |Net: \mgmt_buffers.mprj_dat_i_core_bar[28] 
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/A2 = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17645_/A2                            |Net: \mgmt_buffers.mprj_dat_i_core_bar[30] 
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17594_/A2                            |Net: _07565_                               
  gf180mcu_fd_sc_mcu7t5v0__and4_4/A2 = 1   |  gf180mcu_fd_sc_mcu7t5v0__and4_4/A2 = 1   
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17606_/A2                            |Net: _07575_                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
  gf180mcu_fd_sc_mcu7t5v0__and4_4/A2 = 1   |  gf180mcu_fd_sc_mcu7t5v0__and4_4/A2 = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17574_/B                             |Net: _07591_                               
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   
                                           |                                           
Net: _17622_/B                             |Net: _07551_                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17560_/B                             |Net: _07539_                               
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17651_/B                             |Net: _07615_                               
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/B = 1   
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/ZN = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: hold46/Z                              |Net: net2117                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
                                           |                                           
Net: hold41/Z                              |Net: net2112                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: hold71/Z                              |Net: net2142                               
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
                                           |                                           
Net: hold73/Z                              |Net: net2144                               
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/I0 = 1   
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/Z = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: wire1522/Z                            |Net: net1523                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
                                           |                                           
Net: wire1523/Z                            |Net: net1522                               
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/Z = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _15374_/S                             |Net: net1436                               
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/S = 7    |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/S = 7    
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/Z = 1  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/Z = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17608_/A1                            |Net: net1642                               
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C2 = 3 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/C2 = 3 
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 8  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 8  
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A2 = 1  
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/B1 = 1  |  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/B1 = 1  
  gf180mcu_fd_sc_mcu7t5v0__buf_8/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_8/Z = 1     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17651_/A1                            |Net: net1496                               
  gf180mcu_fd_sc_mcu7t5v0__oai211_4/A1 = 6 |  gf180mcu_fd_sc_mcu7t5v0__oai211_4/A1 = 6 
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/A1 = 7  |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/A1 = 7  
  gf180mcu_fd_sc_mcu7t5v0__nor2_2/A1 = 1   |  gf180mcu_fd_sc_mcu7t5v0__nor2_2/A1 = 1   
  gf180mcu_fd_sc_mcu7t5v0__buf_12/Z = 1    |  gf180mcu_fd_sc_mcu7t5v0__buf_12/Z = 1    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: _17650_/A1                            |Net: net1643                               
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 7  |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/A1 = 7  
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B2 = 5 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B2 = 5 
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/B1 = 1 
  gf180mcu_fd_sc_mcu7t5v0__buf_8/I = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_8/I = 1     
  gf180mcu_fd_sc_mcu7t5v0__buf_8/Z = 1     |  gf180mcu_fd_sc_mcu7t5v0__buf_8/Z = 1     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VDD                                   |Net: VDD                                   
  gf180mcu_fd_sc_mcu7t5v0__fillcap_4/VDD = |  gf180mcu_fd_sc_mcu7t5v0__fillcap_4/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/VDD = 430 |  gf180mcu_fd_sc_mcu7t5v0__buf_2/VDD = 430 
  gf180mcu_fd_sc_mcu7t5v0__fillcap_8/VDD = |  gf180mcu_fd_sc_mcu7t5v0__fillcap_8/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/VDD = 34 |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/VDD = 34 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/VDD = |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/VDD = 37 |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/VDD = 37 
  gf180mcu_fd_sc_mcu7t5v0__fillcap_16/VDD  |  gf180mcu_fd_sc_mcu7t5v0__fillcap_16/VDD  
  gf180mcu_fd_sc_mcu7t5v0__fillcap_32/VDD  |  gf180mcu_fd_sc_mcu7t5v0__fillcap_32/VDD  
  gf180mcu_fd_sc_mcu7t5v0__dffq_4/VDD = 17 |  gf180mcu_fd_sc_mcu7t5v0__dffq_4/VDD = 17 
  gf180mcu_fd_sc_mcu7t5v0__fillcap_64/VDD  |  gf180mcu_fd_sc_mcu7t5v0__fillcap_64/VDD  
  gf180mcu_fd_sc_mcu7t5v0__aoi211_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__aoi211_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__nor2_2/VDD = 22 |  gf180mcu_fd_sc_mcu7t5v0__nor2_2/VDD = 22 
  gf180mcu_fd_sc_mcu7t5v0__oai211_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__oai211_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/VDD = 3 |  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/VDD = 3 
  gf180mcu_fd_sc_mcu7t5v0__dffrnq_1/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__dffrnq_1/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__nor3_4/VDD = 10 |  gf180mcu_fd_sc_mcu7t5v0__nor3_4/VDD = 10 
  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__buf_4/VDD = 242 |  gf180mcu_fd_sc_mcu7t5v0__buf_4/VDD = 242 
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/VDD = 2 |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/VDD = 2 
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/VDD = 2 |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/VDD = 2 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__aoi21_4/VDD = 4 |  gf180mcu_fd_sc_mcu7t5v0__aoi21_4/VDD = 4 
  gf180mcu_fd_sc_mcu7t5v0__or3_4/VDD = 94  |  gf180mcu_fd_sc_mcu7t5v0__or3_4/VDD = 94  
  gf180mcu_fd_sc_mcu7t5v0__oai32_4/VDD = 9 |  gf180mcu_fd_sc_mcu7t5v0__oai32_4/VDD = 9 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__buf_3/VDD = 132 |  gf180mcu_fd_sc_mcu7t5v0__buf_3/VDD = 132 
  gf180mcu_fd_sc_mcu7t5v0__and4_4/VDD = 40 |  gf180mcu_fd_sc_mcu7t5v0__and4_4/VDD = 40 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__xor2_1/VDD = 31 |  gf180mcu_fd_sc_mcu7t5v0__xor2_1/VDD = 31 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__antenna/VDD = 2 |  gf180mcu_fd_sc_mcu7t5v0__antenna/VDD = 2 
  gf180mcu_fd_sc_mcu7t5v0__nand2_4/VDD = 1 |  gf180mcu_fd_sc_mcu7t5v0__nand2_4/VDD = 1 
  gf180mcu_fd_sc_mcu7t5v0__mux4_2/VDD = 62 |  gf180mcu_fd_sc_mcu7t5v0__mux4_2/VDD = 62 
  gf180mcu_fd_sc_mcu7t5v0__buf_8/VDD = 180 |  gf180mcu_fd_sc_mcu7t5v0__buf_8/VDD = 180 
  gf180mcu_fd_sc_mcu7t5v0__inv_1/VDD = 90  |  gf180mcu_fd_sc_mcu7t5v0__inv_1/VDD = 90  
  gf180mcu_fd_sc_mcu7t5v0__invz_1/VDD = 51 |  gf180mcu_fd_sc_mcu7t5v0__invz_1/VDD = 51 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_2/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__and2_4/VDD = 13 |  gf180mcu_fd_sc_mcu7t5v0__and2_4/VDD = 13 
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__dffq_2/VDD = 75 |  gf180mcu_fd_sc_mcu7t5v0__dffq_2/VDD = 75 
  gf180mcu_fd_sc_mcu7t5v0__or2_4/VDD = 86  |  gf180mcu_fd_sc_mcu7t5v0__or2_4/VDD = 86  
  gf180mcu_fd_sc_mcu7t5v0__and3_4/VDD = 15 |  gf180mcu_fd_sc_mcu7t5v0__and3_4/VDD = 15 
  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__xnor2_1/VDD = 9 |  gf180mcu_fd_sc_mcu7t5v0__xnor2_1/VDD = 9 
  gf180mcu_fd_sc_mcu7t5v0__xor2_2/VDD = 47 |  gf180mcu_fd_sc_mcu7t5v0__xor2_2/VDD = 47 
  gf180mcu_fd_sc_mcu7t5v0__oai22_4/VDD = 9 |  gf180mcu_fd_sc_mcu7t5v0__oai22_4/VDD = 9 
  gf180mcu_fd_sc_mcu7t5v0__oai221_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__oai221_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__buf_12/VDD = 89 |  gf180mcu_fd_sc_mcu7t5v0__buf_12/VDD = 89 
  gf180mcu_fd_sc_mcu7t5v0__nand4_4/VDD = 7 |  gf180mcu_fd_sc_mcu7t5v0__nand4_4/VDD = 7 
  gf180mcu_fd_sc_mcu7t5v0__nor2_4/VDD = 12 |  gf180mcu_fd_sc_mcu7t5v0__nor2_4/VDD = 12 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_3/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_3/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__or4_4/VDD = 183 |  gf180mcu_fd_sc_mcu7t5v0__or4_4/VDD = 183 
  gf180mcu_fd_sc_mcu7t5v0__dffrnq_2/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__dffrnq_2/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__buf_20/VDD = 35 |  gf180mcu_fd_sc_mcu7t5v0__buf_20/VDD = 35 
  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__xor2_4/VDD = 15 |  gf180mcu_fd_sc_mcu7t5v0__xor2_4/VDD = 15 
  gf180mcu_fd_sc_mcu7t5v0__oai31_4/VDD = 1 |  gf180mcu_fd_sc_mcu7t5v0__oai31_4/VDD = 1 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_12/VDD = |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_12/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__nor4_4/VDD = 26 |  gf180mcu_fd_sc_mcu7t5v0__nor4_4/VDD = 26 
  gf180mcu_fd_sc_mcu7t5v0__tiel/VDD = 54   |  gf180mcu_fd_sc_mcu7t5v0__tiel/VDD = 54   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_3/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_3/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/VDD = 84 |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/VDD = 84 
  gf180mcu_fd_sc_mcu7t5v0__inv_4/VDD = 45  |  gf180mcu_fd_sc_mcu7t5v0__inv_4/VDD = 45  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_4/VDD =  
  gpio_defaults_block/VDD = 38             |  gpio_defaults_block/VDD = 38             
  gf180mcu_fd_sc_mcu7t5v0__inv_2/VDD = 39  |  gf180mcu_fd_sc_mcu7t5v0__inv_2/VDD = 39  
  gf180mcu_fd_sc_mcu7t5v0__xor3_1/VDD = 20 |  gf180mcu_fd_sc_mcu7t5v0__xor3_1/VDD = 20 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__dffrnq_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__dffrnq_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__xnor2_2/VDD = 1 |  gf180mcu_fd_sc_mcu7t5v0__xnor2_2/VDD = 1 
  gf180mcu_fd_sc_mcu7t5v0__nand3_4/VDD = 5 |  gf180mcu_fd_sc_mcu7t5v0__nand3_4/VDD = 5 
  gf180mcu_fd_sc_mcu7t5v0__inv_3/VDD = 11  |  gf180mcu_fd_sc_mcu7t5v0__inv_3/VDD = 11  
  gf180mcu_fd_sc_mcu7t5v0__mux2_4/VDD = 9  |  gf180mcu_fd_sc_mcu7t5v0__mux2_4/VDD = 9  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_8/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_1/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__dffsnq_1/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/VDD = 16 |  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/VDD = 16 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_16/VDD = |  gf180mcu_fd_sc_mcu7t5v0__clkinv_16/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__dlyb_1/VDD = 11 |  gf180mcu_fd_sc_mcu7t5v0__dlyb_1/VDD = 11 
  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__oai33_4/VDD = 1 |  gf180mcu_fd_sc_mcu7t5v0__oai33_4/VDD = 1 
  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1/VDD = |  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_2/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__dffsnq_2/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_12/VDD = |  gf180mcu_fd_sc_mcu7t5v0__clkinv_12/VDD = 
  gf180mcu_fd_sc_mcu7t5v0__inv_8/VDD = 2   |  gf180mcu_fd_sc_mcu7t5v0__inv_8/VDD = 2   
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__dffsnq_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__xnor3_1/VDD = 5 |  gf180mcu_fd_sc_mcu7t5v0__xnor3_1/VDD = 5 
  gf180mcu_fd_ip_sram__sram512x8m8wm1/VDD  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/VDD  
  spare_logic_block/VDD = 4                |  spare_logic_block/VDD = 4                
  gf180mcu_fd_sc_mcu7t5v0__buf_1/VDD = 1   |  gf180mcu_fd_sc_mcu7t5v0__buf_1/VDD = 1   
  user_id_programming/VDD = 1              |  user_id_programming/VDD = 1              
  gf180mcu_fd_sc_mcu7t5v0__oai222_4/VDD =  |  gf180mcu_fd_sc_mcu7t5v0__oai222_4/VDD =  
  gf180mcu_fd_sc_mcu7t5v0__mux4_4/VDD = 4  |  gf180mcu_fd_sc_mcu7t5v0__mux4_4/VDD = 4  
  gf180mcu_fd_sc_mcu7t5v0__xor3_2/VDD = 1  |  gf180mcu_fd_sc_mcu7t5v0__xor3_2/VDD = 1  
  mprj_io_buffer/VDD = 1                   |  mprj_io_buffer/VDD = 1                   
  gf180mcu_fd_sc_mcu7t5v0__xnor3_2/VDD = 1 |  gf180mcu_fd_sc_mcu7t5v0__xnor3_2/VDD = 1 
  simple_por/VDD = 1                       |  simple_por/VDD = 1                       
  gf180mcu_fd_sc_mcu7t5v0__invz_2/VDD = 2  |  gf180mcu_fd_sc_mcu7t5v0__invz_2/VDD = 2  
  gf180mcu_fd_sc_mcu7t5v0__tieh/VDD = 6    |  gf180mcu_fd_sc_mcu7t5v0__tieh/VDD = 6    
  user_project_wrapper/vdd = 1             |  user_project_wrapper/vdd = 1             
  gf180mcu_fd_sc_mcu7t5v0__xnor2_4/VDD = 1 |  gf180mcu_fd_sc_mcu7t5v0__xnor2_4/VDD = 1 
  housekeeping/VDD = 1                     |  housekeeping/VDD = 1                     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VSS                                   |Net: VSS                                   
  gf180mcu_fd_sc_mcu7t5v0__fillcap_4/VSS = |  gf180mcu_fd_sc_mcu7t5v0__fillcap_4/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__buf_2/VSS = 430 |  gf180mcu_fd_sc_mcu7t5v0__buf_2/VSS = 430 
  gf180mcu_fd_sc_mcu7t5v0__fillcap_8/VSS = |  gf180mcu_fd_sc_mcu7t5v0__fillcap_8/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__dffq_1/VSS = 34 |  gf180mcu_fd_sc_mcu7t5v0__dffq_1/VSS = 34 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/VSS = |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_20/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__mux2_2/VSS = 37 |  gf180mcu_fd_sc_mcu7t5v0__mux2_2/VSS = 37 
  gf180mcu_fd_sc_mcu7t5v0__fillcap_16/VSS  |  gf180mcu_fd_sc_mcu7t5v0__fillcap_16/VSS  
  gf180mcu_fd_sc_mcu7t5v0__fillcap_32/VSS  |  gf180mcu_fd_sc_mcu7t5v0__fillcap_32/VSS  
  gf180mcu_fd_sc_mcu7t5v0__dffq_4/VSS = 17 |  gf180mcu_fd_sc_mcu7t5v0__dffq_4/VSS = 17 
  gf180mcu_fd_sc_mcu7t5v0__fillcap_64/VSS  |  gf180mcu_fd_sc_mcu7t5v0__fillcap_64/VSS  
  gf180mcu_fd_sc_mcu7t5v0__aoi211_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__aoi211_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__nor2_2/VSS = 22 |  gf180mcu_fd_sc_mcu7t5v0__nor2_2/VSS = 22 
  gf180mcu_fd_sc_mcu7t5v0__oai211_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__oai211_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/VSS = 3 |  gf180mcu_fd_sc_mcu7t5v0__aoi22_4/VSS = 3 
  gf180mcu_fd_sc_mcu7t5v0__dffrnq_1/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__dffrnq_1/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__aoi221_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__nor3_4/VSS = 10 |  gf180mcu_fd_sc_mcu7t5v0__nor3_4/VSS = 10 
  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__buf_4/VSS = 242 |  gf180mcu_fd_sc_mcu7t5v0__buf_4/VSS = 242 
  gf180mcu_fd_sc_mcu7t5v0__nand2_2/VSS = 2 |  gf180mcu_fd_sc_mcu7t5v0__nand2_2/VSS = 2 
  gf180mcu_fd_sc_mcu7t5v0__oai21_4/VSS = 2 |  gf180mcu_fd_sc_mcu7t5v0__oai21_4/VSS = 2 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_1/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__aoi21_4/VSS = 4 |  gf180mcu_fd_sc_mcu7t5v0__aoi21_4/VSS = 4 
  gf180mcu_fd_sc_mcu7t5v0__or3_4/VSS = 94  |  gf180mcu_fd_sc_mcu7t5v0__or3_4/VSS = 94  
  gf180mcu_fd_sc_mcu7t5v0__oai32_4/VSS = 9 |  gf180mcu_fd_sc_mcu7t5v0__oai32_4/VSS = 9 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_8/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__buf_3/VSS = 132 |  gf180mcu_fd_sc_mcu7t5v0__buf_3/VSS = 132 
  gf180mcu_fd_sc_mcu7t5v0__and4_4/VSS = 40 |  gf180mcu_fd_sc_mcu7t5v0__and4_4/VSS = 40 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_1/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__xor2_1/VSS = 31 |  gf180mcu_fd_sc_mcu7t5v0__xor2_1/VSS = 31 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_2/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__antenna/VSS = 2 |  gf180mcu_fd_sc_mcu7t5v0__antenna/VSS = 2 
  gf180mcu_fd_sc_mcu7t5v0__nand2_4/VSS = 1 |  gf180mcu_fd_sc_mcu7t5v0__nand2_4/VSS = 1 
  gf180mcu_fd_sc_mcu7t5v0__mux4_2/VSS = 62 |  gf180mcu_fd_sc_mcu7t5v0__mux4_2/VSS = 62 
  gf180mcu_fd_sc_mcu7t5v0__buf_8/VSS = 180 |  gf180mcu_fd_sc_mcu7t5v0__buf_8/VSS = 180 
  gf180mcu_fd_sc_mcu7t5v0__inv_1/VSS = 90  |  gf180mcu_fd_sc_mcu7t5v0__inv_1/VSS = 90  
  gf180mcu_fd_sc_mcu7t5v0__invz_1/VSS = 51 |  gf180mcu_fd_sc_mcu7t5v0__invz_1/VSS = 51 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_2/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_2/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__and2_4/VSS = 13 |  gf180mcu_fd_sc_mcu7t5v0__and2_4/VSS = 13 
  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__aoi222_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__dffq_2/VSS = 75 |  gf180mcu_fd_sc_mcu7t5v0__dffq_2/VSS = 75 
  gf180mcu_fd_sc_mcu7t5v0__or2_4/VSS = 86  |  gf180mcu_fd_sc_mcu7t5v0__or2_4/VSS = 86  
  gf180mcu_fd_sc_mcu7t5v0__and3_4/VSS = 15 |  gf180mcu_fd_sc_mcu7t5v0__and3_4/VSS = 15 
  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__xnor2_1/VSS = 9 |  gf180mcu_fd_sc_mcu7t5v0__xnor2_1/VSS = 9 
  gf180mcu_fd_sc_mcu7t5v0__xor2_2/VSS = 47 |  gf180mcu_fd_sc_mcu7t5v0__xor2_2/VSS = 47 
  gf180mcu_fd_sc_mcu7t5v0__oai22_4/VSS = 9 |  gf180mcu_fd_sc_mcu7t5v0__oai22_4/VSS = 9 
  gf180mcu_fd_sc_mcu7t5v0__oai221_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__oai221_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__buf_12/VSS = 89 |  gf180mcu_fd_sc_mcu7t5v0__buf_12/VSS = 89 
  gf180mcu_fd_sc_mcu7t5v0__nand4_4/VSS = 7 |  gf180mcu_fd_sc_mcu7t5v0__nand4_4/VSS = 7 
  gf180mcu_fd_sc_mcu7t5v0__nor2_4/VSS = 12 |  gf180mcu_fd_sc_mcu7t5v0__nor2_4/VSS = 12 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_3/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_3/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__or4_4/VSS = 183 |  gf180mcu_fd_sc_mcu7t5v0__or4_4/VSS = 183 
  gf180mcu_fd_sc_mcu7t5v0__dffrnq_2/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__dffrnq_2/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__buf_20/VSS = 35 |  gf180mcu_fd_sc_mcu7t5v0__buf_20/VSS = 35 
  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__xor2_4/VSS = 15 |  gf180mcu_fd_sc_mcu7t5v0__xor2_4/VSS = 15 
  gf180mcu_fd_sc_mcu7t5v0__oai31_4/VSS = 1 |  gf180mcu_fd_sc_mcu7t5v0__oai31_4/VSS = 1 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_12/VSS = |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_12/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__nor4_4/VSS = 26 |  gf180mcu_fd_sc_mcu7t5v0__nor4_4/VSS = 26 
  gf180mcu_fd_sc_mcu7t5v0__tiel/VSS = 54   |  gf180mcu_fd_sc_mcu7t5v0__tiel/VSS = 54   
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_3/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_3/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/VSS = 84 |  gf180mcu_fd_sc_mcu7t5v0__dlyc_2/VSS = 84 
  gf180mcu_fd_sc_mcu7t5v0__inv_4/VSS = 45  |  gf180mcu_fd_sc_mcu7t5v0__inv_4/VSS = 45  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_4/VSS =  
  gpio_defaults_block/VSS = 38             |  gpio_defaults_block/VSS = 38             
  gf180mcu_fd_sc_mcu7t5v0__inv_2/VSS = 39  |  gf180mcu_fd_sc_mcu7t5v0__inv_2/VSS = 39  
  gf180mcu_fd_sc_mcu7t5v0__xor3_1/VSS = 20 |  gf180mcu_fd_sc_mcu7t5v0__xor3_1/VSS = 20 
  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkbuf_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__dffrnq_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__dffrnq_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__xnor2_2/VSS = 1 |  gf180mcu_fd_sc_mcu7t5v0__xnor2_2/VSS = 1 
  gf180mcu_fd_sc_mcu7t5v0__nand3_4/VSS = 5 |  gf180mcu_fd_sc_mcu7t5v0__nand3_4/VSS = 5 
  gf180mcu_fd_sc_mcu7t5v0__inv_3/VSS = 11  |  gf180mcu_fd_sc_mcu7t5v0__inv_3/VSS = 11  
  gf180mcu_fd_sc_mcu7t5v0__mux2_4/VSS = 9  |  gf180mcu_fd_sc_mcu7t5v0__mux2_4/VSS = 9  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_8/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__clkinv_8/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_1/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__dffsnq_1/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/VSS = 16 |  gf180mcu_fd_sc_mcu7t5v0__dlyc_1/VSS = 16 
  gf180mcu_fd_sc_mcu7t5v0__clkinv_16/VSS = |  gf180mcu_fd_sc_mcu7t5v0__clkinv_16/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__dlyb_1/VSS = 11 |  gf180mcu_fd_sc_mcu7t5v0__dlyb_1/VSS = 11 
  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__oai33_4/VSS = 1 |  gf180mcu_fd_sc_mcu7t5v0__oai33_4/VSS = 1 
  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1/VSS = |  gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_2/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__dffsnq_2/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__clkinv_12/VSS = |  gf180mcu_fd_sc_mcu7t5v0__clkinv_12/VSS = 
  gf180mcu_fd_sc_mcu7t5v0__inv_8/VSS = 2   |  gf180mcu_fd_sc_mcu7t5v0__inv_8/VSS = 2   
  gf180mcu_fd_sc_mcu7t5v0__dffsnq_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__dffsnq_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__xnor3_1/VSS = 5 |  gf180mcu_fd_sc_mcu7t5v0__xnor3_1/VSS = 5 
  gf180mcu_fd_ip_sram__sram512x8m8wm1/VSS  |  gf180mcu_fd_ip_sram__sram512x8m8wm1/VSS  
  spare_logic_block/VSS = 4                |  spare_logic_block/VSS = 4                
  gf180mcu_fd_sc_mcu7t5v0__buf_1/VSS = 1   |  gf180mcu_fd_sc_mcu7t5v0__buf_1/VSS = 1   
  user_id_programming/VSS = 1              |  user_id_programming/VSS = 1              
  gf180mcu_fd_sc_mcu7t5v0__oai222_4/VSS =  |  gf180mcu_fd_sc_mcu7t5v0__oai222_4/VSS =  
  gf180mcu_fd_sc_mcu7t5v0__mux4_4/VSS = 4  |  gf180mcu_fd_sc_mcu7t5v0__mux4_4/VSS = 4  
  gf180mcu_fd_sc_mcu7t5v0__xor3_2/VSS = 1  |  gf180mcu_fd_sc_mcu7t5v0__xor3_2/VSS = 1  
  mprj_io_buffer/VSS = 1                   |  mprj_io_buffer/VSS = 1                   
  gf180mcu_fd_sc_mcu7t5v0__xnor3_2/VSS = 1 |  gf180mcu_fd_sc_mcu7t5v0__xnor3_2/VSS = 1 
  simple_por/VSS = 1                       |  simple_por/VSS = 1                       
  gf180mcu_fd_sc_mcu7t5v0__invz_2/VSS = 2  |  gf180mcu_fd_sc_mcu7t5v0__invz_2/VSS = 2  
  gf180mcu_fd_sc_mcu7t5v0__tieh/VSS = 6    |  gf180mcu_fd_sc_mcu7t5v0__tieh/VSS = 6    
  user_project_wrapper/vss = 1             |  user_project_wrapper/vss = 1             
  gf180mcu_fd_sc_mcu7t5v0__xnor2_4/VSS = 1 |  gf180mcu_fd_sc_mcu7t5v0__xnor2_4/VSS = 1 
  housekeeping/VSS = 1                     |  housekeeping/VSS = 1                     
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: caravel_core                    |Circuit 2: caravel_core                    

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_ip_sram__sram512x8m8 |Instance: \soc.core.sram.ram512x32.RAM00   
  A[0] = 1                                 |  A[0] = 3                                 
  A[1] = 1                                 |  A[1] = 3                                 
  A[2] = 1                                 |  A[2] = 4                                 
  A[3] = 1                                 |  A[3] = 3                                 
  A[4] = 1                                 |  A[4] = 3                                 
  A[5] = 1                                 |  A[5] = 5                                 
  A[6] = 1                                 |  A[6] = 5                                 
  A[7] = 1                                 |  A[7] = 3                                 
  A[8] = 1                                 |  A[8] = 3                                 
  CEN = 1                                  |  CEN = 3                                  
  CLK = 1                                  |  CLK = 2                                  
  D[0] = 1                                 |  D[0] = 4                                 
  D[1] = 1                                 |  D[1] = 4                                 
  D[2] = 1                                 |  D[2] = 4                                 
  D[3] = 1                                 |  D[3] = 4                                 
  D[4] = 1                                 |  D[4] = 4                                 
  D[5] = 1                                 |  D[5] = 4                                 
  D[6] = 1                                 |  D[6] = 4                                 
  D[7] = 1                                 |  D[7] = 4                                 
  GWEN = 1                                 |  GWEN = 5                                 
  Q[0] = 1                                 |  Q[0] = 2                                 
  Q[1] = 1                                 |  Q[1] = 2                                 
  Q[2] = 1                                 |  Q[2] = 2                                 
  Q[3] = 1                                 |  Q[3] = 2                                 
  Q[4] = 1                                 |  Q[4] = 2                                 
  Q[5] = 1                                 |  Q[5] = 2                                 
  Q[6] = 1                                 |  Q[6] = 2                                 
  Q[7] = 1                                 |  Q[7] = 2                                 
  WEN[0] = 1                               |  WEN[0] = 9                               
  WEN[1] = 1                               |  WEN[1] = 9                               
  WEN[2] = 1                               |  WEN[2] = 9                               
  WEN[3] = 1                               |  WEN[3] = 9                               
  WEN[4] = 1                               |  WEN[4] = 9                               
  WEN[5] = 1                               |  WEN[5] = 9                               
  WEN[6] = 1                               |  WEN[6] = 9                               
  WEN[7] = 1                               |  WEN[7] = 9                               
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_ip_sram__sram512x8m8 |Instance: \soc.core.sram.ram512x32.RAM01   
  A[0] = 1                                 |  A[0] = 5                                 
  A[1] = 1                                 |  A[1] = 5                                 
  A[2] = 1                                 |  A[2] = 4                                 
  A[3] = 1                                 |  A[3] = 5                                 
  A[4] = 1                                 |  A[4] = 5                                 
  A[5] = 1                                 |  A[5] = 5                                 
  A[6] = 1                                 |  A[6] = 5                                 
  A[7] = 1                                 |  A[7] = 5                                 
  A[8] = 1                                 |  A[8] = 5                                 
  CEN = 1                                  |  CEN = 5                                  
  CLK = 1                                  |  CLK = 7                                  
  D[0] = 1                                 |  D[0] = 5                                 
  D[1] = 1                                 |  D[1] = 5                                 
  D[2] = 1                                 |  D[2] = 4                                 
  D[3] = 1                                 |  D[3] = 4                                 
  D[4] = 1                                 |  D[4] = 4                                 
  D[5] = 1                                 |  D[5] = 4                                 
  D[6] = 1                                 |  D[6] = 4                                 
  D[7] = 1                                 |  D[7] = 4                                 
  GWEN = 1                                 |  GWEN = 5                                 
  Q[0] = 1                                 |  Q[0] = 2                                 
  Q[1] = 1                                 |  Q[1] = 2                                 
  Q[2] = 1                                 |  Q[2] = 2                                 
  Q[3] = 1                                 |  Q[3] = 2                                 
  Q[4] = 1                                 |  Q[4] = 2                                 
  Q[5] = 1                                 |  Q[5] = 2                                 
  Q[6] = 1                                 |  Q[6] = 2                                 
  Q[7] = 1                                 |  Q[7] = 2                                 
  WEN[0] = 1                               |  WEN[0] = 9                               
  WEN[1] = 1                               |  WEN[1] = 9                               
  WEN[2] = 1                               |  WEN[2] = 9                               
  WEN[3] = 1                               |  WEN[3] = 9                               
  WEN[4] = 1                               |  WEN[4] = 9                               
  WEN[5] = 1                               |  WEN[5] = 9                               
  WEN[6] = 1                               |  WEN[6] = 9                               
  WEN[7] = 1                               |  WEN[7] = 9                               
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_ip_sram__sram512x8m8 |Instance: \soc.core.sram.ram512x32.RAM02   
  A[0] = 1                                 |  A[0] = 5                                 
  A[1] = 1                                 |  A[1] = 5                                 
  A[2] = 1                                 |  A[2] = 4                                 
  A[3] = 1                                 |  A[3] = 5                                 
  A[4] = 1                                 |  A[4] = 5                                 
  A[5] = 1                                 |  A[5] = 5                                 
  A[6] = 1                                 |  A[6] = 5                                 
  A[7] = 1                                 |  A[7] = 5                                 
  A[8] = 1                                 |  A[8] = 5                                 
  CEN = 1                                  |  CEN = 5                                  
  CLK = 1                                  |  CLK = 7                                  
  D[0] = 1                                 |  D[0] = 4                                 
  D[1] = 1                                 |  D[1] = 4                                 
  D[2] = 1                                 |  D[2] = 4                                 
  D[3] = 1                                 |  D[3] = 4                                 
  D[4] = 1                                 |  D[4] = 4                                 
  D[5] = 1                                 |  D[5] = 4                                 
  D[6] = 1                                 |  D[6] = 4                                 
  D[7] = 1                                 |  D[7] = 4                                 
  GWEN = 1                                 |  GWEN = 5                                 
  Q[0] = 1                                 |  Q[0] = 2                                 
  Q[1] = 1                                 |  Q[1] = 2                                 
  Q[2] = 1                                 |  Q[2] = 2                                 
  Q[3] = 1                                 |  Q[3] = 2                                 
  Q[4] = 1                                 |  Q[4] = 2                                 
  Q[5] = 1                                 |  Q[5] = 2                                 
  Q[6] = 1                                 |  Q[6] = 2                                 
  Q[7] = 1                                 |  Q[7] = 2                                 
  WEN[0] = 1                               |  WEN[0] = 10                              
  WEN[1] = 1                               |  WEN[1] = 10                              
  WEN[2] = 1                               |  WEN[2] = 10                              
  WEN[3] = 1                               |  WEN[3] = 10                              
  WEN[4] = 1                               |  WEN[4] = 10                              
  WEN[5] = 1                               |  WEN[5] = 10                              
  WEN[6] = 1                               |  WEN[6] = 10                              
  WEN[7] = 1                               |  WEN[7] = 10                              
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_ip_sram__sram512x8m8 |Instance: \soc.core.sram.ram512x32.RAM03   
  A[0] = 1                                 |  A[0] = 5                                 
  A[1] = 1                                 |  A[1] = 5                                 
  A[2] = 1                                 |  A[2] = 4                                 
  A[3] = 1                                 |  A[3] = 5                                 
  A[4] = 1                                 |  A[4] = 5                                 
  A[5] = 1                                 |  A[5] = 4                                 
  A[6] = 1                                 |  A[6] = 4                                 
  A[7] = 1                                 |  A[7] = 5                                 
  A[8] = 1                                 |  A[8] = 5                                 
  CEN = 1                                  |  CEN = 5                                  
  CLK = 1                                  |  CLK = 13                                 
  D[0] = 1                                 |  D[0] = 2                                 
  D[1] = 1                                 |  D[1] = 2                                 
  D[2] = 1                                 |  D[2] = 2                                 
  D[3] = 1                                 |  D[3] = 2                                 
  D[4] = 1                                 |  D[4] = 2                                 
  D[5] = 1                                 |  D[5] = 4                                 
  D[6] = 1                                 |  D[6] = 2                                 
  D[7] = 1                                 |  D[7] = 4                                 
  GWEN = 1                                 |  GWEN = 5                                 
  Q[0] = 1                                 |  Q[0] = 2                                 
  Q[1] = 1                                 |  Q[1] = 2                                 
  Q[2] = 1                                 |  Q[2] = 2                                 
  Q[3] = 1                                 |  Q[3] = 2                                 
  Q[4] = 1                                 |  Q[4] = 2                                 
  Q[5] = 1                                 |  Q[5] = 2                                 
  Q[6] = 1                                 |  Q[6] = 2                                 
  Q[7] = 1                                 |  Q[7] = 2                                 
  WEN[0] = 1                               |  WEN[0] = 9                               
  WEN[1] = 1                               |  WEN[1] = 9                               
  WEN[2] = 1                               |  WEN[2] = 9                               
  WEN[3] = 1                               |  WEN[3] = 9                               
  WEN[4] = 1                               |  WEN[4] = 9                               
  WEN[5] = 1                               |  WEN[5] = 9                               
  WEN[6] = 1                               |  WEN[6] = 9                               
  WEN[7] = 1                               |  WEN[7] = 9                               
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__dlyc_2: |Instance: hold18                           
  I = 4                                    |  I = 4                                    
  Z = 1                                    |  Z = 2                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__dlyc_2: |Instance: hold13                           
  I = 4                                    |  I = 4                                    
  Z = 1                                    |  Z = 2                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: max_length1010                   
  I = 2                                    |  I = 5                                    
  Z = 2                                    |  Z = 2                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: max_length1015                   
  I = 2                                    |  I = 5                                    
  Z = 2                                    |  Z = 2                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: wire1361                         
  I = 3                                    |  I = 4                                    
  Z = 3                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: wire1364                         
  I = 3                                    |  I = 4                                    
  Z = 3                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: wire1366                         
  I = 3                                    |  I = 4                                    
  Z = 4                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: max_length1382                   
  I = 3                                    |  I = 4                                    
  Z = 4                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__oai21_4 |Instance: _17645_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 2                                   |  A2 = 2                                   
  B = 2                                    |  B = 2                                    
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__oai21_4 |Instance: _17634_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 2                                   |  A2 = 2                                   
  B = 2                                    |  B = 2                                    
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__nand2_2 |Instance: _17650_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 1                                   |  A2 = 2                                   
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__nand2_2 |Instance: _17559_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 1                                   |  A2 = 2                                   
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__nand2_2 |Instance: _17573_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 1                                   |  A2 = 2                                   
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__nand2_2 |Instance: _17621_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 1                                   |  A2 = 2                                   
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__nand2_2 |Instance: _17590_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 1                                   |  A2 = 2                                   
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__nand2_2 |Instance: _17602_                          
  A1 = 15                                  |  A1 = 15                                  
  A2 = 1                                   |  A2 = 2                                   
  ZN = 2                                   |  ZN = 2                                   
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__mux2_2: |Instance: _15332_                          
  I0 = 2                                   |  I0 = 2                                   
  I1 = 4                                   |  I1 = 4                                   
  S = 13                                   |  S = 13                                   
  Z = 3                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__mux2_2: |Instance: _15348_                          
  I0 = 2                                   |  I0 = 2                                   
  I1 = 5                                   |  I1 = 5                                   
  S = 13                                   |  S = 13                                   
  Z = 3                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__mux2_2: |Instance: _15350_                          
  I0 = 2                                   |  I0 = 2                                   
  I1 = 5                                   |  I1 = 5                                   
  S = 8                                    |  S = 8                                    
  Z = 3                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__mux2_2: |Instance: _15352_                          
  I0 = 2                                   |  I0 = 2                                   
  I1 = 5                                   |  I1 = 5                                   
  S = 8                                    |  S = 8                                    
  Z = 3                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: \clkbuf_leaf_16_clock_ctrl.core_ 
  I = 6                                    |  I = 7                                    
  Z = 4                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: \clkbuf_leaf_18_clock_ctrl.core_ 
  I = 6                                    |  I = 7                                    
  Z = 3                                    |  Z = 9                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: \clkbuf_leaf_19_clock_ctrl.core_ 
  I = 6                                    |  I = 7                                    
  Z = 9                                    |  Z = 5                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: \clkbuf_leaf_56_clock_ctrl.core_ 
  I = 6                                    |  I = 7                                    
  Z = 5                                    |  Z = 5                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: \clkbuf_leaf_1129_clock_ctrl.cor 
  I = 6                                    |  I = 7                                    
  Z = 5                                    |  Z = 5                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__clkbuf_ |Instance: \clkbuf_leaf_20_clock_ctrl.core_ 
  I = 6                                    |  I = 7                                    
  Z = 5                                    |  Z = 4                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu7t5v0__buf_2:w |Instance: wire1362                         
  I = 3                                    |  I = 4                                    
  Z = 3                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__buf_2:w |Instance: wire1363                         
  I = 3                                    |  I = 4                                    
  Z = 3                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__buf_2:w |Instance: wire1365                         
  I = 3                                    |  I = 4                                    
  Z = 3                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
                                           |                                           
Instance: gf180mcu_fd_sc_mcu7t5v0__buf_2:w |Instance: wire1381                         
  I = 3                                    |  I = 4                                    
  Z = 3                                    |  Z = 3                                    
  VDD = 24758                              |  VDD = 24758                              
  VSS = 24758                              |  VSS = 24758                              
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: caravel_core                    |Circuit 2: caravel_core                    
-------------------------------------------|-------------------------------------------
mprj_io_in[22]                             |mprj_io_in[22]                             
mprj_io_in[31]                             |mprj_io_in[31]                             
mprj_io_in[30]                             |mprj_io_in[30]                             
mprj_io_in[20]                             |mprj_io_in[20]                             
mprj_io_in[1]                              |mprj_io_in[1]                              
mprj_io_in[29]                             |mprj_io_in[29]                             
mprj_io_in[19]                             |mprj_io_in[19]                             
mprj_io_in[3]                              |mprj_io_in[3]                              
mprj_io_in[18]                             |mprj_io_in[18]                             
mprj_io_in[15]                             |mprj_io_in[15]                             
mprj_io_in[12]                             |mprj_io_in[12]                             
mprj_io_in[11]                             |mprj_io_in[11]                             
mprj_io_in[9]                              |mprj_io_in[9]                              
mprj_io_in[23]                             |mprj_io_in[23]                             
mprj_io_in[10]                             |mprj_io_in[10]                             
mprj_io_in[8]                              |mprj_io_in[8]                              
mprj_io_in[32]                             |mprj_io_in[32]                             
mprj_io_in[33]                             |mprj_io_in[33]                             
mprj_io_in[34]                             |mprj_io_in[34]                             
mprj_io_in[0]                              |mprj_io_in[0]                              
mprj_io_in[14]                             |mprj_io_in[14]                             
mprj_io_in[35]                             |mprj_io_in[35]                             
mprj_io_in[36]                             |mprj_io_in[36]                             
mprj_io_in[37]                             |mprj_io_in[37]                             
mprj_io_in[7]                              |mprj_io_in[7]                              
mprj_io_in[21]                             |mprj_io_in[21]                             
mprj_io_in[6]                              |mprj_io_in[6]                              
mprj_io_in[5]                              |mprj_io_in[5]                              
mprj_io_in[24]                             |mprj_io_in[24]                             
flash_io1_di                               |flash_io1_di                               
flash_io0_di                               |flash_io0_di                               
const_one[0]                               |const_one[1] **Mismatch**                  
const_one[1]                               |const_one[0] **Mismatch**                  
mprj_io_in[4]                              |mprj_io_in[4]                              
gpio_in_core                               |gpio_in_core                               
mprj_io_in[13]                             |mprj_io_in[13]                             
mprj_io_in[16]                             |mprj_io_in[16]                             
mprj_io_in[17]                             |mprj_io_in[17]                             
mprj_io_in[25]                             |mprj_io_in[25]                             
mprj_io_in[26]                             |mprj_io_in[26]                             
mprj_io_in[27]                             |mprj_io_in[27]                             
mprj_io_in[28]                             |mprj_io_in[28]                             
mprj_io_in[2]                              |mprj_io_in[2]                              
rstb                                       |rstb                                       
clock_core                                 |clock_core                                 
const_zero[0]                              |const_zero[9] **Mismatch**                 
const_zero[1]                              |const_zero[8] **Mismatch**                 
const_zero[2]                              |const_zero[7] **Mismatch**                 
const_zero[3]                              |const_zero[6] **Mismatch**                 
const_zero[4]                              |const_zero[5] **Mismatch**                 
const_zero[5]                              |const_zero[4] **Mismatch**                 
const_zero[6]                              |const_zero[3] **Mismatch**                 
const_zero[7]                              |const_zero[2] **Mismatch**                 
const_zero[8]                              |const_zero[1] **Mismatch**                 
const_zero[9]                              |const_zero[0] **Mismatch**                 
mprj_io_out[14]                            |mprj_io_out[14]                            
flash_clk_oe                               |flash_clk_oe                               
flash_csb_oe                               |flash_csb_oe                               
flash_csb_frame                            |flash_csb_frame                            
flash_io0_do                               |flash_io0_do                               
flash_io0_ie                               |flash_io0_ie                               
flash_io0_oe                               |flash_io0_oe                               
flash_io1_do                               |flash_io1_do                               
flash_io1_ie                               |flash_io1_ie                               
flash_io1_oe                               |flash_io1_oe                               
gpio_out_core                              |gpio_out_core                              
gpio_outenb_core                           |gpio_outenb_core                           
gpio_inenb_core                            |gpio_inenb_core                            
mprj_io_drive_sel[43]                      |mprj_io_drive_sel[43]                      
mprj_io_drive_sel[33]                      |mprj_io_drive_sel[33]                      
mprj_io_drive_sel[13]                      |mprj_io_drive_sel[13]                      
mprj_io_drive_sel[12]                      |mprj_io_drive_sel[12]                      
mprj_io_drive_sel[31]                      |mprj_io_drive_sel[31]                      
mprj_io_drive_sel[30]                      |mprj_io_drive_sel[30]                      
mprj_io_drive_sel[32]                      |mprj_io_drive_sel[32]                      
mprj_io_drive_sel[1]                       |mprj_io_drive_sel[1]                       
mprj_io_drive_sel[39]                      |mprj_io_drive_sel[39]                      
mprj_io_drive_sel[29]                      |mprj_io_drive_sel[29]                      
mprj_io_drive_sel[51]                      |mprj_io_drive_sel[51]                      
mprj_io_drive_sel[55]                      |mprj_io_drive_sel[55]                      
mprj_io_drive_sel[73]                      |mprj_io_drive_sel[73]                      
mprj_io_drive_sel[50]                      |mprj_io_drive_sel[50]                      
mprj_io_drive_sel[54]                      |mprj_io_drive_sel[54]                      
mprj_io_drive_sel[72]                      |mprj_io_drive_sel[72]                      
mprj_io_drive_sel[71]                      |mprj_io_drive_sel[71]                      
mprj_io_drive_sel[59]                      |mprj_io_drive_sel[59]                      
mprj_io_drive_sel[49]                      |mprj_io_drive_sel[49]                      
mprj_io_drive_sel[48]                      |mprj_io_drive_sel[48]                      
mprj_io_drive_sel[57]                      |mprj_io_drive_sel[57]                      
mprj_io_drive_sel[69]                      |mprj_io_drive_sel[69]                      
mprj_io_drive_sel[41]                      |mprj_io_drive_sel[41]                      
mprj_io_drive_sel[47]                      |mprj_io_drive_sel[47]                      
mprj_io_drive_sel[21]                      |mprj_io_drive_sel[21]                      
mprj_io_drive_sel[23]                      |mprj_io_drive_sel[23]                      
mprj_io_drive_sel[3]                       |mprj_io_drive_sel[3]                       
mprj_io_drive_sel[7]                       |mprj_io_drive_sel[7]                       
mprj_io_drive_sel[9]                       |mprj_io_drive_sel[9]                       
mprj_io_drive_sel[52]                      |mprj_io_drive_sel[52]                      
mprj_io_drive_sel[60]                      |mprj_io_drive_sel[60]                      
mprj_io_drive_sel[62]                      |mprj_io_drive_sel[62]                      
mprj_io_drive_sel[64]                      |mprj_io_drive_sel[64]                      
mprj_io_drive_sel[66]                      |mprj_io_drive_sel[66]                      
mprj_io_drive_sel[56]                      |mprj_io_drive_sel[56]                      
mprj_io_drive_sel[68]                      |mprj_io_drive_sel[68]                      
mprj_io_drive_sel[75]                      |mprj_io_drive_sel[75]                      
mprj_io_drive_sel[53]                      |mprj_io_drive_sel[53]                      
mprj_io_drive_sel[61]                      |mprj_io_drive_sel[61]                      
mprj_io_drive_sel[63]                      |mprj_io_drive_sel[63]                      
mprj_io_drive_sel[65]                      |mprj_io_drive_sel[65]                      
mprj_io_drive_sel[67]                      |mprj_io_drive_sel[67]                      
mprj_io_drive_sel[74]                      |mprj_io_drive_sel[74]                      
mprj_io_drive_sel[0]                       |mprj_io_drive_sel[0]                       
mprj_io_drive_sel[11]                      |mprj_io_drive_sel[11]                      
mprj_io_drive_sel[19]                      |mprj_io_drive_sel[19]                      
mprj_io_drive_sel[5]                       |mprj_io_drive_sel[5]                       
mprj_io_drive_sel[37]                      |mprj_io_drive_sel[37]                      
mprj_io_drive_sel[27]                      |mprj_io_drive_sel[27]                      
mprj_io_drive_sel[17]                      |mprj_io_drive_sel[17]                      
mprj_io_drive_sel[40]                      |mprj_io_drive_sel[40]                      
mprj_io_drive_sel[42]                      |mprj_io_drive_sel[42]                      
mprj_io_drive_sel[46]                      |mprj_io_drive_sel[46]                      
mprj_io_drive_sel[36]                      |mprj_io_drive_sel[36]                      
mprj_io_drive_sel[58]                      |mprj_io_drive_sel[58]                      
mprj_io_drive_sel[70]                      |mprj_io_drive_sel[70]                      
mprj_io_drive_sel[26]                      |mprj_io_drive_sel[26]                      
mprj_io_drive_sel[16]                      |mprj_io_drive_sel[16]                      
mprj_io_drive_sel[38]                      |mprj_io_drive_sel[38]                      
mprj_io_drive_sel[45]                      |mprj_io_drive_sel[45]                      
mprj_io_drive_sel[35]                      |mprj_io_drive_sel[35]                      
mprj_io_drive_sel[25]                      |mprj_io_drive_sel[25]                      
mprj_io_drive_sel[15]                      |mprj_io_drive_sel[15]                      
mprj_io_drive_sel[44]                      |mprj_io_drive_sel[44]                      
mprj_io_drive_sel[34]                      |mprj_io_drive_sel[34]                      
mprj_io_drive_sel[10]                      |mprj_io_drive_sel[10]                      
mprj_io_drive_sel[18]                      |mprj_io_drive_sel[18]                      
mprj_io_drive_sel[22]                      |mprj_io_drive_sel[22]                      
mprj_io_drive_sel[20]                      |mprj_io_drive_sel[20]                      
mprj_io_drive_sel[24]                      |mprj_io_drive_sel[24]                      
mprj_io_drive_sel[28]                      |mprj_io_drive_sel[28]                      
mprj_io_drive_sel[2]                       |mprj_io_drive_sel[2]                       
mprj_io_drive_sel[4]                       |mprj_io_drive_sel[4]                       
mprj_io_drive_sel[6]                       |mprj_io_drive_sel[6]                       
mprj_io_drive_sel[8]                       |mprj_io_drive_sel[8]                       
mprj_io_drive_sel[14]                      |mprj_io_drive_sel[14]                      
gpio_drive_select_core[1]                  |gpio_drive_select_core[1]                  
flash_clk_frame                            |flash_clk_frame                            
gpio_drive_select_core[0]                  |gpio_drive_select_core[0]                  
mprj_io_ie[0]                              |mprj_io_ie[0]                              
mprj_io_ie[1]                              |mprj_io_ie[1]                              
mprj_io_ie[24]                             |mprj_io_ie[24]                             
mprj_io_pulldown_sel[24]                   |mprj_io_pulldown_sel[24]                   
mprj_io_pulldown_sel[2]                    |mprj_io_pulldown_sel[2]                    
mprj_io_ie[5]                              |mprj_io_ie[5]                              
mprj_io_ie[2]                              |mprj_io_ie[2]                              
mprj_io_pulldown_sel[28]                   |mprj_io_pulldown_sel[28]                   
mprj_io_pulldown_sel[34]                   |mprj_io_pulldown_sel[34]                   
mprj_io_ie[37]                             |mprj_io_ie[37]                             
mprj_io_pulldown_sel[37]                   |mprj_io_pulldown_sel[37]                   
mprj_io_pulldown_sel[6]                    |mprj_io_pulldown_sel[6]                    
mprj_io_pullup_sel[16]                     |mprj_io_pullup_sel[16]                     
mprj_io_pulldown_sel[15]                   |mprj_io_pulldown_sel[15]                   
mprj_io_pullup_sel[24]                     |mprj_io_pullup_sel[24]                     
mprj_io_pulldown_sel[32]                   |mprj_io_pulldown_sel[32]                   
mprj_io_pullup_sel[26]                     |mprj_io_pullup_sel[26]                     
mprj_io_pullup_sel[33]                     |mprj_io_pullup_sel[33]                     
mprj_io_pullup_sel[32]                     |mprj_io_pullup_sel[32]                     
mprj_io_pulldown_sel[26]                   |mprj_io_pulldown_sel[26]                   
mprj_io_pulldown_sel[33]                   |mprj_io_pulldown_sel[33]                   
mprj_io_pullup_sel[6]                      |mprj_io_pullup_sel[6]                      
mprj_io_pullup_sel[15]                     |mprj_io_pullup_sel[15]                     
mprj_io_ie[16]                             |mprj_io_ie[16]                             
mprj_io_schmitt_sel[16]                    |mprj_io_schmitt_sel[16]                    
mprj_io_ie[17]                             |mprj_io_ie[17]                             
mprj_io_schmitt_sel[17]                    |mprj_io_schmitt_sel[17]                    
mprj_io_pullup_sel[29]                     |mprj_io_pullup_sel[29]                     
mprj_io_schmitt_sel[18]                    |mprj_io_schmitt_sel[18]                    
mprj_io_pulldown_sel[18]                   |mprj_io_pulldown_sel[18]                   
mprj_io_pulldown_sel[35]                   |mprj_io_pulldown_sel[35]                   
mprj_io_schmitt_sel[19]                    |mprj_io_schmitt_sel[19]                    
mprj_io_ie[3]                              |mprj_io_ie[3]                              
mprj_io_schmitt_sel[1]                     |mprj_io_schmitt_sel[1]                     
mprj_io_schmitt_sel[20]                    |mprj_io_schmitt_sel[20]                    
mprj_io_pulldown_sel[23]                   |mprj_io_pulldown_sel[23]                   
mprj_io_pulldown_sel[31]                   |mprj_io_pulldown_sel[31]                   
mprj_io_pulldown_sel[30]                   |mprj_io_pulldown_sel[30]                   
mprj_io_schmitt_sel[26]                    |mprj_io_schmitt_sel[26]                    
mprj_io_schmitt_sel[2]                     |mprj_io_schmitt_sel[2]                     
mprj_io_schmitt_sel[36]                    |mprj_io_schmitt_sel[36]                    
mprj_io_pullup_sel[37]                     |mprj_io_pullup_sel[37]                     
mprj_io_schmitt_sel[37]                    |mprj_io_schmitt_sel[37]                    
mprj_io_schmitt_sel[0]                     |mprj_io_schmitt_sel[0]                     
mprj_io_slew_sel[0]                        |mprj_io_slew_sel[0]                        
mprj_io_pulldown_sel[0]                    |mprj_io_pulldown_sel[0]                    
mprj_io_pullup_sel[0]                      |mprj_io_pullup_sel[0]                      
mprj_io_ie[4]                              |mprj_io_ie[4]                              
mprj_io_slew_sel[16]                       |mprj_io_slew_sel[16]                       
mprj_io_slew_sel[17]                       |mprj_io_slew_sel[17]                       
mprj_io_pulldown_sel[22]                   |mprj_io_pulldown_sel[22]                   
mprj_io_pulldown_sel[21]                   |mprj_io_pulldown_sel[21]                   
mprj_io_pulldown_sel[20]                   |mprj_io_pulldown_sel[20]                   
mprj_io_ie[22]                             |mprj_io_ie[22]                             
mprj_io_ie[31]                             |mprj_io_ie[31]                             
mprj_io_ie[21]                             |mprj_io_ie[21]                             
mprj_io_ie[30]                             |mprj_io_ie[30]                             
mprj_io_schmitt_sel[22]                    |mprj_io_schmitt_sel[22]                    
mprj_io_schmitt_sel[31]                    |mprj_io_schmitt_sel[31]                    
mprj_io_schmitt_sel[21]                    |mprj_io_schmitt_sel[21]                    
mprj_io_schmitt_sel[30]                    |mprj_io_schmitt_sel[30]                    
mprj_io_ie[27]                             |mprj_io_ie[27]                             
mprj_io_pullup_sel[23]                     |mprj_io_pullup_sel[23]                     
mprj_io_ie[36]                             |mprj_io_ie[36]                             
mprj_io_ie[26]                             |mprj_io_ie[26]                             
mprj_io_ie[25]                             |mprj_io_ie[25]                             
mprj_io_slew_sel[22]                       |mprj_io_slew_sel[22]                       
mprj_io_pullup_sel[21]                     |mprj_io_pullup_sel[21]                     
mprj_io_slew_sel[21]                       |mprj_io_slew_sel[21]                       
mprj_io_ie[33]                             |mprj_io_ie[33]                             
mprj_io_slew_sel[20]                       |mprj_io_slew_sel[20]                       
mprj_io_ie[32]                             |mprj_io_ie[32]                             
mprj_io_schmitt_sel[33]                    |mprj_io_schmitt_sel[33]                    
mprj_io_schmitt_sel[32]                    |mprj_io_schmitt_sel[32]                    
mprj_io_pullup_sel[20]                     |mprj_io_pullup_sel[20]                     
mprj_io_slew_sel[24]                       |mprj_io_slew_sel[24]                       
mprj_io_schmitt_sel[24]                    |mprj_io_schmitt_sel[24]                    
mprj_io_schmitt_sel[35]                    |mprj_io_schmitt_sel[35]                    
mprj_io_slew_sel[29]                       |mprj_io_slew_sel[29]                       
mprj_io_slew_sel[18]                       |mprj_io_slew_sel[18]                       
mprj_io_slew_sel[2]                        |mprj_io_slew_sel[2]                        
mprj_io_slew_sel[33]                       |mprj_io_slew_sel[33]                       
mprj_io_pullup_sel[22]                     |mprj_io_pullup_sel[22]                     
mprj_io_slew_sel[32]                       |mprj_io_slew_sel[32]                       
mprj_io_pullup_sel[31]                     |mprj_io_pullup_sel[31]                     
mprj_io_slew_sel[31]                       |mprj_io_slew_sel[31]                       
mprj_io_pullup_sel[30]                     |mprj_io_pullup_sel[30]                     
mprj_io_slew_sel[30]                       |mprj_io_slew_sel[30]                       
mprj_io_slew_sel[26]                       |mprj_io_slew_sel[26]                       
mprj_io_pullup_sel[28]                     |mprj_io_pullup_sel[28]                     
mprj_io_pullup_sel[34]                     |mprj_io_pullup_sel[34]                     
mprj_io_slew_sel[28]                       |mprj_io_slew_sel[28]                       
mprj_io_slew_sel[34]                       |mprj_io_slew_sel[34]                       
mprj_io_pulldown_sel[29]                   |mprj_io_pulldown_sel[29]                   
mprj_io_ie[18]                             |mprj_io_ie[18]                             
mprj_io_slew_sel[35]                       |mprj_io_slew_sel[35]                       
mprj_io_ie[20]                             |mprj_io_ie[20]                             
mprj_io_pullup_sel[27]                     |mprj_io_pullup_sel[27]                     
mprj_io_pullup_sel[36]                     |mprj_io_pullup_sel[36]                     
mprj_io_pullup_sel[25]                     |mprj_io_pullup_sel[25]                     
mprj_io_slew_sel[23]                       |mprj_io_slew_sel[23]                       
mprj_io_schmitt_sel[27]                    |mprj_io_schmitt_sel[27]                    
mprj_io_ie[23]                             |mprj_io_ie[23]                             
mprj_io_schmitt_sel[25]                    |mprj_io_schmitt_sel[25]                    
mprj_io_schmitt_sel[23]                    |mprj_io_schmitt_sel[23]                    
mprj_io_slew_sel[27]                       |mprj_io_slew_sel[27]                       
mprj_io_slew_sel[36]                       |mprj_io_slew_sel[36]                       
mprj_io_slew_sel[25]                       |mprj_io_slew_sel[25]                       
mprj_io_pulldown_sel[27]                   |mprj_io_pulldown_sel[27]                   
mprj_io_pulldown_sel[36]                   |mprj_io_pulldown_sel[36]                   
mprj_io_pulldown_sel[25]                   |mprj_io_pulldown_sel[25]                   
mprj_io_slew_sel[37]                       |mprj_io_slew_sel[37]                       
mprj_io_pullup_sel[13]                     |mprj_io_pullup_sel[13]                     
mprj_io_ie[13]                             |mprj_io_ie[13]                             
mprj_io_schmitt_sel[13]                    |mprj_io_schmitt_sel[13]                    
mprj_io_ie[6]                              |mprj_io_ie[6]                              
mprj_io_schmitt_sel[6]                     |mprj_io_schmitt_sel[6]                     
mprj_io_slew_sel[13]                       |mprj_io_slew_sel[13]                       
mprj_io_slew_sel[6]                        |mprj_io_slew_sel[6]                        
mprj_io_pulldown_sel[13]                   |mprj_io_pulldown_sel[13]                   
mprj_io_pullup_sel[17]                     |mprj_io_pullup_sel[17]                     
mprj_io_pulldown_sel[7]                    |mprj_io_pulldown_sel[7]                    
mprj_io_pullup_sel[7]                      |mprj_io_pullup_sel[7]                      
mprj_io_ie[28]                             |mprj_io_ie[28]                             
mprj_io_ie[34]                             |mprj_io_ie[34]                             
mprj_io_slew_sel[7]                        |mprj_io_slew_sel[7]                        
mprj_io_schmitt_sel[28]                    |mprj_io_schmitt_sel[28]                    
mprj_io_schmitt_sel[34]                    |mprj_io_schmitt_sel[34]                    
mprj_io_ie[7]                              |mprj_io_ie[7]                              
mprj_io_schmitt_sel[7]                     |mprj_io_schmitt_sel[7]                     
mprj_io_pulldown_sel[17]                   |mprj_io_pulldown_sel[17]                   
mprj_io_pullup_sel[18]                     |mprj_io_pullup_sel[18]                     
mprj_io_pulldown_sel[8]                    |mprj_io_pulldown_sel[8]                    
mprj_io_ie[19]                             |mprj_io_ie[19]                             
mprj_io_pullup_sel[35]                     |mprj_io_pullup_sel[35]                     
mprj_io_schmitt_sel[29]                    |mprj_io_schmitt_sel[29]                    
mprj_io_pullup_sel[8]                      |mprj_io_pullup_sel[8]                      
mprj_io_ie[29]                             |mprj_io_ie[29]                             
mprj_io_ie[35]                             |mprj_io_ie[35]                             
mprj_io_slew_sel[8]                        |mprj_io_slew_sel[8]                        
mprj_io_ie[8]                              |mprj_io_ie[8]                              
mprj_io_slew_sel[19]                       |mprj_io_slew_sel[19]                       
mprj_io_schmitt_sel[8]                     |mprj_io_schmitt_sel[8]                     
mprj_io_pulldown_sel[19]                   |mprj_io_pulldown_sel[19]                   
mprj_io_pullup_sel[19]                     |mprj_io_pullup_sel[19]                     
mprj_io_pulldown_sel[12]                   |mprj_io_pulldown_sel[12]                   
mprj_io_slew_sel[9]                        |mprj_io_slew_sel[9]                        
mprj_io_pulldown_sel[10]                   |mprj_io_pulldown_sel[10]                   
mprj_io_pulldown_sel[11]                   |mprj_io_pulldown_sel[11]                   
mprj_io_pulldown_sel[5]                    |mprj_io_pulldown_sel[5]                    
mprj_io_pulldown_sel[1]                    |mprj_io_pulldown_sel[1]                    
mprj_io_pullup_sel[14]                     |mprj_io_pullup_sel[14]                     
mprj_io_pulldown_sel[4]                    |mprj_io_pulldown_sel[4]                    
mprj_io_pulldown_sel[3]                    |mprj_io_pulldown_sel[3]                    
mprj_io_pullup_sel[12]                     |mprj_io_pullup_sel[12]                     
mprj_io_pullup_sel[2]                      |mprj_io_pullup_sel[2]                      
mprj_io_ie[12]                             |mprj_io_ie[12]                             
mprj_io_pullup_sel[4]                      |mprj_io_pullup_sel[4]                      
mprj_io_pullup_sel[3]                      |mprj_io_pullup_sel[3]                      
mprj_io_ie[10]                             |mprj_io_ie[10]                             
mprj_io_ie[11]                             |mprj_io_ie[11]                             
mprj_io_schmitt_sel[12]                    |mprj_io_schmitt_sel[12]                    
mprj_io_schmitt_sel[10]                    |mprj_io_schmitt_sel[10]                    
mprj_io_schmitt_sel[11]                    |mprj_io_schmitt_sel[11]                    
mprj_io_slew_sel[15]                       |mprj_io_slew_sel[15]                       
mprj_io_schmitt_sel[5]                     |mprj_io_schmitt_sel[5]                     
mprj_io_slew_sel[14]                       |mprj_io_slew_sel[14]                       
mprj_io_schmitt_sel[4]                     |mprj_io_schmitt_sel[4]                     
mprj_io_pullup_sel[9]                      |mprj_io_pullup_sel[9]                      
mprj_io_schmitt_sel[3]                     |mprj_io_schmitt_sel[3]                     
mprj_io_ie[15]                             |mprj_io_ie[15]                             
mprj_io_slew_sel[12]                       |mprj_io_slew_sel[12]                       
mprj_io_ie[14]                             |mprj_io_ie[14]                             
mprj_io_ie[9]                              |mprj_io_ie[9]                              
mprj_io_slew_sel[10]                       |mprj_io_slew_sel[10]                       
mprj_io_slew_sel[11]                       |mprj_io_slew_sel[11]                       
mprj_io_schmitt_sel[15]                    |mprj_io_schmitt_sel[15]                    
mprj_io_pullup_sel[5]                      |mprj_io_pullup_sel[5]                      
mprj_io_slew_sel[5]                        |mprj_io_slew_sel[5]                        
mprj_io_slew_sel[1]                        |mprj_io_slew_sel[1]                        
mprj_io_schmitt_sel[14]                    |mprj_io_schmitt_sel[14]                    
mprj_io_slew_sel[4]                        |mprj_io_slew_sel[4]                        
mprj_io_schmitt_sel[9]                     |mprj_io_schmitt_sel[9]                     
mprj_io_slew_sel[3]                        |mprj_io_slew_sel[3]                        
mprj_io_pulldown_sel[16]                   |mprj_io_pulldown_sel[16]                   
mprj_io_pullup_sel[10]                     |mprj_io_pullup_sel[10]                     
mprj_io_pullup_sel[11]                     |mprj_io_pullup_sel[11]                     
mprj_io_pullup_sel[1]                      |mprj_io_pullup_sel[1]                      
mprj_io_pulldown_sel[14]                   |mprj_io_pulldown_sel[14]                   
mprj_io_pulldown_sel[9]                    |mprj_io_pulldown_sel[9]                    
mprj_io_oe[24]                             |mprj_io_oe[24]                             
mprj_io_oe[20]                             |mprj_io_oe[20]                             
mprj_io_oe[23]                             |mprj_io_oe[23]                             
mprj_io_oe[1]                              |mprj_io_oe[1]                              
mprj_io_oe[0]                              |mprj_io_oe[0]                              
mprj_io_oe[18]                             |mprj_io_oe[18]                             
mprj_io_oe[17]                             |mprj_io_oe[17]                             
mprj_io_oe[26]                             |mprj_io_oe[26]                             
mprj_io_oe[16]                             |mprj_io_oe[16]                             
mprj_io_oe[25]                             |mprj_io_oe[25]                             
mprj_io_oe[27]                             |mprj_io_oe[27]                             
mprj_io_oe[13]                             |mprj_io_oe[13]                             
mprj_io_oe[6]                              |mprj_io_oe[6]                              
mprj_io_oe[2]                              |mprj_io_oe[2]                              
mprj_io_oe[5]                              |mprj_io_oe[5]                              
mprj_io_oe[4]                              |mprj_io_oe[4]                              
mprj_io_oe[3]                              |mprj_io_oe[3]                              
mprj_io_oe[37]                             |mprj_io_oe[37]                             
mprj_io_oe[21]                             |mprj_io_oe[21]                             
mprj_io_oe[22]                             |mprj_io_oe[22]                             
mprj_io_oe[30]                             |mprj_io_oe[30]                             
mprj_io_oe[31]                             |mprj_io_oe[31]                             
mprj_io_oe[32]                             |mprj_io_oe[32]                             
mprj_io_oe[33]                             |mprj_io_oe[33]                             
mprj_io_oe[36]                             |mprj_io_oe[36]                             
mprj_io_oe[19]                             |mprj_io_oe[19]                             
mprj_io_oe[29]                             |mprj_io_oe[29]                             
mprj_io_oe[35]                             |mprj_io_oe[35]                             
mprj_io_oe[8]                              |mprj_io_oe[8]                              
mprj_io_oe[28]                             |mprj_io_oe[28]                             
mprj_io_oe[34]                             |mprj_io_oe[34]                             
mprj_io_oe[7]                              |mprj_io_oe[7]                              
mprj_io_oe[10]                             |mprj_io_oe[10]                             
mprj_io_oe[11]                             |mprj_io_oe[11]                             
mprj_io_oe[12]                             |mprj_io_oe[12]                             
mprj_io_oe[14]                             |mprj_io_oe[14]                             
mprj_io_oe[15]                             |mprj_io_oe[15]                             
mprj_io_oe[9]                              |mprj_io_oe[9]                              
mprj_io_out[0]                             |mprj_io_out[0]                             
mprj_io_out[10]                            |mprj_io_out[10]                            
mprj_io_out[11]                            |mprj_io_out[11]                            
mprj_io_out[12]                            |mprj_io_out[12]                            
mprj_io_out[13]                            |mprj_io_out[13]                            
mprj_io_out[15]                            |mprj_io_out[15]                            
mprj_io_out[16]                            |mprj_io_out[16]                            
mprj_io_out[17]                            |mprj_io_out[17]                            
mprj_io_out[18]                            |mprj_io_out[18]                            
mprj_io_out[19]                            |mprj_io_out[19]                            
mprj_io_out[1]                             |mprj_io_out[1]                             
mprj_io_out[20]                            |mprj_io_out[20]                            
mprj_io_out[21]                            |mprj_io_out[21]                            
mprj_io_out[22]                            |mprj_io_out[22]                            
mprj_io_out[23]                            |mprj_io_out[23]                            
mprj_io_out[24]                            |mprj_io_out[24]                            
mprj_io_out[25]                            |mprj_io_out[25]                            
mprj_io_out[26]                            |mprj_io_out[26]                            
mprj_io_out[27]                            |mprj_io_out[27]                            
mprj_io_out[28]                            |mprj_io_out[28]                            
mprj_io_out[29]                            |mprj_io_out[29]                            
mprj_io_out[2]                             |mprj_io_out[2]                             
mprj_io_out[30]                            |mprj_io_out[30]                            
mprj_io_out[31]                            |mprj_io_out[31]                            
mprj_io_out[32]                            |mprj_io_out[32]                            
mprj_io_out[33]                            |mprj_io_out[33]                            
mprj_io_out[34]                            |mprj_io_out[34]                            
mprj_io_out[35]                            |mprj_io_out[35]                            
mprj_io_out[36]                            |mprj_io_out[36]                            
mprj_io_out[37]                            |mprj_io_out[37]                            
mprj_io_out[3]                             |mprj_io_out[3]                             
mprj_io_out[4]                             |mprj_io_out[4]                             
mprj_io_out[5]                             |mprj_io_out[5]                             
mprj_io_out[6]                             |mprj_io_out[6]                             
mprj_io_out[7]                             |mprj_io_out[7]                             
mprj_io_out[8]                             |mprj_io_out[8]                             
mprj_io_out[9]                             |mprj_io_out[9]                             
VDD                                        |VDD                                        
VSS                                        |VSS                                        
---------------------------------------------------------------------------------------
Cell pin lists for caravel_core and caravel_core altered to match.
Device classes caravel_core and caravel_core are equivalent.

Final result: Top level cell failed pin matching.
