;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 0, 501
	SUB 0, 0
	CMP @121, 103
	SUB @0, @2
	MOV -1, <-20
	ADD -36, <20
	JMN -36, @-20
	SLT -30, 9
	SUB 0, @-60
	SLT -30, 9
	SUB 0, 0
	MOV -1, <-20
	MOV @370, 880
	MOV 130, 8
	JMN 0, <-0
	MOV @370, 880
	JMN 0, <-0
	SUB 0, -106
	SUB -100, <-600
	CMP 0, 0
	MOV 130, 8
	ADD #270, <5
	SPL 0, <501
	SLT #270, <5
	SPL 0, <501
	CMP 0, 0
	JMP 20, <12
	SUB -100, 0
	SUB 20, @12
	ADD #270, <5
	SLT 137, 408
	SUB 20, @12
	SUB -100, 0
	JMP 20, <12
	SUB 0, -100
	SUB -100, <-600
	SLT 137, 408
	SLT 137, 408
	JMP 20, <12
	CMP -207, <-120
	JMP 20, <12
	JMP 20, <12
	JMN 0, <-0
	SPL 0, <501
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <501
