INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab2/lab2.srcs/sim_1/new/cic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cic_tb'
