
---------- Begin Simulation Statistics ----------
final_tick                                 1286664800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190010                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   337700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.88                       # Real time elapsed on the host
host_tick_rate                               92730331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2636422                       # Number of instructions simulated
sim_ops                                       4685695                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001287                       # Number of seconds simulated
sim_ticks                                  1286664800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               545799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26807                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            573673                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             297080                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          545799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           248719                       # Number of indirect misses.
system.cpu.branchPred.lookups                  618605                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20529                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13541                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3006784                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2311111                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26911                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     461915                       # Number of branches committed
system.cpu.commit.bw_lim_events                767522                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          957674                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2636422                       # Number of instructions committed
system.cpu.commit.committedOps                4685695                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2790913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.678911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.719493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1225147     43.90%     43.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       274854      9.85%     53.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       229417      8.22%     61.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       293973     10.53%     72.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       767522     27.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2790913                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     111315                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18326                       # Number of function calls committed.
system.cpu.commit.int_insts                   4598689                       # Number of committed integer instructions.
system.cpu.commit.loads                        621692                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24621      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3667431     78.27%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7563      0.16%     78.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37729      0.81%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4432      0.09%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.13%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           17435      0.37%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           18360      0.39%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20396      0.44%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.03%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          598308     12.77%     94.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         244194      5.21%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23384      0.50%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13135      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4685695                       # Class of committed instruction
system.cpu.commit.refs                         879021                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2636422                       # Number of Instructions Simulated
system.cpu.committedOps                       4685695                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.220087                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.220087                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7690                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33465                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49222                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4406                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1052743                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5881630                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   404966                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1474793                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26992                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 92834                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      712395                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2018                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      279043                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      618605                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    342617                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2588570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5111                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3465308                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           711                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   53984                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192313                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             435905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             317609                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.077299                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3052328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.022110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1360285     44.57%     44.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   116961      3.83%     48.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    73833      2.42%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    97480      3.19%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1403769     45.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3052328                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    187535                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   101276                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    275446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    275446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    275446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    275446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    275446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    275446000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9839200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9838800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       738000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       738000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       737600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       737600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7071600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      7204800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      7325200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      7394000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    100796800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    100741600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    100752400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    100782400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2107376000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31813                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   495470                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.635528                       # Inst execution rate
system.cpu.iew.exec_refs                       992828                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     278808                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712595                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                748842                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                946                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               638                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               291458                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5643318                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                714020                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             38830                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5260944                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3312                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9183                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26992                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15368                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            49193                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       127148                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        34128                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        23000                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8813                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7063482                       # num instructions consuming a value
system.cpu.iew.wb_count                       5237127                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577698                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4080562                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.628124                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5244683                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8091481                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4441372                       # number of integer regfile writes
system.cpu.ipc                               0.819614                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.819614                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             31334      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4131696     77.96%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7587      0.14%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41608      0.79%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6120      0.12%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.02%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7006      0.13%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21649      0.41%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20352      0.38%     80.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               21066      0.40%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2416      0.05%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               695744     13.13%     94.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              267081      5.04%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30143      0.57%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14717      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5299777                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  130416                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              262284                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       126550                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             177311                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5138027                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13410285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5110577                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6423712                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5642178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5299777                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1140                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          957612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20690                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            397                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1420202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3052328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.736307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.654536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1236270     40.50%     40.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              246080      8.06%     48.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              387765     12.70%     61.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              450685     14.77%     76.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              731528     23.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3052328                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.647601                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      342736                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           371                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             18067                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6432                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               748842                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              291458                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2025300                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3216663                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     58                       # Number of system calls
system.cpu.rename.BlockCycles                  863726                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6183895                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              340                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48320                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   458269                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4558                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15083756                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5800073                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7677935                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1505401                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77590                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26992                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178077                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1494017                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            227320                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9111173                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19863                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                884                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    213728                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            937                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7666760                       # The number of ROB reads
system.cpu.rob.rob_writes                    11549094                       # The number of ROB writes
system.cpu.timesIdled                            1628                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38522                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              436                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          692                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            693                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              107                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1352                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8260                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1479                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12259                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       965760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       965760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  965760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13738                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11528801                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29784299                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17671                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4175                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24147                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                999                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2230                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2230                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17671                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8434                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49986                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58420                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1268672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1454144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10703                       # Total snoops (count)
system.l2bus.snoopTraffic                       86720                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30601                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014640                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120109                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30153     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      448      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30601                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20405199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19043707                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3477198                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       338979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           338979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       338979                       # number of overall hits
system.cpu.icache.overall_hits::total          338979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3637                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3637                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3637                       # number of overall misses
system.cpu.icache.overall_misses::total          3637                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180559600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180559600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180559600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180559600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       342616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       342616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       342616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       342616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010615                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010615                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010615                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010615                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49645.202090                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49645.202090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49645.202090                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49645.202090                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          740                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          740                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          740                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          740                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2897                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2897                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2897                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2897                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144425200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144425200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144425200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144425200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008456                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008456                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49853.365551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49853.365551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49853.365551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49853.365551                       # average overall mshr miss latency
system.cpu.icache.replacements                   2641                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       338979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          338979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3637                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3637                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180559600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180559600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       342616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       342616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49645.202090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49645.202090                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          740                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          740                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144425200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144425200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49853.365551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49853.365551                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.840725                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              279855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.965543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.840725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            688129                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           688129                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       883980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           883980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       883980                       # number of overall hits
system.cpu.dcache.overall_hits::total          883980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35612                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35612                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35612                       # number of overall misses
system.cpu.dcache.overall_misses::total         35612                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1746019600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1746019600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1746019600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1746019600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       919592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       919592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       919592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       919592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038726                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49028.967764                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49028.967764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49028.967764                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49028.967764                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.010767                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1779                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2821                       # number of writebacks
system.cpu.dcache.writebacks::total              2821                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12821                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4183                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17004                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    593357600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    593357600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    593357600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242466802                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    835824402                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013942                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46280.134155                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46280.134155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46280.134155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57964.810423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49154.575512                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15980                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       628686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          628686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1632057200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1632057200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       662029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       662029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48947.521219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48947.521219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    482400400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482400400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45548.144651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45548.144651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255294                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2269                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    113962400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    113962400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50225.826355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50225.826355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110957200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110957200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49756.591928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49756.591928                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4183                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4183                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242466802                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242466802                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57964.810423                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57964.810423                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.274671                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.981477                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   764.769108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   219.505563                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.746845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.214361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1856188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1856188                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             925                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4962                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          842                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6729                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            925                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4962                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          842                       # number of overall hits
system.l2cache.overall_hits::total               6729                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1971                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7857                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3341                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13169                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1971                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7857                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3341                       # number of overall misses
system.l2cache.overall_misses::total            13169                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133149600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    536002400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    233110211                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    902262211                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133149600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    536002400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    233110211                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    902262211                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2896                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12819                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4183                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19898                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2896                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12819                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4183                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19898                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.680594                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612918                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.798709                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661825                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.680594                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612918                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.798709                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661825                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67554.337900                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68219.727631                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69772.586351                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68514.102134                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67554.337900                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68219.727631                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69772.586351                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68514.102134                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1352                       # number of writebacks
system.l2cache.writebacks::total                 1352                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             18                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            18                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7846                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3334                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13151                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7846                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3334                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13738                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117381600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    472942800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206074617                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    796399017                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117381600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    472942800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206074617                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35165445                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    831564462                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.680594                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.612060                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.797036                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660921                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.680594                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.612060                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.797036                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.690421                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59554.337900                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60278.205455                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61810.023095                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60558.057714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59554.337900                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60278.205455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61810.023095                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59907.061329                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60530.241811                       # average overall mshr miss latency
system.l2cache.replacements                      9701                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2823                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2823                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2823                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2823                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          347                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          347                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35165445                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35165445                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59907.061329                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59907.061329                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          747                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              747                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1483                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1483                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    101944400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    101944400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2230                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2230                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.665022                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.665022                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68742.009440                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68742.009440                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1479                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1479                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     90034400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     90034400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.663229                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.663229                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60875.185936                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60875.185936                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          925                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4215                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          842                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5982                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1971                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6374                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3341                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11686                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133149600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434058000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    233110211                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    800317811                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2896                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10589                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4183                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17668                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.680594                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601945                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.798709                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661422                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67554.337900                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68098.211484                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69772.586351                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68485.179788                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1971                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6367                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3334                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11672                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117381600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382908400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206074617                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    706364617                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.680594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601284                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.797036                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660629                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59554.337900                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60139.531962                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61810.023095                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60517.873286                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3769.557270                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26591                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9701                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.741058                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.164980                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   384.422980                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2329.720857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.764440                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.484013                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003702                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.093853                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568780                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218204                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035763                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920302                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1042                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3054                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2755                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.254395                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.745605                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321885                       # Number of tag accesses
system.l2cache.tags.data_accesses              321885                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1286664800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          502144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              879232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86528                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86528                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7846                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3334                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13738                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1352                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1352                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98039520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          390267924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    165836510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29197970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              683341924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98039520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98039520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        67249838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              67249838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        67249838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98039520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         390267924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    165836510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29197970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             750591763                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1547904400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1305552                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                  2199750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.60                       # Real time elapsed on the host
host_tick_rate                              100339896                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3398968                       # Number of instructions simulated
sim_ops                                       5727120                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000261                       # Number of seconds simulated
sim_ticks                                   261239600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                24013                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               179                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             23986                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              23359                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           24013                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              654                       # Number of indirect misses.
system.cpu.branchPred.lookups                   24088                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      48                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2399832                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   647333                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               179                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      23485                       # Number of branches committed
system.cpu.commit.bw_lim_events                 92999                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3425                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               762546                       # Number of instructions committed
system.cpu.commit.committedOps                1041425                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       650232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.601621                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.235949                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        70439     10.83%     10.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       373438     57.43%     68.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        44077      6.78%     75.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        69279     10.65%     85.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        92999     14.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       650232                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   1041131                       # Number of committed integer instructions.
system.cpu.commit.loads                         69773                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          125      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           924858     88.81%     88.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69651      6.69%     95.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          46326      4.45%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1041425                       # Class of committed instruction
system.cpu.commit.refs                         116171                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      762546                       # Number of Instructions Simulated
system.cpu.committedOps                       1041425                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.856472                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.856472                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                324853                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1046412                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    64476                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    117952                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    183                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                143804                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       70104                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       46492                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       24088                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     46853                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        603591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    30                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         766972                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     366                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036883                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              47494                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              23407                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.174358                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             651268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.611238                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.868942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   354193     54.39%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23119      3.55%     57.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23169      3.56%     61.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    23257      3.57%     65.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   227530     34.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               651268                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       790                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      505                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     61765200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     61765200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     61765200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     61765200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     61764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     61765200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     11665600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     11664800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     11663200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     11664800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      417424400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    23629                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.597894                       # Inst execution rate
system.cpu.iew.exec_refs                       116591                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      46492                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1703                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 70269                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                40                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46522                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1044850                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 70099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               174                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1043583                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    183                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2373                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          496                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          125                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             77                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2784659                       # num instructions consuming a value
system.cpu.iew.wb_count                       1043488                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.336793                       # average fanout of values written-back
system.cpu.iew.wb_producers                    937853                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.597749                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1043519                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2313721                       # number of integer regfile reads
system.cpu.int_regfile_writes                  972846                       # number of integer regfile writes
system.cpu.ipc                               1.167581                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.167581                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               196      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                926478     88.76%     88.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    61      0.01%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   93      0.01%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.01%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 54      0.01%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69892      6.70%     95.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               46418      4.45%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             253      0.02%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1043757                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     716                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1435                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          642                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1362                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1042845                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2737398                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1042846                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1046918                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1044829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1043757                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                51                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        651268                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.602654                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.929666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               90173     13.85%     13.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179124     27.50%     41.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              293877     45.12%     86.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               75497     11.59%     98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12597      1.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          651268                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.598160                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       46853                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             46141                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46060                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                70269                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46522                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  163867                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           653099                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   77280                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1618212                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 235204                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   122117                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4886171                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1045967                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1623994                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    199270                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    103                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    183                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                252061                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5781                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1301                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2317998                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            357                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    424492                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1602083                       # The number of ROB reads
system.cpu.rob.rob_writes                     2090738                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            138                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            69                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               35600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              73500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  69                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            21                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                84                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             69                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     207                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                105                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019048                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.137348                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      103     98.10%     98.10% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.90%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  105                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               49200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                68398                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       261239600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46820                       # number of overall hits
system.cpu.icache.overall_hits::total           46820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1371600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1371600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1371600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1371600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        46853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        46853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        46853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        46853                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000704                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000704                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000704                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000704                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41563.636364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41563.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41563.636364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41563.636364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1233600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1233600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1233600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1233600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000619                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000619                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000619                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000619                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42537.931034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42537.931034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42537.931034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42537.931034                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1371600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1371600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        46853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        46853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000704                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000704                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41563.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41563.636364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1233600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1233600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42537.931034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42537.931034                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            169.535714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             93734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            93734                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       114047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           114047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       114047                       # number of overall hits
system.cpu.dcache.overall_hits::total          114047                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           78                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             78                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           78                       # number of overall misses
system.cpu.dcache.overall_misses::total            78                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3009200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3009200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3009200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3009200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       114125                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       114125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       114125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       114125                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38579.487179                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38579.487179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38579.487179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38579.487179                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           38                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           38                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1358400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1358400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1358400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1385996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000359                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35747.368421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35747.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35747.368421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33804.780488                       # average overall mshr miss latency
system.cpu.dcache.replacements                     41                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        67649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           78                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            78                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3009200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3009200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38579.487179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38579.487179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           38                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1358400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1358400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35747.368421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35747.368421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        46398                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46398                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                41                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            221.146341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   842.972787                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   181.027213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.176784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          843                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            228291                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           228291                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  35                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 35                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1107600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1135600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2243200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1107600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1135600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2243200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           38                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              69                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           38                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             69                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.607143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.447368                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.492754                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.607143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.447368                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.492754                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65152.941176                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        66800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65976.470588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65152.941176                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        66800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65976.470588                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       971600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       999600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1971200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       971600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       999600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1971200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.607143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.447368                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.492754                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.607143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.447368                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.492754                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57152.941176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        58800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57976.470588                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57152.941176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        58800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57976.470588                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           35                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1107600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1135600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2243200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.607143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.447368                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.492754                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65152.941176                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        66800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65976.470588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       971600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       999600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1971200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.607143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.447368                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.492754                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57152.941176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        58800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57976.470588                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    108                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                        3                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.993324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1047.863284                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1978.096287                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   883.047105                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009032                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255826                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.482934                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215588                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1036                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3060                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1001                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2814                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.252930                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.747070                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1140                       # Number of tag accesses
system.l2cache.tags.data_accesses                1140                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    261239600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4164759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4164759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8329518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4164759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4164759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1224929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1224929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1224929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4164759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4164759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9554447                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1753092800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1371731                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  2359564                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.91                       # Real time elapsed on the host
host_tick_rate                               70428753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3996323                       # Number of instructions simulated
sim_ops                                       6874365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000205                       # Number of seconds simulated
sim_ticks                                   205188400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               109631                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2084                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            110588                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              57187                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          109631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            52444                       # Number of indirect misses.
system.cpu.branchPred.lookups                  129338                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9149                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1838                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    666519                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   386759                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2120                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     122294                       # Number of branches committed
system.cpu.commit.bw_lim_events                186001                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           35317                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               597355                       # Number of instructions committed
system.cpu.commit.committedOps                1147245                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       479498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.392596                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.541532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        78008     16.27%     16.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        92523     19.30%     35.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        58180     12.13%     47.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64786     13.51%     61.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       186001     38.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       479498                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      40145                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8930                       # Number of function calls committed.
system.cpu.commit.int_insts                   1114267                       # Number of committed integer instructions.
system.cpu.commit.loads                        138675                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4431      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           878756     76.60%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6302      0.55%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.02%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1684      0.15%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.02%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.01%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6351      0.55%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6432      0.56%     78.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14060      1.23%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.01%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          133744     11.66%     91.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          88292      7.70%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4931      0.43%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1580      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1147245                       # Class of committed instruction
system.cpu.commit.refs                         228547                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      597355                       # Number of Instructions Simulated
system.cpu.committedOps                       1147245                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.858737                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.858737                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           65                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          169                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          296                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 25366                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1199153                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   119626                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    339075                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2131                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3416                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      141782                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            96                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       91112                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      129338                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    100279                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        375214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   488                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         631018                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           233                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.252135                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             111989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              66336                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.230124                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             489614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.472634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.807975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   142977     29.20%     29.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    41561      8.49%     37.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14860      3.04%     40.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21509      4.39%     45.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   268707     54.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               489614                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     67850                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    35655                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     59802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     59802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     59802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     59801600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     59802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     59802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1317200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       200800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       201200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2789600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2790400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2789200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2585600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     23389200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     23369200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     23386800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     23385200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      466735200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2664                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   123861                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.277031                       # Inst execution rate
system.cpu.iew.exec_refs                       232668                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      90912                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14269                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                143566                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                92609                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1182547                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                141756                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3650                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1168051                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     38                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   861                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2131                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   927                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7373                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4893                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2737                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            213                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1329204                       # num instructions consuming a value
system.cpu.iew.wb_count                       1166710                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621099                       # average fanout of values written-back
system.cpu.iew.wb_producers                    825567                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.274417                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1167376                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1763285                       # number of integer regfile reads
system.cpu.int_regfile_writes                  920546                       # number of integer regfile writes
system.cpu.ipc                               1.164501                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.164501                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4863      0.42%      0.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                897027     76.56%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6304      0.54%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   281      0.02%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1775      0.15%     77.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.02%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  134      0.01%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6473      0.55%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6501      0.55%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14087      1.20%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                192      0.02%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               137346     11.72%     91.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               89546      7.64%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5221      0.45%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1712      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1171698                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   40999                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82052                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40806                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              42801                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1125836                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2752165                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1125904                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1175070                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1182236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1171698                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 311                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           35312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1204                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        47566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        489614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.393106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.414704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               70538     14.41%     14.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72206     14.75%     29.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               88846     18.15%     47.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              110296     22.53%     69.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              147728     30.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          489614                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.284141                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      100320                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            71                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              5112                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3709                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               143566                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               92609                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  483410                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           512971                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   17156                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1321086                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   122286                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    613                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3054330                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1193423                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1371184                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    339396                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2396                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2131                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6170                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    50122                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             69174                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1805739                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2475                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6978                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1476059                       # The number of ROB reads
system.cpu.rob.rob_writes                     2375282                       # The number of ROB writes
system.cpu.timesIdled                             307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1891                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict              389                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           430                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 450                       # Request fanout histogram
system.membus.reqLayer2.occupancy              407640                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             970060                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 888                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           181                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1227                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 57                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                57                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            889                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1723                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2836                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    69760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               463                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1409                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036906                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.188597                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1357     96.31%     96.31% # Request fanout histogram
system.l2bus.snoop_fanout::1                       52      3.69%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1409                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              445200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               888347                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              689199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       205188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        99586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            99586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        99586                       # number of overall hits
system.cpu.icache.overall_hits::total           99586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          693                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            693                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          693                       # number of overall misses
system.cpu.icache.overall_misses::total           693                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26304000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26304000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26304000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26304000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       100279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       100279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006911                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006911                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006911                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006911                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37956.709957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37956.709957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37956.709957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37956.709957                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          574                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20995200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20995200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20995200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20995200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36577.003484                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36577.003484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36577.003484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36577.003484                       # average overall mshr miss latency
system.cpu.icache.replacements                    574                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        99586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           99586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          693                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           693                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       100279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006911                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006911                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37956.709957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37956.709957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20995200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20995200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36577.003484                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36577.003484                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               830                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.122892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            201132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           201132                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       223895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           223895                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       223895                       # number of overall hits
system.cpu.dcache.overall_hits::total          223895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          539                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            539                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          539                       # number of overall misses
system.cpu.dcache.overall_misses::total           539                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22548400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22548400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22548400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22548400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       224434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       224434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       224434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       224434                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002402                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002402                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41833.766234                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41833.766234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41833.766234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41833.766234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                42                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          145                       # number of writebacks
system.cpu.dcache.writebacks::total               145                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           50                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12055200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12055200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12055200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2832747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14887947                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37555.140187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37555.140187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37555.140187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56654.940000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40129.237197                       # average overall mshr miss latency
system.cpu.dcache.replacements                    371                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       133880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           482                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20643200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20643200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       134362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       134362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003587                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42828.215768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42828.215768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          264                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10195600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10195600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001965                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38619.696970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38619.696970                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1905200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1905200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90072                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33424.561404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33424.561404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1859600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1859600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000633                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32624.561404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32624.561404                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           50                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           50                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2832747                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2832747                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56654.940000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56654.940000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              591367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            423.918996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   854.847181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   169.152819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.834812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.165188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          888                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          719                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.132812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            449239                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           449239                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             312                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             173                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 495                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            312                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            173                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                495                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           263                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           148                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               451                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          263                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          148                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              451                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17682400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10199200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2721559                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     30603159                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17682400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10199200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2721559                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     30603159                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          575                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          321                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           50                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             946                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          575                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          321                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           50                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            946                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.457391                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.461059                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.476744                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.457391                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.461059                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.476744                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67233.460076                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68913.513514                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68038.975000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67856.228381                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67233.460076                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68913.513514                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68038.975000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67856.228381                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             36                       # number of writebacks
system.l2cache.writebacks::total                   36                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          263                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          148                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          263                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          148                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15586400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9015200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2401559                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27003159                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15586400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9015200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2401559                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27003159                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.457391                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.461059                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.800000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.476744                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.457391                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.461059                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.800000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.476744                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59263.878327                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60913.513514                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60038.975000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59873.966741                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59263.878327                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60913.513514                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60038.975000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59873.966741                       # average overall mshr miss latency
system.l2cache.replacements                       463                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          145                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          145                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          145                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          145                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           37                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               37                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           20                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1478400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1478400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           57                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.350877                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.350877                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        73920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        73920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1318400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1318400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.350877                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.350877                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        65920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        65920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          136                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          458                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          263                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          128                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          431                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17682400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8720800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2721559                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29124759                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          264                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          889                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.457391                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.484848                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.484814                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67233.460076                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68131.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68038.975000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67574.846868                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          263                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          128                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          431                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15586400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7696800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2401559                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25684759                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.457391                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.484848                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.484814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59263.878327                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60131.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60038.975000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59593.408353                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14050                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4559                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.081816                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.983960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1116.049284                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1937.307157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   855.859017                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.800581                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010250                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272473                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472975                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.208950                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035352                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          932                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          866                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           51                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2624                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15591                       # Number of tag accesses
system.l2cache.tags.data_accesses               15591                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    205188400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2304                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              262                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  450                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            36                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  36                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           81720019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           46162454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     12476339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              140358812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      81720019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          81720019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        11228705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              11228705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        11228705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          81720019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          46162454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     12476339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             151587517                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
