
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000859                       # Number of seconds simulated
sim_ticks                                   859429000                       # Number of ticks simulated
final_tick                                  859429000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136490                       # Simulator instruction rate (inst/s)
host_op_rate                                   266711                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57505212                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449576                       # Number of bytes of host memory used
host_seconds                                    14.95                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         662208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             767104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       121920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          121920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         122053131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         770520892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             892574023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    122053131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122053131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141861631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141861631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141861631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        122053131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        770520892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034435654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149697750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2702                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3032                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 748032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  183616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  767168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               194048                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   134                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     859427000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11987                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.067873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.897765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.870942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          589     26.65%     26.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466     21.09%     47.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          222     10.05%     57.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          158      7.15%     64.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          111      5.02%     69.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           64      2.90%     72.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           76      3.44%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.17%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          476     21.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2210                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.708571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.379533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.689786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             89     50.86%     50.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            57     32.57%     83.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      6.29%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.71%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.14%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.57%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.57%     93.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.57%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      1.14%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.57%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      1.14%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      1.71%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.394286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              140     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.29%     82.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28     16.00%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       101120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       646912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       183616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 117659515.794789329171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 752723028.894766211510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 213648829.629905432463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62816500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    353375000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20734335750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38302.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34152.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6838501.24                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    197041500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               416191500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   58440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16858.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35608.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       870.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       213.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    892.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57222.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 10310160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5453415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                46202940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10909800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         65151840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             99911310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1825920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       261743430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13025280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          8293320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              522827415                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            608.342766                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            635267000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1369000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      27560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     27652250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     33912250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     195031500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    573904000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5533500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2933535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                37242240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4066380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         67610400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            108193410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2153280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       258380430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        18298560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1651680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              506172435                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            588.963643                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            616326250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2215000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      2039250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     47655000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     212287750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    566632000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  211997                       # Number of BP lookups
system.cpu.branchPred.condPredicted            211997                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11366                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74847                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23057                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74847                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              71213                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3634                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1561                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      826964                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      139017                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1862                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           154                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      233423                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           471                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       859429000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1718859                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             280991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2392119                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      211997                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94270                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1339835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23376                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  440                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2689                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          171                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    233063                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3484                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1636022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.835603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.598224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   942051     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15268      0.93%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    53647      3.28%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30495      1.86%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44308      2.71%     66.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30321      1.85%     68.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19073      1.17%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25085      1.53%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   475774     29.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1636022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.123336                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.391690                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   263227                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                708801                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    617330                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34976                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11688                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4523750                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11688                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   281877                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  359062                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6480                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    630382                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                346533                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4468870                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3724                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  48103                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 231974                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75691                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5062231                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9871063                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4271620                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3354425                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   567563                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                176                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    179029                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               825514                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              147388                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             42296                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16100                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4378025                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 344                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4255092                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          392312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       575693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            280                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1636022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.600877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.872668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              720211     44.02%     44.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               84302      5.15%     49.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              131752      8.05%     57.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              104501      6.39%     63.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              130552      7.98%     71.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              111924      6.84%     78.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              102690      6.28%     84.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              104905      6.41%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              145185      8.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1636022                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14044      7.58%      7.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13454      7.26%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     37      0.02%     14.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.01%     14.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  8006      4.32%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             72143     38.93%     58.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            42447     22.90%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1882      1.02%     82.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1163      0.63%     82.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             32058     17.30%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               76      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11130      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1729531     40.65%     40.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10078      0.24%     41.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1597      0.04%     41.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552124     12.98%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  702      0.02%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21970      0.52%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1928      0.05%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381310      8.96%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1093      0.03%     63.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317507      7.46%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7570      0.18%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.11%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               266055      6.25%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104762      2.46%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          551820     12.97%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35851      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4255092                       # Type of FU issued
system.cpu.iq.rate                           2.475533                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      185330                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043555                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5170568                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2252480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1717344                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5165088                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2518290                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2489836                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1761914                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2667378                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109984                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56202                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16118                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2514                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3359                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11688                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  229539                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 61073                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4378369                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               532                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                825514                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               147388                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4579                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 54956                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1950                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13353                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15303                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4230417                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                811737                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24675                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       950746                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153497                       # Number of branches executed
system.cpu.iew.exec_stores                     139009                       # Number of stores executed
system.cpu.iew.exec_rate                     2.461177                       # Inst execution rate
system.cpu.iew.wb_sent                        4214238                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4207180                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2654522                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4234410                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.447659                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626893                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          392401                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11614                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1573804                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.532752                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.236201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       810554     51.50%     51.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       119708      7.61%     59.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65927      4.19%     63.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62498      3.97%     67.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        73188      4.65%     71.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51196      3.25%     75.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        44176      2.81%     77.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        39244      2.49%     80.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       307313     19.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1573804                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                307313                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5644948                       # The number of ROB reads
system.cpu.rob.rob_writes                     8820218                       # The number of ROB writes
system.cpu.timesIdled                             846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.842631                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.842631                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.186759                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.186759                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3865822                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1469956                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3329606                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453678                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    658207                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   820959                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1273439                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.287592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              692101                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.585968                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.287592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1691803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1691803                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       677308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          677308                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130175                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       807483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           807483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       807483                       # number of overall hits
system.cpu.dcache.overall_hits::total          807483                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32147                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32147                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1098                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        33245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33245                       # number of overall misses
system.cpu.dcache.overall_misses::total         33245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1904039000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1904039000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73488494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73488494                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1977527494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1977527494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1977527494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1977527494                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840728                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045312                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008364                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039543                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039543                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039543                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039543                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59229.134912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59229.134912                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66929.411658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66929.411658                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59483.455978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59483.455978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59483.455978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59483.455978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40035                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               543                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.729282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1905                       # number of writebacks
system.cpu.dcache.writebacks::total              1905                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22890                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        22898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22898                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22898                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1090                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        10347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10347                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    607528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    607528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72028995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72028995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    679557495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    679557495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    679557495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    679557495                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008303                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012307                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65629.091498                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65629.091498                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66081.646789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66081.646789                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65676.765729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65676.765729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65676.765729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65676.765729                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10091                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.311642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               86602                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1128                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.774823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.311642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467764                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       230720                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230720                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       230720                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230720                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230720                       # number of overall hits
system.cpu.icache.overall_hits::total          230720                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2342                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2342                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2342                       # number of overall misses
system.cpu.icache.overall_misses::total          2342                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150007999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150007999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    150007999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150007999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150007999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150007999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       233062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       233062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       233062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       233062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       233062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       233062                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010049                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010049                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64051.237831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64051.237831                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64051.237831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64051.237831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64051.237831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64051.237831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2269                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.241379                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1128                       # number of writebacks
system.cpu.icache.writebacks::total              1128                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          701                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          701                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          701                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          701                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1641                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1641                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115314999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115314999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115314999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115314999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115314999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115314999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007041                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70271.175503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70271.175503                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70271.175503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70271.175503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70271.175503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70271.175503                       # average overall mshr miss latency
system.cpu.icache.replacements                   1128                       # number of replacements
system.membus.snoop_filter.tot_requests         23207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        11220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    859429000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10897                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1905                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1128                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8186                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1090                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1090                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9257                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        30785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        30785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       177088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       177088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       784128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       784128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  961216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11988                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000751                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027391                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11979     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               11988                       # Request fanout histogram
system.membus.reqLayer2.occupancy            37850000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8702748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           54227499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
