Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 20 14:08:41 2023
| Host         : 20202012-p01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vending_machine_timing_summary_routed.rpt -pb vending_machine_timing_summary_routed.pb -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       35          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     4           
TIMING-20  Warning           Non-clocked latch                                                 16          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: Uclock_buffer/clk_50Hz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Ufsm_ctrlr/state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Ufsm_ctrlr/state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Ussd/ones_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: val_sel_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: val_sel_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.642        0.000                      0                   19        0.264        0.000                      0                   19        3.000        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
Uclk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         
sys_clk_pin            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Uclk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         6.642        0.000                      0                   17        0.264        0.000                      0                   17        4.500        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                  8.403        0.000                      0                    2        0.275        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Uclk_wiz/inst/clk_in1
  To Clock:  Uclk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Uclk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Uclk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.655ns (50.309%)  route 1.635ns (49.691%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.417 r  Uclock_buffer/cnt_500000_carry__0/O[3]
                         net (fo=1, routed)           0.996     0.579    Uclock_buffer/data0[8]
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.306     0.885 r  Uclock_buffer/cnt_50000[8]_i_1/O
                         net (fo=1, routed)           0.000     0.885    Uclock_buffer/cnt_50000_0[8]
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445     7.062    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[8]/C
                         clock pessimism              0.508     7.570    
                         clock uncertainty           -0.074     7.496    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.031     7.527    Uclock_buffer/cnt_50000_reg[8]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.769ns (57.635%)  route 1.300ns (42.365%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.616 r  Uclock_buffer/cnt_500000_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.616    Uclock_buffer/cnt_500000_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.303 r  Uclock_buffer/cnt_500000_carry__1/O[3]
                         net (fo=1, routed)           0.662     0.358    Uclock_buffer/data0[12]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.306     0.664 r  Uclock_buffer/cnt_50000[12]_i_1/O
                         net (fo=1, routed)           0.000     0.664    Uclock_buffer/cnt_50000_0[12]
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445     7.062    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/C
                         clock pessimism              0.508     7.570    
                         clock uncertainty           -0.074     7.496    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031     7.527    Uclock_buffer/cnt_50000_reg[12]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 1.671ns (56.145%)  route 1.305ns (43.855%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.616 r  Uclock_buffer/cnt_500000_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.616    Uclock_buffer/cnt_500000_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.394 r  Uclock_buffer/cnt_500000_carry__1/O[0]
                         net (fo=1, routed)           0.667     0.272    Uclock_buffer/data0[9]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.299     0.571 r  Uclock_buffer/cnt_50000[9]_i_1/O
                         net (fo=1, routed)           0.000     0.571    Uclock_buffer/cnt_50000_0[9]
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445     7.062    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[9]/C
                         clock pessimism              0.508     7.570    
                         clock uncertainty           -0.074     7.496    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031     7.527    Uclock_buffer/cnt_50000_reg[9]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.557ns (51.795%)  route 1.449ns (48.205%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 7.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.508 r  Uclock_buffer/cnt_500000_carry__0/O[0]
                         net (fo=1, routed)           0.811     0.302    Uclock_buffer/data0[5]
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.299     0.601 r  Uclock_buffer/cnt_50000[5]_i_1/O
                         net (fo=1, routed)           0.000     0.601    Uclock_buffer/cnt_50000_0[5]
    SLICE_X34Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.444     7.061    Uclock_buffer/CLK
    SLICE_X34Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[5]/C
                         clock pessimism              0.493     7.554    
                         clock uncertainty           -0.074     7.480    
    SLICE_X34Y45         FDCE (Setup_fdce_C_D)        0.077     7.557    Uclock_buffer/cnt_50000_reg[5]
  -------------------------------------------------------------------
                         required time                          7.557    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 1.901ns (65.766%)  route 0.990ns (34.234%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.616 r  Uclock_buffer/cnt_500000_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.616    Uclock_buffer/cnt_500000_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.502 r  Uclock_buffer/cnt_500000_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.502    Uclock_buffer/cnt_500000_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.168 r  Uclock_buffer/cnt_500000_carry__2/O[1]
                         net (fo=1, routed)           0.351     0.183    Uclock_buffer/data0[14]
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.303     0.486 r  Uclock_buffer/cnt_50000[14]_i_1/O
                         net (fo=1, routed)           0.000     0.486    Uclock_buffer/cnt_50000_0[14]
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.446     7.063    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[14]/C
                         clock pessimism              0.508     7.571    
                         clock uncertainty           -0.074     7.497    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.031     7.528    Uclock_buffer/cnt_50000_reg[14]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.454%)  route 2.175ns (75.546%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[12]/Q
                         net (fo=2, routed)           0.824    -1.125    Uclock_buffer/cnt_50000[12]
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.001 r  Uclock_buffer/cnt_50000[15]_i_4/O
                         net (fo=16, routed)          1.351     0.350    Uclock_buffer/cnt_50000[15]_i_4_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I2_O)        0.124     0.474 r  Uclock_buffer/cnt_50000[1]_i_1/O
                         net (fo=1, routed)           0.000     0.474    Uclock_buffer/cnt_50000_0[1]
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445     7.062    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[1]/C
                         clock pessimism              0.508     7.570    
                         clock uncertainty           -0.074     7.496    
    SLICE_X32Y44         FDCE (Setup_fdce_C_D)        0.031     7.527    Uclock_buffer/cnt_50000_reg[1]
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.078ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 1.785ns (62.566%)  route 1.068ns (37.434%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.616 r  Uclock_buffer/cnt_500000_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.616    Uclock_buffer/cnt_500000_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.502 r  Uclock_buffer/cnt_500000_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.502    Uclock_buffer/cnt_500000_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.280 r  Uclock_buffer/cnt_500000_carry__2/O[0]
                         net (fo=1, routed)           0.430     0.149    Uclock_buffer/data0[13]
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.299     0.448 r  Uclock_buffer/cnt_50000[13]_i_1/O
                         net (fo=1, routed)           0.000     0.448    Uclock_buffer/cnt_50000_0[13]
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.446     7.063    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[13]/C
                         clock pessimism              0.508     7.571    
                         clock uncertainty           -0.074     7.497    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.029     7.526    Uclock_buffer/cnt_50000_reg[13]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  7.078    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 1.691ns (59.573%)  route 1.148ns (40.427%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.616 r  Uclock_buffer/cnt_500000_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.616    Uclock_buffer/cnt_500000_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.377 r  Uclock_buffer/cnt_500000_carry__1/O[2]
                         net (fo=1, routed)           0.509     0.132    Uclock_buffer/data0[11]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.302     0.434 r  Uclock_buffer/cnt_50000[11]_i_1/O
                         net (fo=1, routed)           0.000     0.434    Uclock_buffer/cnt_50000_0[11]
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445     7.062    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[11]/C
                         clock pessimism              0.508     7.570    
                         clock uncertainty           -0.074     7.496    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.029     7.525    Uclock_buffer/cnt_50000_reg[11]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 1.805ns (64.601%)  route 0.989ns (35.399%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.638    -1.310    Uclock_buffer/cnt_50000[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.730 r  Uclock_buffer/cnt_500000_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.730    Uclock_buffer/cnt_500000_carry_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.616 r  Uclock_buffer/cnt_500000_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.616    Uclock_buffer/cnt_500000_carry__0_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.502 r  Uclock_buffer/cnt_500000_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.502    Uclock_buffer/cnt_500000_carry__1_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.263 r  Uclock_buffer/cnt_500000_carry__2/O[2]
                         net (fo=1, routed)           0.351     0.087    Uclock_buffer/data0[15]
    SLICE_X32Y47         LUT5 (Prop_lut5_I4_O)        0.302     0.389 r  Uclock_buffer/cnt_50000[15]_i_1/O
                         net (fo=1, routed)           0.000     0.389    Uclock_buffer/cnt_50000_0[15]
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.446     7.063    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[15]/C
                         clock pessimism              0.508     7.571    
                         clock uncertainty           -0.074     7.497    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.031     7.528    Uclock_buffer/cnt_50000_reg[15]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 Uclock_buffer/cnt_50000_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.704ns (25.442%)  route 2.063ns (74.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.565    -2.405    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.949 r  Uclock_buffer/cnt_50000_reg[12]/Q
                         net (fo=2, routed)           0.824    -1.125    Uclock_buffer/cnt_50000[12]
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.001 r  Uclock_buffer/cnt_50000[15]_i_4/O
                         net (fo=16, routed)          1.239     0.238    Uclock_buffer/cnt_50000[15]_i_4_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I2_O)        0.124     0.362 r  Uclock_buffer/cnt_50000[6]_i_1/O
                         net (fo=1, routed)           0.000     0.362    Uclock_buffer/cnt_50000_0[6]
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R2                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.616 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445     7.062    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C
                         clock pessimism              0.508     7.570    
                         clock uncertainty           -0.074     7.496    
    SLICE_X32Y45         FDCE (Setup_fdce_C_D)        0.029     7.525    Uclock_buffer/cnt_50000_reg[6]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  7.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Uclock_buffer/clk_50Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/clk_50Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.846    Uclock_buffer/CLK
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/clk_50Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  Uclock_buffer/clk_50Hz_reg/Q
                         net (fo=2, routed)           0.175    -0.507    Uclock_buffer/clk_50Hz_reg_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.462 r  Uclock_buffer/clk_50Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.462    Uclock_buffer/clk_50Hz_i_1_n_0
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/clk_50Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -1.273    Uclock_buffer/CLK
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/clk_50Hz_reg/C
                         clock pessimism              0.427    -0.846    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120    -0.726    Uclock_buffer/clk_50Hz_reg
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.189ns (40.541%)  route 0.277ns (59.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.704 f  Uclock_buffer/cnt_50000_reg[0]/Q
                         net (fo=3, routed)           0.277    -0.427    Uclock_buffer/cnt_50000[0]
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.048    -0.379 r  Uclock_buffer/cnt_50000[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    Uclock_buffer/cnt_50000_0[0]
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C
                         clock pessimism              0.427    -0.845    
    SLICE_X32Y44         FDCE (Hold_fdce_C_D)         0.105    -0.740    Uclock_buffer/cnt_50000_reg[0]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (43.995%)  route 0.294ns (56.005%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.704 f  Uclock_buffer/cnt_50000_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.569    Uclock_buffer/cnt_50000[6]
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.524 r  Uclock_buffer/cnt_50000[15]_i_2/O
                         net (fo=16, routed)          0.159    -0.365    Uclock_buffer/cnt_50000[15]_i_2_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  Uclock_buffer/cnt_50000[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    Uclock_buffer/cnt_50000_0[5]
    SLICE_X34Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -1.273    Uclock_buffer/CLK
    SLICE_X34Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[5]/C
                         clock pessimism              0.462    -0.811    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.120    -0.691    Uclock_buffer/cnt_50000_reg[5]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.254ns (47.005%)  route 0.286ns (52.995%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.562    -0.846    Uclock_buffer/CLK
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.682 r  Uclock_buffer/cnt_50000_reg[10]/Q
                         net (fo=2, routed)           0.130    -0.552    Uclock_buffer/cnt_50000[10]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.045    -0.507 r  Uclock_buffer/cnt_50000[15]_i_5/O
                         net (fo=16, routed)          0.156    -0.350    Uclock_buffer/cnt_50000[15]_i_5_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.305 r  Uclock_buffer/cnt_50000[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    Uclock_buffer/cnt_50000_0[9]
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[9]/C
                         clock pessimism              0.462    -0.810    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092    -0.718    Uclock_buffer/cnt_50000_reg[9]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.399ns (68.927%)  route 0.180ns (31.073%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  Uclock_buffer/cnt_50000_reg[9]/Q
                         net (fo=2, routed)           0.065    -0.639    Uclock_buffer/cnt_50000[9]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.488 r  Uclock_buffer/cnt_500000_carry__1/O[1]
                         net (fo=1, routed)           0.115    -0.373    Uclock_buffer/data0[10]
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.107    -0.266 r  Uclock_buffer/cnt_50000[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    Uclock_buffer/cnt_50000_0[10]
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -1.273    Uclock_buffer/CLK
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[10]/C
                         clock pessimism              0.462    -0.811    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.121    -0.690    Uclock_buffer/cnt_50000_reg[10]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.959%)  route 0.347ns (60.041%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.704 f  Uclock_buffer/cnt_50000_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.569    Uclock_buffer/cnt_50000[6]
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.524 r  Uclock_buffer/cnt_50000[15]_i_2/O
                         net (fo=16, routed)          0.212    -0.312    Uclock_buffer/cnt_50000[15]_i_2_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.045    -0.267 r  Uclock_buffer/cnt_50000[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    Uclock_buffer/cnt_50000_0[4]
    SLICE_X34Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.831    -1.273    Uclock_buffer/CLK
    SLICE_X34Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[4]/C
                         clock pessimism              0.462    -0.811    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.120    -0.691    Uclock_buffer/cnt_50000_reg[4]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.629%)  route 0.311ns (57.371%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.704 f  Uclock_buffer/cnt_50000_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.569    Uclock_buffer/cnt_50000[6]
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.524 r  Uclock_buffer/cnt_50000[15]_i_2/O
                         net (fo=16, routed)          0.176    -0.348    Uclock_buffer/cnt_50000[15]_i_2_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.303 r  Uclock_buffer/cnt_50000[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    Uclock_buffer/cnt_50000_0[12]
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/C
                         clock pessimism              0.443    -0.829    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092    -0.737    Uclock_buffer/cnt_50000_reg[12]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.231ns (42.550%)  route 0.312ns (57.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.704 f  Uclock_buffer/cnt_50000_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.569    Uclock_buffer/cnt_50000[6]
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.524 r  Uclock_buffer/cnt_50000[15]_i_2/O
                         net (fo=16, routed)          0.177    -0.347    Uclock_buffer/cnt_50000[15]_i_2_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.302 r  Uclock_buffer/cnt_50000[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    Uclock_buffer/cnt_50000_0[11]
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[11]/C
                         clock pessimism              0.443    -0.829    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091    -0.738    Uclock_buffer/cnt_50000_reg[11]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.950%)  route 0.320ns (58.050%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.564    -0.844    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.703 f  Uclock_buffer/cnt_50000_reg[14]/Q
                         net (fo=2, routed)           0.187    -0.516    Uclock_buffer/cnt_50000[14]
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.471 r  Uclock_buffer/cnt_50000[15]_i_4/O
                         net (fo=16, routed)          0.132    -0.338    Uclock_buffer/cnt_50000[15]_i_4_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.293 r  Uclock_buffer/cnt_50000[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    Uclock_buffer/cnt_50000_0[15]
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.833    -1.271    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[15]/C
                         clock pessimism              0.427    -0.844    
    SLICE_X32Y47         FDCE (Hold_fdce_C_D)         0.092    -0.752    Uclock_buffer/cnt_50000_reg[15]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Uclock_buffer/cnt_50000_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclock_buffer/cnt_50000_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.796%)  route 0.322ns (58.204%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.563    -0.845    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.704 f  Uclock_buffer/cnt_50000_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.569    Uclock_buffer/cnt_50000[6]
    SLICE_X32Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.524 r  Uclock_buffer/cnt_50000[15]_i_2/O
                         net (fo=16, routed)          0.187    -0.337    Uclock_buffer/cnt_50000[15]_i_2_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.292 r  Uclock_buffer/cnt_50000[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    Uclock_buffer/cnt_50000_0[8]
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[8]/C
                         clock pessimism              0.427    -0.845    
    SLICE_X32Y45         FDCE (Hold_fdce_C_D)         0.092    -0.753    Uclock_buffer/cnt_50000_reg[8]
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.461    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Uclk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     Uclock_buffer/clk_50Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44     Uclock_buffer/cnt_50000_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     Uclock_buffer/cnt_50000_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y47     Uclock_buffer/cnt_50000_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y47     Uclock_buffer/cnt_50000_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y47     Uclock_buffer/cnt_50000_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/clk_50Hz_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/clk_50Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     Uclock_buffer/cnt_50000_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     Uclock_buffer/cnt_50000_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/cnt_50000_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/cnt_50000_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/clk_50Hz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/clk_50Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     Uclock_buffer/cnt_50000_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y44     Uclock_buffer/cnt_50000_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/cnt_50000_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     Uclock_buffer/cnt_50000_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y46     Uclock_buffer/cnt_50000_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Uclk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.592%)  route 0.890ns (54.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 13.243 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.419     4.112 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.890     5.002    val_sel[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.327     5.329 r  val_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     5.329    val_sel[1]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.429    13.243    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
                         clock pessimism              0.450    13.693    
                         clock uncertainty           -0.035    13.658    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.075    13.733    val_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.733    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.896ns  (required time - arrival time)
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.580ns (52.853%)  route 0.517ns (47.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 13.243 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     4.149 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.517     4.666    val_sel[0]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.124     4.790 r  val_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     4.790    val_sel[0]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.429    13.243    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
                         clock pessimism              0.450    13.693    
                         clock uncertainty           -0.035    13.658    
    SLICE_X3Y56          FDCE (Setup_fdce_C_D)        0.029    13.687    val_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  8.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.696 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.180     1.877    val_sel[0]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  val_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    val_sel[0]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.779    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
                         clock pessimism             -0.224     1.555    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.091     1.646    val_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.071%)  route 0.324ns (58.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.128     1.683 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.324     2.008    val_sel[1]
    SLICE_X3Y56          LUT4 (Prop_lut4_I3_O)        0.098     2.106 r  val_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     2.106    val_sel[1]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.779    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
                         clock pessimism             -0.224     1.555    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.107     1.662    val_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56  val_sel_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56  val_sel_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56  val_sel_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            LED5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.363ns (47.629%)  route 4.797ns (52.371%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    M5                   IBUF (Prop_ibuf_I_O)         0.845     0.845 r  sw3_IBUF_inst/O
                         net (fo=1, routed)           4.797     5.642    LED5_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518     9.160 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000     9.160    LED5
    H15                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 4.221ns (48.999%)  route 4.394ns (51.001%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  Ussd/tens_reg[1]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Ussd/tens_reg[1]/Q
                         net (fo=7, routed)           1.065     1.484    Ussd/tens[1]
    SLICE_X0Y52          LUT5 (Prop_lut5_I1_O)        0.296     1.780 r  Ussd/ag_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.329     5.109    ag_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.506     8.615 r  ag_OBUF_inst/O
                         net (fo=0)                   0.000     8.615    ag
    V13                                                               r  ag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/tens_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            aa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.320ns (52.070%)  route 3.976ns (47.930%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  Ussd/tens_reg[2]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Ussd/tens_reg[2]/Q
                         net (fo=7, routed)           1.045     1.501    Ussd/tens[2]
    SLICE_X0Y51          LUT5 (Prop_lut5_I1_O)        0.152     1.653 r  Ussd/aa_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.932     4.584    aa_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.712     8.296 r  aa_OBUF_inst/O
                         net (fo=0)                   0.000     8.296    aa
    U15                                                               r  aa (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            af
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 4.225ns (51.547%)  route 3.971ns (48.453%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  Ussd/tens_reg[1]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Ussd/tens_reg[1]/Q
                         net (fo=7, routed)           0.699     1.118    Ussd/tens[1]
    SLICE_X0Y51          LUT5 (Prop_lut5_I2_O)        0.296     1.414 r  Ussd/af_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.272     4.686    af_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.510     8.196 r  af_OBUF_inst/O
                         net (fo=0)                   0.000     8.196    af
    U12                                                               r  af (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/cat_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ae
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.086ns (50.388%)  route 4.023ns (49.612%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE                         0.000     0.000 r  Ussd/cat_reg/C
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Ussd/cat_reg/Q
                         net (fo=9, routed)           0.891     1.347    Ussd/cat_OBUF
    SLICE_X0Y52          LUT5 (Prop_lut5_I3_O)        0.124     1.471 r  Ussd/ae_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.133     4.603    ae_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     8.109 r  ae_OBUF_inst/O
                         net (fo=0)                   0.000     8.109    ae
    V15                                                               r  ae (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ab
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 4.224ns (52.731%)  route 3.787ns (47.269%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  Ussd/tens_reg[1]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Ussd/tens_reg[1]/Q
                         net (fo=7, routed)           0.871     1.290    Ussd/tens[1]
    SLICE_X0Y51          LUT5 (Prop_lut5_I1_O)        0.296     1.586 r  Ussd/ab_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.915     4.502    ab_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509     8.011 r  ab_OBUF_inst/O
                         net (fo=0)                   0.000     8.011    ab
    V16                                                               r  ab (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/ac_l_reg/G
                            (positive level-sensitive latch)
  Destination:            ac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 4.191ns (53.275%)  route 3.676ns (46.725%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          LDCE                         0.000     0.000 r  Ussd/ac_l_reg/G
    SLICE_X0Y51          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Ussd/ac_l_reg/Q
                         net (fo=1, routed)           0.808     1.367    Ussd/ac_l
    SLICE_X0Y51          LUT5 (Prop_lut5_I4_O)        0.124     1.491 r  Ussd/ac_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.868     4.359    ac_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.508     7.867 r  ac_OBUF_inst/O
                         net (fo=0)                   0.000     7.867    ac
    U17                                                               r  ac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/tens_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.818ns  (logic 4.222ns (54.001%)  route 3.596ns (45.999%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE                         0.000     0.000 r  Ussd/tens_reg[1]/C
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Ussd/tens_reg[1]/Q
                         net (fo=7, routed)           0.869     1.288    Ussd/tens[1]
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.296     1.584 r  Ussd/ad_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.727     4.311    ad_OBUF
    U18                  OBUF (Prop_obuf_I_O)         3.507     7.818 r  ad_OBUF_inst/O
                         net (fo=0)                   0.000     7.818    ad
    U18                                                               r  ad (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ussd/cat_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 3.948ns (54.785%)  route 3.258ns (45.215%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE                         0.000     0.000 r  Ussd/cat_reg/C
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Ussd/cat_reg/Q
                         net (fo=9, routed)           3.258     3.714    cat_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.492     7.206 r  cat_OBUF_inst/O
                         net (fo=0)                   0.000     7.206    cat
    T12                                                               r  cat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED2_reg/G
                            (positive level-sensitive latch)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.201ns  (logic 4.148ns (66.890%)  route 2.053ns (33.110%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          LDCE                         0.000     0.000 r  LED2_reg/G
    SLICE_X2Y56          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  LED2_reg/Q
                         net (fo=1, routed)           2.053     2.678    LED2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     6.201 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     6.201    LED2
    E18                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ussd/ones_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ussd/ad_l_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE                         0.000     0.000 r  Ussd/ones_reg[0]/C
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Ussd/ones_reg[0]/Q
                         net (fo=7, routed)           0.094     0.258    Ussd/ones[0]
    SLICE_X3Y52          LUT4 (Prop_lut4_I3_O)        0.048     0.306 r  Ussd/ad_l_reg_i_1/O
                         net (fo=1, routed)           0.000     0.306    Ussd/ad_l_reg_i_1_n_0
    SLICE_X3Y52          LDCE                                         r  Ussd/ad_l_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Udebouncer_1/Udff0/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Udebouncer_1/Udff1/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.705%)  route 0.197ns (58.295%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE                         0.000     0.000 r  Udebouncer_1/Udff0/out_reg/C
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Udebouncer_1/Udff0/out_reg/Q
                         net (fo=3, routed)           0.197     0.338    Udebouncer_1/Udff1/Q1
    SLICE_X4Y55          FDRE                                         r  Udebouncer_1/Udff1/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Udebouncer_3/Udff0/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Udebouncer_3/Udff1/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.391%)  route 0.217ns (60.609%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE                         0.000     0.000 r  Udebouncer_3/Udff0/out_reg/C
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Udebouncer_3/Udff0/out_reg/Q
                         net (fo=4, routed)           0.217     0.358    Udebouncer_3/Udff1/Q1
    SLICE_X4Y55          FDRE                                         r  Udebouncer_3/Udff1/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uitem_buffer/stock2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Uitem_buffer/stock2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE                         0.000     0.000 r  Uitem_buffer/stock2_reg[0]/C
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Uitem_buffer/stock2_reg[0]/Q
                         net (fo=7, routed)           0.179     0.320    Uitem_buffer/stock2[0]
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  Uitem_buffer/stock2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    Uitem_buffer/stock2[0]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  Uitem_buffer/stock2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uitem_buffer/stock2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Uitem_buffer/stock2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE                         0.000     0.000 r  Uitem_buffer/stock2_reg[0]/C
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Uitem_buffer/stock2_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    Uitem_buffer/stock2[0]
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.043     0.365 r  Uitem_buffer/stock2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    Uitem_buffer/stock2[2]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  Uitem_buffer/stock2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uitem_buffer/stock2_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Uitem_buffer/stock2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE                         0.000     0.000 r  Uitem_buffer/stock2_reg[0]/C
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Uitem_buffer/stock2_reg[0]/Q
                         net (fo=7, routed)           0.181     0.322    Uitem_buffer/stock2[0]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     0.367 r  Uitem_buffer/stock2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    Uitem_buffer/stock2[1]_i_1_n_0
    SLICE_X5Y56          FDCE                                         r  Uitem_buffer/stock2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Ussd/ones_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.267ns (70.920%)  route 0.109ns (29.080%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  value_reg[1]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  value_reg[1]/Q
                         net (fo=10, routed)          0.109     0.267    Ussd/Q[1]
    SLICE_X2Y53          LUT5 (Prop_lut5_I2_O)        0.045     0.312 r  Ussd/ones[7]_i_3/O
                         net (fo=1, routed)           0.000     0.312    Ussd/ones[7]_i_3_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.376 r  Ussd/ones_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.376    Ussd/ones_reg[7]_i_1_n_4
    SLICE_X2Y53          FDCE                                         r  Ussd/ones_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uitem_buffer/stock3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Uitem_buffer/stock3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.184ns (48.279%)  route 0.197ns (51.721%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  Uitem_buffer/stock3_reg[0]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Uitem_buffer/stock3_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    Uitem_buffer/stock3[0]
    SLICE_X4Y56          LUT5 (Prop_lut5_I1_O)        0.043     0.381 r  Uitem_buffer/stock3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    Uitem_buffer/stock3[2]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  Uitem_buffer/stock3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Uitem_buffer/stock3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Uitem_buffer/stock3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  Uitem_buffer/stock3_reg[0]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Uitem_buffer/stock3_reg[0]/Q
                         net (fo=7, routed)           0.197     0.338    Uitem_buffer/stock3[0]
    SLICE_X4Y56          LUT4 (Prop_lut4_I1_O)        0.045     0.383 r  Uitem_buffer/stock3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    Uitem_buffer/stock3[1]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  Uitem_buffer/stock3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Ussd/ones_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.273ns (70.877%)  route 0.112ns (29.123%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  value_reg[0]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  value_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    Ussd/Q[0]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.385 r  Ussd/ones_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.385    Ussd/ones_reg[3]_i_1_n_7
    SLICE_X2Y52          FDCE                                         r  Ussd/ones_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R2                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     5.480    Uclk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.338 f  Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     2.868    Uclk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.897 f  Uclk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.713    Uclk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Uclk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uclk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    Uclk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Uclk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.131ns  (logic 0.842ns (26.890%)  route 2.289ns (73.110%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.419     4.112 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.898     5.010    Uitem_buffer/val_sel[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.299     5.309 f  Uitem_buffer/value_reg[1]_i_2/O
                         net (fo=1, routed)           0.800     6.109    Ufsm_ctrlr/value_reg[1]
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.124     6.233 r  Ufsm_ctrlr/value_reg[1]_i_1/O
                         net (fo=1, routed)           0.591     6.824    Ufsm_ctrlr_n_6
    SLICE_X3Y53          LDCE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 0.870ns (29.719%)  route 2.057ns (70.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.419     4.112 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.866     4.978    Uitem_buffer/val_sel[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.299     5.277 f  Uitem_buffer/value_reg[2]_i_2/O
                         net (fo=1, routed)           0.809     6.086    Ufsm_ctrlr/value_reg[2]_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.152     6.238 r  Ufsm_ctrlr/value_reg[2]_i_1/O
                         net (fo=1, routed)           0.383     6.620    Ufsm_ctrlr_n_5
    SLICE_X3Y53          LDCE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.580ns (26.482%)  route 1.610ns (73.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     4.149 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           1.132     5.281    Uitem_buffer/val_sel[0]
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.124     5.405 r  Uitem_buffer/LED2_reg_i_1/O
                         net (fo=1, routed)           0.479     5.883    Uitem_buffer_n_9
    SLICE_X2Y56          LDCE                                         r  LED2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.787ns  (logic 0.698ns (39.058%)  route 1.089ns (60.942%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     4.149 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.685     4.834    Uitem_buffer/val_sel[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124     4.958 f  Uitem_buffer/value_reg[0]_i_2/O
                         net (fo=1, routed)           0.405     5.362    Ufsm_ctrlr/value_reg[0]
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.118     5.480 r  Ufsm_ctrlr/value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.480    Ufsm_ctrlr_n_7
    SLICE_X3Y53          LDCE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.620ns  (logic 0.580ns (35.801%)  route 1.040ns (64.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     4.149 f  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.850     4.999    Uitem_buffer/val_sel[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124     5.123 r  Uitem_buffer/LED3_reg_i_1/O
                         net (fo=1, routed)           0.190     5.313    Uitem_buffer_n_8
    SLICE_X2Y56          LDCE                                         r  LED3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED4_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.371ns  (logic 0.718ns (52.356%)  route 0.653ns (47.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.839     3.693    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.419     4.112 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.463     4.575    Uitem_buffer/val_sel[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.299     4.874 r  Uitem_buffer/LED4_reg_i_1/O
                         net (fo=1, routed)           0.190     5.064    Uitem_buffer_n_6
    SLICE_X2Y56          LDCE                                         r  LED4_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED4_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.242%)  route 0.234ns (55.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.696 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.178     1.875    Uitem_buffer/val_sel[0]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  Uitem_buffer/LED4_reg_i_1/O
                         net (fo=1, routed)           0.056     1.976    Uitem_buffer_n_6
    SLICE_X2Y56          LDCE                                         r  LED4_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.227ns (48.197%)  route 0.244ns (51.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.128     1.683 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.188     1.872    Uitem_buffer/val_sel[1]
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.099     1.971 r  Uitem_buffer/LED3_reg_i_1/O
                         net (fo=1, routed)           0.056     2.026    Uitem_buffer_n_8
    SLICE_X2Y56          LDCE                                         r  LED3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.275ns (46.551%)  route 0.316ns (53.449%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.128     1.683 r  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.174     1.857    Uitem_buffer/val_sel[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.099     1.956 f  Uitem_buffer/value_reg[0]_i_2/O
                         net (fo=1, routed)           0.142     2.098    Ufsm_ctrlr/value_reg[0]
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.048     2.146 r  Ufsm_ctrlr/value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.146    Ufsm_ctrlr_n_7
    SLICE_X3Y53          LDCE                                         r  value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.227ns (29.248%)  route 0.549ns (70.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.128     1.683 f  val_sel_reg[1]/Q
                         net (fo=8, routed)           0.380     2.063    Uitem_buffer/val_sel[1]
    SLICE_X4Y55          LUT6 (Prop_lut6_I5_O)        0.099     2.162 r  Uitem_buffer/LED2_reg_i_1/O
                         net (fo=1, routed)           0.170     2.331    Uitem_buffer_n_9
    SLICE_X2Y56          LDCE                                         r  LED2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.231ns (26.009%)  route 0.657ns (73.991%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.696 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.188     1.884    Uitem_buffer/val_sel[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.045     1.929 f  Uitem_buffer/value_reg[1]_i_2/O
                         net (fo=1, routed)           0.279     2.208    Ufsm_ctrlr/value_reg[1]
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.045     2.253 r  Ufsm_ctrlr/value_reg[1]_i_1/O
                         net (fo=1, routed)           0.190     2.443    Ufsm_ctrlr_n_6
    SLICE_X3Y53          LDCE                                         r  value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.231ns (24.146%)  route 0.726ns (75.854%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.236     1.555    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.696 r  val_sel_reg[0]/Q
                         net (fo=8, routed)           0.327     2.023    Uitem_buffer/val_sel[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.045     2.068 f  Uitem_buffer/value_reg[2]_i_2/O
                         net (fo=1, routed)           0.280     2.347    Ufsm_ctrlr/value_reg[2]_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I2_O)        0.045     2.392 r  Ufsm_ctrlr/value_reg[2]_i_1/O
                         net (fo=1, routed)           0.120     2.512    Ufsm_ctrlr_n_5
    SLICE_X3Y53          LDCE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/clk_50Hz_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.447ns (30.386%)  route 3.314ns (69.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          3.314     4.761    Uclock_buffer/reset_IBUF
    SLICE_X34Y46         FDCE                                         f  Uclock_buffer/clk_50Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.444    -2.939    Uclock_buffer/CLK
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/clk_50Hz_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.447ns (30.386%)  route 3.314ns (69.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          3.314     4.761    Uclock_buffer/reset_IBUF
    SLICE_X34Y46         FDCE                                         f  Uclock_buffer/cnt_50000_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.444    -2.939    Uclock_buffer/CLK
    SLICE_X34Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.623ns  (logic 1.447ns (31.296%)  route 3.176ns (68.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          3.176     4.623    Uclock_buffer/reset_IBUF
    SLICE_X34Y45         FDCE                                         f  Uclock_buffer/cnt_50000_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.444    -2.939    Uclock_buffer/CLK
    SLICE_X34Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 1.447ns (32.333%)  route 3.028ns (67.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          3.028     4.474    Uclock_buffer/reset_IBUF
    SLICE_X34Y44         FDCE                                         f  Uclock_buffer/cnt_50000_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.444    -2.939    Uclock_buffer/CLK
    SLICE_X34Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.447ns (33.312%)  route 2.896ns (66.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          2.896     4.343    Uclock_buffer/reset_IBUF
    SLICE_X32Y44         FDCE                                         f  Uclock_buffer/cnt_50000_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445    -2.938    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.447ns (33.312%)  route 2.896ns (66.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          2.896     4.343    Uclock_buffer/reset_IBUF
    SLICE_X32Y44         FDCE                                         f  Uclock_buffer/cnt_50000_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445    -2.938    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.447ns (33.312%)  route 2.896ns (66.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          2.896     4.343    Uclock_buffer/reset_IBUF
    SLICE_X32Y44         FDCE                                         f  Uclock_buffer/cnt_50000_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445    -2.938    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.447ns (33.312%)  route 2.896ns (66.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          2.896     4.343    Uclock_buffer/reset_IBUF
    SLICE_X32Y44         FDCE                                         f  Uclock_buffer/cnt_50000_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445    -2.938    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 1.447ns (33.692%)  route 2.847ns (66.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          2.847     4.294    Uclock_buffer/reset_IBUF
    SLICE_X32Y45         FDCE                                         f  Uclock_buffer/cnt_50000_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445    -2.938    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 1.447ns (33.692%)  route 2.847ns (66.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          2.847     4.294    Uclock_buffer/reset_IBUF
    SLICE_X32Y45         FDCE                                         f  Uclock_buffer/cnt_50000_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162     1.162    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          1.445    -2.938    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.215ns (16.321%)  route 1.102ns (83.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.102     1.316    Uclock_buffer/reset_IBUF
    SLICE_X32Y46         FDCE                                         f  Uclock_buffer/cnt_50000_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.215ns (16.321%)  route 1.102ns (83.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.102     1.316    Uclock_buffer/reset_IBUF
    SLICE_X32Y46         FDCE                                         f  Uclock_buffer/cnt_50000_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.215ns (16.321%)  route 1.102ns (83.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.102     1.316    Uclock_buffer/reset_IBUF
    SLICE_X32Y46         FDCE                                         f  Uclock_buffer/cnt_50000_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y46         FDCE                                         r  Uclock_buffer/cnt_50000_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.215ns (15.685%)  route 1.155ns (84.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.155     1.370    Uclock_buffer/reset_IBUF
    SLICE_X32Y47         FDCE                                         f  Uclock_buffer/cnt_50000_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.833    -1.271    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.215ns (15.685%)  route 1.155ns (84.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.155     1.370    Uclock_buffer/reset_IBUF
    SLICE_X32Y47         FDCE                                         f  Uclock_buffer/cnt_50000_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.833    -1.271    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.215ns (15.685%)  route 1.155ns (84.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.155     1.370    Uclock_buffer/reset_IBUF
    SLICE_X32Y47         FDCE                                         f  Uclock_buffer/cnt_50000_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.833    -1.271    Uclock_buffer/CLK
    SLICE_X32Y47         FDCE                                         r  Uclock_buffer/cnt_50000_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.215ns (14.838%)  route 1.233ns (85.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.233     1.448    Uclock_buffer/reset_IBUF
    SLICE_X32Y45         FDCE                                         f  Uclock_buffer/cnt_50000_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.215ns (14.838%)  route 1.233ns (85.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.233     1.448    Uclock_buffer/reset_IBUF
    SLICE_X32Y45         FDCE                                         f  Uclock_buffer/cnt_50000_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.215ns (14.838%)  route 1.233ns (85.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.233     1.448    Uclock_buffer/reset_IBUF
    SLICE_X32Y45         FDCE                                         f  Uclock_buffer/cnt_50000_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y45         FDCE                                         r  Uclock_buffer/cnt_50000_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Uclock_buffer/cnt_50000_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.453ns  (logic 0.215ns (14.786%)  route 1.238ns (85.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.238     1.453    Uclock_buffer/reset_IBUF
    SLICE_X32Y44         FDCE                                         f  Uclock_buffer/cnt_50000_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Uclk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  Uclk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    Uclk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  Uclk_wiz/inst/clkout1_buf/O
                         net (fo=17, routed)          0.832    -1.272    Uclock_buffer/CLK
    SLICE_X32Y44         FDCE                                         r  Uclock_buffer/cnt_50000_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            val_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.487ns  (logic 1.594ns (45.698%)  route 1.894ns (54.302%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  btn2_IBUF_inst/O
                         net (fo=3, routed)           1.894     3.335    btn2_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.152     3.487 r  val_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     3.487    val_sel[1]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.429     3.243    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            val_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.566ns (45.258%)  route 1.894ns (54.742%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  btn2_IBUF_inst/O
                         net (fo=3, routed)           1.894     3.335    btn2_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124     3.459 r  val_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.459    val_sel[0]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.429     3.243    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            val_sel_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.647ns  (logic 1.447ns (54.646%)  route 1.201ns (45.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.201     2.647    reset_IBUF
    SLICE_X3Y56          FDCE                                         f  val_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.429     3.243    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            val_sel_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.647ns  (logic 1.447ns (54.646%)  route 1.201ns (45.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  reset_IBUF_inst/O
                         net (fo=49, routed)          1.201     2.647    reset_IBUF
    SLICE_X3Y56          FDCE                                         f  val_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.429     3.243    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            val_sel_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.215ns (31.756%)  route 0.462ns (68.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.462     0.677    reset_IBUF
    SLICE_X3Y56          FDCE                                         f  val_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.779    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            val_sel_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.215ns (31.756%)  route 0.462ns (68.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.462     0.677    reset_IBUF
    SLICE_X3Y56          FDCE                                         f  val_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.779    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            val_sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.271ns (39.217%)  route 0.421ns (60.783%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  btn3_IBUF_inst/O
                         net (fo=3, routed)           0.421     0.647    btn3_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.045     0.692 r  val_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.692    val_sel[0]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.779    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[0]/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            val_sel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.274ns (39.480%)  route 0.421ns (60.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  btn3_IBUF_inst/O
                         net (fo=3, routed)           0.421     0.647    btn3_IBUF
    SLICE_X3Y56          LUT4 (Prop_lut4_I0_O)        0.048     0.695 r  val_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.695    val_sel[1]_i_1_n_0
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.429     1.779    clk_IBUF
    SLICE_X3Y56          FDCE                                         r  val_sel_reg[1]/C





