

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_5'
================================================================
* Date:           Tue Jul  7 16:26:49 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3139|  3139|  3139|  3139|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3137|  3137|         4|          2|          1|  1568|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     95|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|     193|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     193|    227|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_9_fu_114_p2                     |     +    |      0|  0|  39|          32|           1|
    |t_6_fu_105_p2                     |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_99_p2                 |   icmp   |      0|  0|  13|          11|          10|
    |tmp_s_fu_120_p2                   |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  95|          92|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_phi_mux_t_phi_fu_87_p4  |   9|          2|   11|         22|
    |eo_V_0_s_reg_71            |   9|          2|   32|         64|
    |eo_V_1_s_reg_59            |   9|          2|   32|         64|
    |i_fu_42                    |   9|          2|   32|         64|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |out_V_V_din                |  15|          3|   64|        192|
    |real_start                 |   9|          2|    1|          2|
    |t_reg_83                   |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 132|         28|  188|        443|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |eo_V_0_s_reg_71                 |  32|   0|   32|          0|
    |eo_V_1_s_reg_59                 |  32|   0|   32|          0|
    |exitcond_reg_154                |   1|   0|    1|          0|
    |exitcond_reg_154_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_9_reg_163                     |  32|   0|   32|          0|
    |i_fu_42                         |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |t_6_reg_158                     |  11|   0|   11|          0|
    |t_reg_83                        |  11|   0|   11|          0|
    |tmp_V_reg_173                   |  32|   0|   32|          0|
    |tmp_s_reg_169                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 193|   0|  193|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|start_out       | out |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|start_write     | out |    1| ap_ctrl_hs | Resid_StreamingDataW.5 | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |   64|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

