INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chuck/DS_Artix_7_Vivado_Project/DS_Artix_7_Vivado_Project.srcs/sources_1/new/LED_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chuck/DS_Artix_7_Vivado_Project/DS_Artix_7_Vivado_Project.srcs/sources_1/new/num_spliter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_spliter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chuck/DS_Artix_7_Vivado_Project/DS_Artix_7_Vivado_Project.srcs/sources_1/new/num_to_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_to_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chuck/DS_Artix_7_Vivado_Project/DS_Artix_7_Vivado_Project.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
