{
  "module_name": "lpfc_debugfs.h",
  "hash_id": "a730f30d290d81b371e6ba3fadd2dcbbdd9c7b3f0007a7247f6fcc7c021e21d7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/lpfc/lpfc_debugfs.h",
  "human_readable_source": " \n\n#ifndef _H_LPFC_DEBUG_FS\n#define _H_LPFC_DEBUG_FS\n\n#ifdef CONFIG_SCSI_LPFC_DEBUG_FS\n\n \n#define LPFC_DEBUG_TRC_ENTRY_SIZE 100\n\n \n#define LPFC_NODELIST_SIZE 8192\n#define LPFC_NODELIST_ENTRY_SIZE 120\n\n \n#define LPFC_DUMPHBASLIM_SIZE 4096\n\n \n#define LPFC_DUMPHOSTSLIM_SIZE 4096\n\n \n#define\tLPFC_DUMPSLIQINFO_SIZE 4096\n\n \n#define LPFC_HBQINFO_SIZE 8192\n\n \n#define LPFC_NVMESTAT_SIZE 8192\n#define LPFC_IOKTIME_SIZE 8192\n#define LPFC_NVMEIO_TRC_SIZE 8192\n\n \n#define LPFC_SCSISTAT_SIZE 8192\n\n \n#define LPFC_CGN_BUF_SIZE 8192\n\n#define LPFC_DEBUG_OUT_LINE_SZ\t80\n\n \n\n \n#define LPFC_PCI_CFG_BROWSE 0xffff\n#define LPFC_PCI_CFG_RD_CMD_ARG 2\n#define LPFC_PCI_CFG_WR_CMD_ARG 3\n#define LPFC_PCI_CFG_SIZE 4096\n#define LPFC_PCI_CFG_RD_SIZE (LPFC_PCI_CFG_SIZE/4)\n\n#define IDIAG_PCICFG_WHERE_INDX 0\n#define IDIAG_PCICFG_COUNT_INDX 1\n#define IDIAG_PCICFG_VALUE_INDX 2\n\n \n#define LPFC_PCI_BAR_BROWSE 0xffff\n#define LPFC_PCI_BAR_RD_CMD_ARG 3\n#define LPFC_PCI_BAR_WR_CMD_ARG 3\n\n#define LPFC_PCI_IF0_BAR0_SIZE (1024 *  16)\n#define LPFC_PCI_IF0_BAR1_SIZE (1024 * 128)\n#define LPFC_PCI_IF0_BAR2_SIZE (1024 * 128)\n#define LPFC_PCI_IF2_BAR0_SIZE (1024 *  32)\n\n#define LPFC_PCI_BAR_RD_BUF_SIZE 4096\n#define LPFC_PCI_BAR_RD_SIZE (LPFC_PCI_BAR_RD_BUF_SIZE/4)\n\n#define LPFC_PCI_IF0_BAR0_RD_SIZE (LPFC_PCI_IF0_BAR0_SIZE/4)\n#define LPFC_PCI_IF0_BAR1_RD_SIZE (LPFC_PCI_IF0_BAR1_SIZE/4)\n#define LPFC_PCI_IF0_BAR2_RD_SIZE (LPFC_PCI_IF0_BAR2_SIZE/4)\n#define LPFC_PCI_IF2_BAR0_RD_SIZE (LPFC_PCI_IF2_BAR0_SIZE/4)\n\n#define IDIAG_BARACC_BAR_NUM_INDX 0\n#define IDIAG_BARACC_OFF_SET_INDX 1\n#define IDIAG_BARACC_ACC_MOD_INDX 2\n#define IDIAG_BARACC_REG_VAL_INDX 2\n#define IDIAG_BARACC_BAR_SZE_INDX 3\n\n#define IDIAG_BARACC_BAR_0 0\n#define IDIAG_BARACC_BAR_1 1\n#define IDIAG_BARACC_BAR_2 2\n\n#define SINGLE_WORD 1\n\n \n#define LPFC_QUE_INFO_GET_BUF_SIZE 4096\n\n \n#define LPFC_QUE_ACC_BROWSE 0xffff\n#define LPFC_QUE_ACC_RD_CMD_ARG 4\n#define LPFC_QUE_ACC_WR_CMD_ARG 6\n#define LPFC_QUE_ACC_BUF_SIZE 4096\n#define LPFC_QUE_ACC_SIZE (LPFC_QUE_ACC_BUF_SIZE/2)\n\n#define LPFC_IDIAG_EQ 1\n#define LPFC_IDIAG_CQ 2\n#define LPFC_IDIAG_MQ 3\n#define LPFC_IDIAG_WQ 4\n#define LPFC_IDIAG_RQ 5\n\n#define IDIAG_QUEACC_QUETP_INDX 0\n#define IDIAG_QUEACC_QUEID_INDX 1\n#define IDIAG_QUEACC_INDEX_INDX 2\n#define IDIAG_QUEACC_COUNT_INDX 3\n#define IDIAG_QUEACC_OFFST_INDX 4\n#define IDIAG_QUEACC_VALUE_INDX 5\n\n \n#define LPFC_DRB_ACC_ALL 0xffff\n#define LPFC_DRB_ACC_RD_CMD_ARG 1\n#define LPFC_DRB_ACC_WR_CMD_ARG 2\n#define LPFC_DRB_ACC_BUF_SIZE 256\n\n#define LPFC_DRB_EQ   1\n#define LPFC_DRB_CQ   2\n#define LPFC_DRB_MQ   3\n#define LPFC_DRB_WQ   4\n#define LPFC_DRB_RQ   5\n\n#define LPFC_DRB_MAX  5\n\n#define IDIAG_DRBACC_REGID_INDX 0\n#define IDIAG_DRBACC_VALUE_INDX 1\n\n \n#define LPFC_CTL_ACC_ALL 0xffff\n#define LPFC_CTL_ACC_RD_CMD_ARG 1\n#define LPFC_CTL_ACC_WR_CMD_ARG 2\n#define LPFC_CTL_ACC_BUF_SIZE 256\n\n#define LPFC_CTL_PORT_SEM  1\n#define LPFC_CTL_PORT_STA  2\n#define LPFC_CTL_PORT_CTL  3\n#define LPFC_CTL_PORT_ER1  4\n#define LPFC_CTL_PORT_ER2  5\n#define LPFC_CTL_PDEV_CTL  6\n\n#define LPFC_CTL_MAX  6\n\n#define IDIAG_CTLACC_REGID_INDX 0\n#define IDIAG_CTLACC_VALUE_INDX 1\n\n \n#define LPFC_MBX_DMP_ARG 4\n\n#define LPFC_MBX_ACC_BUF_SIZE 512\n#define LPFC_MBX_ACC_LBUF_SZ 128\n\n#define LPFC_MBX_DMP_MBX_WORD 0x00000001\n#define LPFC_MBX_DMP_MBX_BYTE 0x00000002\n#define LPFC_MBX_DMP_MBX_ALL (LPFC_MBX_DMP_MBX_WORD | LPFC_MBX_DMP_MBX_BYTE)\n\n#define LPFC_BSG_DMP_MBX_RD_MBX 0x00000001\n#define LPFC_BSG_DMP_MBX_RD_BUF 0x00000002\n#define LPFC_BSG_DMP_MBX_WR_MBX 0x00000004\n#define LPFC_BSG_DMP_MBX_WR_BUF 0x00000008\n#define LPFC_BSG_DMP_MBX_ALL (LPFC_BSG_DMP_MBX_RD_MBX | \\\n\t\t\t      LPFC_BSG_DMP_MBX_RD_BUF | \\\n\t\t\t      LPFC_BSG_DMP_MBX_WR_MBX | \\\n\t\t\t      LPFC_BSG_DMP_MBX_WR_BUF)\n\n#define LPFC_MBX_DMP_ALL 0xffff\n#define LPFC_MBX_ALL_CMD 0xff\n\n#define IDIAG_MBXACC_MBCMD_INDX 0\n#define IDIAG_MBXACC_DPMAP_INDX 1\n#define IDIAG_MBXACC_DPCNT_INDX 2\n#define IDIAG_MBXACC_WDCNT_INDX 3\n\n \n#define LPFC_EXT_ACC_CMD_ARG 1\n#define LPFC_EXT_ACC_BUF_SIZE 4096\n\n#define LPFC_EXT_ACC_AVAIL 0x1\n#define LPFC_EXT_ACC_ALLOC 0x2\n#define LPFC_EXT_ACC_DRIVR 0x4\n#define LPFC_EXT_ACC_ALL   (LPFC_EXT_ACC_DRIVR | \\\n\t\t\t    LPFC_EXT_ACC_AVAIL | \\\n\t\t\t    LPFC_EXT_ACC_ALLOC)\n\n#define IDIAG_EXTACC_EXMAP_INDX 0\n\n#define SIZE_U8  sizeof(uint8_t)\n#define SIZE_U16 sizeof(uint16_t)\n#define SIZE_U32 sizeof(uint32_t)\n\n#define lpfc_nvmeio_data(phba, fmt, arg...) \\\n\t{ \\\n\tif (phba->nvmeio_trc_on) \\\n\t\tlpfc_debugfs_nvme_trc(phba, fmt, ##arg); \\\n\t}\n\nstruct lpfc_debug {\n\tchar *i_private;\n\tchar op;\n#define LPFC_IDIAG_OP_RD 1\n#define LPFC_IDIAG_OP_WR 2\n\tchar *buffer;\n\tint  len;\n};\n\nstruct lpfc_debugfs_trc {\n\tchar *fmt;\n\tuint32_t data1;\n\tuint32_t data2;\n\tuint32_t data3;\n\tuint32_t seq_cnt;\n\tunsigned long jif;\n};\n\nstruct lpfc_debugfs_nvmeio_trc {\n\tchar *fmt;\n\tuint16_t data1;\n\tuint16_t data2;\n\tuint32_t data3;\n};\n\nstruct lpfc_idiag_offset {\n\tuint32_t last_rd;\n};\n\n#define LPFC_IDIAG_CMD_DATA_SIZE 8\nstruct lpfc_idiag_cmd {\n\tuint32_t opcode;\n#define LPFC_IDIAG_CMD_PCICFG_RD 0x00000001\n#define LPFC_IDIAG_CMD_PCICFG_WR 0x00000002\n#define LPFC_IDIAG_CMD_PCICFG_ST 0x00000003\n#define LPFC_IDIAG_CMD_PCICFG_CL 0x00000004\n\n#define LPFC_IDIAG_CMD_BARACC_RD 0x00000008\n#define LPFC_IDIAG_CMD_BARACC_WR 0x00000009\n#define LPFC_IDIAG_CMD_BARACC_ST 0x0000000a\n#define LPFC_IDIAG_CMD_BARACC_CL 0x0000000b\n\n#define LPFC_IDIAG_CMD_QUEACC_RD 0x00000011\n#define LPFC_IDIAG_CMD_QUEACC_WR 0x00000012\n#define LPFC_IDIAG_CMD_QUEACC_ST 0x00000013\n#define LPFC_IDIAG_CMD_QUEACC_CL 0x00000014\n\n#define LPFC_IDIAG_CMD_DRBACC_RD 0x00000021\n#define LPFC_IDIAG_CMD_DRBACC_WR 0x00000022\n#define LPFC_IDIAG_CMD_DRBACC_ST 0x00000023\n#define LPFC_IDIAG_CMD_DRBACC_CL 0x00000024\n\n#define LPFC_IDIAG_CMD_CTLACC_RD 0x00000031\n#define LPFC_IDIAG_CMD_CTLACC_WR 0x00000032\n#define LPFC_IDIAG_CMD_CTLACC_ST 0x00000033\n#define LPFC_IDIAG_CMD_CTLACC_CL 0x00000034\n\n#define LPFC_IDIAG_CMD_MBXACC_DP 0x00000041\n#define LPFC_IDIAG_BSG_MBXACC_DP 0x00000042\n\n#define LPFC_IDIAG_CMD_EXTACC_RD 0x00000051\n\n\tuint32_t data[LPFC_IDIAG_CMD_DATA_SIZE];\n};\n\nstruct lpfc_idiag {\n\tuint32_t active;\n\tstruct lpfc_idiag_cmd cmd;\n\tstruct lpfc_idiag_offset offset;\n\tvoid *ptr_private;\n};\n\n#define MAX_DEBUGFS_RX_INFO_SIZE\t(128 * LPFC_MAX_RXMONITOR_ENTRY)\nstruct lpfc_rx_monitor_debug {\n\tchar *i_private;\n\tchar *buffer;\n};\n\n#else\n\n#define lpfc_nvmeio_data(phba, fmt, arg...) \\\n\tno_printk(fmt, ##arg)\n\n#endif\n\n \n#define LPFC_DUMP_MULTIXRIPOOL_SIZE 8192\n\nenum {\n\tDUMP_IO,\n\tDUMP_MBX,\n\tDUMP_ELS,\n\tDUMP_NVMELS,\n};\n\n \n#define LPFC_DISC_TRC_ELS_CMD\t\t0x1\t \n#define LPFC_DISC_TRC_ELS_RSP\t\t0x2\t \n#define LPFC_DISC_TRC_ELS_UNSOL\t\t0x4\t \n#define LPFC_DISC_TRC_ELS_ALL\t\t0x7\t \n#define LPFC_DISC_TRC_MBOX_VPORT\t0x8\t \n#define LPFC_DISC_TRC_MBOX\t\t0x10\t \n#define LPFC_DISC_TRC_MBOX_ALL\t\t0x18\t \n#define LPFC_DISC_TRC_CT\t\t0x20\t \n#define LPFC_DISC_TRC_DSM\t\t0x40     \n#define LPFC_DISC_TRC_RPORT\t\t0x80     \n#define LPFC_DISC_TRC_NODE\t\t0x100    \n\n#define LPFC_DISC_TRC_DISCOVERY\t\t0xef     \n#endif  \n\n\n \n\n \nstatic void\nlpfc_debug_dump_qe(struct lpfc_queue *q, uint32_t idx)\n{\n\tchar line_buf[LPFC_LBUF_SZ];\n\tint i, esize, qe_word_cnt, len;\n\tuint32_t *pword;\n\n\t \n\tif (!q)\n\t\treturn;\n\tif (idx >= q->entry_count)\n\t\treturn;\n\n\tesize = q->entry_size;\n\tqe_word_cnt = esize / sizeof(uint32_t);\n\tpword = lpfc_sli4_qe(q, idx);\n\n\tlen = 0;\n\tlen += scnprintf(line_buf+len, LPFC_LBUF_SZ-len, \"QE[%04d]: \", idx);\n\tif (qe_word_cnt > 8)\n\t\tprintk(KERN_ERR \"%s\\n\", line_buf);\n\n\tfor (i = 0; i < qe_word_cnt; i++) {\n\t\tif (!(i % 8)) {\n\t\t\tif (i != 0)\n\t\t\t\tprintk(KERN_ERR \"%s\\n\", line_buf);\n\t\t\tif (qe_word_cnt > 8) {\n\t\t\t\tlen = 0;\n\t\t\t\tmemset(line_buf, 0, LPFC_LBUF_SZ);\n\t\t\t\tlen += scnprintf(line_buf+len, LPFC_LBUF_SZ-len,\n\t\t\t\t\t\t\"%03d: \", i);\n\t\t\t}\n\t\t}\n\t\tlen += scnprintf(line_buf+len, LPFC_LBUF_SZ-len, \"%08x \",\n\t\t\t\t((uint32_t)*pword) & 0xffffffff);\n\t\tpword++;\n\t}\n\tif (qe_word_cnt <= 8 || (i - 1) % 8)\n\t\tprintk(KERN_ERR \"%s\\n\", line_buf);\n}\n\n \nstatic inline void\nlpfc_debug_dump_q(struct lpfc_queue *q)\n{\n\tint idx, entry_count;\n\n\t \n\tif (!q)\n\t\treturn;\n\n\tdev_printk(KERN_ERR, &(((q->phba))->pcidev)->dev,\n\t\t\"%d: [qid:%d, type:%d, subtype:%d, \"\n\t\t\"qe_size:%d, qe_count:%d, \"\n\t\t\"host_index:%d, port_index:%d]\\n\",\n\t\t(q->phba)->brd_no,\n\t\tq->queue_id, q->type, q->subtype,\n\t\tq->entry_size, q->entry_count,\n\t\tq->host_index, q->hba_index);\n\tentry_count = q->entry_count;\n\tfor (idx = 0; idx < entry_count; idx++)\n\t\tlpfc_debug_dump_qe(q, idx);\n\tprintk(KERN_ERR \"\\n\");\n}\n\n \nstatic inline void\nlpfc_debug_dump_wq(struct lpfc_hba *phba, int qtype, int wqidx)\n{\n\tstruct lpfc_queue *wq;\n\tchar *qtypestr;\n\n\tif (qtype == DUMP_IO) {\n\t\twq = phba->sli4_hba.hdwq[wqidx].io_wq;\n\t\tqtypestr = \"IO\";\n\t} else if (qtype == DUMP_MBX) {\n\t\twq = phba->sli4_hba.mbx_wq;\n\t\tqtypestr = \"MBX\";\n\t} else if (qtype == DUMP_ELS) {\n\t\twq = phba->sli4_hba.els_wq;\n\t\tqtypestr = \"ELS\";\n\t} else if (qtype == DUMP_NVMELS) {\n\t\twq = phba->sli4_hba.nvmels_wq;\n\t\tqtypestr = \"NVMELS\";\n\t} else\n\t\treturn;\n\n\tif (qtype == DUMP_IO)\n\t\tpr_err(\"%s WQ: WQ[Idx:%d|Qid:%d]\\n\",\n\t\t\tqtypestr, wqidx, wq->queue_id);\n\telse\n\t\tpr_err(\"%s WQ: WQ[Qid:%d]\\n\",\n\t\t\tqtypestr, wq->queue_id);\n\n\tlpfc_debug_dump_q(wq);\n}\n\n \nstatic inline void\nlpfc_debug_dump_cq(struct lpfc_hba *phba, int qtype, int wqidx)\n{\n\tstruct lpfc_queue *wq, *cq, *eq;\n\tchar *qtypestr;\n\tint eqidx;\n\n\t \n\teq = NULL;\n\n\tif (qtype == DUMP_IO) {\n\t\twq = phba->sli4_hba.hdwq[wqidx].io_wq;\n\t\tcq = phba->sli4_hba.hdwq[wqidx].io_cq;\n\t\tqtypestr = \"IO\";\n\t} else if (qtype == DUMP_MBX) {\n\t\twq = phba->sli4_hba.mbx_wq;\n\t\tcq = phba->sli4_hba.mbx_cq;\n\t\tqtypestr = \"MBX\";\n\t} else if (qtype == DUMP_ELS) {\n\t\twq = phba->sli4_hba.els_wq;\n\t\tcq = phba->sli4_hba.els_cq;\n\t\tqtypestr = \"ELS\";\n\t} else if (qtype == DUMP_NVMELS) {\n\t\twq = phba->sli4_hba.nvmels_wq;\n\t\tcq = phba->sli4_hba.nvmels_cq;\n\t\tqtypestr = \"NVMELS\";\n\t} else\n\t\treturn;\n\n\tfor (eqidx = 0; eqidx < phba->cfg_hdw_queue; eqidx++) {\n\t\teq = phba->sli4_hba.hdwq[eqidx].hba_eq;\n\t\tif (cq->assoc_qid == eq->queue_id)\n\t\t\tbreak;\n\t}\n\tif (eqidx == phba->cfg_hdw_queue) {\n\t\tpr_err(\"Couldn't find EQ for CQ. Using EQ[0]\\n\");\n\t\teqidx = 0;\n\t\teq = phba->sli4_hba.hdwq[0].hba_eq;\n\t}\n\n\tif (qtype == DUMP_IO)\n\t\tpr_err(\"%s CQ: WQ[Idx:%d|Qid%d]->CQ[Idx%d|Qid%d]\"\n\t\t\t\"->EQ[Idx:%d|Qid:%d]:\\n\",\n\t\t\tqtypestr, wqidx, wq->queue_id, wqidx, cq->queue_id,\n\t\t\teqidx, eq->queue_id);\n\telse\n\t\tpr_err(\"%s CQ: WQ[Qid:%d]->CQ[Qid:%d]\"\n\t\t\t\"->EQ[Idx:%d|Qid:%d]:\\n\",\n\t\t\tqtypestr, wq->queue_id, cq->queue_id,\n\t\t\teqidx, eq->queue_id);\n\n\tlpfc_debug_dump_q(cq);\n}\n\n \nstatic inline void\nlpfc_debug_dump_hba_eq(struct lpfc_hba *phba, int qidx)\n{\n\tstruct lpfc_queue *qp;\n\n\tqp = phba->sli4_hba.hdwq[qidx].hba_eq;\n\n\tpr_err(\"EQ[Idx:%d|Qid:%d]\\n\", qidx, qp->queue_id);\n\n\tlpfc_debug_dump_q(qp);\n}\n\n \nstatic inline void\nlpfc_debug_dump_dat_rq(struct lpfc_hba *phba)\n{\n\tprintk(KERN_ERR \"DAT RQ: RQ[Qid:%d]\\n\",\n\t\tphba->sli4_hba.dat_rq->queue_id);\n\tlpfc_debug_dump_q(phba->sli4_hba.dat_rq);\n}\n\n \nstatic inline void\nlpfc_debug_dump_hdr_rq(struct lpfc_hba *phba)\n{\n\tprintk(KERN_ERR \"HDR RQ: RQ[Qid:%d]\\n\",\n\t\tphba->sli4_hba.hdr_rq->queue_id);\n\tlpfc_debug_dump_q(phba->sli4_hba.hdr_rq);\n}\n\n \nstatic inline void\nlpfc_debug_dump_wq_by_id(struct lpfc_hba *phba, int qid)\n{\n\tint wq_idx;\n\n\tfor (wq_idx = 0; wq_idx < phba->cfg_hdw_queue; wq_idx++)\n\t\tif (phba->sli4_hba.hdwq[wq_idx].io_wq->queue_id == qid)\n\t\t\tbreak;\n\tif (wq_idx < phba->cfg_hdw_queue) {\n\t\tpr_err(\"IO WQ[Idx:%d|Qid:%d]\\n\", wq_idx, qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.hdwq[wq_idx].io_wq);\n\t\treturn;\n\t}\n\n\tif (phba->sli4_hba.els_wq->queue_id == qid) {\n\t\tpr_err(\"ELS WQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.els_wq);\n\t\treturn;\n\t}\n\n\tif (phba->sli4_hba.nvmels_wq->queue_id == qid) {\n\t\tpr_err(\"NVME LS WQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.nvmels_wq);\n\t}\n}\n\n \nstatic inline void\nlpfc_debug_dump_mq_by_id(struct lpfc_hba *phba, int qid)\n{\n\tif (phba->sli4_hba.mbx_wq->queue_id == qid) {\n\t\tprintk(KERN_ERR \"MBX WQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.mbx_wq);\n\t}\n}\n\n \nstatic inline void\nlpfc_debug_dump_rq_by_id(struct lpfc_hba *phba, int qid)\n{\n\tif (phba->sli4_hba.hdr_rq->queue_id == qid) {\n\t\tprintk(KERN_ERR \"HDR RQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.hdr_rq);\n\t\treturn;\n\t}\n\tif (phba->sli4_hba.dat_rq->queue_id == qid) {\n\t\tprintk(KERN_ERR \"DAT RQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.dat_rq);\n\t}\n}\n\n \nstatic inline void\nlpfc_debug_dump_cq_by_id(struct lpfc_hba *phba, int qid)\n{\n\tint cq_idx;\n\n\tfor (cq_idx = 0; cq_idx < phba->cfg_hdw_queue; cq_idx++)\n\t\tif (phba->sli4_hba.hdwq[cq_idx].io_cq->queue_id == qid)\n\t\t\tbreak;\n\n\tif (cq_idx < phba->cfg_hdw_queue) {\n\t\tpr_err(\"IO CQ[Idx:%d|Qid:%d]\\n\", cq_idx, qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.hdwq[cq_idx].io_cq);\n\t\treturn;\n\t}\n\n\tif (phba->sli4_hba.els_cq->queue_id == qid) {\n\t\tpr_err(\"ELS CQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.els_cq);\n\t\treturn;\n\t}\n\n\tif (phba->sli4_hba.nvmels_cq->queue_id == qid) {\n\t\tpr_err(\"NVME LS CQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.nvmels_cq);\n\t\treturn;\n\t}\n\n\tif (phba->sli4_hba.mbx_cq->queue_id == qid) {\n\t\tpr_err(\"MBX CQ[Qid:%d]\\n\", qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.mbx_cq);\n\t}\n}\n\n \nstatic inline void\nlpfc_debug_dump_eq_by_id(struct lpfc_hba *phba, int qid)\n{\n\tint eq_idx;\n\n\tfor (eq_idx = 0; eq_idx < phba->cfg_hdw_queue; eq_idx++)\n\t\tif (phba->sli4_hba.hdwq[eq_idx].hba_eq->queue_id == qid)\n\t\t\tbreak;\n\n\tif (eq_idx < phba->cfg_hdw_queue) {\n\t\tprintk(KERN_ERR \"FCP EQ[Idx:%d|Qid:%d]\\n\", eq_idx, qid);\n\t\tlpfc_debug_dump_q(phba->sli4_hba.hdwq[eq_idx].hba_eq);\n\t\treturn;\n\t}\n}\n\nvoid lpfc_debug_dump_all_queues(struct lpfc_hba *);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}