;redcode
;assert 1
	SPL 0, #-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <-20
	MOV 7, <-20
	MOV 7, <-20
	JMP <127, 606
	JMP <127, 606
	JMP <127, 606
	JMP <121, 105
	JMN -1, @-20
	SLT -7, @2
	JMP <121, 105
	ADD 270, 60
	SPL 0, #-12
	SPL 0, #-12
	SPL 0, #-12
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-20
	SPL <127, 100
	JMZ 171, 103
	DJN -1, <-94
	JMZ 301, 0
	JMZ 301, 0
	MOV -1, <-20
	MOV -97, <-40
	MOV -7, <-20
	SUB -7, <-29
	ADD 270, 0
	MOV -7, <-20
	MOV <171, 103
	SUB #12, @10
	MOV <171, 103
	CMP 207, <-157
	SUB @121, 105
	JMZ 301, 0
	MOV -7, <-20
	SUB @121, 106
	DJN -1, @-20
	JMP @12, #200
	JMZ 301, 0
	SPL 0, #-12
	MOV -1, <-20
	SPL 0, #-12
	MOV -7, <-20
	SPL 0, #-12
	CMP -207, <-120
