{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694740244555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694740244555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 08:10:44 2023 " "Processing started: Fri Sep 15 08:10:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694740244555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740244555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_VGA -c Basic_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_VGA -c Basic_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740244555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694740245051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694740245051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Basic_VGA-MAX_10 " "Found design unit 1: Basic_VGA-MAX_10" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694740251758 ""} { "Info" "ISGN_ENTITY_NAME" "1 Basic_VGA " "Found entity 1: Basic_VGA" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694740251758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-SYN " "Found design unit 1: vgapll-SYN" {  } { { "VGAPLL.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/VGAPLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694740251758 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/VGAPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694740251758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_VGA " "Elaborating entity \"Basic_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694740251908 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Red Basic_VGA.vhd(185) " "VHDL Process Statement warning at Basic_VGA.vhd(185): inferring latch(es) for signal or variable \"Red\", which holds its previous value in one or more paths through the process" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Blue Basic_VGA.vhd(185) " "VHDL Process Statement warning at Basic_VGA.vhd(185): inferring latch(es) for signal or variable \"Blue\", which holds its previous value in one or more paths through the process" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Green Basic_VGA.vhd(185) " "VHDL Process Statement warning at Basic_VGA.vhd(185): inferring latch(es) for signal or variable \"Green\", which holds its previous value in one or more paths through the process" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[0\] Basic_VGA.vhd(185) " "Inferred latch for \"Green\[0\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[1\] Basic_VGA.vhd(185) " "Inferred latch for \"Green\[1\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[2\] Basic_VGA.vhd(185) " "Inferred latch for \"Green\[2\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Green\[3\] Basic_VGA.vhd(185) " "Inferred latch for \"Green\[3\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[0\] Basic_VGA.vhd(185) " "Inferred latch for \"Blue\[0\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[1\] Basic_VGA.vhd(185) " "Inferred latch for \"Blue\[1\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[2\] Basic_VGA.vhd(185) " "Inferred latch for \"Blue\[2\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Blue\[3\] Basic_VGA.vhd(185) " "Inferred latch for \"Blue\[3\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[0\] Basic_VGA.vhd(185) " "Inferred latch for \"Red\[0\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[1\] Basic_VGA.vhd(185) " "Inferred latch for \"Red\[1\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[2\] Basic_VGA.vhd(185) " "Inferred latch for \"Red\[2\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Red\[3\] Basic_VGA.vhd(185) " "Inferred latch for \"Red\[3\]\" at Basic_VGA.vhd(185)" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 "|Basic_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL VGAPLL:pll " "Elaborating entity \"VGAPLL\" for hierarchy \"VGAPLL:pll\"" {  } { { "Basic_VGA.vhd" "pll" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694740251921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAPLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "altpll_component" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/VGAPLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694740252188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAPLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/VGAPLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694740252190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAPLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGAPLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252190 ""}  } { { "VGAPLL.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/VGAPLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1694740252190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_altpll " "Found entity 1: VGAPLL_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/db/vgapll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694740252270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740252270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL_altpll VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated " "Elaborating entity \"VGAPLL_altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694740252270 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Red\[3\]\$latch Red\[0\]\$latch " "Duplicate LATCH primitive \"Red\[3\]\$latch\" merged with LATCH primitive \"Red\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Red\[2\]\$latch Red\[0\]\$latch " "Duplicate LATCH primitive \"Red\[2\]\$latch\" merged with LATCH primitive \"Red\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Red\[1\]\$latch Red\[0\]\$latch " "Duplicate LATCH primitive \"Red\[1\]\$latch\" merged with LATCH primitive \"Red\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Blue\[3\]\$latch Blue\[0\]\$latch " "Duplicate LATCH primitive \"Blue\[3\]\$latch\" merged with LATCH primitive \"Blue\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Blue\[2\]\$latch Blue\[0\]\$latch " "Duplicate LATCH primitive \"Blue\[2\]\$latch\" merged with LATCH primitive \"Blue\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Blue\[1\]\$latch Blue\[0\]\$latch " "Duplicate LATCH primitive \"Blue\[1\]\$latch\" merged with LATCH primitive \"Blue\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Green\[3\]\$latch Green\[0\]\$latch " "Duplicate LATCH primitive \"Green\[3\]\$latch\" merged with LATCH primitive \"Green\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Green\[2\]\$latch Green\[0\]\$latch " "Duplicate LATCH primitive \"Green\[2\]\$latch\" merged with LATCH primitive \"Green\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Green\[1\]\$latch Green\[0\]\$latch " "Duplicate LATCH primitive \"Green\[1\]\$latch\" merged with LATCH primitive \"Green\[0\]\$latch\"" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1694740252768 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1694740252768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Red\[0\]\$latch " "Latch Red\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Seclector\[1\] " "Ports D and ENA on the latch are fed by the same signal Seclector\[1\]" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR XX\[7\] " "Ports ENA and CLR on the latch are fed by the same signal XX\[7\]" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694740252768 ""}  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694740252768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Blue\[0\]\$latch " "Latch Blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Seclector\[1\] " "Ports D and ENA on the latch are fed by the same signal Seclector\[1\]" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR XX\[7\] " "Ports ENA and CLR on the latch are fed by the same signal XX\[7\]" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694740252768 ""}  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694740252768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Green\[0\]\$latch " "Latch Green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Seclector\[1\] " "Ports D and ENA on the latch are fed by the same signal Seclector\[1\]" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694740252768 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR XX\[7\] " "Ports ENA and CLR on the latch are fed by the same signal XX\[7\]" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1694740252768 ""}  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 185 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1694740252768 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 11 -1 0 } } { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 14 -1 0 } } { "Basic_VGA.vhd" "" { Text "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Basic_VGA.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1694740252768 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1694740252768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694740252918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694740253244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694740253559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694740253559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694740253846 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694740253846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694740253846 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1694740253846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694740253846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694740253856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 08:10:53 2023 " "Processing ended: Fri Sep 15 08:10:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694740253856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694740253856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694740253856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694740253856 ""}
