
`timescale 1ns / 100ps

module test;


wire  Y;

reg  A, B, C, D;



OAI22X1 top(Y, A, B, C, D); 
 
