// Seed: 2096645029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = -1;
  assign module_2.type_7 = 0;
  assign id_4 = 1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1
);
  wire id_3;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2;
  tri0 id_2, id_3;
  uwire id_4 = id_2;
  assign id_3 = id_1 - -1;
  assign id_1 = -1'b0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
