<stg><name>fpga_top_processInputChannel.0</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="14" to="15">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="15" to="16">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ch_out_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %ch_out_V)

]]></node>
<StgValue><ssdm name="ch_out_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %ci_in_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %ci_in_V)

]]></node>
<StgValue><ssdm name="ci_in_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %x_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %x_V)

]]></node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %y_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %y_V)

]]></node>
<StgValue><ssdm name="y_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="10" op_0_bw="64">
<![CDATA[
:4  %ch_out_V_channel = alloca i10, align 2

]]></node>
<StgValue><ssdm name="ch_out_V_channel"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="10" op_0_bw="64">
<![CDATA[
:5  %ci_in_V_channel = alloca i10, align 2

]]></node>
<StgValue><ssdm name="ci_in_V_channel"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="31" st_id="9" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="32" st_id="10" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="33" st_id="11" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="34" st_id="12" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="35" st_id="13" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="36" st_id="14" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="307" op_0_bw="307" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10">
<![CDATA[
:11  %call_ret = call fastcc { i19, float, float, float, float, float, float, float, float, float } @fpga_top_preloadPixelsAndPrecalcCIoffse(i9 %y_V_read, i9 %x_V_read, i10 %ci_in_V_read, i10 %ch_out_V_read, i10* %ci_in_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="37" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="19" op_0_bw="307">
<![CDATA[
:12  %ci_offset_V = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 0

]]></node>
<StgValue><ssdm name="ci_offset_V"/></StgValue>
</operation>

<operation id="38" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="307">
<![CDATA[
:13  %pixel_buffer_0 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 1

]]></node>
<StgValue><ssdm name="pixel_buffer_0"/></StgValue>
</operation>

<operation id="39" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="307">
<![CDATA[
:14  %pixel_buffer_1 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 2

]]></node>
<StgValue><ssdm name="pixel_buffer_1"/></StgValue>
</operation>

<operation id="40" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="307">
<![CDATA[
:15  %pixel_buffer_2 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 3

]]></node>
<StgValue><ssdm name="pixel_buffer_2"/></StgValue>
</operation>

<operation id="41" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="307">
<![CDATA[
:16  %pixel_buffer_3 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 4

]]></node>
<StgValue><ssdm name="pixel_buffer_3"/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="307">
<![CDATA[
:17  %pixel_buffer_4 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 5

]]></node>
<StgValue><ssdm name="pixel_buffer_4"/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="307">
<![CDATA[
:18  %pixel_buffer_5 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 6

]]></node>
<StgValue><ssdm name="pixel_buffer_5"/></StgValue>
</operation>

<operation id="44" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="307">
<![CDATA[
:19  %pixel_buffer_6 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 7

]]></node>
<StgValue><ssdm name="pixel_buffer_6"/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="307">
<![CDATA[
:20  %pixel_buffer_7 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 8

]]></node>
<StgValue><ssdm name="pixel_buffer_7"/></StgValue>
</operation>

<operation id="46" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="307">
<![CDATA[
:21  %pixel_buffer_8 = extractvalue { i19, float, float, float, float, float, float, float, float, float } %call_ret, 9

]]></node>
<StgValue><ssdm name="pixel_buffer_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="47" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="19" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
:22  call fastcc void @fpga_top_processAllCHout1(i10* %ch_out_V_channel, i10* %ci_in_V_channel, i19 %ci_offset_V, float %pixel_buffer_0, float %pixel_buffer_1, float %pixel_buffer_2, float %pixel_buffer_3, float %pixel_buffer_4, float %pixel_buffer_5, float %pixel_buffer_6, float %pixel_buffer_7, float %pixel_buffer_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="48" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str18053794) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @ci_in_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i10* %ci_in_V_channel, i10* %ci_in_V_channel)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i10* %ci_in_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
:9  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @ch_out_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i10* %ch_out_V_channel, i10* %ch_out_V_channel)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="52" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i10* %ch_out_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="19" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
:22  call fastcc void @fpga_top_processAllCHout1(i10* %ch_out_V_channel, i10* %ci_in_V_channel, i19 %ci_offset_V, float %pixel_buffer_0, float %pixel_buffer_1, float %pixel_buffer_2, float %pixel_buffer_3, float %pixel_buffer_4, float %pixel_buffer_5, float %pixel_buffer_6, float %pixel_buffer_7, float %pixel_buffer_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="0">
<![CDATA[
:23  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
