# Reading pref.tcl
# do SaleTerminal_run_msim_rtl_verilog.do
# if ![file isdirectory SaleTerminal_iputf_libs] {
# 	file mkdir SaleTerminal_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL_sim/VGA_PLL.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:47 on Jun 20,2021
# vlog -reportprogress 300 D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL_sim/VGA_PLL.vo 
# -- Compiling module VGA_PLL
# 
# Top level modules:
# 	VGA_PLL
# End time: 22:41:48 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:49 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v 
# -- Compiling module Encoder16x4
# 
# Top level modules:
# 	Encoder16x4
# End time: 22:41:49 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:49 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.v 
# -- Compiling module encoder8x3
# 
# Top level modules:
# 	encoder8x3
# End time: 22:41:49 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:49 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v 
# -- Compiling module ButtonManager
# 
# Top level modules:
# 	ButtonManager
# End time: 22:41:49 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:49 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v 
# -- Compiling module BarcodeController
# 
# Top level modules:
# 	BarcodeController
# End time: 22:41:49 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:49 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v 
# -- Compiling module Segment7
# 
# Top level modules:
# 	Segment7
# End time: 22:41:49 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:49 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v 
# -- Compiling module ImageROM
# 
# Top level modules:
# 	ImageROM
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v 
# -- Compiling module HVSync_Generator
# 
# Top level modules:
# 	HVSync_Generator
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v 
# -- Compiling module BarcodeShiftRegister
# 
# Top level modules:
# 	BarcodeShiftRegister
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v 
# -- Compiling module ImageLocator
# 
# Top level modules:
# 	ImageLocator
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v 
# -- Compiling module ButtonDebouncer
# 
# Top level modules:
# 	ButtonDebouncer
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v 
# -- Compiling module ButtonLevelPulseConverter
# 
# Top level modules:
# 	ButtonLevelPulseConverter
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v 
# -- Compiling module ButtonController
# 
# Top level modules:
# 	ButtonController
# End time: 22:41:50 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:50 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v 
# -- Compiling module SwitchDebouncer
# 
# Top level modules:
# 	SwitchDebouncer
# End time: 22:41:51 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:51 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v 
# -- Compiling module Barcode2ProductID
# 
# Top level modules:
# 	Barcode2ProductID
# End time: 22:41:51 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:51 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v 
# -- Compiling module Direction2ProductID
# 
# Top level modules:
# 	Direction2ProductID
# End time: 22:41:51 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:41:51 on Jun 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EE/EE314/Project/QuartusProjectFiles" D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v 
# -- Compiling module StateMachine
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(163): (vlog-2730) Undefined variable: 'State0_Start'.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(166): (vlog-13282) 'State0_Start' already declared in this scope.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(183): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(185): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(187): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(247): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(254): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(276): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(326): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(340): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(348): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:41:51 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./SaleTerminal_run_msim_rtl_verilog.do line 35
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/EE/EE314/Project/QuartusProjectFiles {D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v}"
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:42:30 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v 
# -- Compiling module SaleTerminal
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): (vlog-2388) 'ProductID_out' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(98).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(140): (vlog-2388) 'Barcode_Enable_Pulse' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(123).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(141): (vlog-2388) 'RSTN_BarcodeController_Pulse' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(124).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(142): (vlog-2388) 'Barcode_Digit_out' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(125).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(145): (vlog-2388) 'BarcodeDigitCompleted' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(97).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(146): (vlog-2388) 'Barcode_Digit_0' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(93).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(147): (vlog-2388) 'Barcode_Digit_1' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(94).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(148): (vlog-2388) 'Barcode_Digit_2' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(95).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(149): (vlog-2388) 'Barcode_Digit_3' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(96).
# End time: 22:42:30 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:32 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v 
# -- Compiling module SaleTerminal_tb
# 
# Top level modules:
# 	SaleTerminal_tb
# End time: 22:43:32 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 22:43:39 on Jun 20,2021
# Loading work.SaleTerminal_tb
# ** Error: (vsim-3033) Instantiation of 'SaleTerminal' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v Line: 26
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Error loading design
# End time: 22:43:40 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:53 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v 
# -- Compiling module SaleTerminal
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): (vlog-2388) 'ProductID_out' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(98).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(140): (vlog-2388) 'Barcode_Enable_Pulse' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(123).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(141): (vlog-2388) 'RSTN_BarcodeController_Pulse' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(124).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(142): (vlog-2388) 'Barcode_Digit_out' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(125).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(145): (vlog-2388) 'BarcodeDigitCompleted' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(97).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(146): (vlog-2388) 'Barcode_Digit_0' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(93).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(147): (vlog-2388) 'Barcode_Digit_1' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(94).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(148): (vlog-2388) 'Barcode_Digit_2' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(95).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(149): (vlog-2388) 'Barcode_Digit_3' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(96).
# End time: 22:43:53 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v 
# -- Compiling module SaleTerminal
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(144): (vlog-2388) 'BarcodeDigitCompleted' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(98).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(145): (vlog-2388) 'Barcode_Digit_0' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(94).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(146): (vlog-2388) 'Barcode_Digit_1' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(95).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(147): (vlog-2388) 'Barcode_Digit_2' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(96).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(148): (vlog-2388) 'Barcode_Digit_3' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(97).
# End time: 22:45:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:28 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v 
# -- Compiling module SaleTerminal
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(130): (vlog-2388) 'BarcodeDigitCompleted' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(110).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(131): (vlog-2388) 'Barcode_Digit_0' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(132): (vlog-2388) 'Barcode_Digit_1' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(107).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(133): (vlog-2388) 'Barcode_Digit_2' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(108).
# ** Error (suppressible): D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(134): (vlog-2388) 'Barcode_Digit_3' already declared in this scope (SaleTerminal) at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(109).
# End time: 22:46:28 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:46:53 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v 
# -- Compiling module SaleTerminal
# 
# Top level modules:
# 	SaleTerminal
# End time: 22:46:53 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 22:46:59 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL_sim/VGA_PLL.vo Line: 46
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# ** Error: (vsim-3033) Instantiation of 'PixelController' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v Line: 113
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'StateMachine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# ** Error: (vsim-3033) Instantiation of 'HoverController' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 157
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'LED_Controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 172
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Error loading design
# End time: 22:46:59 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:12 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v 
# -- Compiling module HoverController
# 
# Top level modules:
# 	HoverController
# End time: 22:47:12 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 22:47:16 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL_sim/VGA_PLL.vo Line: 46
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# ** Error: (vsim-3033) Instantiation of 'PixelController' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v Line: 113
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'StateMachine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# ** Error: (vsim-3033) Instantiation of 'Decoder4x16' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v Line: 49
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) Instantiation of 'LED_Controller' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 172
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Error loading design
# End time: 22:47:16 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder3x8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:28 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder3x8.v 
# -- Compiling module Decoder3x8
# 
# Top level modules:
# 	Decoder3x8
# End time: 22:47:28 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:31 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v 
# -- Compiling module Decoder4x16
# 
# Top level modules:
# 	Decoder4x16
# End time: 22:47:31 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:41 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v 
# -- Compiling module Barcode2ProductID
# 
# Top level modules:
# 	Barcode2ProductID
# End time: 22:47:41 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:41 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v 
# -- Compiling module BarcodeController
# 
# Top level modules:
# 	BarcodeController
# End time: 22:47:41 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:41 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v 
# -- Compiling module BarcodeShiftRegister
# 
# Top level modules:
# 	BarcodeShiftRegister
# End time: 22:47:41 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:41 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v 
# -- Compiling module ButtonController
# 
# Top level modules:
# 	ButtonController
# End time: 22:47:41 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:41 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v 
# -- Compiling module ButtonDebouncer
# 
# Top level modules:
# 	ButtonDebouncer
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v 
# -- Compiling module ButtonLevelPulseConverter
# 
# Top level modules:
# 	ButtonLevelPulseConverter
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v 
# -- Compiling module ButtonManager
# 
# Top level modules:
# 	ButtonManager
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder3x8.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder3x8.v 
# -- Compiling module Decoder3x8
# 
# Top level modules:
# 	Decoder3x8
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v 
# -- Compiling module Decoder4x16
# 
# Top level modules:
# 	Decoder4x16
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v 
# -- Compiling module Direction2ProductID
# 
# Top level modules:
# 	Direction2ProductID
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.v 
# -- Compiling module encoder8x3
# 
# Top level modules:
# 	encoder8x3
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.v 
# -- Compiling module Encoder16x4
# 
# Top level modules:
# 	Encoder16x4
# End time: 22:47:42 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:42 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v 
# -- Compiling module HoverController
# 
# Top level modules:
# 	HoverController
# End time: 22:47:43 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:43 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v 
# -- Compiling module HVSync_Generator
# 
# Top level modules:
# 	HVSync_Generator
# End time: 22:47:43 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:43 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v 
# -- Compiling module Image_Shape_Submodule
# 
# Top level modules:
# 	Image_Shape_Submodule
# End time: 22:47:43 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:43 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v 
# -- Compiling module ImageLocator
# 
# Top level modules:
# 	ImageLocator
# End time: 22:47:43 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:43 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v 
# -- Compiling module ImageROM
# 
# Top level modules:
# 	ImageROM
# End time: 22:47:43 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageROM_syn.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:43 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageROM_syn.v 
# -- Compiling module ImageROM_decode
# -- Compiling module ImageROM_mux
# -- Compiling module ImageROM_altsyncram
# -- Compiling module ImageROM
# 
# Top level modules:
# 	ImageROM
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/LED_Controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/LED_Controller.v 
# -- Compiling module LED_Controller
# 
# Top level modules:
# 	LED_Controller
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/PixelController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/PixelController.v 
# -- Compiling module PixelController
# 
# Top level modules:
# 	PixelController
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v 
# -- Compiling module SaleTerminal
# 
# Top level modules:
# 	SaleTerminal
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v 
# -- Compiling module SaleTerminal_tb
# 
# Top level modules:
# 	SaleTerminal_tb
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v 
# -- Compiling module Segment7
# 
# Top level modules:
# 	Segment7
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v 
# -- Compiling module StateMachine
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(163): (vlog-2730) Undefined variable: 'State0_Start'.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(166): (vlog-13282) 'State0_Start' already declared in this scope.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(183): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(185): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(187): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(247): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(254): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(276): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(326): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(340): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(348): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:47:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:44 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v 
# -- Compiling module SwitchDebouncer
# 
# Top level modules:
# 	SwitchDebouncer
# End time: 22:47:45 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_Contoller_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:45 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_Contoller_tb.v 
# -- Compiling module VGA_Contoller_tb
# 
# Top level modules:
# 	VGA_Contoller_tb
# End time: 22:47:45 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:45 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 22:47:45 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:45 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v 
# -- Compiling module VGA_PLL
# 
# Top level modules:
# 	VGA_PLL
# End time: 22:47:45 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 22:48:10 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# ** Error: (vsim-3033) Instantiation of 'VGA_PLL_0002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v Line: 15
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# ** Error: (vsim-3033) Instantiation of 'ImageROM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v Line: 45
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# ** Error: (vsim-3033) Instantiation of 'StateMachine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 22:48:10 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:19 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v 
# -- Compiling module StateMachine
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(163): (vlog-2730) Undefined variable: 'State0_Start'.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(166): (vlog-13282) 'State0_Start' already declared in this scope.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(183): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(185): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(187): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(247): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(254): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(276): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(326): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(340): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(348): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:48:19 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:48:47 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v 
# -- Compiling module StateMachine
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(182): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(184): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(186): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(246): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(253): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(275): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(325): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(339): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v(347): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:48:47 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:41 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v 
# -- Compiling module StateMachine
# 
# Top level modules:
# 	StateMachine
# End time: 22:49:41 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 22:49:46 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# ** Error: (vsim-3033) Instantiation of 'VGA_PLL_0002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v Line: 15
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# ** Error: (vsim-3033) Instantiation of 'ImageROM' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/Image_Shape_Submodule.v Line: 45
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 22:49:46 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:58 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v 
# -- Compiling module ImageROM
# 
# Top level modules:
# 	ImageROM
# End time: 22:49:58 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 22:50:02 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# ** Error: (vsim-3033) Instantiation of 'VGA_PLL_0002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v Line: 15
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0/ImageROM_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 59
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 22:50:02 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim work.SaleTerminal_tb -L altera_lnsim_ver -L altera_mf_ver
# vsim work.SaleTerminal_tb -L altera_lnsim_ver -L altera_mf_ver 
# Start time: 22:50:34 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# ** Error: (vsim-3033) Instantiation of 'VGA_PLL_0002' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v Line: 15
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 22:50:34 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:50:47 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v 
# -- Compiling module VGA_PLL_0002
# 
# Top level modules:
# 	VGA_PLL_0002
# End time: 22:50:47 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L altera_lnsim_ver -L altera_mf_ver work.SaleTerminal_tb
# vsim -L altera_lnsim_ver -L altera_mf_ver work.SaleTerminal_tb 
# Start time: 22:51:05 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
add wave -position insertpoint  \
sim:/SaleTerminal_tb/CLOCK_50 \
sim:/SaleTerminal_tb/RESET_N \
sim:/SaleTerminal_tb/KEY \
sim:/SaleTerminal_tb/SW \
sim:/SaleTerminal_tb/VGA_R \
sim:/SaleTerminal_tb/VGA_G \
sim:/SaleTerminal_tb/VGA_B \
sim:/SaleTerminal_tb/VGA_CLK \
sim:/SaleTerminal_tb/VGA_HS \
sim:/SaleTerminal_tb/VGA_VS \
sim:/SaleTerminal_tb/VGA_BLANK_N \
sim:/SaleTerminal_tb/VGA_SYNC_N
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CleanSWOut
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductQuantity
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Dir_in \
sim:/SaleTerminal_tb/SaleTerminal_inst0/State
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Enable_Pulse
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/RSTN_BarcodeController_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_out
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductID_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/BarcodeDigitCompleted \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_0 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_1 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_2 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_3
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedProductList
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/SelectedProductID
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/SW12
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedBarcodeOut
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedDecoderOut
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
run -all
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 7 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
# WARNING: No extended dataflow license exists
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/wave.do
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:00:53 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v 
# -- Compiling module SaleTerminal_tb
# 
# Top level modules:
# 	SaleTerminal_tb
# End time: 23:00:53 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
run
run
run
run
run
run
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:01:56 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v 
# -- Compiling module SaleTerminal_tb
# 
# Top level modules:
# 	SaleTerminal_tb
# End time: 23:01:56 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
change sim:/SaleTerminal_tb/KEY 1111
run -all
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 7 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.SaleTerminal_tb
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
vsim work.SaleTerminal_tb
# End time: 23:03:49 on Jun 20,2021, Elapsed time: 0:12:44
# Errors: 0, Warnings: 24
# vsim work.SaleTerminal_tb 
# Start time: 23:03:49 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0/ImageROM_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 59
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 23:03:50 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vsim work.SaleTerminal_tb -L altera_mf_ver -L altera_lnsim_ver
# vsim work.SaleTerminal_tb -L altera_mf_ver -L altera_lnsim_ver 
# Start time: 23:04:16 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
add wave -position insertpoint  \
sim:/SaleTerminal_tb/KEY \
sim:/SaleTerminal_tb/SW \
sim:/SaleTerminal_tb/VGA_R \
sim:/SaleTerminal_tb/VGA_G \
sim:/SaleTerminal_tb/VGA_B \
sim:/SaleTerminal_tb/VGA_CLK \
sim:/SaleTerminal_tb/VGA_HS \
sim:/SaleTerminal_tb/VGA_VS \
sim:/SaleTerminal_tb/VGA_BLANK_N \
sim:/SaleTerminal_tb/VGA_SYNC_N
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CleanSWOut \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductQuantity \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Dir_in \
sim:/SaleTerminal_tb/SaleTerminal_inst0/State \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Enable_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/RSTN_BarcodeController_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductID_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_0 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_1 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_2 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_3
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/SelectedProductID \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/DecoderOut \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedDecoderOut
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:06:35 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v 
# -- Compiling module SaleTerminal_tb
# 
# Top level modules:
# 	SaleTerminal_tb
# End time: 23:06:35 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# End time: 23:06:41 on Jun 20,2021, Elapsed time: 0:02:25
# Errors: 0, Warnings: 24
# vsim work.SaleTerminal_tb 
# Start time: 23:06:41 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0/ImageROM_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 59
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 23:06:41 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim work.SaleTerminal_tb -L altera_lnsim_ver -L altera_mf_ver
# vsim work.SaleTerminal_tb -L altera_lnsim_ver -L altera_mf_ver 
# Start time: 23:07:09 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
add wave -position insertpoint  \
sim:/SaleTerminal_tb/KEY \
sim:/SaleTerminal_tb/SW \
sim:/SaleTerminal_tb/VGA_R \
sim:/SaleTerminal_tb/VGA_G \
sim:/SaleTerminal_tb/VGA_B \
sim:/SaleTerminal_tb/VGA_CLK \
sim:/SaleTerminal_tb/VGA_HS \
sim:/SaleTerminal_tb/VGA_VS \
sim:/SaleTerminal_tb/VGA_BLANK_N \
sim:/SaleTerminal_tb/VGA_SYNC_N
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CleanSWOut \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductQuantity \
sim:/SaleTerminal_tb/SaleTerminal_inst0/BasketController_Enable_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Dir_in \
sim:/SaleTerminal_tb/SaleTerminal_inst0/State \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Enable_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/RSTN_BarcodeController_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductID_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_0 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_1 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_2 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_3
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/DecoderOut \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HoverController_inst0/HighlightedDecoderOut
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
run -all
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 7 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/wave.do
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CleanSWOut
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/KEY_Reg
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 7 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:24:37 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v 
# -- Compiling module SwitchDebouncer
# 
# Top level modules:
# 	SwitchDebouncer
# End time: 23:24:37 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# End time: 23:24:44 on Jun 20,2021, Elapsed time: 0:17:35
# Errors: 0, Warnings: 24
# vsim work.SaleTerminal_tb 
# Start time: 23:24:44 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0/ImageROM_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 59
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 23:24:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim -L altera_mf_ver altera_lnsim_ver
# vsim -L altera_mf_ver altera_lnsim_ver 
# Start time: 23:25:12 on Jun 20,2021
# ** Error: (vsim-3170) Could not find 'altera_lnsim_ver'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Error loading design
# End time: 23:25:12 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L altera_mf_ver altera_lnsim_ver
# vsim -L altera_mf_ver altera_lnsim_ver 
# Start time: 23:25:35 on Jun 20,2021
# ** Error: (vsim-3170) Could not find 'altera_lnsim_ver'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Error loading design
# End time: 23:25:36 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -L altera_mf_ver -L altera_lnsim_ver work.SaleTerminal_tb
# vsim -L altera_mf_ver -L altera_lnsim_ver work.SaleTerminal_tb 
# Start time: 23:26:01 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
add wave -position insertpoint  \
sim:/SaleTerminal_tb/CLOCK_50 \
sim:/SaleTerminal_tb/RESET_N \
sim:/SaleTerminal_tb/KEY \
sim:/SaleTerminal_tb/SW \
sim:/SaleTerminal_tb/VGA_R \
sim:/SaleTerminal_tb/VGA_G \
sim:/SaleTerminal_tb/VGA_B \
sim:/SaleTerminal_tb/VGA_CLK \
sim:/SaleTerminal_tb/VGA_HS \
sim:/SaleTerminal_tb/VGA_VS \
sim:/SaleTerminal_tb/VGA_BLANK_N \
sim:/SaleTerminal_tb/VGA_SYNC_N
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/KEY_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/CleanSWOut \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductQuantity \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Dir_in \
sim:/SaleTerminal_tb/SaleTerminal_inst0/State \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Enable_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/RSTN_BarcodeController_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductID_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_0 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_1 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_2 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_3
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/KEY_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CleanSWOut \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CleanButtonOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/wave.do
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 7 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/ButtonManager_inst0/SW
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:33:04 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v 
# -- Compiling module ButtonManager
# ** Error: D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v(29): (vlog-2730) Undefined variable: 'SW'.
# End time: 23:33:04 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:33:25 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v 
# -- Compiling module ButtonManager
# 
# Top level modules:
# 	ButtonManager
# End time: 23:33:26 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -L altera_lnsim_ver work.SaleTerminal_tb
# End time: 23:33:43 on Jun 20,2021, Elapsed time: 0:07:42
# Errors: 0, Warnings: 24
# vsim -L altera_mf_ver -L altera_lnsim_ver work.SaleTerminal_tb 
# Start time: 23:33:44 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) Port 'SW' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/ButtonManager_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v Line: 113
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
# Error loading design
# End time: 23:33:44 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 24
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 23:34:27 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0/ImageROM_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 59
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 23:34:28 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vsim work.SaleTerminal_tb -L altera_lnsim_ver -L altera_mf_ver
# vsim work.SaleTerminal_tb -L altera_lnsim_ver -L altera_mf_ver 
# Start time: 23:34:57 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3063) Port 'SW' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/ButtonManager_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v Line: 113
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
# Error loading design
# End time: 23:34:58 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 24
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:16 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v 
# -- Compiling module ButtonManager
# 
# Top level modules:
# 	ButtonManager
# End time: 23:35:17 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:35:19 on Jun 20,2021
# vlog -reportprogress 300 -work work D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v 
# -- Compiling module ButtonController
# 
# Top level modules:
# 	ButtonController
# End time: 23:35:19 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SaleTerminal_tb
# vsim work.SaleTerminal_tb 
# Start time: 23:35:23 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# ** Error: (vsim-3033) Instantiation of 'altera_pll' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixelController_inst0/Image_Shape_Submodule_inst0/ImageROM_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v Line: 59
#         Searched libraries:
#             D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/rtl_work
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Error loading design
# End time: 23:35:23 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim work.SaleTerminal_tb -L altera_mf_ver -L altera_lnsim_ver
# vsim work.SaleTerminal_tb -L altera_mf_ver -L altera_lnsim_ver 
# Start time: 23:35:46 on Jun 20,2021
# Loading work.SaleTerminal_tb
# Loading work.SaleTerminal
# Loading work.ButtonController
# Loading work.ButtonDebouncer
# Loading work.SwitchDebouncer
# Loading work.ButtonManager
# Loading work.ButtonLevelPulseConverter
# Loading work.VGA_Controller
# Loading work.VGA_PLL
# Loading work.VGA_PLL_0002
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.HVSync_Generator
# Loading work.PixelController
# Loading work.Image_Shape_Submodule
# Loading work.ImageROM
# Loading altera_mf_ver.altsyncram
# Loading work.ImageLocator
# Loading work.Encoder16x4
# Loading work.encoder8x3
# Loading work.StateMachine
# Loading work.Barcode2ProductID
# Loading work.Direction2ProductID
# Loading work.BarcodeController
# Loading work.BarcodeShiftRegister
# Loading work.Segment7
# Loading work.HoverController
# Loading work.Decoder4x16
# Loading work.Decoder3x8
# Loading work.LED_Controller
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_pll_i'.  Expected 26, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_PLL_inst0/vga_pll_inst/altera_pll_i File: D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v Line: 78
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v(78): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'StateMachine_inst0'.  Expected 19, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /SaleTerminal_tb/SaleTerminal_inst0/StateMachine_inst0 File: D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v Line: 106
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'KEY_En'.
# ** Warning: (vsim-3722) D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.v(106): [TFMPC] - Missing connection for port 'BasketProductNum'.
add wave -position insertpoint  \
sim:/SaleTerminal_tb/CLOCK_50 \
sim:/SaleTerminal_tb/RESET_N \
sim:/SaleTerminal_tb/KEY \
sim:/SaleTerminal_tb/SW \
sim:/SaleTerminal_tb/VGA_R \
sim:/SaleTerminal_tb/VGA_G \
sim:/SaleTerminal_tb/VGA_B \
sim:/SaleTerminal_tb/VGA_CLK \
sim:/SaleTerminal_tb/VGA_HS \
sim:/SaleTerminal_tb/VGA_VS \
sim:/SaleTerminal_tb/VGA_BLANK_N \
sim:/SaleTerminal_tb/VGA_SYNC_N
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CMD_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/KEY_En \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CMD_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/KEY_Reg \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ButtonController_inst0/CleanSWOut
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductQuantity
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Dir_in \
sim:/SaleTerminal_tb/SaleTerminal_inst0/State \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Enable_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/RSTN_BarcodeController_Pulse \
sim:/SaleTerminal_tb/SaleTerminal_inst0/Barcode_Digit_out \
sim:/SaleTerminal_tb/SaleTerminal_inst0/ProductID_out
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/BarcodeController_inst0/Barcode_Digit_0 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/BarcodeController_inst0/Barcode_Digit_1 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/BarcodeController_inst0/Barcode_Digit_2 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/BarcodeController_inst0/Barcode_Digit_3
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/CLOCK_50 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/RESET_N \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/HighlightedProductList \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/SW2 \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_R \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_G \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_B \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_CLK \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_HS \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_VS \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_BLANK_N \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/VGA_SYNC_N
add wave -position insertpoint  \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/PixBux_wire \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/CounterX \
sim:/SaleTerminal_tb/SaleTerminal_inst0/VGA_Controller_inst0/CounterY
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/EE314/Project/QuartusProjectFiles/simulation/modelsim/wave.do
run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = SaleTerminal_tb.SaleTerminal_inst0.VGA_Controller_inst0.VGA_PLL_inst0.vga_pll_inst.altera_pll_i.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 40 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 12500.000000
# Info: output_clock_low_period = 12500.000000
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 7 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
run
run
run
run
run
run
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 14 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
run
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 21 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
run
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 28 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
run -continue
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 35 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
run
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 42 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
run -all
# ** Note: $stop    : D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v(105)
#    Time: 49 us  Iteration: 0  Instance: /SaleTerminal_tb
# Break in Module SaleTerminal_tb at D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal_tb.v line 105
# End time: 23:45:47 on Jun 20,2021, Elapsed time: 0:10:01
# Errors: 0, Warnings: 24
