<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_DMA_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_DMA_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 DMA</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Enhanced direct memory access controller</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_DMA_CR - Control Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_DMA_ES - Error Status Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_DMA_ERQ - Enable Request Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_DMA_EEI - Enable Error Interrupt Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_DMA_CEEI - Clear Enable Error Interrupt Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_DMA_SEEI - Set Enable Error Interrupt Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_DMA_CERQ - Clear Enable Request Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_DMA_SERQ - Set Enable Request Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_DMA_CDNE - Clear DONE Status Bit Register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_DMA_SSRT - Set START Bit Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_DMA_CERR - Clear Error Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_DMA_CINT - Clear Interrupt Request Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * - HW_DMA_INT - Interrupt Request Register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - HW_DMA_ERR - Error Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * - HW_DMA_HRS - Hardware Request Status Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * - HW_DMA_DCHPRIn - Channel n Priority Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * - HW_DMA_TCDn_SADDR - TCD Source Address</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * - HW_DMA_TCDn_SOFF - TCD Signed Source Address Offset</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * - HW_DMA_TCDn_ATTR - TCD Transfer Attributes</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * - HW_DMA_TCDn_NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Disabled)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * - HW_DMA_TCDn_NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * - HW_DMA_TCDn_NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> * - HW_DMA_TCDn_SLAST - TCD Last Source Address Adjustment</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * - HW_DMA_TCDn_DADDR - TCD Destination Address</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * - HW_DMA_TCDn_DOFF - TCD Signed Destination Address Offset</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * - HW_DMA_TCDn_CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * - HW_DMA_TCDn_CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * - HW_DMA_TCDn_DLASTSGA - TCD Last Destination Address Adjustment/Scatter Gather Address</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * - HW_DMA_TCDn_CSR - TCD Control and Status</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * - HW_DMA_TCDn_BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * - HW_DMA_TCDn_BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * - hw_dma_t - Struct containing all module registers.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define HW_DMA_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * HW_DMA_CR - Control Register</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="union__hw__dma__cr.html">  167</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__cr.html">_hw_dma_cr</a></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    uint32_t U;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html">  170</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html">_hw_dma_cr_bitfields</a></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">  172</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 1;        </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a2b12f81c54ac2fa509103730bad39792">  173</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a2b12f81c54ac2fa509103730bad39792">EDBG</a> : 1;             </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a1cd269e7cb9d1cbd14ada2668f751b5b">  174</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a1cd269e7cb9d1cbd14ada2668f751b5b">ERCA</a> : 1;             </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#adcb569b382e70775391b99e2ce6bc0a5">  175</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#adcb569b382e70775391b99e2ce6bc0a5">RESERVED1</a> : 1;        </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a636143d83ae236d7ccac5f4aa71e293a">  176</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a636143d83ae236d7ccac5f4aa71e293a">HOE</a> : 1;              </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ad7a62260b01b485b2432a1ce314324b9">  177</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ad7a62260b01b485b2432a1ce314324b9">HALT</a> : 1;             </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7a843d4503627285ae2637a5021c2697">  178</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7a843d4503627285ae2637a5021c2697">CLM</a> : 1;              </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a04aa1950659472aac64c292519bfb52e">  179</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a04aa1950659472aac64c292519bfb52e">EMLM</a> : 1;             </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7f2a79d70952baeb6de255b3ad85011a">  180</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7f2a79d70952baeb6de255b3ad85011a">RESERVED2</a> : 8;        </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#aef15a24651da42f931310923f0728977">  181</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#aef15a24651da42f931310923f0728977">ECX</a> : 1;              </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ab597df32881181a1800da2fa93116f3f">  182</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ab597df32881181a1800da2fa93116f3f">CX</a> : 1;               </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a3e0dd703a5e877a26c24d5ce821a39c5">  183</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a3e0dd703a5e877a26c24d5ce821a39c5">RESERVED3</a> : 14;       </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    } B;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;} <a class="code" href="union__hw__dma__cr.html">hw_dma_cr_t</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define HW_DMA_CR_ADDR(x)        ((x) + 0x0U)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define HW_DMA_CR(x)             (*(__IO hw_dma_cr_t *) HW_DMA_CR_ADDR(x))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define HW_DMA_CR_RD(x)          (HW_DMA_CR(x).U)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define HW_DMA_CR_WR(x, v)       (HW_DMA_CR(x).U = (v))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define HW_DMA_CR_SET(x, v)      (HW_DMA_CR_WR(x, HW_DMA_CR_RD(x) |  (v)))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define HW_DMA_CR_CLR(x, v)      (HW_DMA_CR_WR(x, HW_DMA_CR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define HW_DMA_CR_TOG(x, v)      (HW_DMA_CR_WR(x, HW_DMA_CR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CR bitfields</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define BP_DMA_CR_EDBG       (1U)          </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define BM_DMA_CR_EDBG       (0x00000002U) </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define BS_DMA_CR_EDBG       (1U)          </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define BR_DMA_CR_EDBG(x)    (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_EDBG))</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BF_DMA_CR_EDBG(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_EDBG) &amp; BM_DMA_CR_EDBG)</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BW_DMA_CR_EDBG(x, v) (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_EDBG) = (v))</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define BP_DMA_CR_ERCA       (2U)          </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define BM_DMA_CR_ERCA       (0x00000004U) </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define BS_DMA_CR_ERCA       (1U)          </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define BR_DMA_CR_ERCA(x)    (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_ERCA))</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define BF_DMA_CR_ERCA(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_ERCA) &amp; BM_DMA_CR_ERCA)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define BW_DMA_CR_ERCA(x, v) (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_ERCA) = (v))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define BP_DMA_CR_HOE        (4U)          </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BM_DMA_CR_HOE        (0x00000010U) </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BS_DMA_CR_HOE        (1U)          </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BR_DMA_CR_HOE(x)     (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_HOE))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define BF_DMA_CR_HOE(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_HOE) &amp; BM_DMA_CR_HOE)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define BW_DMA_CR_HOE(x, v)  (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_HOE) = (v))</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define BP_DMA_CR_HALT       (5U)          </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BM_DMA_CR_HALT       (0x00000020U) </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define BS_DMA_CR_HALT       (1U)          </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BR_DMA_CR_HALT(x)    (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_HALT))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define BF_DMA_CR_HALT(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_HALT) &amp; BM_DMA_CR_HALT)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BW_DMA_CR_HALT(x, v) (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_HALT) = (v))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define BP_DMA_CR_CLM        (6U)          </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define BM_DMA_CR_CLM        (0x00000040U) </span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define BS_DMA_CR_CLM        (1U)          </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define BR_DMA_CR_CLM(x)     (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_CLM))</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define BF_DMA_CR_CLM(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_CLM) &amp; BM_DMA_CR_CLM)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define BW_DMA_CR_CLM(x, v)  (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_CLM) = (v))</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define BP_DMA_CR_EMLM       (7U)          </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define BM_DMA_CR_EMLM       (0x00000080U) </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define BS_DMA_CR_EMLM       (1U)          </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BR_DMA_CR_EMLM(x)    (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_EMLM))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BF_DMA_CR_EMLM(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_EMLM) &amp; BM_DMA_CR_EMLM)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define BW_DMA_CR_EMLM(x, v) (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_EMLM) = (v))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define BP_DMA_CR_ECX        (16U)         </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define BM_DMA_CR_ECX        (0x00010000U) </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BS_DMA_CR_ECX        (1U)          </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BR_DMA_CR_ECX(x)     (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_ECX))</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define BF_DMA_CR_ECX(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_ECX) &amp; BM_DMA_CR_ECX)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define BW_DMA_CR_ECX(x, v)  (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_ECX) = (v))</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define BP_DMA_CR_CX         (17U)         </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BM_DMA_CR_CX         (0x00020000U) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BS_DMA_CR_CX         (1U)          </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BR_DMA_CR_CX(x)      (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_CX))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define BF_DMA_CR_CX(v)      ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_CR_CX) &amp; BM_DMA_CR_CX)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define BW_DMA_CR_CX(x, v)   (BITBAND_ACCESS32(HW_DMA_CR_ADDR(x), BP_DMA_CR_CX) = (v))</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * HW_DMA_ES - Error Status Register</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="union__hw__dma__es.html">  419</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__es.html">_hw_dma_es</a></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    uint32_t U;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html">  422</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html">_hw_dma_es_bitfields</a></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    {</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a63fee3df07c2da9f1deb0b5225f91d9f">  424</a></span>&#160;        uint32_t DBE : 1;              </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a65ec6728a78b6d07131583990d1fb7d4">  425</a></span>&#160;        uint32_t SBE : 1;              </div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a2cba9270ec682aa75f284083e6f6cc13">  426</a></span>&#160;        uint32_t SGE : 1;              </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a715aca2aa38e16be7d8c1984dffad304">  427</a></span>&#160;        uint32_t NCE : 1;              </div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#af9865028871ddcbfc96b5b915cac7cdd">  428</a></span>&#160;        uint32_t DOE : 1;              </div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#af91d048ad82faad880ad54e6c924441a">  429</a></span>&#160;        uint32_t DAE : 1;              </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#af95915751d14a611d218ee15bca3a62b">  430</a></span>&#160;        uint32_t SOE : 1;              </div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#adddbdefe741f4d7f84bb1d28f87040e7">  431</a></span>&#160;        uint32_t SAE : 1;              </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a23fbc9d074a7f64b819f87507b8db905">  432</a></span>&#160;        uint32_t ERRCHN : 4;           </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a1a09de27cfee6247c66961ca4fca8238">  434</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;        </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#aafe7fea4c7d50f8d6e7c3d1bb97b4066">  435</a></span>&#160;        uint32_t CPE : 1;              </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#acbbe22e42c3ec49630ad87844bfa3388">  436</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#adcb569b382e70775391b99e2ce6bc0a5">RESERVED1</a> : 1;        </div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#af21c4764f911d86ca181504a093d7031">  437</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#aef15a24651da42f931310923f0728977">ECX</a> : 1;              </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a69caa28e98c7a33ff311551a1e2cff60">  438</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7f2a79d70952baeb6de255b3ad85011a">RESERVED2</a> : 14;       </div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html#a1c16f467e64bc9ce03c1f973fbfba89c">  439</a></span>&#160;        uint32_t VLD : 1;              </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    } B;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;} <a class="code" href="union__hw__dma__es.html">hw_dma_es_t</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define HW_DMA_ES_ADDR(x)        ((x) + 0x4U)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define HW_DMA_ES(x)             (*(__I hw_dma_es_t *) HW_DMA_ES_ADDR(x))</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define HW_DMA_ES_RD(x)          (HW_DMA_ES(x).U)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ES bitfields</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define BP_DMA_ES_DBE        (0U)          </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define BM_DMA_ES_DBE        (0x00000001U) </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define BS_DMA_ES_DBE        (1U)          </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define BR_DMA_ES_DBE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_DBE))</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define BP_DMA_ES_SBE        (1U)          </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BM_DMA_ES_SBE        (0x00000002U) </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BS_DMA_ES_SBE        (1U)          </span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define BR_DMA_ES_SBE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_SBE))</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define BP_DMA_ES_SGE        (2U)          </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define BM_DMA_ES_SGE        (0x00000004U) </span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define BS_DMA_ES_SGE        (1U)          </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define BR_DMA_ES_SGE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_SGE))</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define BP_DMA_ES_NCE        (3U)          </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define BM_DMA_ES_NCE        (0x00000008U) </span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define BS_DMA_ES_NCE        (1U)          </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define BR_DMA_ES_NCE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_NCE))</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BP_DMA_ES_DOE        (4U)          </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define BM_DMA_ES_DOE        (0x00000010U) </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define BS_DMA_ES_DOE        (1U)          </span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define BR_DMA_ES_DOE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_DOE))</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define BP_DMA_ES_DAE        (5U)          </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define BM_DMA_ES_DAE        (0x00000020U) </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define BS_DMA_ES_DAE        (1U)          </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define BR_DMA_ES_DAE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_DAE))</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BP_DMA_ES_SOE        (6U)          </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define BM_DMA_ES_SOE        (0x00000040U) </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define BS_DMA_ES_SOE        (1U)          </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define BR_DMA_ES_SOE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_SOE))</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define BP_DMA_ES_SAE        (7U)          </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BM_DMA_ES_SAE        (0x00000080U) </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define BS_DMA_ES_SAE        (1U)          </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BR_DMA_ES_SAE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_SAE))</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define BP_DMA_ES_ERRCHN     (8U)          </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define BM_DMA_ES_ERRCHN     (0x00000F00U) </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define BS_DMA_ES_ERRCHN     (4U)          </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define BR_DMA_ES_ERRCHN(x)  (HW_DMA_ES(x).B.ERRCHN)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BP_DMA_ES_CPE        (14U)         </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define BM_DMA_ES_CPE        (0x00004000U) </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define BS_DMA_ES_CPE        (1U)          </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define BR_DMA_ES_CPE(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_CPE))</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define BP_DMA_ES_ECX        (16U)         </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define BM_DMA_ES_ECX        (0x00010000U) </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define BS_DMA_ES_ECX        (1U)          </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define BR_DMA_ES_ECX(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_ECX))</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define BP_DMA_ES_VLD        (31U)         </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define BM_DMA_ES_VLD        (0x80000000U) </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define BS_DMA_ES_VLD        (1U)          </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define BR_DMA_ES_VLD(x)     (BITBAND_ACCESS32(HW_DMA_ES_ADDR(x), BP_DMA_ES_VLD))</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"> * HW_DMA_ERQ - Enable Request Register</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="union__hw__dma__erq.html">  682</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__erq.html">_hw_dma_erq</a></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;{</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    uint32_t U;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html">  685</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html">_hw_dma_erq_bitfields</a></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    {</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a04690414e631ebfbd7ef1670e1d95c09">  687</a></span>&#160;        uint32_t ERQ0 : 1;             </div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a0ef08afef748444218d493a354b335ab">  688</a></span>&#160;        uint32_t ERQ1 : 1;             </div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a5442afb50e035835248818ecd04a9bd2">  689</a></span>&#160;        uint32_t ERQ2 : 1;             </div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#aa2982400fe4022a08ec74c896503c4ca">  690</a></span>&#160;        uint32_t ERQ3 : 1;             </div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a9c25549303149b10906baf69d9c6c858">  691</a></span>&#160;        uint32_t ERQ4 : 1;             </div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#aafefe64f85bfb504642ca871f8f55882">  692</a></span>&#160;        uint32_t ERQ5 : 1;             </div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#ab46dafeb621157283bba3a8ed9e3d39e">  693</a></span>&#160;        uint32_t ERQ6 : 1;             </div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#ac5a00ecba0476edad16745541f4d41ee">  694</a></span>&#160;        uint32_t ERQ7 : 1;             </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a43aab839ff7f95e479047142afea663a">  695</a></span>&#160;        uint32_t ERQ8 : 1;             </div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#abd0af288ccd1693d438a93531832ab58">  696</a></span>&#160;        uint32_t ERQ9 : 1;             </div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#ab2c84006592d7d6dd72746b5c1ed3fa4">  697</a></span>&#160;        uint32_t ERQ10 : 1;            </div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a969a4cd49e948733f660ff5c10534362">  698</a></span>&#160;        uint32_t ERQ11 : 1;            </div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a145e495e5f5f2cab07b87ab9921e9957">  699</a></span>&#160;        uint32_t ERQ12 : 1;            </div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#a9c617afa76e92d6e18eefe9fa72446c2">  700</a></span>&#160;        uint32_t ERQ13 : 1;            </div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#afc5a0871addb370f9ee43d6cbab6d5bd">  701</a></span>&#160;        uint32_t ERQ14 : 1;            </div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#ab096dedaaf1f480e4e0ae3b4100edc8d">  702</a></span>&#160;        uint32_t ERQ15 : 1;            </div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html#aa7f2bbe874bbfd8f462f664b89e87a1d">  703</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 16;       </div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    } B;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;} <a class="code" href="union__hw__dma__erq.html">hw_dma_erq_t</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ_ADDR(x)       ((x) + 0xCU)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ(x)            (*(__IO hw_dma_erq_t *) HW_DMA_ERQ_ADDR(x))</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ_RD(x)         (HW_DMA_ERQ(x).U)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ_WR(x, v)      (HW_DMA_ERQ(x).U = (v))</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ_SET(x, v)     (HW_DMA_ERQ_WR(x, HW_DMA_ERQ_RD(x) |  (v)))</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ_CLR(x, v)     (HW_DMA_ERQ_WR(x, HW_DMA_ERQ_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define HW_DMA_ERQ_TOG(x, v)     (HW_DMA_ERQ_WR(x, HW_DMA_ERQ_RD(x) ^  (v)))</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ERQ bitfields</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ0      (0U)          </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ0      (0x00000001U) </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ0      (1U)          </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ0(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ0))</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ0(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ0) &amp; BM_DMA_ERQ_ERQ0)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ0(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ0) = (v))</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ1      (1U)          </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ1      (0x00000002U) </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ1      (1U)          </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ1(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ1))</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ1(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ1) &amp; BM_DMA_ERQ_ERQ1)</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ1(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ1) = (v))</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ2      (2U)          </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ2      (0x00000004U) </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ2      (1U)          </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ2(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ2))</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ2(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ2) &amp; BM_DMA_ERQ_ERQ2)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ2(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ2) = (v))</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ3      (3U)          </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ3      (0x00000008U) </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ3      (1U)          </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ3(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ3))</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ3(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ3) &amp; BM_DMA_ERQ_ERQ3)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ3(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ3) = (v))</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ4      (4U)          </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ4      (0x00000010U) </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ4      (1U)          </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ4(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ4))</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ4(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ4) &amp; BM_DMA_ERQ_ERQ4)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ4(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ4) = (v))</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ5      (5U)          </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ5      (0x00000020U) </span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ5      (1U)          </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ5(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ5))</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ5(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ5) &amp; BM_DMA_ERQ_ERQ5)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ5(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ5) = (v))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ6      (6U)          </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ6      (0x00000040U) </span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ6      (1U)          </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ6(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ6))</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ6(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ6) &amp; BM_DMA_ERQ_ERQ6)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ6(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ6) = (v))</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ7      (7U)          </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ7      (0x00000080U) </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ7      (1U)          </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ7(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ7))</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ7(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ7) &amp; BM_DMA_ERQ_ERQ7)</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ7(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ7) = (v))</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ8      (8U)          </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ8      (0x00000100U) </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ8      (1U)          </span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ8(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ8))</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ8(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ8) &amp; BM_DMA_ERQ_ERQ8)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ8(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ8) = (v))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ9      (9U)          </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ9      (0x00000200U) </span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ9      (1U)          </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ9(x)   (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ9))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ9(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ9) &amp; BM_DMA_ERQ_ERQ9)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ9(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ9) = (v))</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ10     (10U)         </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ10     (0x00000400U) </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ10     (1U)          </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ10(x)  (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ10))</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ10(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ10) &amp; BM_DMA_ERQ_ERQ10)</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ10(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ10) = (v))</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ11     (11U)         </span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ11     (0x00000800U) </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ11     (1U)          </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ11(x)  (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ11))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ11(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ11) &amp; BM_DMA_ERQ_ERQ11)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ11(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ11) = (v))</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ12     (12U)         </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ12     (0x00001000U) </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ12     (1U)          </span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ12(x)  (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ12))</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ12(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ12) &amp; BM_DMA_ERQ_ERQ12)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ12(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ12) = (v))</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ13     (13U)         </span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ13     (0x00002000U) </span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ13     (1U)          </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ13(x)  (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ13))</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ13(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ13) &amp; BM_DMA_ERQ_ERQ13)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ13(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ13) = (v))</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ14     (14U)         </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ14     (0x00004000U) </span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ14     (1U)          </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ14(x)  (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ14))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ14(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ14) &amp; BM_DMA_ERQ_ERQ14)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ14(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ14) = (v))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define BP_DMA_ERQ_ERQ15     (15U)         </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define BM_DMA_ERQ_ERQ15     (0x00008000U) </span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define BS_DMA_ERQ_ERQ15     (1U)          </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define BR_DMA_ERQ_ERQ15(x)  (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ15))</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define BF_DMA_ERQ_ERQ15(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERQ_ERQ15) &amp; BM_DMA_ERQ_ERQ15)</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BW_DMA_ERQ_ERQ15(x, v) (BITBAND_ACCESS32(HW_DMA_ERQ_ADDR(x), BP_DMA_ERQ_ERQ15) = (v))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment"> * HW_DMA_EEI - Enable Error Interrupt Register</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="union__hw__dma__eei.html"> 1095</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__eei.html">_hw_dma_eei</a></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;{</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    uint32_t U;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html"> 1098</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html">_hw_dma_eei_bitfields</a></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    {</div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a9f7024f915c3e22df5d9606c1d901620"> 1100</a></span>&#160;        uint32_t EEI0 : 1;             </div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#ade6c9f6bb514437fb510adbe734a2b12"> 1101</a></span>&#160;        uint32_t EEI1 : 1;             </div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#aac62c4e77ff25a66d0880c6786624d6b"> 1102</a></span>&#160;        uint32_t EEI2 : 1;             </div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#ad670d39bf107d248c0145c0a31c5af7b"> 1103</a></span>&#160;        uint32_t EEI3 : 1;             </div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a99c4fe49f695fbeee87236cf3ab7713c"> 1104</a></span>&#160;        uint32_t EEI4 : 1;             </div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a19d1148191817c85ae7c2bd34851d266"> 1105</a></span>&#160;        uint32_t EEI5 : 1;             </div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a32d37a5b345f152640fb80fee020efee"> 1106</a></span>&#160;        uint32_t EEI6 : 1;             </div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#aa1febdb0dc8b6c3ba842c53826694999"> 1107</a></span>&#160;        uint32_t EEI7 : 1;             </div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a3112ec35ef9f61b062e889381ee35e22"> 1108</a></span>&#160;        uint32_t EEI8 : 1;             </div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#ab02e0bffb8982a98be92b28df71bd1e9"> 1109</a></span>&#160;        uint32_t EEI9 : 1;             </div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a9368d5956f2d6cd251d0084b3574ae1d"> 1110</a></span>&#160;        uint32_t EEI10 : 1;            </div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#acdbe0b8633dabbcac3c3295725ff128f"> 1111</a></span>&#160;        uint32_t EEI11 : 1;            </div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a205204753327454b7e1334b602b5072e"> 1112</a></span>&#160;        uint32_t EEI12 : 1;            </div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a96ddb8c5dcef4d994db6a873ac4830cb"> 1113</a></span>&#160;        uint32_t EEI13 : 1;            </div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a409bd3cd8360b154aae628e308a0d712"> 1114</a></span>&#160;        uint32_t EEI14 : 1;            </div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a58962b678b6c47ebcdcf27e752407d55"> 1115</a></span>&#160;        uint32_t EEI15 : 1;            </div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html#a2859369916f2db8fbcdf1c9890a134eb"> 1116</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 16;       </div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    } B;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;} <a class="code" href="union__hw__dma__eei.html">hw_dma_eei_t</a>;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define HW_DMA_EEI_ADDR(x)       ((x) + 0x14U)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define HW_DMA_EEI(x)            (*(__IO hw_dma_eei_t *) HW_DMA_EEI_ADDR(x))</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define HW_DMA_EEI_RD(x)         (HW_DMA_EEI(x).U)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define HW_DMA_EEI_WR(x, v)      (HW_DMA_EEI(x).U = (v))</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define HW_DMA_EEI_SET(x, v)     (HW_DMA_EEI_WR(x, HW_DMA_EEI_RD(x) |  (v)))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define HW_DMA_EEI_CLR(x, v)     (HW_DMA_EEI_WR(x, HW_DMA_EEI_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define HW_DMA_EEI_TOG(x, v)     (HW_DMA_EEI_WR(x, HW_DMA_EEI_RD(x) ^  (v)))</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_EEI bitfields</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI0      (0U)          </span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI0      (0x00000001U) </span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI0      (1U)          </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI0(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI0))</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI0(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI0) &amp; BM_DMA_EEI_EEI0)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI0(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI0) = (v))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI1      (1U)          </span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI1      (0x00000002U) </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI1      (1U)          </span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI1(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI1))</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI1(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI1) &amp; BM_DMA_EEI_EEI1)</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI1(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI1) = (v))</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI2      (2U)          </span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI2      (0x00000004U) </span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI2      (1U)          </span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI2(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI2))</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI2(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI2) &amp; BM_DMA_EEI_EEI2)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI2(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI2) = (v))</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI3      (3U)          </span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI3      (0x00000008U) </span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI3      (1U)          </span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI3(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI3))</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI3(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI3) &amp; BM_DMA_EEI_EEI3)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI3(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI3) = (v))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI4      (4U)          </span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI4      (0x00000010U) </span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI4      (1U)          </span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI4(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI4))</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI4(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI4) &amp; BM_DMA_EEI_EEI4)</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI4(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI4) = (v))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI5      (5U)          </span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI5      (0x00000020U) </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI5      (1U)          </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI5(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI5))</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI5(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI5) &amp; BM_DMA_EEI_EEI5)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI5(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI5) = (v))</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI6      (6U)          </span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI6      (0x00000040U) </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI6      (1U)          </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI6(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI6))</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI6(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI6) &amp; BM_DMA_EEI_EEI6)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI6(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI6) = (v))</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI7      (7U)          </span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI7      (0x00000080U) </span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI7      (1U)          </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI7(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI7))</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI7(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI7) &amp; BM_DMA_EEI_EEI7)</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI7(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI7) = (v))</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI8      (8U)          </span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI8      (0x00000100U) </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI8      (1U)          </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI8(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI8))</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI8(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI8) &amp; BM_DMA_EEI_EEI8)</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI8(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI8) = (v))</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI9      (9U)          </span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI9      (0x00000200U) </span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI9      (1U)          </span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI9(x)   (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI9))</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI9(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI9) &amp; BM_DMA_EEI_EEI9)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI9(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI9) = (v))</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI10     (10U)         </span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI10     (0x00000400U) </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI10     (1U)          </span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI10(x)  (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI10))</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI10(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI10) &amp; BM_DMA_EEI_EEI10)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI10(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI10) = (v))</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI11     (11U)         </span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI11     (0x00000800U) </span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI11     (1U)          </span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI11(x)  (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI11))</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI11(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI11) &amp; BM_DMA_EEI_EEI11)</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI11(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI11) = (v))</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI12     (12U)         </span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI12     (0x00001000U) </span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI12     (1U)          </span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI12(x)  (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI12))</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI12(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI12) &amp; BM_DMA_EEI_EEI12)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI12(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI12) = (v))</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI13     (13U)         </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI13     (0x00002000U) </span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI13     (1U)          </span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI13(x)  (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI13))</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI13(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI13) &amp; BM_DMA_EEI_EEI13)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI13(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI13) = (v))</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI14     (14U)         </span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI14     (0x00004000U) </span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI14     (1U)          </span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI14(x)  (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI14))</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI14(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI14) &amp; BM_DMA_EEI_EEI14)</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI14(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI14) = (v))</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define BP_DMA_EEI_EEI15     (15U)         </span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define BM_DMA_EEI_EEI15     (0x00008000U) </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define BS_DMA_EEI_EEI15     (1U)          </span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define BR_DMA_EEI_EEI15(x)  (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI15))</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define BF_DMA_EEI_EEI15(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_EEI_EEI15) &amp; BM_DMA_EEI_EEI15)</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define BW_DMA_EEI_EEI15(x, v) (BITBAND_ACCESS32(HW_DMA_EEI_ADDR(x), BP_DMA_EEI_EEI15) = (v))</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment"> * HW_DMA_CEEI - Clear Enable Error Interrupt Register</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="union__hw__dma__ceei.html"> 1539</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__ceei.html">_hw_dma_ceei</a></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;{</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    uint8_t U;</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html"> 1542</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html">_hw_dma_ceei_bitfields</a></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    {</div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html#a3fc9d25338f681c97a814159f1aa4c5e"> 1544</a></span>&#160;        uint8_t CEEI : 4;              </div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html#af382b0c1309333e7a7ffc8d566c49640"> 1545</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html#aee731365b268dbd5b4fa316d9b2ec7f3"> 1546</a></span>&#160;        uint8_t CAEE : 1;              </div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html#ae88b295dc0eae083556e18a17ec9d9ae"> 1547</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    } B;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;} <a class="code" href="union__hw__dma__ceei.html">hw_dma_ceei_t</a>;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define HW_DMA_CEEI_ADDR(x)      ((x) + 0x18U)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define HW_DMA_CEEI(x)           (*(__O hw_dma_ceei_t *) HW_DMA_CEEI_ADDR(x))</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define HW_DMA_CEEI_RD(x)        (HW_DMA_CEEI(x).U)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define HW_DMA_CEEI_WR(x, v)     (HW_DMA_CEEI(x).U = (v))</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CEEI bitfields</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define BP_DMA_CEEI_CEEI     (0U)          </span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define BM_DMA_CEEI_CEEI     (0x0FU)       </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define BS_DMA_CEEI_CEEI     (4U)          </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define BF_DMA_CEEI_CEEI(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CEEI_CEEI) &amp; BM_DMA_CEEI_CEEI)</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define BW_DMA_CEEI_CEEI(x, v) (HW_DMA_CEEI_WR(x, (HW_DMA_CEEI_RD(x) &amp; ~BM_DMA_CEEI_CEEI) | BF_DMA_CEEI_CEEI(v)))</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define BP_DMA_CEEI_CAEE     (6U)          </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define BM_DMA_CEEI_CAEE     (0x40U)       </span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define BS_DMA_CEEI_CAEE     (1U)          </span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define BF_DMA_CEEI_CAEE(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CEEI_CAEE) &amp; BM_DMA_CEEI_CAEE)</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define BW_DMA_CEEI_CAEE(x, v) (BITBAND_ACCESS8(HW_DMA_CEEI_ADDR(x), BP_DMA_CEEI_CAEE) = (v))</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define BP_DMA_CEEI_NOP      (7U)          </span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define BM_DMA_CEEI_NOP      (0x80U)       </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define BS_DMA_CEEI_NOP      (1U)          </span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define BF_DMA_CEEI_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CEEI_NOP) &amp; BM_DMA_CEEI_NOP)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define BW_DMA_CEEI_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_CEEI_ADDR(x), BP_DMA_CEEI_NOP) = (v))</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment"> * HW_DMA_SEEI - Set Enable Error Interrupt Register</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="union__hw__dma__seei.html"> 1638</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__seei.html">_hw_dma_seei</a></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;{</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    uint8_t U;</div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html"> 1641</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html">_hw_dma_seei_bitfields</a></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    {</div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html#a03463ebe947d7f3bc5f5be9052600487"> 1643</a></span>&#160;        uint8_t SEEI : 4;              </div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html#aff9e40f1161180f3d5ec6abf25af08a8"> 1644</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html#a9789e77f2186fcf3f33080b93d2ac32d"> 1645</a></span>&#160;        uint8_t SAEE : 1;              </div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html#ae56a7c23f5552c3192a6ce6c7146c04f"> 1646</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    } B;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;} <a class="code" href="union__hw__dma__seei.html">hw_dma_seei_t</a>;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define HW_DMA_SEEI_ADDR(x)      ((x) + 0x19U)</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define HW_DMA_SEEI(x)           (*(__O hw_dma_seei_t *) HW_DMA_SEEI_ADDR(x))</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define HW_DMA_SEEI_RD(x)        (HW_DMA_SEEI(x).U)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define HW_DMA_SEEI_WR(x, v)     (HW_DMA_SEEI(x).U = (v))</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_SEEI bitfields</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define BP_DMA_SEEI_SEEI     (0U)          </span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define BM_DMA_SEEI_SEEI     (0x0FU)       </span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define BS_DMA_SEEI_SEEI     (4U)          </span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define BF_DMA_SEEI_SEEI(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SEEI_SEEI) &amp; BM_DMA_SEEI_SEEI)</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define BW_DMA_SEEI_SEEI(x, v) (HW_DMA_SEEI_WR(x, (HW_DMA_SEEI_RD(x) &amp; ~BM_DMA_SEEI_SEEI) | BF_DMA_SEEI_SEEI(v)))</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define BP_DMA_SEEI_SAEE     (6U)          </span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define BM_DMA_SEEI_SAEE     (0x40U)       </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define BS_DMA_SEEI_SAEE     (1U)          </span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define BF_DMA_SEEI_SAEE(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SEEI_SAEE) &amp; BM_DMA_SEEI_SAEE)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define BW_DMA_SEEI_SAEE(x, v) (BITBAND_ACCESS8(HW_DMA_SEEI_ADDR(x), BP_DMA_SEEI_SAEE) = (v))</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define BP_DMA_SEEI_NOP      (7U)          </span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define BM_DMA_SEEI_NOP      (0x80U)       </span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define BS_DMA_SEEI_NOP      (1U)          </span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define BF_DMA_SEEI_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SEEI_NOP) &amp; BM_DMA_SEEI_NOP)</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define BW_DMA_SEEI_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_SEEI_ADDR(x), BP_DMA_SEEI_NOP) = (v))</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"> * HW_DMA_CERQ - Clear Enable Request Register</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="union__hw__dma__cerq.html"> 1737</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__cerq.html">_hw_dma_cerq</a></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;{</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    uint8_t U;</div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html"> 1740</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html">_hw_dma_cerq_bitfields</a></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;    {</div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html#a6f0823169a385c91dbbb80a733b55156"> 1742</a></span>&#160;        uint8_t CERQ : 4;              </div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html#af54136955154647d465ae418721b49de"> 1743</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html#aba9c401aeee4b0e6e940202343d080cb"> 1744</a></span>&#160;        uint8_t CAER : 1;              </div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html#a1a3a3088aea9eab35f27b0cc12988d6f"> 1745</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    } B;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;} <a class="code" href="union__hw__dma__cerq.html">hw_dma_cerq_t</a>;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define HW_DMA_CERQ_ADDR(x)      ((x) + 0x1AU)</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define HW_DMA_CERQ(x)           (*(__O hw_dma_cerq_t *) HW_DMA_CERQ_ADDR(x))</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define HW_DMA_CERQ_RD(x)        (HW_DMA_CERQ(x).U)</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define HW_DMA_CERQ_WR(x, v)     (HW_DMA_CERQ(x).U = (v))</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CERQ bitfields</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define BP_DMA_CERQ_CERQ     (0U)          </span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define BM_DMA_CERQ_CERQ     (0x0FU)       </span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define BS_DMA_CERQ_CERQ     (4U)          </span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define BF_DMA_CERQ_CERQ(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CERQ_CERQ) &amp; BM_DMA_CERQ_CERQ)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define BW_DMA_CERQ_CERQ(x, v) (HW_DMA_CERQ_WR(x, (HW_DMA_CERQ_RD(x) &amp; ~BM_DMA_CERQ_CERQ) | BF_DMA_CERQ_CERQ(v)))</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define BP_DMA_CERQ_CAER     (6U)          </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define BM_DMA_CERQ_CAER     (0x40U)       </span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define BS_DMA_CERQ_CAER     (1U)          </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define BF_DMA_CERQ_CAER(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CERQ_CAER) &amp; BM_DMA_CERQ_CAER)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define BW_DMA_CERQ_CAER(x, v) (BITBAND_ACCESS8(HW_DMA_CERQ_ADDR(x), BP_DMA_CERQ_CAER) = (v))</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define BP_DMA_CERQ_NOP      (7U)          </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define BM_DMA_CERQ_NOP      (0x80U)       </span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define BS_DMA_CERQ_NOP      (1U)          </span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define BF_DMA_CERQ_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CERQ_NOP) &amp; BM_DMA_CERQ_NOP)</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define BW_DMA_CERQ_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_CERQ_ADDR(x), BP_DMA_CERQ_NOP) = (v))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment"> * HW_DMA_SERQ - Set Enable Request Register</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="union__hw__dma__serq.html"> 1835</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__serq.html">_hw_dma_serq</a></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;{</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    uint8_t U;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html"> 1838</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html">_hw_dma_serq_bitfields</a></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    {</div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html#a1c8c8163f7adbfdb0c91821883d885c0"> 1840</a></span>&#160;        uint8_t SERQ : 4;              </div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html#ad89ede54427929337a743845e97722fb"> 1841</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html#a8cc35592d815f1752d4b73bddc3e80be"> 1842</a></span>&#160;        uint8_t SAER : 1;              </div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html#ac47ca8617890fb7b1d4e25dd92d680ce"> 1843</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    } B;</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;} <a class="code" href="union__hw__dma__serq.html">hw_dma_serq_t</a>;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define HW_DMA_SERQ_ADDR(x)      ((x) + 0x1BU)</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define HW_DMA_SERQ(x)           (*(__O hw_dma_serq_t *) HW_DMA_SERQ_ADDR(x))</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define HW_DMA_SERQ_RD(x)        (HW_DMA_SERQ(x).U)</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define HW_DMA_SERQ_WR(x, v)     (HW_DMA_SERQ(x).U = (v))</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_SERQ bitfields</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define BP_DMA_SERQ_SERQ     (0U)          </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define BM_DMA_SERQ_SERQ     (0x0FU)       </span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define BS_DMA_SERQ_SERQ     (4U)          </span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define BF_DMA_SERQ_SERQ(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SERQ_SERQ) &amp; BM_DMA_SERQ_SERQ)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define BW_DMA_SERQ_SERQ(x, v) (HW_DMA_SERQ_WR(x, (HW_DMA_SERQ_RD(x) &amp; ~BM_DMA_SERQ_SERQ) | BF_DMA_SERQ_SERQ(v)))</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define BP_DMA_SERQ_SAER     (6U)          </span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define BM_DMA_SERQ_SAER     (0x40U)       </span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define BS_DMA_SERQ_SAER     (1U)          </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define BF_DMA_SERQ_SAER(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SERQ_SAER) &amp; BM_DMA_SERQ_SAER)</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define BW_DMA_SERQ_SAER(x, v) (BITBAND_ACCESS8(HW_DMA_SERQ_ADDR(x), BP_DMA_SERQ_SAER) = (v))</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define BP_DMA_SERQ_NOP      (7U)          </span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define BM_DMA_SERQ_NOP      (0x80U)       </span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define BS_DMA_SERQ_NOP      (1U)          </span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define BF_DMA_SERQ_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SERQ_NOP) &amp; BM_DMA_SERQ_NOP)</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define BW_DMA_SERQ_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_SERQ_ADDR(x), BP_DMA_SERQ_NOP) = (v))</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment"> * HW_DMA_CDNE - Clear DONE Status Bit Register</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="union__hw__dma__cdne.html"> 1934</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__cdne.html">_hw_dma_cdne</a></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;{</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    uint8_t U;</div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html"> 1937</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html">_hw_dma_cdne_bitfields</a></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    {</div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html#ab1ddbdeb8e607e1e1ff8afd236c93c61"> 1939</a></span>&#160;        uint8_t CDNE : 4;              </div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html#a099d2094bffd7a7e67393683434dcc49"> 1940</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html#adaa6783861db7308c981f3fb0b4a8663"> 1941</a></span>&#160;        uint8_t CADN : 1;              </div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html#a2d0fc588f4e23aed9e119f61d7bb7bc4"> 1942</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    } B;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;} <a class="code" href="union__hw__dma__cdne.html">hw_dma_cdne_t</a>;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define HW_DMA_CDNE_ADDR(x)      ((x) + 0x1CU)</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define HW_DMA_CDNE(x)           (*(__O hw_dma_cdne_t *) HW_DMA_CDNE_ADDR(x))</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define HW_DMA_CDNE_RD(x)        (HW_DMA_CDNE(x).U)</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define HW_DMA_CDNE_WR(x, v)     (HW_DMA_CDNE(x).U = (v))</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CDNE bitfields</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define BP_DMA_CDNE_CDNE     (0U)          </span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define BM_DMA_CDNE_CDNE     (0x0FU)       </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define BS_DMA_CDNE_CDNE     (4U)          </span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define BF_DMA_CDNE_CDNE(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CDNE_CDNE) &amp; BM_DMA_CDNE_CDNE)</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define BW_DMA_CDNE_CDNE(x, v) (HW_DMA_CDNE_WR(x, (HW_DMA_CDNE_RD(x) &amp; ~BM_DMA_CDNE_CDNE) | BF_DMA_CDNE_CDNE(v)))</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define BP_DMA_CDNE_CADN     (6U)          </span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define BM_DMA_CDNE_CADN     (0x40U)       </span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define BS_DMA_CDNE_CADN     (1U)          </span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define BF_DMA_CDNE_CADN(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CDNE_CADN) &amp; BM_DMA_CDNE_CADN)</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define BW_DMA_CDNE_CADN(x, v) (BITBAND_ACCESS8(HW_DMA_CDNE_ADDR(x), BP_DMA_CDNE_CADN) = (v))</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define BP_DMA_CDNE_NOP      (7U)          </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define BM_DMA_CDNE_NOP      (0x80U)       </span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define BS_DMA_CDNE_NOP      (1U)          </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define BF_DMA_CDNE_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CDNE_NOP) &amp; BM_DMA_CDNE_NOP)</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define BW_DMA_CDNE_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_CDNE_ADDR(x), BP_DMA_CDNE_NOP) = (v))</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment"> * HW_DMA_SSRT - Set START Bit Register</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="union__hw__dma__ssrt.html"> 2032</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__ssrt.html">_hw_dma_ssrt</a></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;{</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;    uint8_t U;</div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html"> 2035</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html">_hw_dma_ssrt_bitfields</a></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    {</div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html#ab7c33200e4f0caa44ec81cf08d269dca"> 2037</a></span>&#160;        uint8_t SSRT : 4;              </div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html#a5e66bf3464442a11762bd8c9379f2223"> 2038</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html#a8bc83d3fb28f60b95f5ba7dcb5b6f614"> 2039</a></span>&#160;        uint8_t SAST : 1;              </div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html#a1d6f86880a12c56b96c63d6b9e7d9ee4"> 2041</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    } B;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;} <a class="code" href="union__hw__dma__ssrt.html">hw_dma_ssrt_t</a>;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define HW_DMA_SSRT_ADDR(x)      ((x) + 0x1DU)</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define HW_DMA_SSRT(x)           (*(__O hw_dma_ssrt_t *) HW_DMA_SSRT_ADDR(x))</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define HW_DMA_SSRT_RD(x)        (HW_DMA_SSRT(x).U)</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define HW_DMA_SSRT_WR(x, v)     (HW_DMA_SSRT(x).U = (v))</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_SSRT bitfields</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define BP_DMA_SSRT_SSRT     (0U)          </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define BM_DMA_SSRT_SSRT     (0x0FU)       </span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define BS_DMA_SSRT_SSRT     (4U)          </span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define BF_DMA_SSRT_SSRT(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SSRT_SSRT) &amp; BM_DMA_SSRT_SSRT)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define BW_DMA_SSRT_SSRT(x, v) (HW_DMA_SSRT_WR(x, (HW_DMA_SSRT_RD(x) &amp; ~BM_DMA_SSRT_SSRT) | BF_DMA_SSRT_SSRT(v)))</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define BP_DMA_SSRT_SAST     (6U)          </span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define BM_DMA_SSRT_SAST     (0x40U)       </span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define BS_DMA_SSRT_SAST     (1U)          </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define BF_DMA_SSRT_SAST(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SSRT_SAST) &amp; BM_DMA_SSRT_SAST)</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define BW_DMA_SSRT_SAST(x, v) (BITBAND_ACCESS8(HW_DMA_SSRT_ADDR(x), BP_DMA_SSRT_SAST) = (v))</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define BP_DMA_SSRT_NOP      (7U)          </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define BM_DMA_SSRT_NOP      (0x80U)       </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define BS_DMA_SSRT_NOP      (1U)          </span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define BF_DMA_SSRT_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_SSRT_NOP) &amp; BM_DMA_SSRT_NOP)</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define BW_DMA_SSRT_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_SSRT_ADDR(x), BP_DMA_SSRT_NOP) = (v))</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment"> * HW_DMA_CERR - Clear Error Register</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="union__hw__dma__cerr.html"> 2132</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__cerr.html">_hw_dma_cerr</a></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;{</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;    uint8_t U;</div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html"> 2135</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html">_hw_dma_cerr_bitfields</a></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;    {</div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html#a68822305bb5a3108e9c42b22ad842c56"> 2137</a></span>&#160;        uint8_t CERR : 4;              </div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html#a33f702a96a1b5431dafc4b8fa1eae5f3"> 2138</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html#ad19d7fdc6d6d5e047266d01d3cd40dba"> 2139</a></span>&#160;        uint8_t CAEI : 1;              </div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html#a91c0d1fa1d5a364fc439d1d6de68ae03"> 2140</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    } B;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;} <a class="code" href="union__hw__dma__cerr.html">hw_dma_cerr_t</a>;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define HW_DMA_CERR_ADDR(x)      ((x) + 0x1EU)</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define HW_DMA_CERR(x)           (*(__O hw_dma_cerr_t *) HW_DMA_CERR_ADDR(x))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define HW_DMA_CERR_RD(x)        (HW_DMA_CERR(x).U)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define HW_DMA_CERR_WR(x, v)     (HW_DMA_CERR(x).U = (v))</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CERR bitfields</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define BP_DMA_CERR_CERR     (0U)          </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define BM_DMA_CERR_CERR     (0x0FU)       </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define BS_DMA_CERR_CERR     (4U)          </span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define BF_DMA_CERR_CERR(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CERR_CERR) &amp; BM_DMA_CERR_CERR)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define BW_DMA_CERR_CERR(x, v) (HW_DMA_CERR_WR(x, (HW_DMA_CERR_RD(x) &amp; ~BM_DMA_CERR_CERR) | BF_DMA_CERR_CERR(v)))</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define BP_DMA_CERR_CAEI     (6U)          </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define BM_DMA_CERR_CAEI     (0x40U)       </span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define BS_DMA_CERR_CAEI     (1U)          </span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define BF_DMA_CERR_CAEI(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CERR_CAEI) &amp; BM_DMA_CERR_CAEI)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define BW_DMA_CERR_CAEI(x, v) (BITBAND_ACCESS8(HW_DMA_CERR_ADDR(x), BP_DMA_CERR_CAEI) = (v))</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define BP_DMA_CERR_NOP      (7U)          </span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define BM_DMA_CERR_NOP      (0x80U)       </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define BS_DMA_CERR_NOP      (1U)          </span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define BF_DMA_CERR_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CERR_NOP) &amp; BM_DMA_CERR_NOP)</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define BW_DMA_CERR_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_CERR_ADDR(x), BP_DMA_CERR_NOP) = (v))</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"> * HW_DMA_CINT - Clear Interrupt Request Register</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;</div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="union__hw__dma__cint.html"> 2231</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__cint.html">_hw_dma_cint</a></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;{</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    uint8_t U;</div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html"> 2234</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html">_hw_dma_cint_bitfields</a></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    {</div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html#a8a9f6bb954c6c3d5dcdc3581c1ede7bd"> 2236</a></span>&#160;        uint8_t CINT : 4;              </div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html#acb6b05e97f429014084a581e498152a0"> 2237</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html#a372654b775a613b6cb96ca3a8e0ff806"> 2238</a></span>&#160;        uint8_t CAIR : 1;              </div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html#a1556a8b34f2e615156eacc5d3956f042"> 2239</a></span>&#160;        uint8_t NOP : 1;               </div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    } B;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;} <a class="code" href="union__hw__dma__cint.html">hw_dma_cint_t</a>;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define HW_DMA_CINT_ADDR(x)      ((x) + 0x1FU)</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define HW_DMA_CINT(x)           (*(__O hw_dma_cint_t *) HW_DMA_CINT_ADDR(x))</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define HW_DMA_CINT_RD(x)        (HW_DMA_CINT(x).U)</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define HW_DMA_CINT_WR(x, v)     (HW_DMA_CINT(x).U = (v))</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_CINT bitfields</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define BP_DMA_CINT_CINT     (0U)          </span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define BM_DMA_CINT_CINT     (0x0FU)       </span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define BS_DMA_CINT_CINT     (4U)          </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define BF_DMA_CINT_CINT(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CINT_CINT) &amp; BM_DMA_CINT_CINT)</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define BW_DMA_CINT_CINT(x, v) (HW_DMA_CINT_WR(x, (HW_DMA_CINT_RD(x) &amp; ~BM_DMA_CINT_CINT) | BF_DMA_CINT_CINT(v)))</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define BP_DMA_CINT_CAIR     (6U)          </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define BM_DMA_CINT_CAIR     (0x40U)       </span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define BS_DMA_CINT_CAIR     (1U)          </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define BF_DMA_CINT_CAIR(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CINT_CAIR) &amp; BM_DMA_CINT_CAIR)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define BW_DMA_CINT_CAIR(x, v) (BITBAND_ACCESS8(HW_DMA_CINT_ADDR(x), BP_DMA_CINT_CAIR) = (v))</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define BP_DMA_CINT_NOP      (7U)          </span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define BM_DMA_CINT_NOP      (0x80U)       </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define BS_DMA_CINT_NOP      (1U)          </span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define BF_DMA_CINT_NOP(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_CINT_NOP) &amp; BM_DMA_CINT_NOP)</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define BW_DMA_CINT_NOP(x, v) (BITBAND_ACCESS8(HW_DMA_CINT_ADDR(x), BP_DMA_CINT_NOP) = (v))</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"> * HW_DMA_INT - Interrupt Request Register</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="union__hw__dma__int.html"> 2338</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__int.html">_hw_dma_int</a></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;{</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    uint32_t U;</div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html"> 2341</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html">_hw_dma_int_bitfields</a></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    {</div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a0484e9243f0e9091cd0d3dbf4db85f1d"> 2343</a></span>&#160;        uint32_t INT0 : 1;             </div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#abf365874ca10168af83bc7c9145c5769"> 2344</a></span>&#160;        uint32_t INT1 : 1;             </div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a5c5607a48068ef8cf08c899d552a0db4"> 2345</a></span>&#160;        uint32_t INT2 : 1;             </div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a99fe612f066a30995329035857a8a69a"> 2346</a></span>&#160;        uint32_t INT3 : 1;             </div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a2921cf6d2fc0f42f01d8e4a2d782973d"> 2347</a></span>&#160;        uint32_t INT4 : 1;             </div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#ac71a301443fc30b998df0641047f81b7"> 2348</a></span>&#160;        uint32_t INT5 : 1;             </div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#aa5ff4aa6e907517e71db7d912fcb420a"> 2349</a></span>&#160;        uint32_t INT6 : 1;             </div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a713746032d35bdd84755ef38b1ecec21"> 2350</a></span>&#160;        uint32_t INT7 : 1;             </div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#aa70760c2a5fdaeb41572d8c61cd0c4e3"> 2351</a></span>&#160;        uint32_t INT8 : 1;             </div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a04bdf8d323aa213a99c1d4d118fa77c6"> 2352</a></span>&#160;        uint32_t INT9 : 1;             </div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a53f09b330b3a12e861df3ca384dd0dda"> 2353</a></span>&#160;        uint32_t INT10 : 1;            </div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a90b86aea37d31b030815c406471a001f"> 2354</a></span>&#160;        uint32_t INT11 : 1;            </div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a7d3b5630c2ae254fba5e045a6d89161a"> 2355</a></span>&#160;        uint32_t INT12 : 1;            </div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#aa3c7e297291c7cc297153d04dbb821f7"> 2356</a></span>&#160;        uint32_t INT13 : 1;            </div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#ab64e1987a19f90b2d6f0c52cc733a4ec"> 2357</a></span>&#160;        uint32_t INT14 : 1;            </div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a140a556ae2232d8fa37d1141db89443f"> 2358</a></span>&#160;        uint32_t INT15 : 1;            </div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html#a04906fc822b0f25e285dab070469776a"> 2359</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 16;       </div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    } B;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;} <a class="code" href="union__hw__dma__int.html">hw_dma_int_t</a>;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define HW_DMA_INT_ADDR(x)       ((x) + 0x24U)</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define HW_DMA_INT(x)            (*(__IO hw_dma_int_t *) HW_DMA_INT_ADDR(x))</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define HW_DMA_INT_RD(x)         (HW_DMA_INT(x).U)</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define HW_DMA_INT_WR(x, v)      (HW_DMA_INT(x).U = (v))</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define HW_DMA_INT_SET(x, v)     (HW_DMA_INT_WR(x, HW_DMA_INT_RD(x) |  (v)))</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define HW_DMA_INT_CLR(x, v)     (HW_DMA_INT_WR(x, HW_DMA_INT_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define HW_DMA_INT_TOG(x, v)     (HW_DMA_INT_WR(x, HW_DMA_INT_RD(x) ^  (v)))</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_INT bitfields</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT0      (0U)          </span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT0      (0x00000001U) </span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT0      (1U)          </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT0(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT0))</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT0(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT0) &amp; BM_DMA_INT_INT0)</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT0(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT0) = (v))</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT1      (1U)          </span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT1      (0x00000002U) </span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT1      (1U)          </span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT1(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT1))</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT1(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT1) &amp; BM_DMA_INT_INT1)</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT1(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT1) = (v))</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT2      (2U)          </span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT2      (0x00000004U) </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT2      (1U)          </span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT2(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT2))</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT2(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT2) &amp; BM_DMA_INT_INT2)</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT2(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT2) = (v))</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT3      (3U)          </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT3      (0x00000008U) </span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT3      (1U)          </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT3(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT3))</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT3(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT3) &amp; BM_DMA_INT_INT3)</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT3(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT3) = (v))</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT4      (4U)          </span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT4      (0x00000010U) </span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT4      (1U)          </span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT4(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT4))</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT4(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT4) &amp; BM_DMA_INT_INT4)</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT4(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT4) = (v))</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT5      (5U)          </span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT5      (0x00000020U) </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT5      (1U)          </span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT5(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT5))</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT5(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT5) &amp; BM_DMA_INT_INT5)</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT5(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT5) = (v))</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT6      (6U)          </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT6      (0x00000040U) </span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT6      (1U)          </span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT6(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT6))</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT6(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT6) &amp; BM_DMA_INT_INT6)</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT6(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT6) = (v))</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT7      (7U)          </span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT7      (0x00000080U) </span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT7      (1U)          </span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT7(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT7))</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT7(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT7) &amp; BM_DMA_INT_INT7)</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT7(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT7) = (v))</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT8      (8U)          </span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT8      (0x00000100U) </span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT8      (1U)          </span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT8(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT8))</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT8(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT8) &amp; BM_DMA_INT_INT8)</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT8(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT8) = (v))</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT9      (9U)          </span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT9      (0x00000200U) </span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT9      (1U)          </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT9(x)   (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT9))</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT9(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT9) &amp; BM_DMA_INT_INT9)</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT9(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT9) = (v))</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT10     (10U)         </span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT10     (0x00000400U) </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT10     (1U)          </span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT10(x)  (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT10))</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT10(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT10) &amp; BM_DMA_INT_INT10)</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT10(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT10) = (v))</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT11     (11U)         </span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT11     (0x00000800U) </span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT11     (1U)          </span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT11(x)  (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT11))</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT11(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT11) &amp; BM_DMA_INT_INT11)</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT11(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT11) = (v))</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT12     (12U)         </span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT12     (0x00001000U) </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT12     (1U)          </span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT12(x)  (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT12))</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT12(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT12) &amp; BM_DMA_INT_INT12)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT12(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT12) = (v))</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT13     (13U)         </span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT13     (0x00002000U) </span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT13     (1U)          </span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT13(x)  (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT13))</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT13(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT13) &amp; BM_DMA_INT_INT13)</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT13(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT13) = (v))</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT14     (14U)         </span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT14     (0x00004000U) </span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT14     (1U)          </span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT14(x)  (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT14))</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT14(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT14) &amp; BM_DMA_INT_INT14)</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT14(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT14) = (v))</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define BP_DMA_INT_INT15     (15U)         </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define BM_DMA_INT_INT15     (0x00008000U) </span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define BS_DMA_INT_INT15     (1U)          </span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define BR_DMA_INT_INT15(x)  (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT15))</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define BF_DMA_INT_INT15(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_INT_INT15) &amp; BM_DMA_INT_INT15)</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define BW_DMA_INT_INT15(x, v) (BITBAND_ACCESS32(HW_DMA_INT_ADDR(x), BP_DMA_INT_INT15) = (v))</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment"> * HW_DMA_ERR - Error Register</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="union__hw__dma__err.html"> 2761</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__err.html">_hw_dma_err</a></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;{</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    uint32_t U;</div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html"> 2764</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html">_hw_dma_err_bitfields</a></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    {</div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a990e0dc2cfba57f9dc88f3db746acc46"> 2766</a></span>&#160;        uint32_t ERR0 : 1;             </div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#ae1b7205b23c1d97e4d5bee882219d2d3"> 2767</a></span>&#160;        uint32_t ERR1 : 1;             </div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#ac33490d3c16342facbdf1da491200f1d"> 2768</a></span>&#160;        uint32_t ERR2 : 1;             </div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#adcb2aa035916c2800721994addc82cb4"> 2769</a></span>&#160;        uint32_t ERR3 : 1;             </div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#adf4c088b16c3d31f629a16718bb319c2"> 2770</a></span>&#160;        uint32_t ERR4 : 1;             </div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a16ef81da7c72f47c1681669939fccf31"> 2771</a></span>&#160;        uint32_t ERR5 : 1;             </div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a8ccde055c76b0b574ef844efed014445"> 2772</a></span>&#160;        uint32_t ERR6 : 1;             </div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a087131d59b9255f19bd971c5175ba5e7"> 2773</a></span>&#160;        uint32_t ERR7 : 1;             </div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#af24e718b9ae20399d4204eac039c7942"> 2774</a></span>&#160;        uint32_t ERR8 : 1;             </div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a30fcb037b1dfe676fd4d60ef06334a5b"> 2775</a></span>&#160;        uint32_t ERR9 : 1;             </div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#ad90ca663f4c112d305fff90719ae0e74"> 2776</a></span>&#160;        uint32_t ERR10 : 1;            </div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a9df58a5aa0247f5785c357452464603a"> 2777</a></span>&#160;        uint32_t ERR11 : 1;            </div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#aaebeac066634ea7d1e693ee93df6ae15"> 2778</a></span>&#160;        uint32_t ERR12 : 1;            </div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a41df013a2b749e7361e049789a005939"> 2779</a></span>&#160;        uint32_t ERR13 : 1;            </div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a969076201009dcf576af28c4cd1bb8b2"> 2780</a></span>&#160;        uint32_t ERR14 : 1;            </div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a73cc870ffc5d41fafd030e17e75552f4"> 2781</a></span>&#160;        uint32_t ERR15 : 1;            </div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html#a7b7f1e36a3294f00c26398ba66650a02"> 2782</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 16;       </div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;    } B;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;} <a class="code" href="union__hw__dma__err.html">hw_dma_err_t</a>;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define HW_DMA_ERR_ADDR(x)       ((x) + 0x2CU)</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define HW_DMA_ERR(x)            (*(__IO hw_dma_err_t *) HW_DMA_ERR_ADDR(x))</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define HW_DMA_ERR_RD(x)         (HW_DMA_ERR(x).U)</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define HW_DMA_ERR_WR(x, v)      (HW_DMA_ERR(x).U = (v))</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define HW_DMA_ERR_SET(x, v)     (HW_DMA_ERR_WR(x, HW_DMA_ERR_RD(x) |  (v)))</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define HW_DMA_ERR_CLR(x, v)     (HW_DMA_ERR_WR(x, HW_DMA_ERR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define HW_DMA_ERR_TOG(x, v)     (HW_DMA_ERR_WR(x, HW_DMA_ERR_RD(x) ^  (v)))</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_ERR bitfields</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR0      (0U)          </span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR0      (0x00000001U) </span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR0      (1U)          </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR0(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR0))</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR0(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR0) &amp; BM_DMA_ERR_ERR0)</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR0(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR0) = (v))</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR1      (1U)          </span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR1      (0x00000002U) </span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR1      (1U)          </span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR1(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR1))</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR1(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR1) &amp; BM_DMA_ERR_ERR1)</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR1(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR1) = (v))</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR2      (2U)          </span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR2      (0x00000004U) </span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR2      (1U)          </span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR2(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR2))</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR2(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR2) &amp; BM_DMA_ERR_ERR2)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR2(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR2) = (v))</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR3      (3U)          </span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR3      (0x00000008U) </span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR3      (1U)          </span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR3(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR3))</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR3(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR3) &amp; BM_DMA_ERR_ERR3)</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR3(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR3) = (v))</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR4      (4U)          </span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR4      (0x00000010U) </span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR4      (1U)          </span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR4(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR4))</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR4(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR4) &amp; BM_DMA_ERR_ERR4)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR4(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR4) = (v))</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR5      (5U)          </span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR5      (0x00000020U) </span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR5      (1U)          </span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR5(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR5))</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR5(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR5) &amp; BM_DMA_ERR_ERR5)</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR5(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR5) = (v))</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR6      (6U)          </span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR6      (0x00000040U) </span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR6      (1U)          </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR6(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR6))</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR6(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR6) &amp; BM_DMA_ERR_ERR6)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR6(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR6) = (v))</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR7      (7U)          </span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR7      (0x00000080U) </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR7      (1U)          </span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR7(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR7))</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR7(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR7) &amp; BM_DMA_ERR_ERR7)</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR7(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR7) = (v))</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR8      (8U)          </span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR8      (0x00000100U) </span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR8      (1U)          </span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR8(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR8))</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR8(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR8) &amp; BM_DMA_ERR_ERR8)</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR8(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR8) = (v))</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR9      (9U)          </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR9      (0x00000200U) </span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR9      (1U)          </span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR9(x)   (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR9))</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR9(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR9) &amp; BM_DMA_ERR_ERR9)</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR9(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR9) = (v))</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR10     (10U)         </span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR10     (0x00000400U) </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR10     (1U)          </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR10(x)  (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR10))</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR10(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR10) &amp; BM_DMA_ERR_ERR10)</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR10(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR10) = (v))</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR11     (11U)         </span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR11     (0x00000800U) </span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR11     (1U)          </span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR11(x)  (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR11))</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR11(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR11) &amp; BM_DMA_ERR_ERR11)</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR11(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR11) = (v))</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR12     (12U)         </span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR12     (0x00001000U) </span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR12     (1U)          </span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR12(x)  (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR12))</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR12(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR12) &amp; BM_DMA_ERR_ERR12)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR12(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR12) = (v))</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR13     (13U)         </span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR13     (0x00002000U) </span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR13     (1U)          </span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR13(x)  (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR13))</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR13(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR13) &amp; BM_DMA_ERR_ERR13)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR13(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR13) = (v))</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR14     (14U)         </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR14     (0x00004000U) </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR14     (1U)          </span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR14(x)  (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR14))</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR14(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR14) &amp; BM_DMA_ERR_ERR14)</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR14(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR14) = (v))</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define BP_DMA_ERR_ERR15     (15U)         </span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define BM_DMA_ERR_ERR15     (0x00008000U) </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define BS_DMA_ERR_ERR15     (1U)          </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define BR_DMA_ERR_ERR15(x)  (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR15))</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define BF_DMA_ERR_ERR15(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_ERR_ERR15) &amp; BM_DMA_ERR_ERR15)</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define BW_DMA_ERR_ERR15(x, v) (BITBAND_ACCESS32(HW_DMA_ERR_ADDR(x), BP_DMA_ERR_ERR15) = (v))</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment"> * HW_DMA_HRS - Hardware Request Status Register</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;</div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="union__hw__dma__hrs.html"> 3173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__hrs.html">_hw_dma_hrs</a></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;{</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;    uint32_t U;</div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html"> 3176</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html">_hw_dma_hrs_bitfields</a></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;    {</div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a26eff644aadef2b905c531a0a363908b"> 3178</a></span>&#160;        uint32_t HRS0 : 1;             </div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a35104afd31fc73e041dc8a57de3d3618"> 3179</a></span>&#160;        uint32_t HRS1 : 1;             </div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#ae88744c11807343298dab73a546116fb"> 3180</a></span>&#160;        uint32_t HRS2 : 1;             </div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a9dd8f2aaf2060aca41746d5d61ad5d8f"> 3181</a></span>&#160;        uint32_t HRS3 : 1;             </div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a6e4169413cac3dfb989e5d2afa825c48"> 3182</a></span>&#160;        uint32_t HRS4 : 1;             </div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#acb846abec6954f6c36a8d2ef7db0231a"> 3183</a></span>&#160;        uint32_t HRS5 : 1;             </div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a97c0c399d16c501a8d378c8d0a591d6c"> 3184</a></span>&#160;        uint32_t HRS6 : 1;             </div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#aa1a5a515e1800562ef87797a11021c7f"> 3185</a></span>&#160;        uint32_t HRS7 : 1;             </div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#ac72b3508f83129ea1829a586081ea622"> 3186</a></span>&#160;        uint32_t HRS8 : 1;             </div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a2297794af269cc1fa9f1920f9d5872d4"> 3187</a></span>&#160;        uint32_t HRS9 : 1;             </div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a3d1fc1de709cdfbaced850ced6fe5857"> 3188</a></span>&#160;        uint32_t HRS10 : 1;            </div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a3a06ac717055c352209daad367a74334"> 3189</a></span>&#160;        uint32_t HRS11 : 1;            </div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a9cf52047b3590847610ceb153d259baa"> 3190</a></span>&#160;        uint32_t HRS12 : 1;            </div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a4b668e752da0667ff0fcae4006f948a0"> 3191</a></span>&#160;        uint32_t HRS13 : 1;            </div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a099357ffc9ce611091bc8df3e1393d70"> 3192</a></span>&#160;        uint32_t HRS14 : 1;            </div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#ad2f4d6725dfa47e9d07bec827b777371"> 3193</a></span>&#160;        uint32_t HRS15 : 1;            </div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html#a33baa3314823ac91cf32dc8e5a6a8b90"> 3194</a></span>&#160;        uint32_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 16;       </div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;    } B;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;} <a class="code" href="union__hw__dma__hrs.html">hw_dma_hrs_t</a>;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define HW_DMA_HRS_ADDR(x)       ((x) + 0x34U)</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define HW_DMA_HRS(x)            (*(__I hw_dma_hrs_t *) HW_DMA_HRS_ADDR(x))</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define HW_DMA_HRS_RD(x)         (HW_DMA_HRS(x).U)</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_HRS bitfields</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS0      (0U)          </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS0      (0x00000001U) </span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS0      (1U)          </span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS0(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS0))</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS1      (1U)          </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS1      (0x00000002U) </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS1      (1U)          </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS1(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS1))</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS2      (2U)          </span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS2      (0x00000004U) </span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS2      (1U)          </span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS2(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS2))</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS3      (3U)          </span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS3      (0x00000008U) </span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS3      (1U)          </span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS3(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS3))</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS4      (4U)          </span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS4      (0x00000010U) </span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS4      (1U)          </span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS4(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS4))</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS5      (5U)          </span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS5      (0x00000020U) </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS5      (1U)          </span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS5(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS5))</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS6      (6U)          </span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS6      (0x00000040U) </span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS6      (1U)          </span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS6(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS6))</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS7      (7U)          </span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS7      (0x00000080U) </span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS7      (1U)          </span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS7(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS7))</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS8      (8U)          </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS8      (0x00000100U) </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS8      (1U)          </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS8(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS8))</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS9      (9U)          </span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS9      (0x00000200U) </span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS9      (1U)          </span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS9(x)   (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS9))</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS10     (10U)         </span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS10     (0x00000400U) </span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS10     (1U)          </span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS10(x)  (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS10))</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS11     (11U)         </span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS11     (0x00000800U) </span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS11     (1U)          </span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS11(x)  (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS11))</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS12     (12U)         </span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS12     (0x00001000U) </span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS12     (1U)          </span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS12(x)  (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS12))</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS13     (13U)         </span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS13     (0x00002000U) </span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS13     (1U)          </span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS13(x)  (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS13))</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS14     (14U)         </span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS14     (0x00004000U) </span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS14     (1U)          </span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS14(x)  (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS14))</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define BP_DMA_HRS_HRS15     (15U)         </span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define BM_DMA_HRS_HRS15     (0x00008000U) </span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define BS_DMA_HRS_HRS15     (1U)          </span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define BR_DMA_HRS_HRS15(x)  (BITBAND_ACCESS32(HW_DMA_HRS_ADDR(x), BP_DMA_HRS_HRS15))</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment"> * HW_DMA_DCHPRIn - Channel n Priority Register</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="union__hw__dma__dchprin.html"> 3549</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__dchprin.html">_hw_dma_dchprin</a></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;{</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;    uint8_t U;</div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html"> 3552</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html">_hw_dma_dchprin_bitfields</a></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;    {</div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html#a6f8c276334f1e99edc1ca1e16e6970e2"> 3554</a></span>&#160;        uint8_t CHPRI : 4;             </div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html#ab1a280c8aebfbd66f42bb3d5bc706ece"> 3555</a></span>&#160;        uint8_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;         </div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html#a9887471c70c6e24d22a0a4097994b86f"> 3556</a></span>&#160;        uint8_t DPA : 1;               </div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html#a5da3d7856bcfd896dab5df559abceaee"> 3557</a></span>&#160;        uint8_t ECP : 1;               </div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;    } B;</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;} <a class="code" href="union__hw__dma__dchprin.html">hw_dma_dchprin_t</a>;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_COUNT (16U)</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_ADDR(x, n) ((x) + 0x100U + (0x1U * (n)))</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;</div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="comment">/* DMA channel index to DMA channel priority register array index conversion macro */</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_CHANNEL(n) (((n) &amp; ~0x03U) | (3 - ((n) &amp; 0x03U)))</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn(x, n)     (*(__IO hw_dma_dchprin_t *) HW_DMA_DCHPRIn_ADDR(x, n))</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_RD(x, n)  (HW_DMA_DCHPRIn(x, n).U)</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_WR(x, n, v) (HW_DMA_DCHPRIn(x, n).U = (v))</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_SET(x, n, v) (HW_DMA_DCHPRIn_WR(x, n, HW_DMA_DCHPRIn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_CLR(x, n, v) (HW_DMA_DCHPRIn_WR(x, n, HW_DMA_DCHPRIn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define HW_DMA_DCHPRIn_TOG(x, n, v) (HW_DMA_DCHPRIn_WR(x, n, HW_DMA_DCHPRIn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_DCHPRIn bitfields</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define BP_DMA_DCHPRIn_CHPRI (0U)          </span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define BM_DMA_DCHPRIn_CHPRI (0x0FU)       </span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define BS_DMA_DCHPRIn_CHPRI (4U)          </span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define BR_DMA_DCHPRIn_CHPRI(x, n) (HW_DMA_DCHPRIn(x, n).B.CHPRI)</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define BF_DMA_DCHPRIn_CHPRI(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_DCHPRIn_CHPRI) &amp; BM_DMA_DCHPRIn_CHPRI)</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define BW_DMA_DCHPRIn_CHPRI(x, n, v) (HW_DMA_DCHPRIn_WR(x, n, (HW_DMA_DCHPRIn_RD(x, n) &amp; ~BM_DMA_DCHPRIn_CHPRI) | BF_DMA_DCHPRIn_CHPRI(v)))</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define BP_DMA_DCHPRIn_DPA   (6U)          </span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define BM_DMA_DCHPRIn_DPA   (0x40U)       </span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define BS_DMA_DCHPRIn_DPA   (1U)          </span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define BR_DMA_DCHPRIn_DPA(x, n) (BITBAND_ACCESS8(HW_DMA_DCHPRIn_ADDR(x, n), BP_DMA_DCHPRIn_DPA))</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define BF_DMA_DCHPRIn_DPA(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_DCHPRIn_DPA) &amp; BM_DMA_DCHPRIn_DPA)</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define BW_DMA_DCHPRIn_DPA(x, n, v) (BITBAND_ACCESS8(HW_DMA_DCHPRIn_ADDR(x, n), BP_DMA_DCHPRIn_DPA) = (v))</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define BP_DMA_DCHPRIn_ECP   (7U)          </span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define BM_DMA_DCHPRIn_ECP   (0x80U)       </span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define BS_DMA_DCHPRIn_ECP   (1U)          </span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define BR_DMA_DCHPRIn_ECP(x, n) (BITBAND_ACCESS8(HW_DMA_DCHPRIn_ADDR(x, n), BP_DMA_DCHPRIn_ECP))</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define BF_DMA_DCHPRIn_ECP(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_DMA_DCHPRIn_ECP) &amp; BM_DMA_DCHPRIn_ECP)</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define BW_DMA_DCHPRIn_ECP(x, n, v) (BITBAND_ACCESS8(HW_DMA_DCHPRIn_ADDR(x, n), BP_DMA_DCHPRIn_ECP) = (v))</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="comment"> * HW_DMA_TCDn_SADDR - TCD Source Address</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__saddr.html"> 3661</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__saddr.html">_hw_dma_tcdn_saddr</a></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;{</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;    uint32_t U;</div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__saddr_1_1__hw__dma__tcdn__saddr__bitfields.html"> 3664</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__saddr_1_1__hw__dma__tcdn__saddr__bitfields.html">_hw_dma_tcdn_saddr_bitfields</a></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;    {</div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__saddr_1_1__hw__dma__tcdn__saddr__bitfields.html#a4cbb565b79503dac8e8d2486a968d316"> 3666</a></span>&#160;        uint32_t SADDR : 32;           </div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;    } B;</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;} <a class="code" href="union__hw__dma__tcdn__saddr.html">hw_dma_tcdn_saddr_t</a>;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_COUNT (16U)</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_ADDR(x, n) ((x) + 0x1000U + (0x20U * (n)))</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR(x, n)  (*(__IO hw_dma_tcdn_saddr_t *) HW_DMA_TCDn_SADDR_ADDR(x, n))</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_RD(x, n) (HW_DMA_TCDn_SADDR(x, n).U)</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_WR(x, n, v) (HW_DMA_TCDn_SADDR(x, n).U = (v))</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_SET(x, n, v) (HW_DMA_TCDn_SADDR_WR(x, n, HW_DMA_TCDn_SADDR_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_CLR(x, n, v) (HW_DMA_TCDn_SADDR_WR(x, n, HW_DMA_TCDn_SADDR_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SADDR_TOG(x, n, v) (HW_DMA_TCDn_SADDR_WR(x, n, HW_DMA_TCDn_SADDR_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_SADDR bitfields</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_SADDR_SADDR (0U)       </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_SADDR_SADDR (0xFFFFFFFFU) </span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_SADDR_SADDR (32U)      </span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_SADDR_SADDR(x, n) (HW_DMA_TCDn_SADDR(x, n).U)</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_SADDR_SADDR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_SADDR_SADDR) &amp; BM_DMA_TCDn_SADDR_SADDR)</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_SADDR_SADDR(x, n, v) (HW_DMA_TCDn_SADDR_WR(x, n, v))</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment"> * HW_DMA_TCDn_SOFF - TCD Signed Source Address Offset</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__soff.html"> 3718</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__soff.html">_hw_dma_tcdn_soff</a></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;{</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;    uint16_t U;</div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields.html"> 3721</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields.html">_hw_dma_tcdn_soff_bitfields</a></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;    {</div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields.html#a3cb18c7c68adde4feebb005121b196dc"> 3723</a></span>&#160;        uint16_t SOFF : 16;            </div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;    } B;</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;} <a class="code" href="union__hw__dma__tcdn__soff.html">hw_dma_tcdn_soff_t</a>;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_COUNT (16U)</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_ADDR(x, n) ((x) + 0x1004U + (0x20U * (n)))</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF(x, n)   (*(__IO hw_dma_tcdn_soff_t *) HW_DMA_TCDn_SOFF_ADDR(x, n))</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_RD(x, n) (HW_DMA_TCDn_SOFF(x, n).U)</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_WR(x, n, v) (HW_DMA_TCDn_SOFF(x, n).U = (v))</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_SET(x, n, v) (HW_DMA_TCDn_SOFF_WR(x, n, HW_DMA_TCDn_SOFF_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_CLR(x, n, v) (HW_DMA_TCDn_SOFF_WR(x, n, HW_DMA_TCDn_SOFF_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SOFF_TOG(x, n, v) (HW_DMA_TCDn_SOFF_WR(x, n, HW_DMA_TCDn_SOFF_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_SOFF bitfields</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_SOFF_SOFF (0U)         </span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_SOFF_SOFF (0xFFFFU)    </span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_SOFF_SOFF (16U)        </span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_SOFF_SOFF(x, n) (HW_DMA_TCDn_SOFF(x, n).U)</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;</div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_SOFF_SOFF(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_SOFF_SOFF) &amp; BM_DMA_TCDn_SOFF_SOFF)</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_SOFF_SOFF(x, n, v) (HW_DMA_TCDn_SOFF_WR(x, n, v))</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;</div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="comment"> * HW_DMA_TCDn_ATTR - TCD Transfer Attributes</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;</div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__attr.html"> 3776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__attr.html">_hw_dma_tcdn_attr</a></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;{</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;    uint16_t U;</div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html"> 3779</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html">_hw_dma_tcdn_attr_bitfields</a></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;    {</div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html#aaa0da1432ba029116d50c46be2889e0c"> 3781</a></span>&#160;        uint16_t DSIZE : 3;            </div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html#aa6cdb515b13882e3e65a1145badb8cda"> 3782</a></span>&#160;        uint16_t DMOD : 5;             </div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html#ae2865466d5cf5fbc08d39693e5db1020"> 3783</a></span>&#160;        uint16_t SSIZE : 3;            </div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html#aeaf11daa637995e2ae94d43534aa7cbf"> 3784</a></span>&#160;        uint16_t SMOD : 5;             </div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;    } B;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;} <a class="code" href="union__hw__dma__tcdn__attr.html">hw_dma_tcdn_attr_t</a>;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_COUNT (16U)</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_ADDR(x, n) ((x) + 0x1006U + (0x20U * (n)))</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR(x, n)   (*(__IO hw_dma_tcdn_attr_t *) HW_DMA_TCDn_ATTR_ADDR(x, n))</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_RD(x, n) (HW_DMA_TCDn_ATTR(x, n).U)</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_WR(x, n, v) (HW_DMA_TCDn_ATTR(x, n).U = (v))</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_SET(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, HW_DMA_TCDn_ATTR_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_CLR(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, HW_DMA_TCDn_ATTR_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_ATTR_TOG(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, HW_DMA_TCDn_ATTR_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_ATTR bitfields</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_ATTR_DSIZE (0U)        </span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_ATTR_DSIZE (0x0007U)   </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_ATTR_DSIZE (3U)        </span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_ATTR_DSIZE(x, n) (HW_DMA_TCDn_ATTR(x, n).B.DSIZE)</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_ATTR_DSIZE(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_ATTR_DSIZE) &amp; BM_DMA_TCDn_ATTR_DSIZE)</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_ATTR_DSIZE(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, (HW_DMA_TCDn_ATTR_RD(x, n) &amp; ~BM_DMA_TCDn_ATTR_DSIZE) | BF_DMA_TCDn_ATTR_DSIZE(v)))</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_ATTR_DMOD (3U)         </span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_ATTR_DMOD (0x00F8U)    </span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_ATTR_DMOD (5U)         </span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_ATTR_DMOD(x, n) (HW_DMA_TCDn_ATTR(x, n).B.DMOD)</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_ATTR_DMOD(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_ATTR_DMOD) &amp; BM_DMA_TCDn_ATTR_DMOD)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_ATTR_DMOD(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, (HW_DMA_TCDn_ATTR_RD(x, n) &amp; ~BM_DMA_TCDn_ATTR_DMOD) | BF_DMA_TCDn_ATTR_DMOD(v)))</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_ATTR_SSIZE (8U)        </span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_ATTR_SSIZE (0x0700U)   </span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_ATTR_SSIZE (3U)        </span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_ATTR_SSIZE(x, n) (HW_DMA_TCDn_ATTR(x, n).B.SSIZE)</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_ATTR_SSIZE(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_ATTR_SSIZE) &amp; BM_DMA_TCDn_ATTR_SSIZE)</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_ATTR_SSIZE(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, (HW_DMA_TCDn_ATTR_RD(x, n) &amp; ~BM_DMA_TCDn_ATTR_SSIZE) | BF_DMA_TCDn_ATTR_SSIZE(v)))</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_ATTR_SMOD (11U)        </span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_ATTR_SMOD (0xF800U)    </span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_ATTR_SMOD (5U)         </span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_ATTR_SMOD(x, n) (HW_DMA_TCDn_ATTR(x, n).B.SMOD)</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_ATTR_SMOD(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_ATTR_SMOD) &amp; BM_DMA_TCDn_ATTR_SMOD)</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_ATTR_SMOD(x, n, v) (HW_DMA_TCDn_ATTR_WR(x, n, (HW_DMA_TCDn_ATTR_RD(x, n) &amp; ~BM_DMA_TCDn_ATTR_SMOD) | BF_DMA_TCDn_ATTR_SMOD(v)))</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment"> * HW_DMA_TCDn_NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Disabled)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;</div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__nbytes__mlno.html"> 3915</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__nbytes__mlno.html">_hw_dma_tcdn_nbytes_mlno</a></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;{</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;    uint32_t U;</div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mlno_1_1__hw__dma__tcdn__nbytes__mlno__bitfields.html"> 3918</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__nbytes__mlno_1_1__hw__dma__tcdn__nbytes__mlno__bitfields.html">_hw_dma_tcdn_nbytes_mlno_bitfields</a></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;    {</div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mlno_1_1__hw__dma__tcdn__nbytes__mlno__bitfields.html#ae57d36ccaf45f8d1f6aba280aebe0cf3"> 3920</a></span>&#160;        uint32_t NBYTES : 32;          </div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;    } B;</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;} <a class="code" href="union__hw__dma__tcdn__nbytes__mlno.html">hw_dma_tcdn_nbytes_mlno_t</a>;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_COUNT (16U)</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_ADDR(x, n) ((x) + 0x1008U + (0x20U * (n)))</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO(x, n) (*(__IO hw_dma_tcdn_nbytes_mlno_t *) HW_DMA_TCDn_NBYTES_MLNO_ADDR(x, n))</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_RD(x, n) (HW_DMA_TCDn_NBYTES_MLNO(x, n).U)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_WR(x, n, v) (HW_DMA_TCDn_NBYTES_MLNO(x, n).U = (v))</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_SET(x, n, v) (HW_DMA_TCDn_NBYTES_MLNO_WR(x, n, HW_DMA_TCDn_NBYTES_MLNO_RD(x, n) |  (v)))</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_CLR(x, n, v) (HW_DMA_TCDn_NBYTES_MLNO_WR(x, n, HW_DMA_TCDn_NBYTES_MLNO_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLNO_TOG(x, n, v) (HW_DMA_TCDn_NBYTES_MLNO_WR(x, n, HW_DMA_TCDn_NBYTES_MLNO_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_NBYTES_MLNO bitfields</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLNO_NBYTES (0U) </span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLNO_NBYTES (0xFFFFFFFFU) </span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLNO_NBYTES (32U) </span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLNO_NBYTES(x, n) (HW_DMA_TCDn_NBYTES_MLNO(x, n).U)</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLNO_NBYTES(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLNO_NBYTES) &amp; BM_DMA_TCDn_NBYTES_MLNO_NBYTES)</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLNO_NBYTES(x, n, v) (HW_DMA_TCDn_NBYTES_MLNO_WR(x, n, v))</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment"> * HW_DMA_TCDn_NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;</div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__nbytes__mloffno.html"> 3990</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__nbytes__mloffno.html">_hw_dma_tcdn_nbytes_mloffno</a></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;{</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;    uint32_t U;</div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html"> 3993</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html">_hw_dma_tcdn_nbytes_mloffno_bitfields</a></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;    {</div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html#a49d2062687bc5e3f7b420d8bb3d3b388"> 3995</a></span>&#160;        uint32_t NBYTES : 30;          </div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html#a0bbb5bc763cc0a64961f8ee5de6b1cc4"> 3996</a></span>&#160;        uint32_t DMLOE : 1;            </div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html#acc780c9d7d8137dff477592b8c03a15d"> 3997</a></span>&#160;        uint32_t SMLOE : 1;            </div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;    } B;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;} <a class="code" href="union__hw__dma__tcdn__nbytes__mloffno.html">hw_dma_tcdn_nbytes_mloffno_t</a>;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_COUNT (16U)</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_ADDR(x, n) ((x) + 0x1008U + (0x20U * (n)))</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO(x, n) (*(__IO hw_dma_tcdn_nbytes_mloffno_t *) HW_DMA_TCDn_NBYTES_MLOFFNO_ADDR(x, n))</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_RD(x, n) (HW_DMA_TCDn_NBYTES_MLOFFNO(x, n).U)</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_WR(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFNO(x, n).U = (v))</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_SET(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFNO_WR(x, n, HW_DMA_TCDn_NBYTES_MLOFFNO_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_CLR(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFNO_WR(x, n, HW_DMA_TCDn_NBYTES_MLOFFNO_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFNO_TOG(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFNO_WR(x, n, HW_DMA_TCDn_NBYTES_MLOFFNO_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_NBYTES_MLOFFNO bitfields</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFNO_NBYTES (0U) </span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFNO_NBYTES (0x3FFFFFFFU) </span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFNO_NBYTES (30U) </span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFNO_NBYTES(x, n) (HW_DMA_TCDn_NBYTES_MLOFFNO(x, n).B.NBYTES)</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFNO_NBYTES(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFNO_NBYTES) &amp; BM_DMA_TCDn_NBYTES_MLOFFNO_NBYTES)</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFNO_NBYTES(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFNO_WR(x, n, (HW_DMA_TCDn_NBYTES_MLOFFNO_RD(x, n) &amp; ~BM_DMA_TCDn_NBYTES_MLOFFNO_NBYTES) | BF_DMA_TCDn_NBYTES_MLOFFNO_NBYTES(v)))</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFNO_DMLOE (30U) </span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFNO_DMLOE (0x40000000U) </span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFNO_DMLOE (1U) </span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFNO_DMLOE(x, n) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFNO_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFNO_DMLOE))</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFNO_DMLOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFNO_DMLOE) &amp; BM_DMA_TCDn_NBYTES_MLOFFNO_DMLOE)</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;</div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFNO_DMLOE(x, n, v) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFNO_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFNO_DMLOE) = (v))</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFNO_SMLOE (31U) </span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFNO_SMLOE (0x80000000U) </span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFNO_SMLOE (1U) </span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFNO_SMLOE(x, n) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFNO_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFNO_SMLOE))</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFNO_SMLOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFNO_SMLOE) &amp; BM_DMA_TCDn_NBYTES_MLOFFNO_SMLOE)</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFNO_SMLOE(x, n, v) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFNO_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFNO_SMLOE) = (v))</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment"> * HW_DMA_TCDn_NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__nbytes__mloffyes.html"> 4116</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__nbytes__mloffyes.html">_hw_dma_tcdn_nbytes_mloffyes</a></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;{</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;    uint32_t U;</div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html"> 4119</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html">_hw_dma_tcdn_nbytes_mloffyes_bitfields</a></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;    {</div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html#ae4a82e0fa61ff34351c777f7101eef08"> 4121</a></span>&#160;        uint32_t NBYTES : 10;          </div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html#ae664d96b21da3dee3a1087272b7e7848"> 4122</a></span>&#160;        uint32_t MLOFF : 20;           </div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html#a9b9602ca3ef9fb588a1649b7116121a1"> 4125</a></span>&#160;        uint32_t DMLOE : 1;            </div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html#ac67156243ac9546bb43fe3a1bc6ac492"> 4126</a></span>&#160;        uint32_t SMLOE : 1;            </div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;    } B;</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;} <a class="code" href="union__hw__dma__tcdn__nbytes__mloffyes.html">hw_dma_tcdn_nbytes_mloffyes_t</a>;</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_COUNT (16U)</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;</div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_ADDR(x, n) ((x) + 0x1008U + (0x20U * (n)))</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES(x, n) (*(__IO hw_dma_tcdn_nbytes_mloffyes_t *) HW_DMA_TCDn_NBYTES_MLOFFYES_ADDR(x, n))</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_RD(x, n) (HW_DMA_TCDn_NBYTES_MLOFFYES(x, n).U)</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_WR(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFYES(x, n).U = (v))</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_SET(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFYES_WR(x, n, HW_DMA_TCDn_NBYTES_MLOFFYES_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_CLR(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFYES_WR(x, n, HW_DMA_TCDn_NBYTES_MLOFFYES_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_NBYTES_MLOFFYES_TOG(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFYES_WR(x, n, HW_DMA_TCDn_NBYTES_MLOFFYES_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_NBYTES_MLOFFYES bitfields</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFYES_NBYTES (0U) </span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFYES_NBYTES (0x000003FFU) </span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFYES_NBYTES (10U) </span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFYES_NBYTES(x, n) (HW_DMA_TCDn_NBYTES_MLOFFYES(x, n).B.NBYTES)</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFYES_NBYTES(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFYES_NBYTES) &amp; BM_DMA_TCDn_NBYTES_MLOFFYES_NBYTES)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFYES_NBYTES(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFYES_WR(x, n, (HW_DMA_TCDn_NBYTES_MLOFFYES_RD(x, n) &amp; ~BM_DMA_TCDn_NBYTES_MLOFFYES_NBYTES) | BF_DMA_TCDn_NBYTES_MLOFFYES_NBYTES(v)))</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFYES_MLOFF (10U) </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFYES_MLOFF (0x3FFFFC00U) </span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFYES_MLOFF (20U) </span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFYES_MLOFF(x, n) (HW_DMA_TCDn_NBYTES_MLOFFYES(x, n).B.MLOFF)</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFYES_MLOFF(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFYES_MLOFF) &amp; BM_DMA_TCDn_NBYTES_MLOFFYES_MLOFF)</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFYES_MLOFF(x, n, v) (HW_DMA_TCDn_NBYTES_MLOFFYES_WR(x, n, (HW_DMA_TCDn_NBYTES_MLOFFYES_RD(x, n) &amp; ~BM_DMA_TCDn_NBYTES_MLOFFYES_MLOFF) | BF_DMA_TCDn_NBYTES_MLOFFYES_MLOFF(v)))</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFYES_DMLOE (30U) </span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFYES_DMLOE (0x40000000U) </span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFYES_DMLOE (1U) </span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFYES_DMLOE(x, n) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFYES_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFYES_DMLOE))</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;</div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFYES_DMLOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFYES_DMLOE) &amp; BM_DMA_TCDn_NBYTES_MLOFFYES_DMLOE)</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFYES_DMLOE(x, n, v) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFYES_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFYES_DMLOE) = (v))</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_NBYTES_MLOFFYES_SMLOE (31U) </span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_NBYTES_MLOFFYES_SMLOE (0x80000000U) </span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_NBYTES_MLOFFYES_SMLOE (1U) </span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_NBYTES_MLOFFYES_SMLOE(x, n) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFYES_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFYES_SMLOE))</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_NBYTES_MLOFFYES_SMLOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_NBYTES_MLOFFYES_SMLOE) &amp; BM_DMA_TCDn_NBYTES_MLOFFYES_SMLOE)</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;</div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_NBYTES_MLOFFYES_SMLOE(x, n, v) (BITBAND_ACCESS32(HW_DMA_TCDn_NBYTES_MLOFFYES_ADDR(x, n), BP_DMA_TCDn_NBYTES_MLOFFYES_SMLOE) = (v))</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="comment"> * HW_DMA_TCDn_SLAST - TCD Last Source Address Adjustment</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;</div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__slast.html"> 4254</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__slast.html">_hw_dma_tcdn_slast</a></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;{</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;    uint32_t U;</div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__slast_1_1__hw__dma__tcdn__slast__bitfields.html"> 4257</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__slast_1_1__hw__dma__tcdn__slast__bitfields.html">_hw_dma_tcdn_slast_bitfields</a></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;    {</div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__slast_1_1__hw__dma__tcdn__slast__bitfields.html#a14c9ad608258f1715391d47158b6cc11"> 4259</a></span>&#160;        uint32_t SLAST : 32;           </div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;    } B;</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;} <a class="code" href="union__hw__dma__tcdn__slast.html">hw_dma_tcdn_slast_t</a>;</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_COUNT (16U)</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_ADDR(x, n) ((x) + 0x100CU + (0x20U * (n)))</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST(x, n)  (*(__IO hw_dma_tcdn_slast_t *) HW_DMA_TCDn_SLAST_ADDR(x, n))</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_RD(x, n) (HW_DMA_TCDn_SLAST(x, n).U)</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_WR(x, n, v) (HW_DMA_TCDn_SLAST(x, n).U = (v))</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_SET(x, n, v) (HW_DMA_TCDn_SLAST_WR(x, n, HW_DMA_TCDn_SLAST_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_CLR(x, n, v) (HW_DMA_TCDn_SLAST_WR(x, n, HW_DMA_TCDn_SLAST_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_SLAST_TOG(x, n, v) (HW_DMA_TCDn_SLAST_WR(x, n, HW_DMA_TCDn_SLAST_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_SLAST bitfields</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;</div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_SLAST_SLAST (0U)       </span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_SLAST_SLAST (0xFFFFFFFFU) </span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_SLAST_SLAST (32U)      </span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_SLAST_SLAST(x, n) (HW_DMA_TCDn_SLAST(x, n).U)</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;</div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_SLAST_SLAST(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_SLAST_SLAST) &amp; BM_DMA_TCDn_SLAST_SLAST)</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_SLAST_SLAST(x, n, v) (HW_DMA_TCDn_SLAST_WR(x, n, v))</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;</div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment"> * HW_DMA_TCDn_DADDR - TCD Destination Address</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__daddr.html"> 4314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__daddr.html">_hw_dma_tcdn_daddr</a></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;{</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;    uint32_t U;</div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__daddr_1_1__hw__dma__tcdn__daddr__bitfields.html"> 4317</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__daddr_1_1__hw__dma__tcdn__daddr__bitfields.html">_hw_dma_tcdn_daddr_bitfields</a></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;    {</div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__daddr_1_1__hw__dma__tcdn__daddr__bitfields.html#a5b617dda39ddabb32730ecc94fe5e0d2"> 4319</a></span>&#160;        uint32_t DADDR : 32;           </div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;    } B;</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;} <a class="code" href="union__hw__dma__tcdn__daddr.html">hw_dma_tcdn_daddr_t</a>;</div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_COUNT (16U)</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_ADDR(x, n) ((x) + 0x1010U + (0x20U * (n)))</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR(x, n)  (*(__IO hw_dma_tcdn_daddr_t *) HW_DMA_TCDn_DADDR_ADDR(x, n))</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_RD(x, n) (HW_DMA_TCDn_DADDR(x, n).U)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_WR(x, n, v) (HW_DMA_TCDn_DADDR(x, n).U = (v))</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_SET(x, n, v) (HW_DMA_TCDn_DADDR_WR(x, n, HW_DMA_TCDn_DADDR_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_CLR(x, n, v) (HW_DMA_TCDn_DADDR_WR(x, n, HW_DMA_TCDn_DADDR_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DADDR_TOG(x, n, v) (HW_DMA_TCDn_DADDR_WR(x, n, HW_DMA_TCDn_DADDR_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_DADDR bitfields</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_DADDR_DADDR (0U)       </span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_DADDR_DADDR (0xFFFFFFFFU) </span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_DADDR_DADDR (32U)      </span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_DADDR_DADDR(x, n) (HW_DMA_TCDn_DADDR(x, n).U)</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_DADDR_DADDR(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_DADDR_DADDR) &amp; BM_DMA_TCDn_DADDR_DADDR)</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_DADDR_DADDR(x, n, v) (HW_DMA_TCDn_DADDR_WR(x, n, v))</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="comment"> * HW_DMA_TCDn_DOFF - TCD Signed Destination Address Offset</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;</div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__doff.html"> 4371</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__doff.html">_hw_dma_tcdn_doff</a></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;{</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;    uint16_t U;</div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__doff_1_1__hw__dma__tcdn__doff__bitfields.html"> 4374</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__doff_1_1__hw__dma__tcdn__doff__bitfields.html">_hw_dma_tcdn_doff_bitfields</a></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;    {</div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__doff_1_1__hw__dma__tcdn__doff__bitfields.html#a53b020e319ca6a9e80793d2536b4d721"> 4376</a></span>&#160;        uint16_t DOFF : 16;            </div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;    } B;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;} <a class="code" href="union__hw__dma__tcdn__doff.html">hw_dma_tcdn_doff_t</a>;</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;</div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_COUNT (16U)</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;</div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_ADDR(x, n) ((x) + 0x1014U + (0x20U * (n)))</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;</div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF(x, n)   (*(__IO hw_dma_tcdn_doff_t *) HW_DMA_TCDn_DOFF_ADDR(x, n))</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_RD(x, n) (HW_DMA_TCDn_DOFF(x, n).U)</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_WR(x, n, v) (HW_DMA_TCDn_DOFF(x, n).U = (v))</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_SET(x, n, v) (HW_DMA_TCDn_DOFF_WR(x, n, HW_DMA_TCDn_DOFF_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_CLR(x, n, v) (HW_DMA_TCDn_DOFF_WR(x, n, HW_DMA_TCDn_DOFF_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DOFF_TOG(x, n, v) (HW_DMA_TCDn_DOFF_WR(x, n, HW_DMA_TCDn_DOFF_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;</div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_DOFF bitfields</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_DOFF_DOFF (0U)         </span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_DOFF_DOFF (0xFFFFU)    </span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_DOFF_DOFF (16U)        </span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_DOFF_DOFF(x, n) (HW_DMA_TCDn_DOFF(x, n).U)</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_DOFF_DOFF(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_DOFF_DOFF) &amp; BM_DMA_TCDn_DOFF_DOFF)</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_DOFF_DOFF(x, n, v) (HW_DMA_TCDn_DOFF_WR(x, n, v))</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;</div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="comment"> * HW_DMA_TCDn_CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;</div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__citer__elinkno.html"> 4432</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__citer__elinkno.html">_hw_dma_tcdn_citer_elinkno</a></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;{</div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;    uint16_t U;</div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields.html"> 4435</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields.html">_hw_dma_tcdn_citer_elinkno_bitfields</a></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;    {</div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields.html#ad9e6661faaf50cabbb173984e0415fb2"> 4437</a></span>&#160;        uint16_t CITER : 15;           </div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields.html#aac44892f8d84b0122b1a424f4bfb3381"> 4438</a></span>&#160;        uint16_t ELINK : 1;            </div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;    } B;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;} <a class="code" href="union__hw__dma__tcdn__citer__elinkno.html">hw_dma_tcdn_citer_elinkno_t</a>;</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_COUNT (16U)</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;</div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_ADDR(x, n) ((x) + 0x1016U + (0x20U * (n)))</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO(x, n) (*(__IO hw_dma_tcdn_citer_elinkno_t *) HW_DMA_TCDn_CITER_ELINKNO_ADDR(x, n))</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_RD(x, n) (HW_DMA_TCDn_CITER_ELINKNO(x, n).U)</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_WR(x, n, v) (HW_DMA_TCDn_CITER_ELINKNO(x, n).U = (v))</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_SET(x, n, v) (HW_DMA_TCDn_CITER_ELINKNO_WR(x, n, HW_DMA_TCDn_CITER_ELINKNO_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_CLR(x, n, v) (HW_DMA_TCDn_CITER_ELINKNO_WR(x, n, HW_DMA_TCDn_CITER_ELINKNO_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKNO_TOG(x, n, v) (HW_DMA_TCDn_CITER_ELINKNO_WR(x, n, HW_DMA_TCDn_CITER_ELINKNO_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_CITER_ELINKNO bitfields</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CITER_ELINKNO_CITER (0U) </span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CITER_ELINKNO_CITER (0x7FFFU) </span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CITER_ELINKNO_CITER (15U) </span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CITER_ELINKNO_CITER(x, n) (HW_DMA_TCDn_CITER_ELINKNO(x, n).B.CITER)</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CITER_ELINKNO_CITER(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CITER_ELINKNO_CITER) &amp; BM_DMA_TCDn_CITER_ELINKNO_CITER)</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CITER_ELINKNO_CITER(x, n, v) (HW_DMA_TCDn_CITER_ELINKNO_WR(x, n, (HW_DMA_TCDn_CITER_ELINKNO_RD(x, n) &amp; ~BM_DMA_TCDn_CITER_ELINKNO_CITER) | BF_DMA_TCDn_CITER_ELINKNO_CITER(v)))</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CITER_ELINKNO_ELINK (15U) </span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CITER_ELINKNO_ELINK (0x8000U) </span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CITER_ELINKNO_ELINK (1U) </span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CITER_ELINKNO_ELINK(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CITER_ELINKNO_ADDR(x, n), BP_DMA_TCDn_CITER_ELINKNO_ELINK))</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CITER_ELINKNO_ELINK(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CITER_ELINKNO_ELINK) &amp; BM_DMA_TCDn_CITER_ELINKNO_ELINK)</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CITER_ELINKNO_ELINK(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CITER_ELINKNO_ADDR(x, n), BP_DMA_TCDn_CITER_ELINKNO_ELINK) = (v))</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment"> * HW_DMA_TCDn_CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__citer__elinkyes.html"> 4533</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__citer__elinkyes.html">_hw_dma_tcdn_citer_elinkyes</a></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;{</div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;    uint16_t U;</div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html"> 4536</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html">_hw_dma_tcdn_citer_elinkyes_bitfields</a></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;    {</div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html#a33af5a117add62bc72b0ce77ccda0333"> 4538</a></span>&#160;        uint16_t CITER : 9;            </div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html#a8949560030d9f7a47495a51b4828aa81"> 4539</a></span>&#160;        uint16_t LINKCH : 4;           </div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html#a1f323ac0d5ea5bc3415c38169a242d9a"> 4540</a></span>&#160;        uint16_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;        </div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html#a495e0f43957fe2bf3d12838d15931f6e"> 4541</a></span>&#160;        uint16_t ELINK : 1;            </div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;    } B;</div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;} <a class="code" href="union__hw__dma__tcdn__citer__elinkyes.html">hw_dma_tcdn_citer_elinkyes_t</a>;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_COUNT (16U)</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_ADDR(x, n) ((x) + 0x1016U + (0x20U * (n)))</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES(x, n) (*(__IO hw_dma_tcdn_citer_elinkyes_t *) HW_DMA_TCDn_CITER_ELINKYES_ADDR(x, n))</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_RD(x, n) (HW_DMA_TCDn_CITER_ELINKYES(x, n).U)</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_WR(x, n, v) (HW_DMA_TCDn_CITER_ELINKYES(x, n).U = (v))</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_SET(x, n, v) (HW_DMA_TCDn_CITER_ELINKYES_WR(x, n, HW_DMA_TCDn_CITER_ELINKYES_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_CLR(x, n, v) (HW_DMA_TCDn_CITER_ELINKYES_WR(x, n, HW_DMA_TCDn_CITER_ELINKYES_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CITER_ELINKYES_TOG(x, n, v) (HW_DMA_TCDn_CITER_ELINKYES_WR(x, n, HW_DMA_TCDn_CITER_ELINKYES_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_CITER_ELINKYES bitfields</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CITER_ELINKYES_CITER (0U) </span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CITER_ELINKYES_CITER (0x01FFU) </span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CITER_ELINKYES_CITER (9U) </span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CITER_ELINKYES_CITER(x, n) (HW_DMA_TCDn_CITER_ELINKYES(x, n).B.CITER)</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CITER_ELINKYES_CITER(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CITER_ELINKYES_CITER) &amp; BM_DMA_TCDn_CITER_ELINKYES_CITER)</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CITER_ELINKYES_CITER(x, n, v) (HW_DMA_TCDn_CITER_ELINKYES_WR(x, n, (HW_DMA_TCDn_CITER_ELINKYES_RD(x, n) &amp; ~BM_DMA_TCDn_CITER_ELINKYES_CITER) | BF_DMA_TCDn_CITER_ELINKYES_CITER(v)))</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CITER_ELINKYES_LINKCH (9U) </span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CITER_ELINKYES_LINKCH (0x1E00U) </span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CITER_ELINKYES_LINKCH (4U) </span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CITER_ELINKYES_LINKCH(x, n) (HW_DMA_TCDn_CITER_ELINKYES(x, n).B.LINKCH)</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;</div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CITER_ELINKYES_LINKCH(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CITER_ELINKYES_LINKCH) &amp; BM_DMA_TCDn_CITER_ELINKYES_LINKCH)</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CITER_ELINKYES_LINKCH(x, n, v) (HW_DMA_TCDn_CITER_ELINKYES_WR(x, n, (HW_DMA_TCDn_CITER_ELINKYES_RD(x, n) &amp; ~BM_DMA_TCDn_CITER_ELINKYES_LINKCH) | BF_DMA_TCDn_CITER_ELINKYES_LINKCH(v)))</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CITER_ELINKYES_ELINK (15U) </span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CITER_ELINKYES_ELINK (0x8000U) </span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CITER_ELINKYES_ELINK (1U) </span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CITER_ELINKYES_ELINK(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CITER_ELINKYES_ADDR(x, n), BP_DMA_TCDn_CITER_ELINKYES_ELINK))</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;</div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CITER_ELINKYES_ELINK(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CITER_ELINKYES_ELINK) &amp; BM_DMA_TCDn_CITER_ELINKYES_ELINK)</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CITER_ELINKYES_ELINK(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CITER_ELINKYES_ADDR(x, n), BP_DMA_TCDn_CITER_ELINKYES_ELINK) = (v))</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="comment"> * HW_DMA_TCDn_DLASTSGA - TCD Last Destination Address Adjustment/Scatter Gather Address</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;</div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__dlastsga.html"> 4656</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__dlastsga.html">_hw_dma_tcdn_dlastsga</a></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;{</div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;    uint32_t U;</div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__dlastsga_1_1__hw__dma__tcdn__dlastsga__bitfields.html"> 4659</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__dlastsga_1_1__hw__dma__tcdn__dlastsga__bitfields.html">_hw_dma_tcdn_dlastsga_bitfields</a></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;    {</div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__dlastsga_1_1__hw__dma__tcdn__dlastsga__bitfields.html#a3d4e99964ebe5ca5aac6f1f0ebdb199b"> 4661</a></span>&#160;        uint32_t DLASTSGA : 32;        </div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;    } B;</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;} <a class="code" href="union__hw__dma__tcdn__dlastsga.html">hw_dma_tcdn_dlastsga_t</a>;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_COUNT (16U)</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_ADDR(x, n) ((x) + 0x1018U + (0x20U * (n)))</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA(x, n) (*(__IO hw_dma_tcdn_dlastsga_t *) HW_DMA_TCDn_DLASTSGA_ADDR(x, n))</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_RD(x, n) (HW_DMA_TCDn_DLASTSGA(x, n).U)</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_WR(x, n, v) (HW_DMA_TCDn_DLASTSGA(x, n).U = (v))</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_SET(x, n, v) (HW_DMA_TCDn_DLASTSGA_WR(x, n, HW_DMA_TCDn_DLASTSGA_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_CLR(x, n, v) (HW_DMA_TCDn_DLASTSGA_WR(x, n, HW_DMA_TCDn_DLASTSGA_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_DLASTSGA_TOG(x, n, v) (HW_DMA_TCDn_DLASTSGA_WR(x, n, HW_DMA_TCDn_DLASTSGA_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_DLASTSGA bitfields</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_DLASTSGA_DLASTSGA (0U) </span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_DLASTSGA_DLASTSGA (0xFFFFFFFFU) </span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_DLASTSGA_DLASTSGA (32U) </span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_DLASTSGA_DLASTSGA(x, n) (HW_DMA_TCDn_DLASTSGA(x, n).U)</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_DLASTSGA_DLASTSGA(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_DMA_TCDn_DLASTSGA_DLASTSGA) &amp; BM_DMA_TCDn_DLASTSGA_DLASTSGA)</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_DLASTSGA_DLASTSGA(x, n, v) (HW_DMA_TCDn_DLASTSGA_WR(x, n, v))</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment"> * HW_DMA_TCDn_CSR - TCD Control and Status</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__csr.html"> 4723</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__csr.html">_hw_dma_tcdn_csr</a></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;{</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;    uint16_t U;</div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html"> 4726</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html">_hw_dma_tcdn_csr_bitfields</a></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;    {</div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#affdc2dc2e431b19f8a5e85303c57a82f"> 4728</a></span>&#160;        uint16_t START : 1;            </div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#a589e321bc8e6675b798088e773fd5d50"> 4729</a></span>&#160;        uint16_t INTMAJOR : 1;         </div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#ad8ce6ecd4173e54b1bd5b8240068d017"> 4731</a></span>&#160;        uint16_t INTHALF : 1;          </div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#ac1c27b19e4c8a26fabd60449b9a4c3e7"> 4733</a></span>&#160;        uint16_t DREQ : 1;             </div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#add7899e2d6d57beaf05027c8a625bb6f"> 4734</a></span>&#160;        uint16_t ESG : 1;              </div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#a74d3cf4183df8ba18bde2ec55f781795"> 4735</a></span>&#160;        uint16_t MAJORELINK : 1;       </div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#aa0384a676347e53d1d67f42d2bd40517"> 4737</a></span>&#160;        uint16_t ACTIVE : 1;           </div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#ad8d98bad560d4bda9bc08aba077c1a23"> 4738</a></span>&#160;        uint16_t DONE : 1;             </div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#a4392f6ed854e3c8e7d000de23f2c91fc"> 4739</a></span>&#160;        uint16_t MAJORLINKCH : 4;      </div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#a98d51b49562f94f6e53aae75c5960307"> 4740</a></span>&#160;        uint16_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;        </div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html#ae2a504bfb11f02f54c47a54f3491607e"> 4741</a></span>&#160;        uint16_t BWC : 2;              </div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;    } B;</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;} <a class="code" href="union__hw__dma__tcdn__csr.html">hw_dma_tcdn_csr_t</a>;</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_COUNT (16U)</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_ADDR(x, n) ((x) + 0x101CU + (0x20U * (n)))</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR(x, n)    (*(__IO hw_dma_tcdn_csr_t *) HW_DMA_TCDn_CSR_ADDR(x, n))</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_RD(x, n) (HW_DMA_TCDn_CSR(x, n).U)</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_WR(x, n, v) (HW_DMA_TCDn_CSR(x, n).U = (v))</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_SET(x, n, v) (HW_DMA_TCDn_CSR_WR(x, n, HW_DMA_TCDn_CSR_RD(x, n) |  (v)))</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_CLR(x, n, v) (HW_DMA_TCDn_CSR_WR(x, n, HW_DMA_TCDn_CSR_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_CSR_TOG(x, n, v) (HW_DMA_TCDn_CSR_WR(x, n, HW_DMA_TCDn_CSR_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_CSR bitfields</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_START (0U)         </span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_START (0x0001U)    </span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_START (1U)         </span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_START(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_START))</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_START(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_START) &amp; BM_DMA_TCDn_CSR_START)</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;</div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_START(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_START) = (v))</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_INTMAJOR (1U)      </span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_INTMAJOR (0x0002U) </span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_INTMAJOR (1U)      </span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_INTMAJOR(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_INTMAJOR))</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_INTMAJOR(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_INTMAJOR) &amp; BM_DMA_TCDn_CSR_INTMAJOR)</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_INTMAJOR(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_INTMAJOR) = (v))</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_INTHALF (2U)       </span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_INTHALF (0x0004U)  </span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_INTHALF (1U)       </span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_INTHALF(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_INTHALF))</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_INTHALF(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_INTHALF) &amp; BM_DMA_TCDn_CSR_INTHALF)</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_INTHALF(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_INTHALF) = (v))</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;</div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_DREQ (3U)          </span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_DREQ (0x0008U)     </span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_DREQ (1U)          </span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_DREQ(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_DREQ))</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_DREQ(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_DREQ) &amp; BM_DMA_TCDn_CSR_DREQ)</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_DREQ(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_DREQ) = (v))</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_ESG  (4U)          </span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_ESG  (0x0010U)     </span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_ESG  (1U)          </span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_ESG(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_ESG))</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;</div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_ESG(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_ESG) &amp; BM_DMA_TCDn_CSR_ESG)</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_ESG(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_ESG) = (v))</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;</div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_MAJORELINK (5U)    </span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_MAJORELINK (0x0020U) </span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_MAJORELINK (1U)    </span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_MAJORELINK(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_MAJORELINK))</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_MAJORELINK(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_MAJORELINK) &amp; BM_DMA_TCDn_CSR_MAJORELINK)</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_MAJORELINK(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_MAJORELINK) = (v))</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_ACTIVE (6U)        </span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_ACTIVE (0x0040U)   </span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_ACTIVE (1U)        </span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_ACTIVE(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_ACTIVE))</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;</div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_ACTIVE(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_ACTIVE) &amp; BM_DMA_TCDn_CSR_ACTIVE)</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_ACTIVE(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_ACTIVE) = (v))</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_DONE (7U)          </span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_DONE (0x0080U)     </span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_DONE (1U)          </span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_DONE(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_DONE))</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_DONE(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_DONE) &amp; BM_DMA_TCDn_CSR_DONE)</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_DONE(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_CSR_ADDR(x, n), BP_DMA_TCDn_CSR_DONE) = (v))</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_MAJORLINKCH (8U)   </span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_MAJORLINKCH (0x0F00U) </span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_MAJORLINKCH (4U)   </span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_MAJORLINKCH(x, n) (HW_DMA_TCDn_CSR(x, n).B.MAJORLINKCH)</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_MAJORLINKCH(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_MAJORLINKCH) &amp; BM_DMA_TCDn_CSR_MAJORLINKCH)</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;</div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_MAJORLINKCH(x, n, v) (HW_DMA_TCDn_CSR_WR(x, n, (HW_DMA_TCDn_CSR_RD(x, n) &amp; ~BM_DMA_TCDn_CSR_MAJORLINKCH) | BF_DMA_TCDn_CSR_MAJORLINKCH(v)))</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_CSR_BWC  (14U)         </span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_CSR_BWC  (0xC000U)     </span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_CSR_BWC  (2U)          </span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_CSR_BWC(x, n) (HW_DMA_TCDn_CSR(x, n).B.BWC)</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_CSR_BWC(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_CSR_BWC) &amp; BM_DMA_TCDn_CSR_BWC)</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_CSR_BWC(x, n, v) (HW_DMA_TCDn_CSR_WR(x, n, (HW_DMA_TCDn_CSR_RD(x, n) &amp; ~BM_DMA_TCDn_CSR_BWC) | BF_DMA_TCDn_CSR_BWC(v)))</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="comment"> * HW_DMA_TCDn_BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;</div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__biter__elinkno.html"> 5043</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__biter__elinkno.html">_hw_dma_tcdn_biter_elinkno</a></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;{</div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;    uint16_t U;</div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields.html"> 5046</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields.html">_hw_dma_tcdn_biter_elinkno_bitfields</a></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;    {</div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields.html#a97443cd87bea3be78fb7225bc7d7845e"> 5048</a></span>&#160;        uint16_t BITER : 15;           </div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields.html#ac6c2527b25e1600b43d4bd58f9227a7c"> 5049</a></span>&#160;        uint16_t ELINK : 1;            </div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;    } B;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;} <a class="code" href="union__hw__dma__tcdn__biter__elinkno.html">hw_dma_tcdn_biter_elinkno_t</a>;</div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;</div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_COUNT (16U)</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_ADDR(x, n) ((x) + 0x101EU + (0x20U * (n)))</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO(x, n) (*(__IO hw_dma_tcdn_biter_elinkno_t *) HW_DMA_TCDn_BITER_ELINKNO_ADDR(x, n))</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_RD(x, n) (HW_DMA_TCDn_BITER_ELINKNO(x, n).U)</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_WR(x, n, v) (HW_DMA_TCDn_BITER_ELINKNO(x, n).U = (v))</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_SET(x, n, v) (HW_DMA_TCDn_BITER_ELINKNO_WR(x, n, HW_DMA_TCDn_BITER_ELINKNO_RD(x, n) |  (v)))</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_CLR(x, n, v) (HW_DMA_TCDn_BITER_ELINKNO_WR(x, n, HW_DMA_TCDn_BITER_ELINKNO_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKNO_TOG(x, n, v) (HW_DMA_TCDn_BITER_ELINKNO_WR(x, n, HW_DMA_TCDn_BITER_ELINKNO_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;</div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_BITER_ELINKNO bitfields</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_BITER_ELINKNO_BITER (0U) </span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_BITER_ELINKNO_BITER (0x7FFFU) </span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_BITER_ELINKNO_BITER (15U) </span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_BITER_ELINKNO_BITER(x, n) (HW_DMA_TCDn_BITER_ELINKNO(x, n).B.BITER)</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_BITER_ELINKNO_BITER(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_BITER_ELINKNO_BITER) &amp; BM_DMA_TCDn_BITER_ELINKNO_BITER)</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_BITER_ELINKNO_BITER(x, n, v) (HW_DMA_TCDn_BITER_ELINKNO_WR(x, n, (HW_DMA_TCDn_BITER_ELINKNO_RD(x, n) &amp; ~BM_DMA_TCDn_BITER_ELINKNO_BITER) | BF_DMA_TCDn_BITER_ELINKNO_BITER(v)))</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_BITER_ELINKNO_ELINK (15U) </span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_BITER_ELINKNO_ELINK (0x8000U) </span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_BITER_ELINKNO_ELINK (1U) </span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_BITER_ELINKNO_ELINK(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_BITER_ELINKNO_ADDR(x, n), BP_DMA_TCDn_BITER_ELINKNO_ELINK))</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_BITER_ELINKNO_ELINK(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_BITER_ELINKNO_ELINK) &amp; BM_DMA_TCDn_BITER_ELINKNO_ELINK)</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_BITER_ELINKNO_ELINK(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_BITER_ELINKNO_ADDR(x, n), BP_DMA_TCDn_BITER_ELINKNO_ELINK) = (v))</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;</div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment"> * HW_DMA_TCDn_BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;</div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="union__hw__dma__tcdn__biter__elinkyes.html"> 5146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__dma__tcdn__biter__elinkyes.html">_hw_dma_tcdn_biter_elinkyes</a></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;{</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;    uint16_t U;</div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html"> 5149</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html">_hw_dma_tcdn_biter_elinkyes_bitfields</a></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;    {</div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html#a9a419b5d1e825a2c3cda2ed5a51113c0"> 5151</a></span>&#160;        uint16_t BITER : 9;            </div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html#a1466c73ea2b23709fd51ee74d9fbd5e5"> 5152</a></span>&#160;        uint16_t LINKCH : 4;           </div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html#aaa52ced66b163d5d46b95bb9c5947359"> 5153</a></span>&#160;        uint16_t <a class="code" href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">RESERVED0</a> : 2;        </div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html#a9fcddfe89dc30d2675464f9410241338"> 5154</a></span>&#160;        uint16_t ELINK : 1;            </div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;    } B;</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;} <a class="code" href="union__hw__dma__tcdn__biter__elinkyes.html">hw_dma_tcdn_biter_elinkyes_t</a>;</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_COUNT (16U)</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_ADDR(x, n) ((x) + 0x101EU + (0x20U * (n)))</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;</div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES(x, n) (*(__IO hw_dma_tcdn_biter_elinkyes_t *) HW_DMA_TCDn_BITER_ELINKYES_ADDR(x, n))</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_RD(x, n) (HW_DMA_TCDn_BITER_ELINKYES(x, n).U)</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_WR(x, n, v) (HW_DMA_TCDn_BITER_ELINKYES(x, n).U = (v))</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_SET(x, n, v) (HW_DMA_TCDn_BITER_ELINKYES_WR(x, n, HW_DMA_TCDn_BITER_ELINKYES_RD(x, n) |  (v)))</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_CLR(x, n, v) (HW_DMA_TCDn_BITER_ELINKYES_WR(x, n, HW_DMA_TCDn_BITER_ELINKYES_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define HW_DMA_TCDn_BITER_ELINKYES_TOG(x, n, v) (HW_DMA_TCDn_BITER_ELINKYES_WR(x, n, HW_DMA_TCDn_BITER_ELINKYES_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="comment"> * Constants &amp; macros for individual DMA_TCDn_BITER_ELINKYES bitfields</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;</div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_BITER_ELINKYES_BITER (0U) </span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_BITER_ELINKYES_BITER (0x01FFU) </span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_BITER_ELINKYES_BITER (9U) </span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_BITER_ELINKYES_BITER(x, n) (HW_DMA_TCDn_BITER_ELINKYES(x, n).B.BITER)</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_BITER_ELINKYES_BITER(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_BITER_ELINKYES_BITER) &amp; BM_DMA_TCDn_BITER_ELINKYES_BITER)</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_BITER_ELINKYES_BITER(x, n, v) (HW_DMA_TCDn_BITER_ELINKYES_WR(x, n, (HW_DMA_TCDn_BITER_ELINKYES_RD(x, n) &amp; ~BM_DMA_TCDn_BITER_ELINKYES_BITER) | BF_DMA_TCDn_BITER_ELINKYES_BITER(v)))</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;</div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_BITER_ELINKYES_LINKCH (9U) </span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_BITER_ELINKYES_LINKCH (0x1E00U) </span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_BITER_ELINKYES_LINKCH (4U) </span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_BITER_ELINKYES_LINKCH(x, n) (HW_DMA_TCDn_BITER_ELINKYES(x, n).B.LINKCH)</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;</div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_BITER_ELINKYES_LINKCH(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_BITER_ELINKYES_LINKCH) &amp; BM_DMA_TCDn_BITER_ELINKYES_LINKCH)</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_BITER_ELINKYES_LINKCH(x, n, v) (HW_DMA_TCDn_BITER_ELINKYES_WR(x, n, (HW_DMA_TCDn_BITER_ELINKYES_RD(x, n) &amp; ~BM_DMA_TCDn_BITER_ELINKYES_LINKCH) | BF_DMA_TCDn_BITER_ELINKYES_LINKCH(v)))</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define BP_DMA_TCDn_BITER_ELINKYES_ELINK (15U) </span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define BM_DMA_TCDn_BITER_ELINKYES_ELINK (0x8000U) </span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define BS_DMA_TCDn_BITER_ELINKYES_ELINK (1U) </span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define BR_DMA_TCDn_BITER_ELINKYES_ELINK(x, n) (BITBAND_ACCESS16(HW_DMA_TCDn_BITER_ELINKYES_ADDR(x, n), BP_DMA_TCDn_BITER_ELINKYES_ELINK))</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define BF_DMA_TCDn_BITER_ELINKYES_ELINK(v) ((uint16_t)((uint16_t)(v) &lt;&lt; BP_DMA_TCDn_BITER_ELINKYES_ELINK) &amp; BM_DMA_TCDn_BITER_ELINKYES_ELINK)</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;</div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define BW_DMA_TCDn_BITER_ELINKYES_ELINK(x, n, v) (BITBAND_ACCESS16(HW_DMA_TCDn_BITER_ELINKYES_ADDR(x, n), BP_DMA_TCDn_BITER_ELINKYES_ELINK) = (v))</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;</div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment"> * hw_dma_t - module struct</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="struct__hw__dma.html"> 5291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__dma.html">_hw_dma</a></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;{</div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a7d54d15b6c25a23110484ef13a8f1ab9"> 5293</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__cr.html">hw_dma_cr_t</a> <a class="code" href="struct__hw__dma.html#a7d54d15b6c25a23110484ef13a8f1ab9">CR</a>;                   </div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a92a8e5a0c21479b7e9890a61f2c96e84"> 5294</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__dma__es.html">hw_dma_es_t</a> <a class="code" href="struct__hw__dma.html#a92a8e5a0c21479b7e9890a61f2c96e84">ES</a>;                    </div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;    uint8_t _reserved0[4];</div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ae78f17b88a9d5769d4404427fcf42c6d"> 5296</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__erq.html">hw_dma_erq_t</a> <a class="code" href="struct__hw__dma.html#ae78f17b88a9d5769d4404427fcf42c6d">ERQ</a>;                 </div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;    uint8_t _reserved1[4];</div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a8a2489f7a8a4ce8179af1da1af984bb1"> 5298</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__eei.html">hw_dma_eei_t</a> <a class="code" href="struct__hw__dma.html#a8a2489f7a8a4ce8179af1da1af984bb1">EEI</a>;                 </div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a2d5c1ddc73520d610daf72212c103543"> 5299</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__ceei.html">hw_dma_ceei_t</a> <a class="code" href="struct__hw__dma.html#a2d5c1ddc73520d610daf72212c103543">CEEI</a>;                </div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a97cf019cb2cd1c7c10cdedd6b132bcaa"> 5300</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__seei.html">hw_dma_seei_t</a> <a class="code" href="struct__hw__dma.html#a97cf019cb2cd1c7c10cdedd6b132bcaa">SEEI</a>;                </div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a81e906c270ddfdc8ac1aa5197987ebfb"> 5301</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__cerq.html">hw_dma_cerq_t</a> <a class="code" href="struct__hw__dma.html#a81e906c270ddfdc8ac1aa5197987ebfb">CERQ</a>;                </div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ac92a13730ecfab371b7c17ea51a1806b"> 5302</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__serq.html">hw_dma_serq_t</a> <a class="code" href="struct__hw__dma.html#ac92a13730ecfab371b7c17ea51a1806b">SERQ</a>;                </div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a682f24fa9d2d6b6c5e4b7ae9c8cdd8b8"> 5303</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__cdne.html">hw_dma_cdne_t</a> <a class="code" href="struct__hw__dma.html#a682f24fa9d2d6b6c5e4b7ae9c8cdd8b8">CDNE</a>;                </div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ac7fcdd4e8097945f4b5615bccd76dd03"> 5304</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__ssrt.html">hw_dma_ssrt_t</a> <a class="code" href="struct__hw__dma.html#ac7fcdd4e8097945f4b5615bccd76dd03">SSRT</a>;                </div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#aa7035b6364ac7e6dd2744c8ba9bb674c"> 5305</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__cerr.html">hw_dma_cerr_t</a> <a class="code" href="struct__hw__dma.html#aa7035b6364ac7e6dd2744c8ba9bb674c">CERR</a>;                </div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a304933db2979929543528006dc4fe30e"> 5306</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__dma__cint.html">hw_dma_cint_t</a> <a class="code" href="struct__hw__dma.html#a304933db2979929543528006dc4fe30e">CINT</a>;                </div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;    uint8_t _reserved2[4];</div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a9b82e1c41eb21e218128a85ab4923aa3"> 5308</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__int.html">hw_dma_int_t</a> <a class="code" href="struct__hw__dma.html#a9b82e1c41eb21e218128a85ab4923aa3">INT</a>;                 </div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;    uint8_t _reserved3[4];</div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a689a08c0b19fcc38e676ae59040a2640"> 5310</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__err.html">hw_dma_err_t</a> <a class="code" href="struct__hw__dma.html#a689a08c0b19fcc38e676ae59040a2640">ERR</a>;                 </div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;    uint8_t _reserved4[4];</div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a7cc18d693dc6215c152e9da1db62fc2c"> 5312</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__dma__hrs.html">hw_dma_hrs_t</a> <a class="code" href="struct__hw__dma.html#a7cc18d693dc6215c152e9da1db62fc2c">HRS</a>;                  </div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;    uint8_t _reserved5[200];</div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ac68863f637bda3360bca574923576a8c"> 5314</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__dchprin.html">hw_dma_dchprin_t</a> DCHPRIn[16];     </div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;    uint8_t _reserved6[3824];</div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a7e495c07dfc1c753f70291bcde93da4f"> 5317</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__saddr.html">hw_dma_tcdn_saddr_t</a> <a class="code" href="struct__hw__dma.html#a7e495c07dfc1c753f70291bcde93da4f">TCDn_SADDR</a>; </div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a097e88c2b7ed349373ed027398d5ad33"> 5318</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__soff.html">hw_dma_tcdn_soff_t</a> <a class="code" href="struct__hw__dma.html#a097e88c2b7ed349373ed027398d5ad33">TCDn_SOFF</a>; </div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#adfbdaf88fdea94a66b4d7655d01bb201"> 5319</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__attr.html">hw_dma_tcdn_attr_t</a> <a class="code" href="struct__hw__dma.html#adfbdaf88fdea94a66b4d7655d01bb201">TCDn_ATTR</a>; </div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#af52fa369552c946d55899f5ee873bba3"> 5321</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__nbytes__mlno.html">hw_dma_tcdn_nbytes_mlno_t</a> <a class="code" href="struct__hw__dma.html#af52fa369552c946d55899f5ee873bba3">TCDn_NBYTES_MLNO</a>; </div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ad5386d1a4617e61bb08041eadcb0dfe4"> 5322</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__nbytes__mloffno.html">hw_dma_tcdn_nbytes_mloffno_t</a> <a class="code" href="struct__hw__dma.html#ad5386d1a4617e61bb08041eadcb0dfe4">TCDn_NBYTES_MLOFFNO</a>; </div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#acd53d5b5d684dc74a2b43d2666df5c15"> 5323</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__nbytes__mloffyes.html">hw_dma_tcdn_nbytes_mloffyes_t</a> <a class="code" href="struct__hw__dma.html#acd53d5b5d684dc74a2b43d2666df5c15">TCDn_NBYTES_MLOFFYES</a>; </div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;        };</div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a834468626bf806efc9412ee87d0d06f3"> 5325</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__slast.html">hw_dma_tcdn_slast_t</a> <a class="code" href="struct__hw__dma.html#a834468626bf806efc9412ee87d0d06f3">TCDn_SLAST</a>; </div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a46ea4c788ba8cc38fc0fdba7a91af030"> 5326</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__daddr.html">hw_dma_tcdn_daddr_t</a> <a class="code" href="struct__hw__dma.html#a46ea4c788ba8cc38fc0fdba7a91af030">TCDn_DADDR</a>; </div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a481bd0bb06736725200f36022b1928da"> 5327</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__doff.html">hw_dma_tcdn_doff_t</a> <a class="code" href="struct__hw__dma.html#a481bd0bb06736725200f36022b1928da">TCDn_DOFF</a>; </div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ad68def519b24cb97395733ff2f554a69"> 5329</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__citer__elinkno.html">hw_dma_tcdn_citer_elinkno_t</a> <a class="code" href="struct__hw__dma.html#ad68def519b24cb97395733ff2f554a69">TCDn_CITER_ELINKNO</a>; </div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#ac7ef04b0a173ade9342c540b111f189c"> 5330</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__citer__elinkyes.html">hw_dma_tcdn_citer_elinkyes_t</a> <a class="code" href="struct__hw__dma.html#ac7ef04b0a173ade9342c540b111f189c">TCDn_CITER_ELINKYES</a>; </div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;        };</div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a49ed074d750937618978b55a9f9d939b"> 5332</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__dlastsga.html">hw_dma_tcdn_dlastsga_t</a> <a class="code" href="struct__hw__dma.html#a49ed074d750937618978b55a9f9d939b">TCDn_DLASTSGA</a>; </div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a83d4444b2d7dbe98f3bd8255c93473a6"> 5333</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__csr.html">hw_dma_tcdn_csr_t</a> <a class="code" href="struct__hw__dma.html#a83d4444b2d7dbe98f3bd8255c93473a6">TCDn_CSR</a>;   </div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;        <span class="keyword">union </span>{</div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a0af5ef12c413965d8db9cfcd0eb2a2d5"> 5335</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__biter__elinkno.html">hw_dma_tcdn_biter_elinkno_t</a> <a class="code" href="struct__hw__dma.html#a0af5ef12c413965d8db9cfcd0eb2a2d5">TCDn_BITER_ELINKNO</a>; </div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="struct__hw__dma.html#a326e53beefd3909503978101c7363475"> 5336</a></span>&#160;            <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__dma__tcdn__biter__elinkyes.html">hw_dma_tcdn_biter_elinkyes_t</a> <a class="code" href="struct__hw__dma.html#a326e53beefd3909503978101c7363475">TCDn_BITER_ELINKYES</a>; </div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;        };</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;    } TCD[16];</div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;} <a class="code" href="struct__hw__dma.html">hw_dma_t</a>;</div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;</div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define HW_DMA(x)      (*(hw_dma_t *)(x))</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;</div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_DMA_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="struct__hw__dma_html_a46ea4c788ba8cc38fc0fdba7a91af030"><div class="ttname"><a href="struct__hw__dma.html#a46ea4c788ba8cc38fc0fdba7a91af030">_hw_dma::TCDn_DADDR</a></div><div class="ttdeci">__IO hw_dma_tcdn_daddr_t TCDn_DADDR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5326</div></div>
<div class="ttc" id="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields_html"><div class="ttname"><a href="struct__hw__dma__dchprin_1_1__hw__dma__dchprin__bitfields.html">_hw_dma_dchprin::_hw_dma_dchprin_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3552</div></div>
<div class="ttc" id="struct__hw__dma_html_ad5386d1a4617e61bb08041eadcb0dfe4"><div class="ttname"><a href="struct__hw__dma.html#ad5386d1a4617e61bb08041eadcb0dfe4">_hw_dma::TCDn_NBYTES_MLOFFNO</a></div><div class="ttdeci">__IO hw_dma_tcdn_nbytes_mloffno_t TCDn_NBYTES_MLOFFNO</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5322</div></div>
<div class="ttc" id="union__hw__dma__tcdn__nbytes__mloffyes_html"><div class="ttname"><a href="union__hw__dma__tcdn__nbytes__mloffyes.html">_hw_dma_tcdn_nbytes_mloffyes</a></div><div class="ttdoc">HW_DMA_TCDn_NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled) (RW) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4116</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_ac02eec3b12c3081f2c597a34faf7d765"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ac02eec3b12c3081f2c597a34faf7d765">_hw_dma_cr::_hw_dma_cr_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:172</div></div>
<div class="ttc" id="union__hw__dma__tcdn__daddr_html"><div class="ttname"><a href="union__hw__dma__tcdn__daddr.html">_hw_dma_tcdn_daddr</a></div><div class="ttdoc">HW_DMA_TCDn_DADDR - TCD Destination Address (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4314</div></div>
<div class="ttc" id="union__hw__dma__cerq_html"><div class="ttname"><a href="union__hw__dma__cerq.html">_hw_dma_cerq</a></div><div class="ttdoc">HW_DMA_CERQ - Clear Enable Request Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1737</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a1cd269e7cb9d1cbd14ada2668f751b5b"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a1cd269e7cb9d1cbd14ada2668f751b5b">_hw_dma_cr::_hw_dma_cr_bitfields::ERCA</a></div><div class="ttdeci">uint32_t ERCA</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:174</div></div>
<div class="ttc" id="union__hw__dma__err_html"><div class="ttname"><a href="union__hw__dma__err.html">_hw_dma_err</a></div><div class="ttdoc">HW_DMA_ERR - Error Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2761</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__nbytes__mloffno_1_1__hw__dma__tcdn__nbytes__mloffno__bitfields.html">_hw_dma_tcdn_nbytes_mloffno::_hw_dma_tcdn_nbytes_mloffno_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3993</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__nbytes__mloffyes_1_1__hw__dma__tcdn__nbytes__mloffyes__bitfields.html">_hw_dma_tcdn_nbytes_mloffyes::_hw_dma_tcdn_nbytes_mloffyes_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4119</div></div>
<div class="ttc" id="struct__hw__dma_html"><div class="ttname"><a href="struct__hw__dma.html">_hw_dma</a></div><div class="ttdoc">All DMA module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5291</div></div>
<div class="ttc" id="struct__hw__dma_html_a0af5ef12c413965d8db9cfcd0eb2a2d5"><div class="ttname"><a href="struct__hw__dma.html#a0af5ef12c413965d8db9cfcd0eb2a2d5">_hw_dma::TCDn_BITER_ELINKNO</a></div><div class="ttdeci">__IO hw_dma_tcdn_biter_elinkno_t TCDn_BITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5335</div></div>
<div class="ttc" id="struct__hw__dma_html_acd53d5b5d684dc74a2b43d2666df5c15"><div class="ttname"><a href="struct__hw__dma.html#acd53d5b5d684dc74a2b43d2666df5c15">_hw_dma::TCDn_NBYTES_MLOFFYES</a></div><div class="ttdeci">__IO hw_dma_tcdn_nbytes_mloffyes_t TCDn_NBYTES_MLOFFYES</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5323</div></div>
<div class="ttc" id="union__hw__dma__seei_html"><div class="ttname"><a href="union__hw__dma__seei.html">_hw_dma_seei</a></div><div class="ttdoc">HW_DMA_SEEI - Set Enable Error Interrupt Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1638</div></div>
<div class="ttc" id="struct__hw__dma_html_a682f24fa9d2d6b6c5e4b7ae9c8cdd8b8"><div class="ttname"><a href="struct__hw__dma.html#a682f24fa9d2d6b6c5e4b7ae9c8cdd8b8">_hw_dma::CDNE</a></div><div class="ttdeci">__O hw_dma_cdne_t CDNE</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5303</div></div>
<div class="ttc" id="union__hw__dma__tcdn__nbytes__mloffno_html"><div class="ttname"><a href="union__hw__dma__tcdn__nbytes__mloffno.html">_hw_dma_tcdn_nbytes_mloffno</a></div><div class="ttdoc">HW_DMA_TCDn_NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) (R...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3990</div></div>
<div class="ttc" id="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields_html"><div class="ttname"><a href="struct__hw__dma__eei_1_1__hw__dma__eei__bitfields.html">_hw_dma_eei::_hw_dma_eei_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1098</div></div>
<div class="ttc" id="union__hw__dma__cint_html"><div class="ttname"><a href="union__hw__dma__cint.html">_hw_dma_cint</a></div><div class="ttdoc">HW_DMA_CINT - Clear Interrupt Request Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2231</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__dma_html_a097e88c2b7ed349373ed027398d5ad33"><div class="ttname"><a href="struct__hw__dma.html#a097e88c2b7ed349373ed027398d5ad33">_hw_dma::TCDn_SOFF</a></div><div class="ttdeci">__IO hw_dma_tcdn_soff_t TCDn_SOFF</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5318</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a3e0dd703a5e877a26c24d5ce821a39c5"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a3e0dd703a5e877a26c24d5ce821a39c5">_hw_dma_cr::_hw_dma_cr_bitfields::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:183</div></div>
<div class="ttc" id="union__hw__dma__cr_html"><div class="ttname"><a href="union__hw__dma__cr.html">_hw_dma_cr</a></div><div class="ttdoc">HW_DMA_CR - Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:167</div></div>
<div class="ttc" id="struct__hw__dma_html_a9b82e1c41eb21e218128a85ab4923aa3"><div class="ttname"><a href="struct__hw__dma.html#a9b82e1c41eb21e218128a85ab4923aa3">_hw_dma::INT</a></div><div class="ttdeci">__IO hw_dma_int_t INT</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5308</div></div>
<div class="ttc" id="union__hw__dma__tcdn__saddr_html"><div class="ttname"><a href="union__hw__dma__tcdn__saddr.html">_hw_dma_tcdn_saddr</a></div><div class="ttdoc">HW_DMA_TCDn_SADDR - TCD Source Address (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3661</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_ad7a62260b01b485b2432a1ce314324b9"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ad7a62260b01b485b2432a1ce314324b9">_hw_dma_cr::_hw_dma_cr_bitfields::HALT</a></div><div class="ttdeci">uint32_t HALT</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:177</div></div>
<div class="ttc" id="struct__hw__dma_html_a834468626bf806efc9412ee87d0d06f3"><div class="ttname"><a href="struct__hw__dma.html#a834468626bf806efc9412ee87d0d06f3">_hw_dma::TCDn_SLAST</a></div><div class="ttdeci">__IO hw_dma_tcdn_slast_t TCDn_SLAST</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5325</div></div>
<div class="ttc" id="struct__hw__dma_html_a81e906c270ddfdc8ac1aa5197987ebfb"><div class="ttname"><a href="struct__hw__dma.html#a81e906c270ddfdc8ac1aa5197987ebfb">_hw_dma::CERQ</a></div><div class="ttdeci">__O hw_dma_cerq_t CERQ</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5301</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__doff_1_1__hw__dma__tcdn__doff__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__doff_1_1__hw__dma__tcdn__doff__bitfields.html">_hw_dma_tcdn_doff::_hw_dma_tcdn_doff_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4374</div></div>
<div class="ttc" id="union__hw__dma__cerr_html"><div class="ttname"><a href="union__hw__dma__cerr.html">_hw_dma_cerr</a></div><div class="ttdoc">HW_DMA_CERR - Clear Error Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2132</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__attr_1_1__hw__dma__tcdn__attr__bitfields.html">_hw_dma_tcdn_attr::_hw_dma_tcdn_attr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3779</div></div>
<div class="ttc" id="union__hw__dma__erq_html"><div class="ttname"><a href="union__hw__dma__erq.html">_hw_dma_erq</a></div><div class="ttdoc">HW_DMA_ERQ - Enable Request Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:682</div></div>
<div class="ttc" id="union__hw__dma__dchprin_html"><div class="ttname"><a href="union__hw__dma__dchprin.html">_hw_dma_dchprin</a></div><div class="ttdoc">HW_DMA_DCHPRIn - Channel n Priority Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3549</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__dlastsga_1_1__hw__dma__tcdn__dlastsga__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__dlastsga_1_1__hw__dma__tcdn__dlastsga__bitfields.html">_hw_dma_tcdn_dlastsga::_hw_dma_tcdn_dlastsga_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4659</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a2b12f81c54ac2fa509103730bad39792"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a2b12f81c54ac2fa509103730bad39792">_hw_dma_cr::_hw_dma_cr_bitfields::EDBG</a></div><div class="ttdeci">uint32_t EDBG</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:173</div></div>
<div class="ttc" id="struct__hw__dma_html_a2d5c1ddc73520d610daf72212c103543"><div class="ttname"><a href="struct__hw__dma.html#a2d5c1ddc73520d610daf72212c103543">_hw_dma::CEEI</a></div><div class="ttdeci">__O hw_dma_ceei_t CEEI</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5299</div></div>
<div class="ttc" id="struct__hw__dma_html_ae78f17b88a9d5769d4404427fcf42c6d"><div class="ttname"><a href="struct__hw__dma.html#ae78f17b88a9d5769d4404427fcf42c6d">_hw_dma::ERQ</a></div><div class="ttdeci">__IO hw_dma_erq_t ERQ</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5296</div></div>
<div class="ttc" id="union__hw__dma__int_html"><div class="ttname"><a href="union__hw__dma__int.html">_hw_dma_int</a></div><div class="ttdoc">HW_DMA_INT - Interrupt Request Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2338</div></div>
<div class="ttc" id="union__hw__dma__hrs_html"><div class="ttname"><a href="union__hw__dma__hrs.html">_hw_dma_hrs</a></div><div class="ttdoc">HW_DMA_HRS - Hardware Request Status Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3173</div></div>
<div class="ttc" id="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields_html"><div class="ttname"><a href="struct__hw__dma__ceei_1_1__hw__dma__ceei__bitfields.html">_hw_dma_ceei::_hw_dma_ceei_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1542</div></div>
<div class="ttc" id="union__hw__dma__tcdn__attr_html"><div class="ttname"><a href="union__hw__dma__tcdn__attr.html">_hw_dma_tcdn_attr</a></div><div class="ttdoc">HW_DMA_TCDn_ATTR - TCD Transfer Attributes (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3776</div></div>
<div class="ttc" id="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields_html"><div class="ttname"><a href="struct__hw__dma__serq_1_1__hw__dma__serq__bitfields.html">_hw_dma_serq::_hw_dma_serq_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1838</div></div>
<div class="ttc" id="union__hw__dma__tcdn__biter__elinkno_html"><div class="ttname"><a href="union__hw__dma__tcdn__biter__elinkno.html">_hw_dma_tcdn_biter_elinkno</a></div><div class="ttdoc">HW_DMA_TCDn_BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5043</div></div>
<div class="ttc" id="union__hw__dma__serq_html"><div class="ttname"><a href="union__hw__dma__serq.html">_hw_dma_serq</a></div><div class="ttdoc">HW_DMA_SERQ - Set Enable Request Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1835</div></div>
<div class="ttc" id="struct__hw__dma_html_af52fa369552c946d55899f5ee873bba3"><div class="ttname"><a href="struct__hw__dma.html#af52fa369552c946d55899f5ee873bba3">_hw_dma::TCDn_NBYTES_MLNO</a></div><div class="ttdeci">__IO hw_dma_tcdn_nbytes_mlno_t TCDn_NBYTES_MLNO</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5321</div></div>
<div class="ttc" id="struct__hw__dma_html_a7cc18d693dc6215c152e9da1db62fc2c"><div class="ttname"><a href="struct__hw__dma.html#a7cc18d693dc6215c152e9da1db62fc2c">_hw_dma::HRS</a></div><div class="ttdeci">__I hw_dma_hrs_t HRS</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5312</div></div>
<div class="ttc" id="union__hw__dma__es_html"><div class="ttname"><a href="union__hw__dma__es.html">_hw_dma_es</a></div><div class="ttdoc">HW_DMA_ES - Error Status Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:419</div></div>
<div class="ttc" id="struct__hw__dma_html_a326e53beefd3909503978101c7363475"><div class="ttname"><a href="struct__hw__dma.html#a326e53beefd3909503978101c7363475">_hw_dma::TCDn_BITER_ELINKYES</a></div><div class="ttdeci">__IO hw_dma_tcdn_biter_elinkyes_t TCDn_BITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5336</div></div>
<div class="ttc" id="struct__hw__dma_html_adfbdaf88fdea94a66b4d7655d01bb201"><div class="ttname"><a href="struct__hw__dma.html#adfbdaf88fdea94a66b4d7655d01bb201">_hw_dma::TCDn_ATTR</a></div><div class="ttdeci">__IO hw_dma_tcdn_attr_t TCDn_ATTR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5319</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_adcb569b382e70775391b99e2ce6bc0a5"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#adcb569b382e70775391b99e2ce6bc0a5">_hw_dma_cr::_hw_dma_cr_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:175</div></div>
<div class="ttc" id="struct__hw__dma_html_a8a2489f7a8a4ce8179af1da1af984bb1"><div class="ttname"><a href="struct__hw__dma.html#a8a2489f7a8a4ce8179af1da1af984bb1">_hw_dma::EEI</a></div><div class="ttdeci">__IO hw_dma_eei_t EEI</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5298</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__dma_html_a481bd0bb06736725200f36022b1928da"><div class="ttname"><a href="struct__hw__dma.html#a481bd0bb06736725200f36022b1928da">_hw_dma::TCDn_DOFF</a></div><div class="ttdeci">__IO hw_dma_tcdn_doff_t TCDn_DOFF</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5327</div></div>
<div class="ttc" id="struct__hw__dma_html_ac92a13730ecfab371b7c17ea51a1806b"><div class="ttname"><a href="struct__hw__dma.html#ac92a13730ecfab371b7c17ea51a1806b">_hw_dma::SERQ</a></div><div class="ttdeci">__O hw_dma_serq_t SERQ</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5302</div></div>
<div class="ttc" id="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields_html"><div class="ttname"><a href="struct__hw__dma__cerq_1_1__hw__dma__cerq__bitfields.html">_hw_dma_cerq::_hw_dma_cerq_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1740</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_ab597df32881181a1800da2fa93116f3f"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#ab597df32881181a1800da2fa93116f3f">_hw_dma_cr::_hw_dma_cr_bitfields::CX</a></div><div class="ttdeci">uint32_t CX</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:182</div></div>
<div class="ttc" id="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields_html"><div class="ttname"><a href="struct__hw__dma__ssrt_1_1__hw__dma__ssrt__bitfields.html">_hw_dma_ssrt::_hw_dma_ssrt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2035</div></div>
<div class="ttc" id="struct__hw__dma_html_a49ed074d750937618978b55a9f9d939b"><div class="ttname"><a href="struct__hw__dma.html#a49ed074d750937618978b55a9f9d939b">_hw_dma::TCDn_DLASTSGA</a></div><div class="ttdeci">__IO hw_dma_tcdn_dlastsga_t TCDn_DLASTSGA</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5332</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__soff_1_1__hw__dma__tcdn__soff__bitfields.html">_hw_dma_tcdn_soff::_hw_dma_tcdn_soff_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3721</div></div>
<div class="ttc" id="struct__hw__dma_html_ac7fcdd4e8097945f4b5615bccd76dd03"><div class="ttname"><a href="struct__hw__dma.html#ac7fcdd4e8097945f4b5615bccd76dd03">_hw_dma::SSRT</a></div><div class="ttdeci">__O hw_dma_ssrt_t SSRT</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5304</div></div>
<div class="ttc" id="struct__hw__dma__int_1_1__hw__dma__int__bitfields_html"><div class="ttname"><a href="struct__hw__dma__int_1_1__hw__dma__int__bitfields.html">_hw_dma_int::_hw_dma_int_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2341</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a636143d83ae236d7ccac5f4aa71e293a"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a636143d83ae236d7ccac5f4aa71e293a">_hw_dma_cr::_hw_dma_cr_bitfields::HOE</a></div><div class="ttdeci">uint32_t HOE</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:176</div></div>
<div class="ttc" id="union__hw__dma__tcdn__dlastsga_html"><div class="ttname"><a href="union__hw__dma__tcdn__dlastsga.html">_hw_dma_tcdn_dlastsga</a></div><div class="ttdoc">HW_DMA_TCDn_DLASTSGA - TCD Last Destination Address Adjustment/Scatter Gather Address (RW) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4656</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__biter__elinkyes_1_1__hw__dma__tcdn__biter__elinkyes__bitfields.html">_hw_dma_tcdn_biter_elinkyes::_hw_dma_tcdn_biter_elinkyes_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5149</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__citer__elinkyes_1_1__hw__dma__tcdn__citer__elinkyes__bitfields.html">_hw_dma_tcdn_citer_elinkyes::_hw_dma_tcdn_citer_elinkyes_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4536</div></div>
<div class="ttc" id="struct__hw__dma_html_a97cf019cb2cd1c7c10cdedd6b132bcaa"><div class="ttname"><a href="struct__hw__dma.html#a97cf019cb2cd1c7c10cdedd6b132bcaa">_hw_dma::SEEI</a></div><div class="ttdeci">__O hw_dma_seei_t SEEI</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5300</div></div>
<div class="ttc" id="struct__hw__dma_html_ad68def519b24cb97395733ff2f554a69"><div class="ttname"><a href="struct__hw__dma.html#ad68def519b24cb97395733ff2f554a69">_hw_dma::TCDn_CITER_ELINKNO</a></div><div class="ttdeci">__IO hw_dma_tcdn_citer_elinkno_t TCDn_CITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5329</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html">_hw_dma_cr::_hw_dma_cr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:170</div></div>
<div class="ttc" id="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields_html"><div class="ttname"><a href="struct__hw__dma__hrs_1_1__hw__dma__hrs__bitfields.html">_hw_dma_hrs::_hw_dma_hrs_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3176</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__biter__elinkno_1_1__hw__dma__tcdn__biter__elinkno__bitfields.html">_hw_dma_tcdn_biter_elinkno::_hw_dma_tcdn_biter_elinkno_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5046</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__citer__elinkno_1_1__hw__dma__tcdn__citer__elinkno__bitfields.html">_hw_dma_tcdn_citer_elinkno::_hw_dma_tcdn_citer_elinkno_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4435</div></div>
<div class="ttc" id="struct__hw__dma__err_1_1__hw__dma__err__bitfields_html"><div class="ttname"><a href="struct__hw__dma__err_1_1__hw__dma__err__bitfields.html">_hw_dma_err::_hw_dma_err_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2764</div></div>
<div class="ttc" id="union__hw__dma__ceei_html"><div class="ttname"><a href="union__hw__dma__ceei.html">_hw_dma_ceei</a></div><div class="ttdoc">HW_DMA_CEEI - Clear Enable Error Interrupt Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1539</div></div>
<div class="ttc" id="union__hw__dma__tcdn__soff_html"><div class="ttname"><a href="union__hw__dma__tcdn__soff.html">_hw_dma_tcdn_soff</a></div><div class="ttdoc">HW_DMA_TCDn_SOFF - TCD Signed Source Address Offset (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3718</div></div>
<div class="ttc" id="struct__hw__dma_html_a7e495c07dfc1c753f70291bcde93da4f"><div class="ttname"><a href="struct__hw__dma.html#a7e495c07dfc1c753f70291bcde93da4f">_hw_dma::TCDn_SADDR</a></div><div class="ttdeci">__IO hw_dma_tcdn_saddr_t TCDn_SADDR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5317</div></div>
<div class="ttc" id="struct__hw__dma_html_aa7035b6364ac7e6dd2744c8ba9bb674c"><div class="ttname"><a href="struct__hw__dma.html#aa7035b6364ac7e6dd2744c8ba9bb674c">_hw_dma::CERR</a></div><div class="ttdeci">__O hw_dma_cerr_t CERR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5305</div></div>
<div class="ttc" id="struct__hw__dma_html_a304933db2979929543528006dc4fe30e"><div class="ttname"><a href="struct__hw__dma.html#a304933db2979929543528006dc4fe30e">_hw_dma::CINT</a></div><div class="ttdeci">__O hw_dma_cint_t CINT</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5306</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__slast_1_1__hw__dma__tcdn__slast__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__slast_1_1__hw__dma__tcdn__slast__bitfields.html">_hw_dma_tcdn_slast::_hw_dma_tcdn_slast_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4257</div></div>
<div class="ttc" id="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields_html"><div class="ttname"><a href="struct__hw__dma__cint_1_1__hw__dma__cint__bitfields.html">_hw_dma_cint::_hw_dma_cint_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2234</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a7a843d4503627285ae2637a5021c2697"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7a843d4503627285ae2637a5021c2697">_hw_dma_cr::_hw_dma_cr_bitfields::CLM</a></div><div class="ttdeci">uint32_t CLM</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:178</div></div>
<div class="ttc" id="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields_html"><div class="ttname"><a href="struct__hw__dma__erq_1_1__hw__dma__erq__bitfields.html">_hw_dma_erq::_hw_dma_erq_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:685</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__daddr_1_1__hw__dma__tcdn__daddr__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__daddr_1_1__hw__dma__tcdn__daddr__bitfields.html">_hw_dma_tcdn_daddr::_hw_dma_tcdn_daddr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4317</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a04aa1950659472aac64c292519bfb52e"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a04aa1950659472aac64c292519bfb52e">_hw_dma_cr::_hw_dma_cr_bitfields::EMLM</a></div><div class="ttdeci">uint32_t EMLM</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:179</div></div>
<div class="ttc" id="union__hw__dma__tcdn__citer__elinkno_html"><div class="ttname"><a href="union__hw__dma__tcdn__citer__elinkno.html">_hw_dma_tcdn_citer_elinkno</a></div><div class="ttdoc">HW_DMA_TCDn_CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4432</div></div>
<div class="ttc" id="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields_html"><div class="ttname"><a href="struct__hw__dma__cerr_1_1__hw__dma__cerr__bitfields.html">_hw_dma_cerr::_hw_dma_cerr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2135</div></div>
<div class="ttc" id="union__hw__dma__tcdn__slast_html"><div class="ttname"><a href="union__hw__dma__tcdn__slast.html">_hw_dma_tcdn_slast</a></div><div class="ttdoc">HW_DMA_TCDn_SLAST - TCD Last Source Address Adjustment (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4254</div></div>
<div class="ttc" id="union__hw__dma__tcdn__citer__elinkyes_html"><div class="ttname"><a href="union__hw__dma__tcdn__citer__elinkyes.html">_hw_dma_tcdn_citer_elinkyes</a></div><div class="ttdoc">HW_DMA_TCDn_CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) ...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4533</div></div>
<div class="ttc" id="struct__hw__dma_html_a92a8e5a0c21479b7e9890a61f2c96e84"><div class="ttname"><a href="struct__hw__dma.html#a92a8e5a0c21479b7e9890a61f2c96e84">_hw_dma::ES</a></div><div class="ttdeci">__I hw_dma_es_t ES</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5294</div></div>
<div class="ttc" id="union__hw__dma__tcdn__csr_html"><div class="ttname"><a href="union__hw__dma__tcdn__csr.html">_hw_dma_tcdn_csr</a></div><div class="ttdoc">HW_DMA_TCDn_CSR - TCD Control and Status (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4723</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__nbytes__mlno_1_1__hw__dma__tcdn__nbytes__mlno__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__nbytes__mlno_1_1__hw__dma__tcdn__nbytes__mlno__bitfields.html">_hw_dma_tcdn_nbytes_mlno::_hw_dma_tcdn_nbytes_mlno_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3918</div></div>
<div class="ttc" id="union__hw__dma__tcdn__biter__elinkyes_html"><div class="ttname"><a href="union__hw__dma__tcdn__biter__elinkyes.html">_hw_dma_tcdn_biter_elinkyes</a></div><div class="ttdoc">HW_DMA_TCDn_BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled...</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5146</div></div>
<div class="ttc" id="struct__hw__dma__es_1_1__hw__dma__es__bitfields_html"><div class="ttname"><a href="struct__hw__dma__es_1_1__hw__dma__es__bitfields.html">_hw_dma_es::_hw_dma_es_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:422</div></div>
<div class="ttc" id="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields_html"><div class="ttname"><a href="struct__hw__dma__cdne_1_1__hw__dma__cdne__bitfields.html">_hw_dma_cdne::_hw_dma_cdne_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1937</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__csr_1_1__hw__dma__tcdn__csr__bitfields.html">_hw_dma_tcdn_csr::_hw_dma_tcdn_csr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4726</div></div>
<div class="ttc" id="struct__hw__dma_html_a7d54d15b6c25a23110484ef13a8f1ab9"><div class="ttname"><a href="struct__hw__dma.html#a7d54d15b6c25a23110484ef13a8f1ab9">_hw_dma::CR</a></div><div class="ttdeci">__IO hw_dma_cr_t CR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5293</div></div>
<div class="ttc" id="struct__hw__dma__tcdn__saddr_1_1__hw__dma__tcdn__saddr__bitfields_html"><div class="ttname"><a href="struct__hw__dma__tcdn__saddr_1_1__hw__dma__tcdn__saddr__bitfields.html">_hw_dma_tcdn_saddr::_hw_dma_tcdn_saddr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3664</div></div>
<div class="ttc" id="struct__hw__dma_html_ac7ef04b0a173ade9342c540b111f189c"><div class="ttname"><a href="struct__hw__dma.html#ac7ef04b0a173ade9342c540b111f189c">_hw_dma::TCDn_CITER_ELINKYES</a></div><div class="ttdeci">__IO hw_dma_tcdn_citer_elinkyes_t TCDn_CITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5330</div></div>
<div class="ttc" id="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields_html"><div class="ttname"><a href="struct__hw__dma__seei_1_1__hw__dma__seei__bitfields.html">_hw_dma_seei::_hw_dma_seei_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1641</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_a7f2a79d70952baeb6de255b3ad85011a"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#a7f2a79d70952baeb6de255b3ad85011a">_hw_dma_cr::_hw_dma_cr_bitfields::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:180</div></div>
<div class="ttc" id="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields_html_aef15a24651da42f931310923f0728977"><div class="ttname"><a href="struct__hw__dma__cr_1_1__hw__dma__cr__bitfields.html#aef15a24651da42f931310923f0728977">_hw_dma_cr::_hw_dma_cr_bitfields::ECX</a></div><div class="ttdeci">uint32_t ECX</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:181</div></div>
<div class="ttc" id="union__hw__dma__tcdn__nbytes__mlno_html"><div class="ttname"><a href="union__hw__dma__tcdn__nbytes__mlno.html">_hw_dma_tcdn_nbytes_mlno</a></div><div class="ttdoc">HW_DMA_TCDn_NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Disabled) (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:3915</div></div>
<div class="ttc" id="union__hw__dma__eei_html"><div class="ttname"><a href="union__hw__dma__eei.html">_hw_dma_eei</a></div><div class="ttdoc">HW_DMA_EEI - Enable Error Interrupt Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1095</div></div>
<div class="ttc" id="union__hw__dma__tcdn__doff_html"><div class="ttname"><a href="union__hw__dma__tcdn__doff.html">_hw_dma_tcdn_doff</a></div><div class="ttdoc">HW_DMA_TCDn_DOFF - TCD Signed Destination Address Offset (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:4371</div></div>
<div class="ttc" id="struct__hw__dma_html_a689a08c0b19fcc38e676ae59040a2640"><div class="ttname"><a href="struct__hw__dma.html#a689a08c0b19fcc38e676ae59040a2640">_hw_dma::ERR</a></div><div class="ttdeci">__IO hw_dma_err_t ERR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5310</div></div>
<div class="ttc" id="struct__hw__dma_html_a83d4444b2d7dbe98f3bd8255c93473a6"><div class="ttname"><a href="struct__hw__dma.html#a83d4444b2d7dbe98f3bd8255c93473a6">_hw_dma::TCDn_CSR</a></div><div class="ttdeci">__IO hw_dma_tcdn_csr_t TCDn_CSR</div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:5333</div></div>
<div class="ttc" id="union__hw__dma__cdne_html"><div class="ttname"><a href="union__hw__dma__cdne.html">_hw_dma_cdne</a></div><div class="ttdoc">HW_DMA_CDNE - Clear DONE Status Bit Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:1934</div></div>
<div class="ttc" id="union__hw__dma__ssrt_html"><div class="ttname"><a href="union__hw__dma__ssrt.html">_hw_dma_ssrt</a></div><div class="ttdoc">HW_DMA_SSRT - Set START Bit Register (WO) </div><div class="ttdef"><b>Definition:</b> MK64F12_dma.h:2032</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
