// Seed: 2866365225
module module_0 (
    output tri1 id_0
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1
);
  assign id_1 = id_0;
  module_0 modCall_1 (id_1);
  logic id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : ""] id_5, id_6, id_7, id_8, id_9, id_10;
  assign module_3.id_1 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd28
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  module_2 modCall_1 (
      id_6,
      id_4,
      id_8,
      id_4
  );
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  input logic [7:0] id_2;
  input wire _id_1;
  assign id_3[1'd0] = id_2[id_1 : id_1];
endmodule
