

================================================================
== Vitis HLS Report for 'dataflow_in_loop_lteCellSearch'
================================================================
* Date:           Thu Jun  2 15:25:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.899 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      271|      400|  4.417 us|  6.520 us|  269|  398|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                          |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                         |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_pss_fu_100                                    |compute_pss                             |      268|      397|   4.368 us|   6.471 us|  268|  397|     none|
        |grp_compute_threshold_fu_129                              |compute_threshold                       |      132|      261|   2.152 us|   4.254 us|  132|  261|     none|
        |grp_track_pss_peak_fu_145                                 |track_pss_peak                          |        1|        1|  16.300 ns|  16.300 ns|    1|    1|     none|
        |call_ln259_dataflow_in_loop_lteCellSearch_entry25_fu_162  |dataflow_in_loop_lteCellSearch_entry25  |        0|        0|       0 ns|       0 ns|    0|    0|     none|
        +----------------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln264_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %trunc_ln264" [lte_cell_search.cpp:259]   --->   Operation 7 'read' 'trunc_ln264_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln264_c2 = alloca i64 1" [lte_cell_search.cpp:259]   --->   Operation 8 'alloca' 'trunc_ln264_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln264_c1 = alloca i64 1" [lte_cell_search.cpp:259]   --->   Operation 9 'alloca' 'trunc_ln264_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln264_c = alloca i64 1" [lte_cell_search.cpp:259]   --->   Operation 10 'alloca' 'trunc_ln264_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%call_ln259 = call void @dataflow_in_loop_lteCellSearch.entry25, i17 %trunc_ln264_read, i17 %trunc_ln264_c, i17 %trunc_ln264_c1" [lte_cell_search.cpp:259]   --->   Operation 11 'call' 'call_ln259' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.00ns)   --->   "%thresh_V = call i32 @compute_threshold, i23 %IN_real_V, i17 %trunc_ln264_c, i23 %IN_imag_V, i17 %trunc_ln264_c2, i32 %sum_mag_V, i32 %mag_buff_V_0, i32 %mag_buff_V_1" [lte_cell_search.cpp:262]   --->   Operation 12 'call' 'thresh_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 13 [1/2] (6.08ns)   --->   "%thresh_V = call i32 @compute_threshold, i23 %IN_real_V, i17 %trunc_ln264_c, i23 %IN_imag_V, i17 %trunc_ln264_c2, i32 %sum_mag_V, i32 %mag_buff_V_0, i32 %mag_buff_V_1" [lte_cell_search.cpp:262]   --->   Operation 13 'call' 'thresh_V' <Predicate = true> <Delay = 6.08> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [2/2] (0.00ns)   --->   "%call_ret = call i60 @compute_pss, i23 %IN_real_V, i17 %trunc_ln264_c1, i23 %IN_imag_V, i32 %IN_R_buff_V_0, i32 %IN_R_buff_V_1, i32 %IN_I_buff_V_0, i32 %IN_I_buff_V_1, i23 %td_pss_real_V_0, i22 %td_pss_imag_V_0, i22 %td_pss_real_V_1, i22 %td_pss_imag_V_1, i22 %td_pss_real_V_2, i22 %td_pss_imag_V_2" [lte_cell_search.cpp:263]   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 15 [1/2] (3.37ns)   --->   "%call_ret = call i60 @compute_pss, i23 %IN_real_V, i17 %trunc_ln264_c1, i23 %IN_imag_V, i32 %IN_R_buff_V_0, i32 %IN_R_buff_V_1, i32 %IN_I_buff_V_0, i32 %IN_I_buff_V_1, i23 %td_pss_real_V_0, i22 %td_pss_imag_V_0, i22 %td_pss_real_V_1, i22 %td_pss_imag_V_1, i22 %td_pss_real_V_2, i22 %td_pss_imag_V_2" [lte_cell_search.cpp:263]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%pss_rslt_0_V = extractvalue i60 %call_ret" [lte_cell_search.cpp:263]   --->   Operation 16 'extractvalue' 'pss_rslt_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%pss_rslt_1_V = extractvalue i60 %call_ret" [lte_cell_search.cpp:263]   --->   Operation 17 'extractvalue' 'pss_rslt_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%pss_rslt_2_V = extractvalue i60 %call_ret" [lte_cell_search.cpp:263]   --->   Operation 18 'extractvalue' 'pss_rslt_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 2> <FIFO>
ST_5 : Operation 19 [2/2] (5.09ns)   --->   "%call_ln264 = call void @track_pss_peak, i20 %pss_rslt_0_V, i20 %pss_rslt_1_V, i20 %pss_rslt_2_V, i32 %thresh_V, i2 %pss_id_temp, i17 %peak_id_temp, i17 %trunc_ln264_c2, i12 %pss_rslt_temp, i20 %curr_max_V" [lte_cell_search.cpp:264]   --->   Operation 19 'call' 'call_ln264' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 8.02>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_imag_V, void @p_str"   --->   Operation 20 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_real_V, void @p_str"   --->   Operation 21 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln259 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @trunc_OC_ln264_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i17 %trunc_ln264_c, i17 %trunc_ln264_c" [lte_cell_search.cpp:259]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln259 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [lte_cell_search.cpp:259]   --->   Operation 24 'specinterface' 'specinterface_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @trunc_OC_ln264_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i17 %trunc_ln264_c1, i17 %trunc_ln264_c1" [lte_cell_search.cpp:259]   --->   Operation 25 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln259 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [lte_cell_search.cpp:259]   --->   Operation 26 'specinterface' 'specinterface_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @trunc_OC_ln264_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i17 %trunc_ln264_c2, i17 %trunc_ln264_c2" [lte_cell_search.cpp:259]   --->   Operation 27 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln259 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [lte_cell_search.cpp:259]   --->   Operation 28 'specinterface' 'specinterface_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (8.02ns)   --->   "%call_ln264 = call void @track_pss_peak, i20 %pss_rslt_0_V, i20 %pss_rslt_1_V, i20 %pss_rslt_2_V, i32 %thresh_V, i2 %pss_id_temp, i17 %peak_id_temp, i17 %trunc_ln264_c2, i12 %pss_rslt_temp, i20 %curr_max_V" [lte_cell_search.cpp:264]   --->   Operation 29 'call' 'call_ln264' <Predicate = true> <Delay = 8.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln264 = ret" [lte_cell_search.cpp:264]   --->   Operation 30 'ret' 'ret_ln264' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ trunc_ln264]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IN_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pss_id_temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ peak_id_temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pss_rslt_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sum_mag_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ mag_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ mag_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ IN_R_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ IN_R_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ IN_I_buff_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ IN_I_buff_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_real_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ td_pss_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ curr_max_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
trunc_ln264_read           (read                ) [ 0000000]
trunc_ln264_c2             (alloca              ) [ 0011111]
trunc_ln264_c1             (alloca              ) [ 0111111]
trunc_ln264_c              (alloca              ) [ 0111111]
call_ln259                 (call                ) [ 0000000]
thresh_V                   (call                ) [ 0000111]
call_ret                   (call                ) [ 0000000]
pss_rslt_0_V               (extractvalue        ) [ 0000001]
pss_rslt_1_V               (extractvalue        ) [ 0000001]
pss_rslt_2_V               (extractvalue        ) [ 0000001]
specshared_ln0             (specshared          ) [ 0000000]
specshared_ln0             (specshared          ) [ 0000000]
specdataflowpipeline_ln259 (specdataflowpipeline) [ 0000000]
empty                      (specchannel         ) [ 0000000]
specinterface_ln259        (specinterface       ) [ 0000000]
empty_97                   (specchannel         ) [ 0000000]
specinterface_ln259        (specinterface       ) [ 0000000]
empty_98                   (specchannel         ) [ 0000000]
specinterface_ln259        (specinterface       ) [ 0000000]
call_ln264                 (call                ) [ 0000000]
ret_ln264                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln264">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="IN_imag_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pss_id_temp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_temp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="peak_id_temp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peak_id_temp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pss_rslt_temp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_rslt_temp"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_mag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_mag_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mag_buff_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mag_buff_V_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mag_buff_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mag_buff_V_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="IN_R_buff_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_buff_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="IN_R_buff_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_R_buff_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="IN_I_buff_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_buff_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="IN_I_buff_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_I_buff_V_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="td_pss_real_V_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="td_pss_imag_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="td_pss_real_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="td_pss_imag_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="td_pss_real_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_real_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="td_pss_imag_V_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="td_pss_imag_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="curr_max_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_max_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_lteCellSearch.entry25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_threshold"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pss"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="track_pss_peak"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_OC_ln264_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_OC_ln264_c1_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_OC_ln264_c2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="trunc_ln264_c2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="trunc_ln264_c2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="trunc_ln264_c1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="trunc_ln264_c1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln264_c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="trunc_ln264_c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln264_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="17" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="0"/>
<pin id="97" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln264_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_compute_pss_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="60" slack="0"/>
<pin id="102" dir="0" index="1" bw="23" slack="0"/>
<pin id="103" dir="0" index="2" bw="17" slack="3"/>
<pin id="104" dir="0" index="3" bw="23" slack="0"/>
<pin id="105" dir="0" index="4" bw="32" slack="0"/>
<pin id="106" dir="0" index="5" bw="32" slack="0"/>
<pin id="107" dir="0" index="6" bw="32" slack="0"/>
<pin id="108" dir="0" index="7" bw="32" slack="0"/>
<pin id="109" dir="0" index="8" bw="23" slack="0"/>
<pin id="110" dir="0" index="9" bw="22" slack="0"/>
<pin id="111" dir="0" index="10" bw="22" slack="0"/>
<pin id="112" dir="0" index="11" bw="22" slack="0"/>
<pin id="113" dir="0" index="12" bw="22" slack="0"/>
<pin id="114" dir="0" index="13" bw="22" slack="0"/>
<pin id="115" dir="1" index="14" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_compute_threshold_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="23" slack="0"/>
<pin id="132" dir="0" index="2" bw="17" slack="1"/>
<pin id="133" dir="0" index="3" bw="23" slack="0"/>
<pin id="134" dir="0" index="4" bw="17" slack="1"/>
<pin id="135" dir="0" index="5" bw="32" slack="0"/>
<pin id="136" dir="0" index="6" bw="32" slack="0"/>
<pin id="137" dir="0" index="7" bw="32" slack="0"/>
<pin id="138" dir="1" index="8" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="thresh_V/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_track_pss_peak_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="20" slack="0"/>
<pin id="148" dir="0" index="2" bw="20" slack="0"/>
<pin id="149" dir="0" index="3" bw="20" slack="0"/>
<pin id="150" dir="0" index="4" bw="32" slack="2"/>
<pin id="151" dir="0" index="5" bw="2" slack="0"/>
<pin id="152" dir="0" index="6" bw="17" slack="0"/>
<pin id="153" dir="0" index="7" bw="17" slack="4"/>
<pin id="154" dir="0" index="8" bw="12" slack="0"/>
<pin id="155" dir="0" index="9" bw="20" slack="0"/>
<pin id="156" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln264/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="call_ln259_dataflow_in_loop_lteCellSearch_entry25_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="0" index="2" bw="17" slack="0"/>
<pin id="166" dir="0" index="3" bw="17" slack="0"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln259/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="pss_rslt_0_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="60" slack="0"/>
<pin id="172" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pss_rslt_0_V/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="pss_rslt_1_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="60" slack="0"/>
<pin id="177" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pss_rslt_1_V/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="pss_rslt_2_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="60" slack="0"/>
<pin id="182" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="pss_rslt_2_V/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln264_c2_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="17" slack="1"/>
<pin id="187" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln264_c2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="trunc_ln264_c1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="17" slack="0"/>
<pin id="193" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln264_c1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="trunc_ln264_c_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="0"/>
<pin id="199" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln264_c "/>
</bind>
</comp>

<comp id="203" class="1005" name="thresh_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2"/>
<pin id="205" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="thresh_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="pss_rslt_0_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="20" slack="1"/>
<pin id="210" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pss_rslt_0_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="pss_rslt_1_V_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="20" slack="1"/>
<pin id="215" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pss_rslt_1_V "/>
</bind>
</comp>

<comp id="218" class="1005" name="pss_rslt_2_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="20" slack="1"/>
<pin id="220" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pss_rslt_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="100" pin=9"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="100" pin=10"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="100" pin=11"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="100" pin=12"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="100" pin=13"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="129" pin=5"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="129" pin=6"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="129" pin=7"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="145" pin=5"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="145" pin=6"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="145" pin=8"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="145" pin=9"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="94" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="100" pin="14"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="178"><net_src comp="100" pin="14"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="183"><net_src comp="100" pin="14"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="188"><net_src comp="82" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="145" pin=7"/></net>

<net id="194"><net_src comp="86" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="200"><net_src comp="90" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="206"><net_src comp="129" pin="8"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="211"><net_src comp="170" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="216"><net_src comp="175" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="221"><net_src comp="180" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="145" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pss_id_temp | {5 6 }
	Port: peak_id_temp | {5 6 }
	Port: pss_rslt_temp | {5 6 }
	Port: sum_mag_V | {2 3 }
	Port: mag_buff_V_0 | {2 3 }
	Port: mag_buff_V_1 | {2 3 }
	Port: IN_R_buff_V_0 | {4 5 }
	Port: IN_R_buff_V_1 | {4 5 }
	Port: IN_I_buff_V_0 | {4 5 }
	Port: IN_I_buff_V_1 | {4 5 }
	Port: curr_max_V | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_lteCellSearch : IN_real_V | {2 3 4 5 }
	Port: dataflow_in_loop_lteCellSearch : trunc_ln264 | {1 }
	Port: dataflow_in_loop_lteCellSearch : IN_imag_V | {2 3 4 5 }
	Port: dataflow_in_loop_lteCellSearch : sum_mag_V | {2 3 }
	Port: dataflow_in_loop_lteCellSearch : mag_buff_V_0 | {2 3 }
	Port: dataflow_in_loop_lteCellSearch : mag_buff_V_1 | {2 3 }
	Port: dataflow_in_loop_lteCellSearch : IN_R_buff_V_0 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : IN_R_buff_V_1 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : IN_I_buff_V_0 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : IN_I_buff_V_1 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : td_pss_real_V_0 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : td_pss_imag_V_0 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : td_pss_real_V_1 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : td_pss_imag_V_1 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : td_pss_real_V_2 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : td_pss_imag_V_2 | {4 5 }
	Port: dataflow_in_loop_lteCellSearch : curr_max_V | {5 6 }
  - Chain level:
	State 1
		call_ln259 : 1
	State 2
	State 3
	State 4
	State 5
		pss_rslt_0_V : 1
		pss_rslt_1_V : 1
		pss_rslt_2_V : 1
		call_ln264 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_compute_pss_fu_100                  |    14   |  11.592 |   2534  |  20973  |
|   call   |               grp_compute_threshold_fu_129               |    8    |  3.941  |   266   |   500   |
|          |                 grp_track_pss_peak_fu_145                |    3    |  0.854  |    29   |   384   |
|          | call_ln259_dataflow_in_loop_lteCellSearch_entry25_fu_162 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                trunc_ln264_read_read_fu_94               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                    pss_rslt_0_V_fu_170                   |    0    |    0    |    0    |    0    |
|extractvalue|                    pss_rslt_1_V_fu_175                   |    0    |    0    |    0    |    0    |
|          |                    pss_rslt_2_V_fu_180                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    25   |  16.387 |   2829  |  21857  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| pss_rslt_0_V_reg_208 |   20   |
| pss_rslt_1_V_reg_213 |   20   |
| pss_rslt_2_V_reg_218 |   20   |
|   thresh_V_reg_203   |   32   |
|trunc_ln264_c1_reg_191|   17   |
|trunc_ln264_c2_reg_185|   17   |
| trunc_ln264_c_reg_197|   17   |
+----------------------+--------+
|         Total        |   143  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_track_pss_peak_fu_145 |  p1  |   2  |  20  |   40   ||    9    |
| grp_track_pss_peak_fu_145 |  p2  |   2  |  20  |   40   ||    9    |
| grp_track_pss_peak_fu_145 |  p3  |   2  |  20  |   40   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   120  ||  1.281  ||    27   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   16   |  2829  |  21857 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   143  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   17   |  2972  |  21884 |
+-----------+--------+--------+--------+--------+
