abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 3940682028
maxLevel = 4
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 17032148 us
--------------- round 2 ---------------
seed = 2276039026
maxLevel = 4
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 31810166 us
--------------- round 3 ---------------
seed = 3840040213
maxLevel = 4
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 47224346 us
--------------- round 4 ---------------
seed = 947087068
maxLevel = 4
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 59316615 us
--------------- round 5 ---------------
seed = 3170214350
maxLevel = 4
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 69947109 us
--------------- round 6 ---------------
seed = 3213870571
maxLevel = 4
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 81725758 us
--------------- round 7 ---------------
seed = 3855163552
maxLevel = 4
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 96006742 us
--------------- round 8 ---------------
seed = 3658804992
maxLevel = 4
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 108552339 us
--------------- round 9 ---------------
seed = 1285320398
maxLevel = 4
n379 is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 119759370 us
--------------- round 10 ---------------
seed = 960085789
maxLevel = 4
n389 is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 129981170 us
--------------- round 11 ---------------
seed = 960180450
maxLevel = 4
n396 is replaced by 324 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 140911561 us
--------------- round 12 ---------------
seed = 2618555594
maxLevel = 4
n413 is replaced by 316 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 152335984 us
--------------- round 13 ---------------
seed = 3863140997
maxLevel = 4
n422 is replaced by 206 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 163939561 us
--------------- round 14 ---------------
seed = 2651750730
maxLevel = 4
n426 is replaced by 257 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 176789189 us
--------------- round 15 ---------------
seed = 263735448
maxLevel = 4
n434 is replaced by 226 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 185392623 us
--------------- round 16 ---------------
seed = 3359412200
maxLevel = 4
n441 is replaced by 281 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2401_47.5.blif
time = 197456574 us
--------------- round 17 ---------------
seed = 1296795378
maxLevel = 4
n448 is replaced by 265 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2399_47.5.blif
time = 213919237 us
--------------- round 18 ---------------
seed = 2014771103
maxLevel = 4
n455 is replaced by 273 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2397_47.5.blif
time = 228280243 us
--------------- round 19 ---------------
seed = 1892630973
maxLevel = 4
n463 is replaced by 210 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2395_47.5.blif
time = 242308837 us
--------------- round 20 ---------------
seed = 1934574338
maxLevel = 4
n470 is replaced by 234 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2393_47.5.blif
time = 252813731 us
--------------- round 21 ---------------
seed = 2001572178
maxLevel = 4
n477 is replaced by 218 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2391_47.5.blif
time = 264896959 us
--------------- round 22 ---------------
seed = 3156599862
maxLevel = 4
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2389_47.5.blif
time = 276308028 us
--------------- round 23 ---------------
seed = 3078529569
maxLevel = 4
n366 is replaced by 351 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2387_47.5.blif
time = 291020137 us
--------------- round 24 ---------------
seed = 1929634133
maxLevel = 4
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 942
output circuit appNtk/c5315_24_0_2386_47.5.blif
time = 306587980 us
--------------- round 25 ---------------
seed = 608100853
maxLevel = 4
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.5
#gates = 941
output circuit appNtk/c5315_25_0_2384_47.5.blif
time = 319320957 us
--------------- round 26 ---------------
seed = 447799281
maxLevel = 4
n799 is replaced by n534 with estimated error 0
error = 0
area = 2383
delay = 47.5
#gates = 940
output circuit appNtk/c5315_26_0_2383_47.5.blif
time = 334446552 us
--------------- round 27 ---------------
seed = 3911116258
maxLevel = 4
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2382
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2382_47.4.blif
time = 347157014 us
--------------- round 28 ---------------
seed = 3391984287
maxLevel = 4
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 358767746 us
--------------- round 29 ---------------
seed = 3612836505
maxLevel = 4
n784 is replaced by n520 with estimated error 0.00093
error = 0.00093
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00093_2371_47.4.blif
time = 373427203 us
--------------- round 30 ---------------
seed = 1618386424
maxLevel = 4
n809 is replaced by n554 with estimated error 0.00209
error = 0.00209
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00209_2362_47.4.blif
time = 384113976 us
--------------- round 31 ---------------
seed = 3576129897
maxLevel = 4
n810 is replaced by zero with estimated error 0.00277
error = 0.00277
area = 2359
delay = 47.4
#gates = 931
output circuit appNtk/c5315_31_0.00277_2359_47.4.blif
time = 396832642 us
--------------- round 32 ---------------
seed = 1436136109
maxLevel = 4
exceed error bound
