14:56:20 **** Incremental Build of configuration Debug for project design_2_app_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 65439 C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/export/design_2/design_2.xpfm standalone_domain C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2_app_system/Debug/system.bif
sdcard_gen --xpfm C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2/export/design_2/design_2.xpfm --sys_config design_2 --bif C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2_app_system/Debug/system.bif --bitstream C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2_app/_ide/bitstream/design_2_wrapper.bit --elf C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2_app/Debug/design_2_app.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2_app/_ide/bitstream/design_2_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/git_repos/mnist_neuralnet/fpga/projects/9_18/design_2_app_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:56:29 Build Finished (took 8s.897ms)

