//
// Copyright (c) 2017 The nanoFramework project contributors
// See LICENSE file in the project root for full license information.
//

//////////////////////////////////////////////////////////////////////////////
// This file was automatically generated by a tool.                         //
// Any changes you make here will be overwritten when it's generated again. //
//////////////////////////////////////////////////////////////////////////////

#ifndef _TARGET_COMMON_H_
#define _TARGET_COMMON_H_

#include <target_os.h>

/////////////////////////////////////////////////////////////////////////////////////////
// The following addresses and sizes should be filled in according to the SoC data-sheet
// they also must be coherent with what's in the linker file for nanoBooter and nanoCLR

// RAM base address 
#define RAM1_MEMORY_StartAddress        ((uint32_t)0x20000000)
// RAM size 
#define RAM1_MEMORY_Size                ((uint32_t)0x00005000)

// FLASH base address
#define FLASH1_MEMORY_StartAddress      ((uint32_t)0x08000000)
// FLASH size
#define FLASH1_MEMORY_Size              ((uint32_t)0x00010000)

/////////////////////////////////////////////////////////////////////////////////////////

//////////////////////////////////////////////
// set Wire Protocol packet size
// valid sizes are 1024, 512, 256, 128
// check Monitor_Ping_Source_Flags enum
#define WP_PACKET_SIZE                  256U
//////////////////////////////////////////////

///////////////////////////////////////////////
#define TARGETNAMESTRING    "@CHIBIOS_BOARD@"
#define PLATFORMNAMESTRING  "STM32L0"
///////////////////////////////////////////////

/////////////////////////////////////
//#define EVENTS_HEART_BEAT       palToggleLine(GPIOB_LED1)
/////////////////////////////////////

#endif /* _TARGET_COMMON_H_ */
