{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 39,
    "design__instance__area": 478.554,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0,
    "power__internal__total": 5.669270467478782e-05,
    "power__switching__total": 0.00010047984687844291,
    "power__leakage__total": 5.128635294227024e-09,
    "power__total": 0.00015717768110334873,
    "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0,
    "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0,
    "timing__hold__ws__corner:nom_tt_025C_5v00": 4.805359,
    "timing__setup__ws__corner:nom_tt_025C_5v00": 3.981429,
    "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
    "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
    "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
    "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0,
    "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0,
    "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0,
    "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0,
    "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0,
    "timing__hold__ws__corner:nom_ss_125C_4v50": 5.626965,
    "timing__setup__ws__corner:nom_ss_125C_4v50": 2.517248,
    "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
    "timing__setup__tns__corner:nom_ss_125C_4v50": 0,
    "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
    "timing__setup__wns__corner:nom_ss_125C_4v50": 0,
    "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0,
    "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0,
    "timing__hold__ws__corner:nom_ff_n40C_5v50": 4.434907,
    "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.641082,
    "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0,
    "clock__skew__worst_setup": 0,
    "timing__hold__ws": 4.431162,
    "timing__setup__ws": 2.495415,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": Infinity,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": Infinity,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "8.0 10.0 27.0 54.0",
    "design__core__bbox": "10.08 11.76 24.64 50.96",
    "design__io": 12,
    "design__die__area": 836,
    "design__core__area": 570.752,
    "design__instance__count__stdcell": 39,
    "design__instance__area__stdcell": 478.554,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.838462,
    "design__instance__utilization__stdcell": 0.838462,
    "design__power_grid_violation__count__net:DVSS": 0,
    "design__power_grid_violation__count__net:DVDD": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 226.85,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "route__net": 22,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 12,
    "route__wirelength__iter:1": 216,
    "route__drc_errors__iter:2": 2,
    "route__wirelength__iter:2": 219,
    "route__drc_errors__iter:3": 2,
    "route__wirelength__iter:3": 218,
    "route__drc_errors__iter:4": 2,
    "route__wirelength__iter:4": 218,
    "route__drc_errors__iter:5": 2,
    "route__wirelength__iter:5": 218,
    "route__drc_errors__iter:6": 2,
    "route__wirelength__iter:6": 218,
    "route__drc_errors__iter:7": 2,
    "route__wirelength__iter:7": 218,
    "route__drc_errors__iter:8": 2,
    "route__wirelength__iter:8": 218,
    "route__drc_errors__iter:9": 2,
    "route__wirelength__iter:9": 218,
    "route__drc_errors__iter:10": 2,
    "route__wirelength__iter:10": 218,
    "route__drc_errors__iter:11": 2,
    "route__wirelength__iter:11": 218,
    "route__drc_errors__iter:12": 2,
    "route__wirelength__iter:12": 218,
    "route__drc_errors__iter:13": 2,
    "route__wirelength__iter:13": 218,
    "route__drc_errors__iter:14": 2,
    "route__wirelength__iter:14": 218,
    "route__drc_errors__iter:15": 2,
    "route__wirelength__iter:15": 218,
    "route__drc_errors__iter:16": 2,
    "route__wirelength__iter:16": 218,
    "route__drc_errors__iter:17": 2,
    "route__wirelength__iter:17": 218,
    "route__drc_errors__iter:18": 2,
    "route__wirelength__iter:18": 215,
    "route__drc_errors__iter:19": 2,
    "route__wirelength__iter:19": 215,
    "route__drc_errors__iter:20": 2,
    "route__wirelength__iter:20": 215,
    "route__drc_errors__iter:21": 2,
    "route__wirelength__iter:21": 215,
    "route__drc_errors__iter:22": 2,
    "route__wirelength__iter:22": 215,
    "route__drc_errors__iter:23": 2,
    "route__wirelength__iter:23": 215,
    "route__drc_errors__iter:24": 2,
    "route__wirelength__iter:24": 215,
    "route__drc_errors__iter:25": 2,
    "route__wirelength__iter:25": 215,
    "route__drc_errors__iter:26": 2,
    "route__wirelength__iter:26": 218,
    "route__drc_errors__iter:27": 2,
    "route__wirelength__iter:27": 218,
    "route__drc_errors__iter:28": 2,
    "route__wirelength__iter:28": 218,
    "route__drc_errors__iter:29": 2,
    "route__wirelength__iter:29": 218,
    "route__drc_errors__iter:30": 2,
    "route__wirelength__iter:30": 218,
    "route__drc_errors__iter:31": 0,
    "route__wirelength__iter:31": 214,
    "route__drc_errors": 0,
    "route__wirelength": 214,
    "route__vias": 75,
    "route__vias__singlecut": 75,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 46.63,
    "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0,
    "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0,
    "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0,
    "timing__hold__ws__corner:min_tt_025C_5v00": 4.799716,
    "timing__setup__ws__corner:min_tt_025C_5v00": 3.9918,
    "timing__hold__tns__corner:min_tt_025C_5v00": 0,
    "timing__setup__tns__corner:min_tt_025C_5v00": 0,
    "timing__hold__wns__corner:min_tt_025C_5v00": 0,
    "timing__setup__wns__corner:min_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0,
    "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0,
    "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0,
    "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0,
    "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0,
    "timing__hold__ws__corner:min_ss_125C_4v50": 5.617226,
    "timing__setup__ws__corner:min_ss_125C_4v50": 2.534766,
    "timing__hold__tns__corner:min_ss_125C_4v50": 0,
    "timing__setup__tns__corner:min_ss_125C_4v50": 0,
    "timing__hold__wns__corner:min_ss_125C_4v50": 0,
    "timing__setup__wns__corner:min_ss_125C_4v50": 0,
    "timing__hold_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0,
    "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0,
    "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0,
    "timing__hold__ws__corner:min_ff_n40C_5v50": 4.431162,
    "timing__setup__ws__corner:min_ff_n40C_5v50": 4.648068,
    "timing__hold__tns__corner:min_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:min_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:min_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:min_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0,
    "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0,
    "timing__hold__ws__corner:max_tt_025C_5v00": 4.812418,
    "timing__setup__ws__corner:max_tt_025C_5v00": 3.968494,
    "timing__hold__tns__corner:max_tt_025C_5v00": 0,
    "timing__setup__tns__corner:max_tt_025C_5v00": 0,
    "timing__hold__wns__corner:max_tt_025C_5v00": 0,
    "timing__setup__wns__corner:max_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0,
    "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0,
    "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0,
    "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0,
    "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0,
    "timing__hold__ws__corner:max_ss_125C_4v50": 5.639142,
    "timing__setup__ws__corner:max_ss_125C_4v50": 2.495415,
    "timing__hold__tns__corner:max_ss_125C_4v50": 0,
    "timing__setup__tns__corner:max_ss_125C_4v50": 0,
    "timing__hold__wns__corner:max_ss_125C_4v50": 0,
    "timing__setup__wns__corner:max_ss_125C_4v50": 0,
    "timing__hold_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0,
    "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0,
    "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0,
    "timing__hold__ws__corner:max_ff_n40C_5v50": 4.439602,
    "timing__setup__ws__corner:max_ff_n40C_5v50": 4.632393,
    "timing__hold__tns__corner:max_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:max_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:max_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:max_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net__count": 0,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:DVDD__corner:nom_tt_025C_5v00": 4.99984,
    "design_powergrid__drop__average__net:DVDD__corner:nom_tt_025C_5v00": 7.35644e-05,
    "design_powergrid__drop__worst__net:DVDD__corner:nom_tt_025C_5v00": 0.000156654,
    "design_powergrid__voltage__worst__net:DVSS__corner:nom_tt_025C_5v00": 0.000165306,
    "design_powergrid__drop__average__net:DVSS__corner:nom_tt_025C_5v00": 6.22393e-05,
    "design_powergrid__drop__worst__net:DVSS__corner:nom_tt_025C_5v00": 0.000165306,
    "ir__voltage__worst": 5,
    "ir__drop__avg": 7.36e-05,
    "ir__drop__worst": 0.000157,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}