Verilator Tree Dump (format 0x3900) from <e13183> to <e18344>
     NETLIST 0x5609ece0bf80 <e1> {a0}
    1: MODULE 0x5609ece1f750 <e9325> {c5}  mips_cpu  L2
    1:2: VAR 0x5609ece20a90 <e17034#> {c6} @dt=0x5609ece20270@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ece31900 <e17037#> {c8} @dt=0x5609ece31030@(nw1)  reset INPUT PORT
    1:2: VAR 0x5609ece32df0 <e17040#> {c9} @dt=0x5609ece32570@(nw1)  active OUTPUT PORT
    1:2: VAR 0x5609ece41800 <e17043#> {c10} @dt=0x5609ece41380@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x5609ece41c20 <e17051#> {c13} @dt=0x5609ece41b40@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x5609ece42aa0 <e17054#> {c16} @dt=0x5609ece42620@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x5609ece43920 <e17062#> {c17} @dt=0x5609ece434a0@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x5609ece44800 <e17070#> {c20} @dt=0x5609ece44320@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x5609ece44c40 <e17078#> {c21} @dt=0x5609ece44b60@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x5609ece45060 <e17081#> {c22} @dt=0x5609ece44f80@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x5609ece46240 <e17084#> {c23} @dt=0x5609ece45d60@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x5609ece47480 <e17092#> {c24} @dt=0x5609ece46fa0@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2: VAR 0x5609ece47d20 <e17103#> {c29} @dt=0x5609ece47c40@(nw1)  HI_LO_output VAR
    1:2: VAR 0x5609ece48e80 <e17106#> {c33} @dt=0x5609ece489c0@(nw32)  program_counter_prime VAR
    1:2: VAR 0x5609ece4a000 <e17114#> {c34} @dt=0x5609ece49b40@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x5609ece4b160 <e17122#> {c35} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x5609ece4c2a0 <e17130#> {c36} @dt=0x5609ece4bde0@(nw32)  instruction_fetch VAR
    1:2: VAR 0x5609ece4d400 <e17138#> {c37} @dt=0x5609ece4cf20@(nw32)  program_counter_mux_1_out VAR
    1:2: VAR 0x5609ece4d860 <e17146#> {c40} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode VAR
    1:2: VAR 0x5609ece4dca0 <e17149#> {c41} @dt=0x5609ece4dbc0@(nw1)  register_write_decode VAR
    1:2: VAR 0x5609ece4e0c0 <e17152#> {c42} @dt=0x5609ece4dfe0@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x5609ece4e500 <e17155#> {c43} @dt=0x5609ece4e420@(nw1)  memory_write_decode VAR
    1:2: VAR 0x5609ece4e960 <e17158#> {c44} @dt=0x5609ece4e880@(nw1)  ALU_src_B_decode VAR
    1:2: VAR 0x5609ece4ed80 <e17161#> {c45} @dt=0x5609ece4eca0@(nw1)  register_destination_decode VAR
    1:2: VAR 0x5609ece4f180 <e17164#> {c46} @dt=0x5609ece4f0a0@(nw1)  branch_decode VAR
    1:2: VAR 0x5609ece4f580 <e17167#> {c47} @dt=0x5609ece4f4a0@(nw1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x5609ece4f980 <e17170#> {c48} @dt=0x5609ece4f8a0@(nw1)  equal_decode VAR
    1:2: VAR 0x5609ece50aa0 <e17173#> {c49} @dt=0x5609ece505e0@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x5609ece50f00 <e17181#> {c50} @dt=0x5609ece50e20@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x5609ece51300 <e17184#> {c51} @dt=0x5609ece51220@(nw1)  flush_decode_execute_register VAR
    1:2: VAR 0x5609ece52440 <e17187#> {c56} @dt=0x5609ece51f60@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2: VAR 0x5609ece546e0 <e17203#> {c58} @dt=0x5609ece54200@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x5609ece55800 <e17211#> {c60} @dt=0x5609ece55320@(nw5)  read_address_1 VAR
    1:2: VAR 0x5609ece55f00 <e17219#> {c60} @dt=0x5609ece55a20@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x5609ece56ce0 <e17226#> {c61} @dt=0x5609ece55320@(nw5)
    1:2:1: SEL 0x5609ed063d40 <e17248#> {c61} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c2b0 <e17239#> {c61} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed063fd0 <e17267#> {c61} @dt=0x5609ed051440@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5609ed063af0 <e17241#> {c61} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5609ed01c3d0 <e17225#> {c61} @dt=0x5609ece55320@(nw5)  read_address_1 [LV] => VAR 0x5609ece55800 <e17211#> {c60} @dt=0x5609ece55320@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x5609ece579e0 <e17273#> {c62} @dt=0x5609ece55a20@(nw5)
    1:2:1: SEL 0x5609ed064550 <e17295#> {c62} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c4f0 <e17286#> {c62} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed0647e0 <e17314#> {c62} @dt=0x5609ed051440@(G/sw5)  5'h15
    1:2:1:3: CONST 0x5609ed064300 <e17288#> {c62} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5609ed01c610 <e17272#> {c62} @dt=0x5609ece55a20@(nw5)  Rs_decode [LV] => VAR 0x5609ece55f00 <e17219#> {c60} @dt=0x5609ece55a20@(nw5)  Rs_decode VAR
    1:2: VAR 0x5609ece58a20 <e17321#> {c63} @dt=0x5609ece58540@(nw5)  read_address_2 VAR
    1:2: VAR 0x5609ece59120 <e17329#> {c63} @dt=0x5609ece58c40@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x5609ece59f00 <e17336#> {c64} @dt=0x5609ece58540@(nw5)
    1:2:1: SEL 0x5609ed064d60 <e17358#> {c64} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c730 <e17349#> {c64} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed064ff0 <e17377#> {c64} @dt=0x5609ed051440@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5609ed064b10 <e17351#> {c64} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5609ed01c850 <e17335#> {c64} @dt=0x5609ece58540@(nw5)  read_address_2 [LV] => VAR 0x5609ece58a20 <e17321#> {c63} @dt=0x5609ece58540@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x5609ece5ac00 <e17383#> {c65} @dt=0x5609ece58c40@(nw5)
    1:2:1: SEL 0x5609ed065570 <e17405#> {c65} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01c970 <e17396#> {c65} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed065800 <e17424#> {c65} @dt=0x5609ed051440@(G/sw5)  5'h10
    1:2:1:3: CONST 0x5609ed065320 <e17398#> {c65} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5609ed01ca90 <e17382#> {c65} @dt=0x5609ece58c40@(nw5)  Rt_decode [LV] => VAR 0x5609ece59120 <e17329#> {c63} @dt=0x5609ece58c40@(nw5)  Rt_decode VAR
    1:2: VAR 0x5609ece5bc40 <e17431#> {c66} @dt=0x5609ece5b760@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x5609ece5c780 <e17438#> {c67} @dt=0x5609ece5b760@(nw5)
    1:2:1: SEL 0x5609ed065d80 <e17460#> {c67} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01cbb0 <e17451#> {c67} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed066010 <e17479#> {c67} @dt=0x5609ed051440@(G/sw5)  5'hb
    1:2:1:3: CONST 0x5609ed065b30 <e17453#> {c67} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5609ed01ccd0 <e17437#> {c67} @dt=0x5609ece5b760@(nw5)  Rd_decode [LV] => VAR 0x5609ece5bc40 <e17431#> {c66} @dt=0x5609ece5b760@(nw5)  Rd_decode VAR
    1:2: VAR 0x5609ece5d5a0 <e17486#> {c68} @dt=0x5609ece5d120@(nw16)  immediate VAR
    1:2: ASSIGNW 0x5609ece5e340 <e17493#> {c69} @dt=0x5609ece5d120@(nw16)
    1:2:1: SEL 0x5609ed066590 <e17515#> {c69} @dt=0x5609ed04a960@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed01cdf0 <e17506#> {c69} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x5609ed066820 <e17534#> {c69} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:1:3: CONST 0x5609ed066340 <e17508#> {c69} @dt=0x5609ed04ac00@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x5609ed01cf10 <e17492#> {c69} @dt=0x5609ece5d120@(nw16)  immediate [LV] => VAR 0x5609ece5d5a0 <e17486#> {c68} @dt=0x5609ece5d120@(nw16)  immediate VAR
    1:2: VAR 0x5609ece5f3a0 <e17541#> {c71} @dt=0x5609ece5eee0@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x5609ece60500 <e17549#> {c72} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x5609ece61620 <e17557#> {c73} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x5609ece62740 <e17565#> {c74} @dt=0x5609ece62260@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x5609ece638c0 <e17573#> {c75} @dt=0x5609ece633e0@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x5609ece64a10 <e17581#> {c76} @dt=0x5609ece64530@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x5609ece64f60 <e17589#> {c79} @dt=0x5609ece64e80@(nw1)  register_destination_execute VAR
    1:2: VAR 0x5609ece65420 <e17592#> {c80} @dt=0x5609ece65340@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x5609ece65890 <e17595#> {c81} @dt=0x5609ece657b0@(nw1)  memory_write_execute VAR
    1:2: VAR 0x5609ece66a00 <e17598#> {c82} @dt=0x5609ece66540@(nw5)  write_register_execute VAR
    1:2: VAR 0x5609ece66ed0 <e17606#> {c83} @dt=0x5609ece66df0@(nw1)  ALU_src_B_execute VAR
    1:2: VAR 0x5609ece68040 <e17609#> {c84} @dt=0x5609ece67b80@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x5609ece68560 <e17617#> {c85} @dt=0x5609ece68480@(nw1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x5609ece689d0 <e17620#> {c86} @dt=0x5609ece688f0@(nw1)  register_write_execute VAR
    1:2: VAR 0x5609ece68eb0 <e17623#> {c87} @dt=0x5609ece68dd0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x5609ece6a0e0 <e17626#> {c90} @dt=0x5609ece69c00@(nw32)  register_file_output_A_execute VAR
    1:2: VAR 0x5609ece6b2c0 <e17634#> {c91} @dt=0x5609ece6ade0@(nw32)  register_file_output_B_execute VAR
    1:2: VAR 0x5609ece6c430 <e17642#> {c92} @dt=0x5609ece6bf70@(nw32)  source_A_ALU_execute VAR
    1:2: VAR 0x5609ece6d5e0 <e17650#> {c93} @dt=0x5609ece6d120@(nw32)  source_B_ALU_execute VAR
    1:2: VAR 0x5609ece6e790 <e17658#> {c94} @dt=0x5609ece6e2d0@(nw32)  write_data_execute VAR
    1:2: VAR 0x5609ece6f940 <e17666#> {c95} @dt=0x5609ece6f480@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x5609ece70af0 <e17674#> {c96} @dt=0x5609ece70630@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x5609ece71ca0 <e17682#> {c97} @dt=0x5609ece717e0@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x5609ece72e00 <e17690#> {c98} @dt=0x5609ece72920@(nw5)  Rs_execute VAR
    1:2: VAR 0x5609ece73f50 <e17698#> {c99} @dt=0x5609ece73a70@(nw5)  Rt_execute VAR
    1:2: VAR 0x5609ece750a0 <e17706#> {c100} @dt=0x5609ece74bc0@(nw5)  Rd_execute VAR
    1:2: VAR 0x5609ece76240 <e17714#> {c101} @dt=0x5609ece75d80@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x5609ece76750 <e17722#> {c104} @dt=0x5609ece76670@(nw1)  register_write_memory VAR
    1:2: VAR 0x5609ece778c0 <e17725#> {c105} @dt=0x5609ece77400@(nw5)  write_register_memory VAR
    1:2: VAR 0x5609ece77de0 <e17733#> {c106} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x5609ece78250 <e17736#> {c107} @dt=0x5609ece78170@(nw1)  memory_write_memory VAR
    1:2: VAR 0x5609ece78730 <e17739#> {c108} @dt=0x5609ece78650@(nw1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x5609ece78bc0 <e17742#> {c109} @dt=0x5609ece78ae0@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x5609ece7af30 <e17753#> {c113} @dt=0x5609ece7aa70@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x5609ece7c0e0 <e17761#> {c114} @dt=0x5609ece7bc20@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x5609ece7d290 <e17769#> {c115} @dt=0x5609ece7cdd0@(nw32)  read_data_memory VAR
    1:2: VAR 0x5609ece7e440 <e17777#> {c116} @dt=0x5609ece7df80@(nw32)  write_data_memory VAR
    1:2: VAR 0x5609ece7e9a0 <e17785#> {c119} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback VAR
    1:2: VAR 0x5609ece7ee60 <e17788#> {c120} @dt=0x5609ece7ed80@(nw1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x5609ece7f320 <e17791#> {c121} @dt=0x5609ece7f240@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x5609ece7f7e0 <e17794#> {c122} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x5609ece80a10 <e17797#> {c125} @dt=0x5609ece80530@(nw5)  write_register_writeback VAR
    1:2: VAR 0x5609ece81b80 <e17805#> {c126} @dt=0x5609ece816c0@(nw32)  result_writeback VAR
    1:2: VAR 0x5609ece82d30 <e17813#> {c127} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x5609ece83ee0 <e17821#> {c128} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x5609ece85090 <e17829#> {c129} @dt=0x5609ece84bd0@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x5609ece86240 <e17837#> {c130} @dt=0x5609ece85d80@(nw32)  read_data_writeback VAR
    1:2: VAR 0x5609ece866e0 <e17845#> {c133} @dt=0x5609ece86600@(nw1)  stall_fetch VAR
    1:2: VAR 0x5609ece86b10 <e17848#> {c134} @dt=0x5609ece86a30@(nw1)  stall_decode VAR
    1:2: VAR 0x5609ece86fb0 <e17851#> {c135} @dt=0x5609ece86ed0@(nw1)  forward_A_decode VAR
    1:2: VAR 0x5609ece87440 <e17854#> {c136} @dt=0x5609ece87360@(nw1)  forward_B_decode VAR
    1:2: VAR 0x5609ece878d0 <e17857#> {c137} @dt=0x5609ece877f0@(nw1)  flush_execute_register VAR
    1:2: VAR 0x5609ece88a40 <e17860#> {c138} @dt=0x5609ece88580@(nw2)  forward_A_execute VAR
    1:2: VAR 0x5609ece89bf0 <e17868#> {c139} @dt=0x5609ece89730@(nw2)  forward_B_execute VAR
    1:2: VAR 0x5609ece8a110 <e17876#> {c140} @dt=0x5609ece8a030@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x5609ece8a640 <e17878#> {c143} @dt=0x5609ece7cdd0@(nw32)
    1:2:1: VARREF 0x5609ed01d030 <e17879#> {c143} @dt=0x5609ece46fa0@(nw32)  data_readdata [RV] <- VAR 0x5609ece47480 <e17092#> {c24} @dt=0x5609ece46fa0@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x5609ed01d150 <e17877#> {c143} @dt=0x5609ece7cdd0@(nw32)  read_data_memory [LV] => VAR 0x5609ece7d290 <e17769#> {c115} @dt=0x5609ece7cdd0@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x5609ece8aad0 <e17881#> {c144} @dt=0x5609ece44320@(nw32)
    1:2:1: VARREF 0x5609ed01d270 <e17882#> {c144} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x5609ed01d390 <e17880#> {c144} @dt=0x5609ece44320@(nw32)  data_address [LV] => VAR 0x5609ece44800 <e17070#> {c20} @dt=0x5609ece44320@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8af30 <e17884#> {c145} @dt=0x5609ece45d60@(nw32)
    1:2:1: VARREF 0x5609ed01d4b0 <e17885#> {c145} @dt=0x5609ece7df80@(nw32)  write_data_memory [RV] <- VAR 0x5609ece7e440 <e17777#> {c116} @dt=0x5609ece7df80@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x5609ed01d5d0 <e17883#> {c145} @dt=0x5609ece45d60@(nw32)  data_writedata [LV] => VAR 0x5609ece46240 <e17084#> {c23} @dt=0x5609ece45d60@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8b390 <e17887#> {c146} @dt=0x5609ece44b60@(nw1)
    1:2:1: VARREF 0x5609ed01d6f0 <e17888#> {c146} @dt=0x5609ece78170@(nw1)  memory_write_memory [RV] <- VAR 0x5609ece78250 <e17736#> {c107} @dt=0x5609ece78170@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x5609ed01d810 <e17886#> {c146} @dt=0x5609ece44b60@(nw1)  data_write [LV] => VAR 0x5609ece44c40 <e17078#> {c21} @dt=0x5609ece44b60@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8b9f0 <e17890#> {c147} @dt=0x5609ece44f80@(nw1)
    1:2:1: CONST 0x5609ed066c30 <e17903#> {c147} @dt=0x5609ece44f80@(nw1)  1'h1
    1:2:2: VARREF 0x5609ed01d930 <e17889#> {c147} @dt=0x5609ece44f80@(nw1)  data_read [LV] => VAR 0x5609ece45060 <e17081#> {c22} @dt=0x5609ece44f80@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8bec0 <e17905#> {c150} @dt=0x5609ece42620@(nw32)
    1:2:1: VARREF 0x5609ed01da50 <e17906#> {c150} @dt=0x5609ece49b40@(nw32)  program_counter_fetch [RV] <- VAR 0x5609ece4a000 <e17114#> {c34} @dt=0x5609ece49b40@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x5609ed01db70 <e17904#> {c150} @dt=0x5609ece42620@(nw32)  instr_address [LV] => VAR 0x5609ece42aa0 <e17054#> {c16} @dt=0x5609ece42620@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x5609ece8c2f0 <e17908#> {c151} @dt=0x5609ece4bde0@(nw32)
    1:2:1: VARREF 0x5609ed01dc90 <e17909#> {c151} @dt=0x5609ece434a0@(nw32)  instr_readdata [RV] <- VAR 0x5609ece43920 <e17062#> {c17} @dt=0x5609ece434a0@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x5609ed01ddb0 <e17907#> {c151} @dt=0x5609ece4bde0@(nw32)  instruction_fetch [LV] => VAR 0x5609ece4c2a0 <e17130#> {c36} @dt=0x5609ece4bde0@(nw32)  instruction_fetch VAR
    1:2: CELL 0x5609ece32350 <e1928> {c153}  register_file -> MODULE 0x5609ecf7fd70 <e9353> {n2}  Register_File  L3
    1:2:1: PIN 0x5609ece18ec0 <e1872> {c154}  clk -> VAR 0x5609ecf802a0 <e13963#> {n3} @dt=0x5609ecf801c0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ded0 <e17910#> {c154} @dt=0x5609ece47840@(nw1)  internal_clk [RV] <- VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5609ece8ccc0 <e1882> {c154}  pipelined -> VAR 0x5609ecf807c0 <e13966#> {n4} @dt=0x5609ecf806e0@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x5609ed066f60 <e17923#> {c154} @dt=0x5609ecf806e0@(nw1)  1'h1
    1:2:1: PIN 0x5609ece8d080 <e1886> {c155}  HI_LO_output -> VAR 0x5609ecf80ce0 <e13969#> {n5} @dt=0x5609ecf80c00@(nw1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x5609ed01dff0 <e17924#> {c155} @dt=0x5609ece47c40@(nw1)  HI_LO_output [RV] <- VAR 0x5609ece47d20 <e17103#> {c29} @dt=0x5609ece47c40@(nw1)  HI_LO_output VAR
    1:2:1: PIN 0x5609ece8d500 <e1890> {c156}  write_enable -> VAR 0x5609ecf81200 <e13972#> {n6} @dt=0x5609ecf81120@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e110 <e17925#> {c156} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback [RV] <- VAR 0x5609ece7e9a0 <e17785#> {c119} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x5609ece8d950 <e1894> {c157}  hi_lo_register_write_enable -> VAR 0x5609ecf815c0 <e13975#> {n6} @dt=0x5609ecf814e0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e230 <e17926#> {c157} @dt=0x5609ece7ed80@(nw1)  hi_lo_register_write_writeback [RV] <- VAR 0x5609ece7ee60 <e17788#> {c120} @dt=0x5609ece7ed80@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x5609ece8dce0 <e1898> {c158}  read_address_1 -> VAR 0x5609ecf82780 <e13978#> {n7} @dt=0x5609ecf82280@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e350 <e17927#> {c158} @dt=0x5609ece55320@(nw5)  read_address_1 [RV] <- VAR 0x5609ece55800 <e17211#> {c60} @dt=0x5609ece55320@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x5609ece8e0a0 <e1902> {c159}  read_address_2 -> VAR 0x5609ecf82f60 <e13986#> {n7} @dt=0x5609ecf82a60@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e470 <e17928#> {c159} @dt=0x5609ece58540@(nw5)  read_address_2 [RV] <- VAR 0x5609ece58a20 <e17321#> {c63} @dt=0x5609ece58540@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x5609ece8e520 <e1906> {c160}  write_address -> VAR 0x5609ecf83660 <e13994#> {n7} @dt=0x5609ecf831c0@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e590 <e17929#> {c160} @dt=0x5609ece80530@(nw5)  write_register_writeback [RV] <- VAR 0x5609ece80a10 <e17797#> {c125} @dt=0x5609ece80530@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x5609ece8e8f0 <e1910> {c161}  write_data -> VAR 0x5609ecf848d0 <e14002#> {n8} @dt=0x5609ecf843d0@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e6b0 <e17930#> {c161} @dt=0x5609ece816c0@(nw32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e17805#> {c126} @dt=0x5609ece816c0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x5609ece8ecf0 <e1914> {c162}  HI_write_data -> VAR 0x5609ecf850e0 <e14010#> {n8} @dt=0x5609ecf84be0@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e7d0 <e17931#> {c162} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x5609ece82d30 <e17813#> {c127} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5609ece8f0f0 <e1918> {c163}  LO_write_data -> VAR 0x5609ecf858f0 <e14018#> {n8} @dt=0x5609ecf853f0@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x5609ed01e8f0 <e17932#> {c163} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x5609ece83ee0 <e17821#> {c128} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5609ece8f540 <e1922> {c164}  read_data_1 -> VAR 0x5609ecf86b60 <e14026#> {n9} @dt=0x5609ecf86660@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01ea10 <e17933#> {c164} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode [LV] => VAR 0x5609ece60500 <e17549#> {c72} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5609ece8f960 <e1926> {c165}  read_data_2 -> VAR 0x5609ecf87370 <e14034#> {n9} @dt=0x5609ecf86e70@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01eb30 <e17934#> {c165} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode [LV] => VAR 0x5609ece61620 <e17557#> {c73} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode VAR
    1:2: CELL 0x5609ece2b6a0 <e1945> {c168}  pc -> MODULE 0x5609ecf78840 <e9352> {m1}  Program_Counter  L3
    1:2:1: PIN 0x5609ece8fe60 <e1930> {c169}  clk -> VAR 0x5609ecf78cb0 <e14236#> {m2} @dt=0x5609ecf78bd0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ec50 <e17935#> {c169} @dt=0x5609ece47840@(nw1)  internal_clk [RV] <- VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5609ece90290 <e1935> {c170}  address_input -> VAR 0x5609ecf79e50 <e14239#> {m3} @dt=0x5609ecf79950@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ed70 <e17936#> {c170} @dt=0x5609ece489c0@(nw32)  program_counter_prime [RV] <- VAR 0x5609ece48e80 <e17106#> {c33} @dt=0x5609ece489c0@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x5609ece90620 <e1939> {c171}  enable -> VAR 0x5609ecf7a370 <e14247#> {m4} @dt=0x5609ecf7a290@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ee90 <e17937#> {c171} @dt=0x5609ece86600@(nw1)  stall_fetch [RV] <- VAR 0x5609ece866e0 <e17845#> {c133} @dt=0x5609ece86600@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x5609ece90a50 <e1943> {c172}  address_output -> VAR 0x5609ecf7b5f0 <e14250#> {m5} @dt=0x5609ecf7b0f0@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01efb0 <e17938#> {c172} @dt=0x5609ece49b40@(nw32)  program_counter_fetch [LV] => VAR 0x5609ece4a000 <e17114#> {c34} @dt=0x5609ece49b40@(nw32)  program_counter_fetch VAR
    1:2: CELL 0x5609ece92d20 <e2001> {c175}  plus_four_adder -> MODULE 0x5609ecec7470 <e9343> {d1}  Adder  L3
    1:2:1: PIN 0x5609ece90ff0 <e1947> {c176}  a -> VAR 0x5609ecec86e0 <e17000#> {d3} @dt=0x5609ecec8200@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f0d0 <e17939#> {c176} @dt=0x5609ece49b40@(nw32)  program_counter_fetch [RV] <- VAR 0x5609ece4a000 <e17114#> {c34} @dt=0x5609ece49b40@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x5609ece92720 <e1995> {c177}  b -> VAR 0x5609ecec8ec0 <e17008#> {d3} @dt=0x5609ecec89e0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x5609ece92310 <e1994> {c177} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1: CONCAT 0x5609ece920e0 <e1986> {c177} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x5609ece91ab0 <e1973> {c177} @dt=0x5609ece91b70@(G/w28)
    1:2:1:1:1:1:1: CONST 0x5609ece91780 <e1961> {c177} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x5609ece91380 <e1962> {c177} @dt=0x5609ece34bd0@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x5609ece91da0 <e1974> {c177} @dt=0x5609ece91f50@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x5609ece923d0 <e1987> {c177} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:1: PIN 0x5609ece92be0 <e1999> {c178}  z -> VAR 0x5609ececa100 <e17016#> {d4} @dt=0x5609ecec9c20@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01f1f0 <e17952#> {c178} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x5609ece4b160 <e17122#> {c35} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x5609ece94a70 <e2028> {c181}  program_counter_multiplexer -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece939f0 <e2010> {c182}  control -> VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f310 <e17953#> {c182} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode [RV] <- VAR 0x5609ece4d860 <e17146#> {c40} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x5609ece93e30 <e2015> {c183}  input_0 -> VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f430 <e17954#> {c183} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x5609ece4b160 <e17122#> {c35} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5609ece94280 <e2019> {c184}  input_1 -> VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f550 <e17955#> {c184} @dt=0x5609ece51f60@(nw32)  program_counter_branch_decode [RV] <- VAR 0x5609ece52440 <e17187#> {c56} @dt=0x5609ece51f60@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x5609ece946a0 <e2023> {c185}  resolved -> VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01f670 <e17956#> {c185} @dt=0x5609ece4cf20@(nw32)  program_counter_mux_1_out [LV] => VAR 0x5609ece4d400 <e17138#> {c37} @dt=0x5609ece4cf20@(nw32)  program_counter_mux_1_out VAR
    1:2: CELL 0x5609ece96770 <e2056> {c188}  program_counter_multiplexer_two -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece95790 <e2038> {c189}  control -> VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f790 <e17957#> {c189} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ece7f7e0 <e17794#> {c122} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ece95bd0 <e2043> {c190}  input_0 -> VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f8b0 <e17958#> {c190} @dt=0x5609ece4cf20@(nw32)  program_counter_mux_1_out [RV] <- VAR 0x5609ece4d400 <e17138#> {c37} @dt=0x5609ece4cf20@(nw32)  program_counter_mux_1_out VAR
    1:2:1: PIN 0x5609ece95fa0 <e2047> {c191}  input_1 -> VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed01f9d0 <e17959#> {c191} @dt=0x5609ece816c0@(nw32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e17805#> {c126} @dt=0x5609ece816c0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x5609ece963a0 <e2051> {c192}  resolved -> VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed01faf0 <e17960#> {c192} @dt=0x5609ece489c0@(nw32)  program_counter_prime [LV] => VAR 0x5609ece48e80 <e17106#> {c33} @dt=0x5609ece489c0@(nw32)  program_counter_prime VAR
    1:2: CELL 0x5609ece98830 <e2085> {c195}  fetch_decode_register -> MODULE 0x5609ecfdcce0 <e9358> {s1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x5609ece96db0 <e2058> {c196}  clk -> VAR 0x5609ecfdd150 <e13321#> {s3} @dt=0x5609ecfdd070@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed01fc10 <e17961#> {c196} @dt=0x5609ece47840@(nw1)  internal_clk [RV] <- VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5609ece97170 <e2063> {c197}  enable -> VAR 0x5609ecfdd670 <e13324#> {s4} @dt=0x5609ecfdd590@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x5609ed01fd30 <e17962#> {c197} @dt=0x5609ece86a30@(nw1)  stall_decode [RV] <- VAR 0x5609ece86b10 <e17848#> {c134} @dt=0x5609ece86a30@(nw1)  stall_decode VAR
    1:2:1: PIN 0x5609ece975f0 <e2067> {c198}  clear -> VAR 0x5609ecfddb90 <e13327#> {s5} @dt=0x5609ecfddab0@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5609ed01fe50 <e17963#> {c198} @dt=0x5609ece8a030@(nw1)  flush_fetch_decode_register [RV] <- VAR 0x5609ece8a110 <e17876#> {c140} @dt=0x5609ece8a030@(nw1)  flush_fetch_decode_register VAR
    1:2:1: PIN 0x5609ece979c0 <e2071> {c199}  instruction_fetch -> VAR 0x5609ecfdedf0 <e13330#> {s7} @dt=0x5609ecfde8f0@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x5609ed01ff70 <e17964#> {c199} @dt=0x5609ece4bde0@(nw32)  instruction_fetch [RV] <- VAR 0x5609ece4c2a0 <e17130#> {c36} @dt=0x5609ece4bde0@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x5609ece97e30 <e2075> {c200}  program_counter_plus_four_fetch -> VAR 0x5609ecfe0080 <e13338#> {s8} @dt=0x5609ecfdfb80@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x5609ed020090 <e17965#> {c200} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x5609ece4b160 <e17122#> {c35} @dt=0x5609ece4ac80@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x5609ece98280 <e2079> {c201}  instruction_decode -> VAR 0x5609ecfe13b0 <e13346#> {s10} @dt=0x5609ecfe0eb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0201b0 <e17966#> {c201} @dt=0x5609ece530c0@(nw32)  instruction_decode [LV] => VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x5609ece986f0 <e2083> {c202}  program_counter_plus_four_decode -> VAR 0x5609ecfe26e0 <e13354#> {s11} @dt=0x5609ecfe21e0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0202d0 <e17967#> {c202} @dt=0x5609ece54200@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5609ece546e0 <e17203#> {c58} @dt=0x5609ece54200@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x5609ece9b4d0 <e2126> {c205}  control_unit -> MODULE 0x5609ecf10b60 <e9346> {g1}  Control_Unit  L3
    1:2:1: PIN 0x5609ece98e60 <e2087> {c206}  instruction -> VAR 0x5609ecf13ac0 <e15073#> {g3} @dt=0x5609ecf13640@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x5609ed0203f0 <e17968#> {c206} @dt=0x5609ece530c0@(nw32)  instruction_decode [RV] <- VAR 0x5609ece53580 <e17195#> {c57} @dt=0x5609ece530c0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x5609ece99260 <e2092> {c207}  register_write -> VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020510 <e17969#> {c207} @dt=0x5609ece4dbc0@(nw1)  register_write_decode [LV] => VAR 0x5609ece4dca0 <e17149#> {c41} @dt=0x5609ece4dbc0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x5609ece996f0 <e2096> {c208}  memory_to_register -> VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020630 <e17970#> {c208} @dt=0x5609ece4dfe0@(nw1)  memory_to_register_decode [LV] => VAR 0x5609ece4e0c0 <e17152#> {c42} @dt=0x5609ece4dfe0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5609ece99ac0 <e2100> {c209}  memory_write -> VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020750 <e17971#> {c209} @dt=0x5609ece4e420@(nw1)  memory_write_decode [LV] => VAR 0x5609ece4e500 <e17155#> {c43} @dt=0x5609ece4e420@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x5609ece99ec0 <e2104> {c210}  ALU_src_B -> VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020870 <e17972#> {c210} @dt=0x5609ece4e880@(nw1)  ALU_src_B_decode [LV] => VAR 0x5609ece4e960 <e17158#> {c44} @dt=0x5609ece4e880@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5609ece9a350 <e2108> {c211}  register_destination -> VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020990 <e17973#> {c211} @dt=0x5609ece4eca0@(nw1)  register_destination_decode [LV] => VAR 0x5609ece4ed80 <e17161#> {c45} @dt=0x5609ece4eca0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x5609ece9a6b0 <e2112> {c212}  branch -> VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020ab0 <e17974#> {c212} @dt=0x5609ece4f0a0@(nw1)  branch_decode [LV] => VAR 0x5609ece4f180 <e17164#> {c46} @dt=0x5609ece4f0a0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x5609ece9ab70 <e2116> {c213}  hi_lo_register_write -> VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020bd0 <e17975#> {c213} @dt=0x5609ece4f4a0@(nw1)  hi_lo_register_write_decode [LV] => VAR 0x5609ece4f580 <e17167#> {c47} @dt=0x5609ece4f4a0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x5609ece9af40 <e2120> {c214}  ALU_function -> VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020cf0 <e17976#> {c214} @dt=0x5609ece505e0@(nw6)  ALU_function_decode [LV] => VAR 0x5609ece50aa0 <e17173#> {c49} @dt=0x5609ece505e0@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x5609ece9b390 <e2124> {c215}  program_counter_multiplexer_jump -> VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed020e10 <e17977#> {c215} @dt=0x5609ece50e20@(nw1)  program_counter_multiplexer_jump_decode [LV] => VAR 0x5609ece50f00 <e17181#> {c50} @dt=0x5609ece50e20@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2: CELL 0x5609ece9d190 <e2154> {c218}  register_file_output_A_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece9c180 <e2136> {c220}  control -> VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed020f30 <e17978#> {c220} @dt=0x5609ece86ed0@(nw1)  forward_A_decode [RV] <- VAR 0x5609ece86fb0 <e17851#> {c135} @dt=0x5609ece86ed0@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x5609ece9c5d0 <e2141> {c221}  input_0 -> VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed021050 <e17979#> {c221} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode [RV] <- VAR 0x5609ece60500 <e17549#> {c72} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5609ece9c9a0 <e2145> {c222}  input_1 -> VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed021170 <e17980#> {c222} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609ece9cdc0 <e2149> {c223}  resolved -> VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021290 <e17981#> {c223} @dt=0x5609ece62260@(nw32)  register_file_output_A_resolved_decode [LV] => VAR 0x5609ece62740 <e17565#> {c74} @dt=0x5609ece62260@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x5609ece9eea0 <e2182> {c226}  register_file_output_B_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ece9de90 <e2164> {c228}  control -> VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed0213b0 <e17982#> {c228} @dt=0x5609ece87360@(nw1)  forward_B_decode [RV] <- VAR 0x5609ece87440 <e17854#> {c136} @dt=0x5609ece87360@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x5609ece9e2e0 <e2169> {c229}  input_0 -> VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0214d0 <e17983#> {c229} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode [RV] <- VAR 0x5609ece61620 <e17557#> {c73} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x5609ece9e6b0 <e2173> {c230}  input_1 -> VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0215f0 <e17984#> {c230} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609ece9ead0 <e2177> {c231}  resolved -> VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021710 <e17985#> {c231} @dt=0x5609ece633e0@(nw32)  register_file_output_B_resolved_decode [LV] => VAR 0x5609ece638c0 <e17573#> {c75} @dt=0x5609ece633e0@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x5609ece9fe30 <e2195> {c234}  reg_output_comparator -> MODULE 0x5609ecf38120 <e9347> {h1}  Equal_Comparator  L3
    1:2:1: PIN 0x5609ece9f540 <e2184> {c235}  a -> VAR 0x5609ecf39270 <e15046#> {h3} @dt=0x5609ecf38d70@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x5609ed021830 <e17986#> {c235} @dt=0x5609ece62260@(nw32)  register_file_output_A_resolved_decode [RV] <- VAR 0x5609ece62740 <e17565#> {c74} @dt=0x5609ece62260@(nw32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x5609ece9f960 <e2189> {c236}  b -> VAR 0x5609ecf3a4b0 <e15054#> {h4} @dt=0x5609ecf39fb0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x5609ed021950 <e17987#> {c236} @dt=0x5609ece633e0@(nw32)  register_file_output_B_resolved_decode [RV] <- VAR 0x5609ece638c0 <e17573#> {c75} @dt=0x5609ece633e0@(nw32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x5609ece9fcf0 <e2193> {c237}  c -> VAR 0x5609ecf3aa10 <e15062#> {h6} @dt=0x5609ecf3a930@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021a70 <e17988#> {c237} @dt=0x5609ece4f8a0@(nw1)  equal_decode [LV] => VAR 0x5609ece4f980 <e17170#> {c48} @dt=0x5609ece4f8a0@(nw1)  equal_decode VAR
    1:2: CELL 0x5609ecea0d80 <e2208> {c240}  program_counter_source_and_gate_decode -> MODULE 0x5609ecf087c0 <e9345> {f1}  And_Gate  L3
    1:2:1: PIN 0x5609ecea0400 <e2197> {c241}  input_A -> VAR 0x5609ecf08cd0 <e15914#> {f3} @dt=0x5609ecf08bf0@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x5609ed021b90 <e17989#> {c241} @dt=0x5609ece4f0a0@(nw1)  branch_decode [RV] <- VAR 0x5609ece4f180 <e17164#> {c46} @dt=0x5609ece4f0a0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x5609ecea07c0 <e2202> {c242}  input_B -> VAR 0x5609ecf091f0 <e15917#> {f4} @dt=0x5609ecf09110@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x5609ed021cb0 <e17990#> {c242} @dt=0x5609ece4f8a0@(nw1)  equal_decode [RV] <- VAR 0x5609ece4f980 <e17170#> {c48} @dt=0x5609ece4f8a0@(nw1)  equal_decode VAR
    1:2:1: PIN 0x5609ecea0c40 <e2206> {c243}  output_C -> VAR 0x5609ecf09750 <e15920#> {f6} @dt=0x5609ecf09670@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed021dd0 <e17991#> {c243} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode [LV] => VAR 0x5609ece4d860 <e17146#> {c40} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode VAR
    1:2: CELL 0x5609ece38070 <e2217> {c246}  sign_extender_decode -> MODULE 0x5609ecf93b40 <e9354> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x5609ece36fb0 <e2210> {c247}  short_input -> VAR 0x5609ecf94c30 <e13894#> {o3} @dt=0x5609ecf947f0@(nw16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x5609ed021ef0 <e17992#> {c247} @dt=0x5609ece5d120@(nw16)  immediate [RV] <- VAR 0x5609ece5d5a0 <e17486#> {c68} @dt=0x5609ece5d120@(nw16)  immediate VAR
    1:2:1: PIN 0x5609ece378d0 <e2215> {c248}  extended_output -> VAR 0x5609ecf95e70 <e13902#> {o4} @dt=0x5609ecf95970@(nw32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed022010 <e17993#> {c248} @dt=0x5609ece64530@(nw32)  sign_imm_decode [LV] => VAR 0x5609ece64a10 <e17581#> {c76} @dt=0x5609ece64530@(nw32)  sign_imm_decode VAR
    1:2: CELL 0x5609ece3a6a0 <e2226> {c251}  shifter_decode -> MODULE 0x5609ecf5fb90 <e9349> {j1}  Left_Shift  L3
    1:2:1: PIN 0x5609ece38bb0 <e2219> {c252}  shift_input -> VAR 0x5609ecf615d0 <e14723#> {j6} @dt=0x5609ecf610f0@(nw32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x5609ed022130 <e17994#> {c252} @dt=0x5609ece64530@(nw32)  sign_imm_decode [RV] <- VAR 0x5609ece64a10 <e17581#> {c76} @dt=0x5609ece64530@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x5609ece39b70 <e2224> {c253}  shift_output -> VAR 0x5609ecf627f0 <e14731#> {j7} @dt=0x5609ecf62310@(nw32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed022250 <e17995#> {c253} @dt=0x5609ece5eee0@(nw32)  shifter_output_decode [LV] => VAR 0x5609ece5f3a0 <e17541#> {c71} @dt=0x5609ece5eee0@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x5609ecea1200 <e2239> {c256}  adder_decode -> MODULE 0x5609ecec7470 <e9343> {d1}  Adder  L3
    1:2:1: PIN 0x5609ece3b140 <e2228> {c257}  a -> VAR 0x5609ecec86e0 <e17000#> {d3} @dt=0x5609ecec8200@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x5609ed022370 <e17996#> {c257} @dt=0x5609ece5eee0@(nw32)  shifter_output_decode [RV] <- VAR 0x5609ece5f3a0 <e17541#> {c71} @dt=0x5609ece5eee0@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x5609ece3bbc0 <e2233> {c258}  b -> VAR 0x5609ecec8ec0 <e17008#> {d3} @dt=0x5609ecec89e0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x5609ed022490 <e17997#> {c258} @dt=0x5609ece54200@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x5609ece546e0 <e17203#> {c58} @dt=0x5609ece54200@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x5609ecea1100 <e2237> {c259}  z -> VAR 0x5609ececa100 <e17016#> {d4} @dt=0x5609ecec9c20@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0225b0 <e17998#> {c259} @dt=0x5609ece51f60@(nw32)  program_counter_branch_decode [LV] => VAR 0x5609ece52440 <e17187#> {c56} @dt=0x5609ece51f60@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x5609ecea8780 <e2360> {c262}  decode_execute_register -> MODULE 0x5609ecfa0a30 <e9356> {q1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x5609ecea1560 <e2241> {c263}  clk -> VAR 0x5609ecfa0ea0 <e13530#> {q3} @dt=0x5609ecfa0dc0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed0226d0 <e17999#> {c263} @dt=0x5609ece47840@(nw1)  internal_clk [RV] <- VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5609ecea18c0 <e2246> {c264}  clear -> VAR 0x5609ecfa12c0 <e13533#> {q4} @dt=0x5609ecfa11e0@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x5609ed0227f0 <e18000#> {c264} @dt=0x5609ece877f0@(nw1)  flush_execute_register [RV] <- VAR 0x5609ece878d0 <e17857#> {c137} @dt=0x5609ece877f0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x5609ecea1ca0 <e2250> {c265}  register_write_decode -> VAR 0x5609ecfa16e0 <e13536#> {q7} @dt=0x5609ecfa1600@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022910 <e18001#> {c265} @dt=0x5609ece4dbc0@(nw1)  register_write_decode [RV] <- VAR 0x5609ece4dca0 <e17149#> {c41} @dt=0x5609ece4dbc0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x5609ecea2020 <e2254> {c266}  memory_to_register_decode -> VAR 0x5609ecfa1b40 <e13539#> {q8} @dt=0x5609ecfa1a60@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022a30 <e18002#> {c266} @dt=0x5609ece4dfe0@(nw1)  memory_to_register_decode [RV] <- VAR 0x5609ece4e0c0 <e17152#> {c42} @dt=0x5609ece4dfe0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x5609ecea23e0 <e2258> {c267}  memory_write_decode -> VAR 0x5609ecfa1fa0 <e13542#> {q9} @dt=0x5609ecfa1ec0@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022b50 <e18003#> {c267} @dt=0x5609ece4e420@(nw1)  memory_write_decode [RV] <- VAR 0x5609ece4e500 <e17155#> {c43} @dt=0x5609ece4e420@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x5609ecea27c0 <e2262> {c268}  ALU_src_B_decode -> VAR 0x5609ecfa2800 <e13545#> {q10} @dt=0x5609ecfa2420@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022c70 <e18004#> {c268} @dt=0x5609ece4e880@(nw1)  ALU_src_B_decode [RV] <- VAR 0x5609ece4e960 <e17158#> {c44} @dt=0x5609ece4e880@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x5609ecea2b40 <e2266> {c269}  register_destination_decode -> VAR 0x5609ecfa2d20 <e13548#> {q11} @dt=0x5609ecfa2c40@(nw1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022d90 <e18005#> {c269} @dt=0x5609ece4eca0@(nw1)  register_destination_decode [RV] <- VAR 0x5609ece4ed80 <e17161#> {c45} @dt=0x5609ece4eca0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x5609ecea2ea0 <e2270> {c270}  hi_lo_register_write_decode -> VAR 0x5609ecfa3240 <e13551#> {q12} @dt=0x5609ecfa3160@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022eb0 <e18006#> {c270} @dt=0x5609ece4f4a0@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x5609ece4f580 <e17167#> {c47} @dt=0x5609ece4f4a0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x5609ecea3260 <e2274> {c271}  ALU_function_decode -> VAR 0x5609ecfa44c0 <e13554#> {q13} @dt=0x5609ecfa3fc0@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed022fd0 <e18007#> {c271} @dt=0x5609ece505e0@(nw6)  ALU_function_decode [RV] <- VAR 0x5609ece50aa0 <e17173#> {c49} @dt=0x5609ece505e0@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x5609ecea35e0 <e2278> {c272}  Rs_decode -> VAR 0x5609ecfa5720 <e13562#> {q14} @dt=0x5609ecfa5220@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed0230f0 <e18008#> {c272} @dt=0x5609ece55a20@(nw5)  Rs_decode [RV] <- VAR 0x5609ece55f00 <e17219#> {c60} @dt=0x5609ece55a20@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x5609ecea3940 <e2282> {c273}  Rt_decode -> VAR 0x5609ecfa6960 <e13570#> {q15} @dt=0x5609ecfa6460@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023210 <e18009#> {c273} @dt=0x5609ece58c40@(nw5)  Rt_decode [RV] <- VAR 0x5609ece59120 <e17329#> {c63} @dt=0x5609ece58c40@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x5609ecea3ca0 <e2286> {c274}  Rd_decode -> VAR 0x5609ecfa7ba0 <e13578#> {q16} @dt=0x5609ecfa76a0@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023330 <e18010#> {c274} @dt=0x5609ece5b760@(nw5)  Rd_decode [RV] <- VAR 0x5609ece5bc40 <e17431#> {c66} @dt=0x5609ece5b760@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x5609ecea4000 <e2290> {c275}  sign_imm_decode -> VAR 0x5609ecfa8de0 <e13586#> {q17} @dt=0x5609ecfa88e0@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023450 <e18011#> {c275} @dt=0x5609ece64530@(nw32)  sign_imm_decode [RV] <- VAR 0x5609ece64a10 <e17581#> {c76} @dt=0x5609ece64530@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x5609ecea4360 <e2294> {c276}  program_counter_multiplexer_jump_decode -> VAR 0x5609ecfa9300 <e13594#> {q18} @dt=0x5609ecfa9220@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed023570 <e18012#> {c276} @dt=0x5609ece50e20@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5609ece50f00 <e17181#> {c50} @dt=0x5609ece50e20@(nw1)  program_counter_multiplexer_jump_decode VAR
    1:2:1: PIN 0x5609ecea4760 <e2298> {c278}  register_write_execute -> VAR 0x5609ecfa98c0 <e13597#> {q20} @dt=0x5609ecfa97e0@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023690 <e18013#> {c278} @dt=0x5609ece688f0@(nw1)  register_write_execute [LV] => VAR 0x5609ece689d0 <e17620#> {c86} @dt=0x5609ece688f0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x5609ecea4ae0 <e2302> {c279}  memory_to_register_execute -> VAR 0x5609ecfa9ee0 <e13600#> {q21} @dt=0x5609ecfa9e00@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0237b0 <e18014#> {c279} @dt=0x5609ece65340@(nw1)  memory_to_register_execute [LV] => VAR 0x5609ece65420 <e17592#> {c80} @dt=0x5609ece65340@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5609ecea4ea0 <e2306> {c280}  memory_write_execute -> VAR 0x5609ecfaa4a0 <e13603#> {q22} @dt=0x5609ecfaa3c0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0238d0 <e18015#> {c280} @dt=0x5609ece657b0@(nw1)  memory_write_execute [LV] => VAR 0x5609ece65890 <e17595#> {c81} @dt=0x5609ece657b0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x5609ecea52b0 <e2310> {c281}  ALU_src_B_execute -> VAR 0x5609ecfaaa70 <e13606#> {q23} @dt=0x5609ecfaa990@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0239f0 <e18016#> {c281} @dt=0x5609ece66df0@(nw1)  ALU_src_B_execute [LV] => VAR 0x5609ece66ed0 <e17606#> {c83} @dt=0x5609ece66df0@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5609ecea5750 <e2314> {c282}  register_destination_execute -> VAR 0x5609ecfab090 <e13609#> {q24} @dt=0x5609ecfaafb0@(nw1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023b10 <e18017#> {c282} @dt=0x5609ece64e80@(nw1)  register_destination_execute [LV] => VAR 0x5609ece64f60 <e17589#> {c79} @dt=0x5609ece64e80@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x5609ecea5bd0 <e2318> {c283}  hi_lo_register_write_execute -> VAR 0x5609ecfab6a0 <e13612#> {q25} @dt=0x5609ecfab5c0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023c30 <e18018#> {c283} @dt=0x5609ece68480@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x5609ece68560 <e17617#> {c85} @dt=0x5609ece68480@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x5609ecea5ff0 <e2322> {c284}  ALU_function_execute -> VAR 0x5609ecfac980 <e13615#> {q26} @dt=0x5609ecfac480@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023d50 <e18019#> {c284} @dt=0x5609ece67b80@(nw6)  ALU_function_execute [LV] => VAR 0x5609ece68040 <e17609#> {c84} @dt=0x5609ece67b80@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x5609ecea63a0 <e2326> {c285}  Rs_execute -> VAR 0x5609ecfadbe0 <e13623#> {q27} @dt=0x5609ecfad6e0@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023e70 <e18020#> {c285} @dt=0x5609ece72920@(nw5)  Rs_execute [LV] => VAR 0x5609ece72e00 <e17690#> {c98} @dt=0x5609ece72920@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x5609ecea6760 <e2330> {c286}  Rt_execute -> VAR 0x5609ecfaee50 <e13631#> {q28} @dt=0x5609ecfae950@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed023f90 <e18021#> {c286} @dt=0x5609ece73a70@(nw5)  Rt_execute [LV] => VAR 0x5609ece73f50 <e17698#> {c99} @dt=0x5609ece73a70@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x5609ecea6b20 <e2334> {c287}  Rd_execute -> VAR 0x5609ecfb00c0 <e13639#> {q29} @dt=0x5609ecfafbc0@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0240b0 <e18022#> {c287} @dt=0x5609ece74bc0@(nw5)  Rd_execute [LV] => VAR 0x5609ece750a0 <e17706#> {c100} @dt=0x5609ece74bc0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x5609ecea6f70 <e2338> {c288}  sign_imm_execute -> VAR 0x5609ecfb13c0 <e13647#> {q30} @dt=0x5609ecfb0ec0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0241d0 <e18023#> {c288} @dt=0x5609ece75d80@(nw32)  sign_imm_execute [LV] => VAR 0x5609ece76240 <e17714#> {c101} @dt=0x5609ece75d80@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x5609ecea7420 <e2342> {c289}  program_counter_multiplexer_jump_execute -> VAR 0x5609ecfb19e0 <e13655#> {q31} @dt=0x5609ecfb1900@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0242f0 <e18024#> {c289} @dt=0x5609ece68dd0@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5609ece68eb0 <e17623#> {c87} @dt=0x5609ece68dd0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5609ecea7920 <e2346> {c291}  read_data_one_decode -> VAR 0x5609ecfb2d40 <e13658#> {q34} @dt=0x5609ecfb2840@(nw32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed024410 <e18025#> {c291} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode [RV] <- VAR 0x5609ece60500 <e17549#> {c72} @dt=0x5609ece60020@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x5609ecea7d80 <e2350> {c292}  read_data_two_decode -> VAR 0x5609ecfb4030 <e13666#> {q35} @dt=0x5609ecfb3b30@(nw32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed024530 <e18026#> {c292} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode [RV] <- VAR 0x5609ece61620 <e17557#> {c73} @dt=0x5609ece61140@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x5609ecea81e0 <e2354> {c293}  read_data_one_execute -> VAR 0x5609ecfb5360 <e13674#> {q37} @dt=0x5609ecfb4e60@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed011d00 <e18027#> {c293} @dt=0x5609ece69c00@(nw32)  register_file_output_A_execute [LV] => VAR 0x5609ece6a0e0 <e17626#> {c90} @dt=0x5609ece69c00@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x5609ecea8640 <e2358> {c294}  read_data_two_execute -> VAR 0x5609ecfb6690 <e13682#> {q38} @dt=0x5609ecfb6190@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed011e20 <e18028#> {c294} @dt=0x5609ece6ade0@(nw32)  register_file_output_B_execute [LV] => VAR 0x5609ece6b2c0 <e17634#> {c91} @dt=0x5609ece6ade0@(nw32)  register_file_output_B_execute VAR
    1:2: CELL 0x5609eceaa3a0 <e2388> {c297}  write_register_execute_mux -> MODULE 0x5609ed02d750 <e13017> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x5609ecea9480 <e2370> {c298}  control -> VAR 0x5609ed02dc70 <e14598#> {k6} @dt=0x5609ed02ddf0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed011f40 <e18029#> {c298} @dt=0x5609ece64e80@(nw1)  register_destination_execute [RV] <- VAR 0x5609ece64f60 <e17589#> {c79} @dt=0x5609ece64e80@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x5609ecea97e0 <e2375> {c299}  input_0 -> VAR 0x5609ed02ded0 <e14601#> {k7} @dt=0x5609ed02e050@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012060 <e18030#> {c299} @dt=0x5609ece73a70@(nw5)  Rt_execute [RV] <- VAR 0x5609ece73f50 <e17698#> {c99} @dt=0x5609ece73a70@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x5609ecea9ba0 <e2379> {c300}  input_1 -> VAR 0x5609ed02e730 <e14638#> {k8} @dt=0x5609ed02e8b0@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012180 <e18031#> {c300} @dt=0x5609ece74bc0@(nw5)  Rd_execute [RV] <- VAR 0x5609ece750a0 <e17706#> {c100} @dt=0x5609ece74bc0@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x5609ecea9fd0 <e2383> {c301}  resolved -> VAR 0x5609ed02ef90 <e14675#> {k10} @dt=0x5609ed02f110@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0122a0 <e18032#> {c301} @dt=0x5609ece66540@(nw5)  write_register_execute [LV] => VAR 0x5609ece66a00 <e17598#> {c82} @dt=0x5609ece66540@(nw5)  write_register_execute VAR
    1:2: CELL 0x5609eceac8d0 <e2424> {c304}  register_file_output_A_execute_mux -> MODULE 0x5609ed02ffa0 <e13026> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x5609eceab0a0 <e2398> {c305}  control -> VAR 0x5609ed0304e0 <e14263#> {l6} @dt=0x5609ed030660@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed0123e0 <e18033#> {c305} @dt=0x5609ece88580@(nw2)  forward_A_execute [RV] <- VAR 0x5609ece88a40 <e17860#> {c138} @dt=0x5609ece88580@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x5609eceab4f0 <e2403> {c306}  input_0 -> VAR 0x5609ed030b60 <e14271#> {l7} @dt=0x5609ed030ce0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012520 <e18034#> {c306} @dt=0x5609ece69c00@(nw32)  register_file_output_A_execute [RV] <- VAR 0x5609ece6a0e0 <e17626#> {c90} @dt=0x5609ece69c00@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x5609eceab8c0 <e2407> {c307}  input_1 -> VAR 0x5609ed036c60 <e14308#> {l8} @dt=0x5609eced1df0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012640 <e18035#> {c307} @dt=0x5609ece816c0@(nw32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e17805#> {c126} @dt=0x5609ece816c0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x5609eceabcc0 <e2411> {c308}  input_2 -> VAR 0x5609ed0370c0 <e14345#> {l9} @dt=0x5609ecffd170@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed012780 <e18036#> {c308} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609eceac0c0 <e2415> {c309}  input_3 -> VAR 0x5609ed037640 <e14382#> {l10} @dt=0x5609ed0377c0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0128c0 <e18037#> {c309} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x5609ece83ee0 <e17821#> {c128} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5609eceac500 <e2419> {c311}  resolved -> VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed012a00 <e18038#> {c311} @dt=0x5609ece6bf70@(nw32)  source_A_ALU_execute [LV] => VAR 0x5609ece6c430 <e17642#> {c92} @dt=0x5609ece6bf70@(nw32)  source_A_ALU_execute VAR
    1:2: CELL 0x5609eceaee00 <e2460> {c314}  register_file_output_B_execute_mux -> MODULE 0x5609ed02ffa0 <e13026> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x5609ecead5d0 <e2434> {c315}  control -> VAR 0x5609ed0304e0 <e14263#> {l6} @dt=0x5609ed030660@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed012b40 <e18039#> {c315} @dt=0x5609ece89730@(nw2)  forward_B_execute [RV] <- VAR 0x5609ece89bf0 <e17868#> {c139} @dt=0x5609ece89730@(nw2)  forward_B_execute VAR
    1:2:1: PIN 0x5609eceada20 <e2439> {c316}  input_0 -> VAR 0x5609ed030b60 <e14271#> {l7} @dt=0x5609ed030ce0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026660 <e18040#> {c316} @dt=0x5609ece6ade0@(nw32)  register_file_output_B_execute [RV] <- VAR 0x5609ece6b2c0 <e17634#> {c91} @dt=0x5609ece6ade0@(nw32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x5609eceaddf0 <e2443> {c317}  input_1 -> VAR 0x5609ed036c60 <e14308#> {l8} @dt=0x5609eced1df0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026780 <e18041#> {c317} @dt=0x5609ece816c0@(nw32)  result_writeback [RV] <- VAR 0x5609ece81b80 <e17805#> {c126} @dt=0x5609ece816c0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x5609eceae1f0 <e2447> {c318}  input_2 -> VAR 0x5609ed0370c0 <e14345#> {l9} @dt=0x5609ecffd170@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0268a0 <e18042#> {c318} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609eceae5f0 <e2451> {c319}  input_3 -> VAR 0x5609ed037640 <e14382#> {l10} @dt=0x5609ed0377c0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0269c0 <e18043#> {c319} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x5609ece82d30 <e17813#> {c127} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5609eceaea30 <e2455> {c321}  resolved -> VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed026ae0 <e18044#> {c321} @dt=0x5609ece6e2d0@(nw32)  write_data_execute [LV] => VAR 0x5609ece6e790 <e17658#> {c94} @dt=0x5609ece6e2d0@(nw32)  write_data_execute VAR
    1:2: CELL 0x5609eceb0b00 <e2488> {c324}  source_B_ALU_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609eceafaf0 <e2470> {c325}  control -> VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed026c00 <e18045#> {c325} @dt=0x5609ece66df0@(nw1)  ALU_src_B_execute [RV] <- VAR 0x5609ece66ed0 <e17606#> {c83} @dt=0x5609ece66df0@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x5609eceafef0 <e2475> {c326}  input_0 -> VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026d20 <e18046#> {c326} @dt=0x5609ece6e2d0@(nw32)  write_data_execute [RV] <- VAR 0x5609ece6e790 <e17658#> {c94} @dt=0x5609ece6e2d0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x5609eceb02f0 <e2479> {c327}  input_1 -> VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed026e40 <e18047#> {c327} @dt=0x5609ece75d80@(nw32)  sign_imm_execute [RV] <- VAR 0x5609ece76240 <e17714#> {c101} @dt=0x5609ece75d80@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x5609eceb0730 <e2483> {c329}  resolved -> VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed026f60 <e18048#> {c329} @dt=0x5609ece6d120@(nw32)  source_B_ALU_execute [LV] => VAR 0x5609ece6d5e0 <e17650#> {c93} @dt=0x5609ece6d120@(nw32)  source_B_ALU_execute VAR
    1:2: CELL 0x5609eceb2680 <e2513> {c332}  alu -> MODULE 0x5609eced0be0 <e9344> {e2}  ALU  L3
    1:2:1: PIN 0x5609eceb1100 <e2490> {c333}  ALU_operation -> VAR 0x5609eced1b90 <e15927#> {e4} @dt=0x5609eced1690@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x5609ed027080 <e18049#> {c333} @dt=0x5609ece67b80@(nw6)  ALU_function_execute [RV] <- VAR 0x5609ece68040 <e17609#> {c84} @dt=0x5609ece67b80@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x5609eceb1500 <e2495> {c334}  input_1 -> VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0271a0 <e18050#> {c334} @dt=0x5609ece6bf70@(nw32)  source_A_ALU_execute [RV] <- VAR 0x5609ece6c430 <e17642#> {c92} @dt=0x5609ece6bf70@(nw32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x5609eceb1900 <e2499> {c335}  input_2 -> VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x5609ed0272c0 <e18051#> {c335} @dt=0x5609ece6d120@(nw32)  source_B_ALU_execute [RV] <- VAR 0x5609ece6d5e0 <e17650#> {c93} @dt=0x5609ece6d120@(nw32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x5609eceb1d40 <e2503> {c337}  ALU_output -> VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0273e0 <e18052#> {c337} @dt=0x5609ece6f480@(nw32)  ALU_output_execute [LV] => VAR 0x5609ece6f940 <e17666#> {c95} @dt=0x5609ece6f480@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x5609eceb2140 <e2507> {c338}  ALU_HI_output -> VAR 0x5609eced63d0 <e15959#> {e9} @dt=0x5609eced5ed0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027500 <e18053#> {c338} @dt=0x5609ece70630@(nw32)  ALU_HI_output_execute [LV] => VAR 0x5609ece70af0 <e17674#> {c96} @dt=0x5609ece70630@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5609eceb2540 <e2511> {c339}  ALU_LO_output -> VAR 0x5609eced7650 <e15967#> {e10} @dt=0x5609eced7170@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027620 <e18054#> {c339} @dt=0x5609ece717e0@(nw32)  ALU_LO_output_execute [LV] => VAR 0x5609ece71ca0 <e17682#> {c97} @dt=0x5609ece717e0@(nw32)  ALU_LO_output_execute VAR
    1:2: CELL 0x5609eceb84e0 <e2598> {c342}  execute_memory_register -> MODULE 0x5609ecfc75a0 <e9357> {r1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x5609eceb2c10 <e2515> {c343}  clk -> VAR 0x5609ecfc7a30 <e13386#> {r3} @dt=0x5609ecfc7950@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed027740 <e18055#> {c343} @dt=0x5609ece47840@(nw1)  internal_clk [RV] <- VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5609eceb3040 <e2520> {c344}  register_write_execute -> VAR 0x5609ecfc7e90 <e13389#> {r6} @dt=0x5609ecfc7db0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027860 <e18056#> {c344} @dt=0x5609ece688f0@(nw1)  register_write_execute [RV] <- VAR 0x5609ece689d0 <e17620#> {c86} @dt=0x5609ece688f0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x5609eceb34e0 <e2524> {c345}  memory_to_register_execute -> VAR 0x5609ecfc82f0 <e13392#> {r7} @dt=0x5609ecfc8210@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027980 <e18057#> {c345} @dt=0x5609ece65340@(nw1)  memory_to_register_execute [RV] <- VAR 0x5609ece65420 <e17592#> {c80} @dt=0x5609ece65340@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5609eceb3900 <e2528> {c346}  memory_write_execute -> VAR 0x5609ecfc87b0 <e13395#> {r8} @dt=0x5609ecfc86d0@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027aa0 <e18058#> {c346} @dt=0x5609ece657b0@(nw1)  memory_write_execute [RV] <- VAR 0x5609ece65890 <e17595#> {c81} @dt=0x5609ece657b0@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x5609eceb3da0 <e2532> {c347}  hi_lo_register_write_execute -> VAR 0x5609ecfc8cd0 <e13398#> {r9} @dt=0x5609ecfc8bf0@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027bc0 <e18059#> {c347} @dt=0x5609ece68480@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x5609ece68560 <e17617#> {c85} @dt=0x5609ece68480@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x5609eceb4230 <e2536> {c348}  program_counter_multiplexer_jump_execute -> VAR 0x5609ecfc92a0 <e13401#> {r10} @dt=0x5609ecfc91c0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed027ce0 <e18060#> {c348} @dt=0x5609ece68dd0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5609ece68eb0 <e17623#> {c87} @dt=0x5609ece68dd0@(nw1)  program_counter_multiplexer_jump_execute VAR
    1:2:1: PIN 0x5609eceb46c0 <e2540> {c350}  register_write_memory -> VAR 0x5609ecfc98e0 <e13404#> {r12} @dt=0x5609ecfc9800@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027e00 <e18061#> {c350} @dt=0x5609ece76670@(nw1)  register_write_memory [LV] => VAR 0x5609ece76750 <e17722#> {c104} @dt=0x5609ece76670@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x5609eceb4b60 <e2544> {c351}  memory_to_register_memory -> VAR 0x5609ecfc9f00 <e13407#> {r13} @dt=0x5609ecfc9e20@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed027f20 <e18062#> {c351} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory [LV] => VAR 0x5609ece77de0 <e17733#> {c106} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5609eceb4f80 <e2548> {c352}  memory_write_memory -> VAR 0x5609ecfca4c0 <e13410#> {r14} @dt=0x5609ecfca3e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028040 <e18063#> {c352} @dt=0x5609ece78170@(nw1)  memory_write_memory [LV] => VAR 0x5609ece78250 <e17736#> {c107} @dt=0x5609ece78170@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x5609eceb5420 <e2552> {c353}  hi_lo_register_write_memory -> VAR 0x5609ecfcaae0 <e13413#> {r15} @dt=0x5609ecfcaa00@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028160 <e18064#> {c353} @dt=0x5609ece78650@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x5609ece78730 <e17739#> {c108} @dt=0x5609ece78650@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x5609eceb5870 <e2556> {c354}  program_counter_multiplexer_jump_memory -> VAR 0x5609ecfcb0c0 <e13416#> {r16} @dt=0x5609ecfcafe0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028280 <e18065#> {c354} @dt=0x5609ece78ae0@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5609ece78bc0 <e17742#> {c109} @dt=0x5609ece78ae0@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5609eceb5d00 <e2560> {c357}  ALU_output_execute -> VAR 0x5609ecfcc410 <e13419#> {r19} @dt=0x5609ecfcbf10@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed0283a0 <e18066#> {c357} @dt=0x5609ece6f480@(nw32)  ALU_output_execute [RV] <- VAR 0x5609ece6f940 <e17666#> {c95} @dt=0x5609ece6f480@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x5609eceb6140 <e2564> {c358}  ALU_HI_output_execute -> VAR 0x5609ecfcd700 <e13427#> {r20} @dt=0x5609ecfcd200@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed0284c0 <e18067#> {c358} @dt=0x5609ece70630@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x5609ece70af0 <e17674#> {c96} @dt=0x5609ece70630@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x5609eceb6580 <e2568> {c359}  ALU_LO_output_execute -> VAR 0x5609ecfce9f0 <e13435#> {r21} @dt=0x5609ecfce4f0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed0285e0 <e18068#> {c359} @dt=0x5609ece717e0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x5609ece71ca0 <e17682#> {c97} @dt=0x5609ece717e0@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x5609eceb69c0 <e2572> {c360}  write_data_execute -> VAR 0x5609ecfcfce0 <e13443#> {r22} @dt=0x5609ecfcf7e0@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed028700 <e18069#> {c360} @dt=0x5609ece6e2d0@(nw32)  write_data_execute [RV] <- VAR 0x5609ece6e790 <e17658#> {c94} @dt=0x5609ece6e2d0@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x5609eceb6e00 <e2576> {c361}  write_register_execute -> VAR 0x5609ecfd0fd0 <e13451#> {r23} @dt=0x5609ecfd0ad0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed028820 <e18070#> {c361} @dt=0x5609ece66540@(nw5)  write_register_execute [RV] <- VAR 0x5609ece66a00 <e17598#> {c82} @dt=0x5609ece66540@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x5609eceb7280 <e2580> {c363}  ALU_output_memory -> VAR 0x5609ecfd2300 <e13459#> {r25} @dt=0x5609ecfd1e00@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028940 <e18071#> {c363} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [LV] => VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609eceb76c0 <e2584> {c364}  ALU_HI_output_memory -> VAR 0x5609ecfd35f0 <e13467#> {r26} @dt=0x5609ecfd30f0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028a60 <e18072#> {c364} @dt=0x5609ece7aa70@(nw32)  ALU_HI_output_memory [LV] => VAR 0x5609ece7af30 <e17753#> {c113} @dt=0x5609ece7aa70@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5609eceb7b00 <e2588> {c365}  ALU_LO_output_memory -> VAR 0x5609ecfd48e0 <e13475#> {r27} @dt=0x5609ecfd43e0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028b80 <e18073#> {c365} @dt=0x5609ece7bc20@(nw32)  ALU_LO_output_memory [LV] => VAR 0x5609ece7c0e0 <e17761#> {c114} @dt=0x5609ece7bc20@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5609eceb7f40 <e2592> {c366}  write_data_memory -> VAR 0x5609ecfd5bd0 <e13483#> {r28} @dt=0x5609ecfd56d0@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028ca0 <e18074#> {c366} @dt=0x5609ece7df80@(nw32)  write_data_memory [LV] => VAR 0x5609ece7e440 <e17777#> {c116} @dt=0x5609ece7df80@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x5609eceb8380 <e2596> {c367}  write_register_memory -> VAR 0x5609ecfd6f00 <e13491#> {r29} @dt=0x5609ecfd6a00@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed028dc0 <e18075#> {c367} @dt=0x5609ece77400@(nw5)  write_register_memory [LV] => VAR 0x5609ece778c0 <e17725#> {c105} @dt=0x5609ece77400@(nw5)  write_register_memory VAR
    1:2: CELL 0x5609ecebdb80 <e2675> {c371}  memory_writeback_register -> MODULE 0x5609ecfe9560 <e9359> {t1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x5609eceb8b00 <e2600> {c372}  clk -> VAR 0x5609ecfe99d0 <e13186#> {t3} @dt=0x5609ecfe98f0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x5609ed028ee0 <e18076#> {c372} @dt=0x5609ece47840@(nw1)  internal_clk [RV] <- VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1:2:1: PIN 0x5609eceb8f20 <e2605> {c373}  register_write_memory -> VAR 0x5609ecfe9df0 <e13189#> {t6} @dt=0x5609ecfe9d10@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029000 <e18077#> {c373} @dt=0x5609ece76670@(nw1)  register_write_memory [RV] <- VAR 0x5609ece76750 <e17722#> {c104} @dt=0x5609ece76670@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x5609eceb93c0 <e2609> {c374}  memory_to_register_memory -> VAR 0x5609ecfea2e0 <e13192#> {t7} @dt=0x5609ecfea200@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029120 <e18078#> {c374} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory [RV] <- VAR 0x5609ece77de0 <e17733#> {c106} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5609eceb9840 <e2613> {c375}  hi_lo_register_write_memory -> VAR 0x5609ecfea7f0 <e13195#> {t8} @dt=0x5609ecfea710@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029240 <e18079#> {c375} @dt=0x5609ece78650@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x5609ece78730 <e17739#> {c108} @dt=0x5609ece78650@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x5609eceb9c90 <e2617> {c376}  program_counter_multiplexer_jump_memory -> VAR 0x5609ecfead90 <e13198#> {t9} @dt=0x5609ecfeacb0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029360 <e18080#> {c376} @dt=0x5609ece78ae0@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x5609ece78bc0 <e17742#> {c109} @dt=0x5609ece78ae0@(nw1)  program_counter_multiplexer_jump_memory VAR
    1:2:1: PIN 0x5609eceba140 <e2621> {c377}  register_write_writeback -> VAR 0x5609ecfeb410 <e13201#> {t11} @dt=0x5609ecfeb330@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed029480 <e18081#> {c377} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback [LV] => VAR 0x5609ece7e9a0 <e17785#> {c119} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x5609eceba5c0 <e2625> {c378}  memory_to_register_writeback -> VAR 0x5609ecfeba20 <e13204#> {t12} @dt=0x5609ecfeb940@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0295a0 <e18082#> {c378} @dt=0x5609ece7f240@(nw1)  memory_to_register_writeback [LV] => VAR 0x5609ece7f320 <e17791#> {c121} @dt=0x5609ece7f240@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5609ecebaa40 <e2629> {c379}  hi_lo_register_write_writeback -> VAR 0x5609ecfec030 <e13207#> {t13} @dt=0x5609ecfebf50@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0296c0 <e18083#> {c379} @dt=0x5609ece7ed80@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x5609ece7ee60 <e17788#> {c120} @dt=0x5609ece7ed80@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x5609ecebaed0 <e2633> {c380}  program_counter_multiplexer_jump_writeback -> VAR 0x5609ecfec640 <e13210#> {t14} @dt=0x5609ecfec560@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed0297e0 <e18084#> {c380} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x5609ece7f7e0 <e17794#> {c122} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ecebb360 <e2637> {c383}  ALU_output_memory -> VAR 0x5609ecfed9a0 <e13213#> {t17} @dt=0x5609ecfed4a0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029900 <e18085#> {c383} @dt=0x5609ece798c0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ece79d80 <e17745#> {c112} @dt=0x5609ece798c0@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x5609ecebb7a0 <e2641> {c384}  write_register_memory -> VAR 0x5609ecfeec90 <e13221#> {t18} @dt=0x5609ecfee790@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029a20 <e18086#> {c384} @dt=0x5609ece77400@(nw5)  write_register_memory [RV] <- VAR 0x5609ece778c0 <e17725#> {c105} @dt=0x5609ece77400@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x5609ecebbbe0 <e2645> {c385}  ALU_HI_output_memory -> VAR 0x5609ecfeff80 <e13229#> {t19} @dt=0x5609ecfefa80@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029b40 <e18087#> {c385} @dt=0x5609ece7aa70@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x5609ece7af30 <e17753#> {c113} @dt=0x5609ece7aa70@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x5609ecebc020 <e2649> {c386}  ALU_LO_output_memory -> VAR 0x5609ecff1270 <e13237#> {t20} @dt=0x5609ecff0d70@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029c60 <e18088#> {c386} @dt=0x5609ece7bc20@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x5609ece7c0e0 <e17761#> {c114} @dt=0x5609ece7bc20@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x5609ecebc460 <e2653> {c387}  read_data_memory -> VAR 0x5609ecff2560 <e13245#> {t21} @dt=0x5609ecff2060@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed029d80 <e18089#> {c387} @dt=0x5609ece7cdd0@(nw32)  read_data_memory [RV] <- VAR 0x5609ece7d290 <e17769#> {c115} @dt=0x5609ece7cdd0@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x5609ecebc8a0 <e2657> {c388}  ALU_output_writeback -> VAR 0x5609ecff3890 <e13253#> {t23} @dt=0x5609ecff3390@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed029ea0 <e18090#> {c388} @dt=0x5609ece84bd0@(nw32)  ALU_output_writeback [LV] => VAR 0x5609ece85090 <e17829#> {c129} @dt=0x5609ece84bd0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5609ecebcd40 <e2661> {c389}  write_register_writeback -> VAR 0x5609ecff4bb0 <e13261#> {t24} @dt=0x5609ecff46b0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed029fc0 <e18091#> {c389} @dt=0x5609ece80530@(nw5)  write_register_writeback [LV] => VAR 0x5609ece80a10 <e17797#> {c125} @dt=0x5609ece80530@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x5609ecebd160 <e2665> {c390}  ALU_HI_output_writeback -> VAR 0x5609ecff5eb0 <e13269#> {t25} @dt=0x5609ecff59b0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a0e0 <e18092#> {c390} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x5609ece82d30 <e17813#> {c127} @dt=0x5609ece82870@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x5609ecebd5a0 <e2669> {c391}  ALU_LO_output_writeback -> VAR 0x5609ecff71a0 <e13277#> {t26} @dt=0x5609ecff6ca0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a200 <e18093#> {c391} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x5609ece83ee0 <e17821#> {c128} @dt=0x5609ece83a20@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x5609ecebd9e0 <e2673> {c392}  read_data_writeback -> VAR 0x5609ecff8490 <e13285#> {t27} @dt=0x5609ecff7f90@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a320 <e18094#> {c392} @dt=0x5609ece85d80@(nw32)  read_data_writeback [LV] => VAR 0x5609ece86240 <e17837#> {c130} @dt=0x5609ece85d80@(nw32)  read_data_writeback VAR
    1:2: CELL 0x5609ecebf5d0 <e2703> {c396}  writeback_mux -> MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x5609ecebe8b0 <e2685> {c397}  control -> VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a440 <e18095#> {c397} @dt=0x5609ece7f240@(nw1)  memory_to_register_writeback [RV] <- VAR 0x5609ece7f320 <e17791#> {c121} @dt=0x5609ece7f240@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x5609ecebec80 <e2690> {c398}  input_0 -> VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a560 <e18096#> {c398} @dt=0x5609ece84bd0@(nw32)  ALU_output_writeback [RV] <- VAR 0x5609ece85090 <e17829#> {c129} @dt=0x5609ece84bd0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x5609ecebf080 <e2694> {c399}  input_1 -> VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a680 <e18097#> {c399} @dt=0x5609ece85d80@(nw32)  read_data_writeback [RV] <- VAR 0x5609ece86240 <e17837#> {c130} @dt=0x5609ece85d80@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x5609ecebf260 <e2698> {c400}  resolved -> VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02a7a0 <e18098#> {c400} @dt=0x5609ece816c0@(nw32)  result_writeback [LV] => VAR 0x5609ece81b80 <e17805#> {c126} @dt=0x5609ece816c0@(nw32)  result_writeback VAR
    1:2: CELL 0x5609ecec4bb0 <e2788> {c402}  hazard_unit -> MODULE 0x5609ecf416a0 <e9348> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x5609ecebf7f0 <e2705> {c403}  branch_decode -> VAR 0x5609ecf41b10 <e14750#> {i2} @dt=0x5609ecf41a30@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a8c0 <e18099#> {c403} @dt=0x5609ece4f0a0@(nw1)  branch_decode [RV] <- VAR 0x5609ece4f180 <e17164#> {c46} @dt=0x5609ece4f0a0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x5609ecebfa90 <e2710> {c404}  Rs_decode -> VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed02a9e0 <e18100#> {c404} @dt=0x5609ece55a20@(nw5)  Rs_decode [RV] <- VAR 0x5609ece55f00 <e17219#> {c60} @dt=0x5609ece55a20@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x5609ecebfe50 <e2714> {c405}  Rt_decode -> VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ab00 <e18101#> {c405} @dt=0x5609ece58c40@(nw5)  Rt_decode [RV] <- VAR 0x5609ece59120 <e17329#> {c63} @dt=0x5609ece58c40@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x5609ecec0210 <e2718> {c406}  Rs_execute -> VAR 0x5609ecf44ef0 <e14769#> {i5} @dt=0x5609ecf44a10@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ac20 <e18102#> {c406} @dt=0x5609ece72920@(nw5)  Rs_execute [RV] <- VAR 0x5609ece72e00 <e17690#> {c98} @dt=0x5609ece72920@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x5609ecec05d0 <e2722> {c407}  Rt_execute -> VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ad40 <e18103#> {c407} @dt=0x5609ece73a70@(nw5)  Rt_execute [RV] <- VAR 0x5609ece73f50 <e17698#> {c99} @dt=0x5609ece73a70@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x5609ecec09c0 <e2726> {c408}  write_register_execute -> VAR 0x5609ecf473d0 <e14785#> {i7} @dt=0x5609ecf46ed0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02ae60 <e18104#> {c408} @dt=0x5609ece66540@(nw5)  write_register_execute [RV] <- VAR 0x5609ece66a00 <e17598#> {c82} @dt=0x5609ece66540@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x5609ecec0e60 <e2730> {c409}  memory_to_register_execute -> VAR 0x5609ecf47930 <e14793#> {i8} @dt=0x5609ecf47850@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02af80 <e18105#> {c409} @dt=0x5609ece65340@(nw1)  memory_to_register_execute [RV] <- VAR 0x5609ece65420 <e17592#> {c80} @dt=0x5609ece65340@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x5609ecec1280 <e2734> {c410}  register_write_execute -> VAR 0x5609ecf47e90 <e14796#> {i9} @dt=0x5609ecf47db0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b0a0 <e18106#> {c410} @dt=0x5609ece688f0@(nw1)  register_write_execute [RV] <- VAR 0x5609ece689d0 <e17620#> {c86} @dt=0x5609ece688f0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x5609ecec16c0 <e2738> {c411}  write_register_memory -> VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b1c0 <e18107#> {c411} @dt=0x5609ece77400@(nw5)  write_register_memory [RV] <- VAR 0x5609ece778c0 <e17725#> {c105} @dt=0x5609ece77400@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x5609ecec1b60 <e2742> {c412}  memory_to_register_memory -> VAR 0x5609ecf496b0 <e14807#> {i11} @dt=0x5609ecf495d0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b2e0 <e18108#> {c412} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory [RV] <- VAR 0x5609ece77de0 <e17733#> {c106} @dt=0x5609ece77d00@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x5609ecec1f80 <e2746> {c413}  register_write_memory -> VAR 0x5609ecf49c10 <e14810#> {i12} @dt=0x5609ecf49b30@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b400 <e18109#> {c413} @dt=0x5609ece76670@(nw1)  register_write_memory [RV] <- VAR 0x5609ece76750 <e17722#> {c104} @dt=0x5609ece76670@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x5609ecec2420 <e2750> {c414}  write_register_writeback -> VAR 0x5609ecf4ae70 <e14813#> {i13} @dt=0x5609ecf4a990@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b520 <e18110#> {c414} @dt=0x5609ece80530@(nw5)  write_register_writeback [RV] <- VAR 0x5609ece80a10 <e17797#> {c125} @dt=0x5609ece80530@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x5609ecec28a0 <e2754> {c415}  register_write_writeback -> VAR 0x5609ecf4b470 <e14821#> {i14} @dt=0x5609ecf4b390@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b640 <e18111#> {c415} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback [RV] <- VAR 0x5609ece7e9a0 <e17785#> {c119} @dt=0x5609ece7e8c0@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x5609ecec2d30 <e2758> {c416}  program_counter_multiplexer_jump_writeback -> VAR 0x5609ecf4ba80 <e14824#> {i15} @dt=0x5609ecf4b9a0@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:1:1: VARREF 0x5609ed02b760 <e18112#> {c416} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ece7f7e0 <e17794#> {c122} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ecec30f0 <e2762> {c417}  stall_fetch -> VAR 0x5609ecf4c050 <e14827#> {i17} @dt=0x5609ecf4bf70@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02b880 <e18113#> {c417} @dt=0x5609ece86600@(nw1)  stall_fetch [LV] => VAR 0x5609ece866e0 <e17845#> {c133} @dt=0x5609ece86600@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x5609ecec34b0 <e2766> {c418}  stall_decode -> VAR 0x5609ecf4c5a0 <e14830#> {i18} @dt=0x5609ecf4c4c0@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02b9a0 <e18114#> {c418} @dt=0x5609ece86a30@(nw1)  stall_decode [LV] => VAR 0x5609ece86b10 <e17848#> {c134} @dt=0x5609ece86a30@(nw1)  stall_decode VAR
    1:2:1: PIN 0x5609ecec3910 <e2770> {c419}  forward_register_file_output_1_decode -> VAR 0x5609ecf4cb80 <e14833#> {i19} @dt=0x5609ecf4caa0@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bac0 <e18115#> {c419} @dt=0x5609ece86ed0@(nw1)  forward_A_decode [LV] => VAR 0x5609ece86fb0 <e17851#> {c135} @dt=0x5609ece86ed0@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x5609ecec3d70 <e2774> {c420}  forward_register_file_output_2_decode -> VAR 0x5609ecf4d190 <e14836#> {i20} @dt=0x5609ecf4d0b0@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bbe0 <e18116#> {c420} @dt=0x5609ece87360@(nw1)  forward_B_decode [LV] => VAR 0x5609ece87440 <e17854#> {c136} @dt=0x5609ece87360@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x5609ecec41c0 <e2778> {c421}  flush_execute_register -> VAR 0x5609ecf4d780 <e14839#> {i21} @dt=0x5609ecf4d6a0@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bd00 <e18117#> {c421} @dt=0x5609ece877f0@(nw1)  flush_execute_register [LV] => VAR 0x5609ece878d0 <e17857#> {c137} @dt=0x5609ece877f0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x5609ecec4610 <e2782> {c422}  forward_register_file_output_1_execute -> VAR 0x5609ecf4ea70 <e14842#> {i22} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02be20 <e18118#> {c422} @dt=0x5609ece88580@(nw2)  forward_A_execute [LV] => VAR 0x5609ece88a40 <e17860#> {c138} @dt=0x5609ece88580@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x5609ecec4a70 <e2786> {c423}  forward_register_file_output_2_execute -> VAR 0x5609ecf4fda0 <e14850#> {i23} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02bf40 <e18119#> {c423} @dt=0x5609ece89730@(nw2)  forward_B_execute [LV] => VAR 0x5609ece89bf0 <e17868#> {c139} @dt=0x5609ece89730@(nw2)  forward_B_execute VAR
    1:2: CELL 0x5609ecec5b30 <e2801> {c426}  or_gate -> MODULE 0x5609ecf98b30 <e9355> {p1}  Or_Gate  L3
    1:2:1: PIN 0x5609ecec5190 <e2790> {c427}  input_A -> VAR 0x5609ecf99040 <e13881#> {p3} @dt=0x5609ecf98f60@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x5609ed02c060 <e18120#> {c427} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ece7f7e0 <e17794#> {c122} @dt=0x5609ece7f700@(nw1)  program_counter_multiplexer_jump_writeback VAR
    1:2:1: PIN 0x5609ecec55d0 <e2795> {c428}  input_B -> VAR 0x5609ecf99560 <e13884#> {p4} @dt=0x5609ecf99480@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x5609ed02c180 <e18121#> {c428} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode [RV] <- VAR 0x5609ece4d860 <e17146#> {c40} @dt=0x5609ece4d780@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x5609ecec59f0 <e2799> {c429}  output_C -> VAR 0x5609ecf99ac0 <e13887#> {p6} @dt=0x5609ecf999e0@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x5609ed02c2a0 <e18122#> {c429} @dt=0x5609ece8a030@(nw1)  flush_fetch_decode_register [LV] => VAR 0x5609ece8a110 <e17876#> {c140} @dt=0x5609ece8a030@(nw1)  flush_fetch_decode_register VAR
    1:2: ASSIGNW 0x5609ecec62e0 <e18124#> {c431} @dt=0x5609ece47840@(nw1)
    1:2:1: LOGAND 0x5609ecec6140 <e2813> {c431} @dt=0x5609ecec6200@(G/nw1)
    1:2:1:1: VARREF 0x5609ed02c3c0 <e18125#> {c431} @dt=0x5609ece20270@(nw1)  clk [RV] <- VAR 0x5609ece20a90 <e17034#> {c6} @dt=0x5609ece20270@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x5609ed02c4e0 <e18126#> {c431} @dt=0x5609ece41b40@(nw1)  clk_enable [RV] <- VAR 0x5609ece41c20 <e17051#> {c13} @dt=0x5609ece41b40@(nw1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x5609ed02c600 <e18123#> {c431} @dt=0x5609ece47840@(nw1)  internal_clk [LV] => VAR 0x5609ece47920 <e17100#> {c27} @dt=0x5609ece47840@(nw1)  internal_clk VAR
    1: MODULE 0x5609ecec7470 <e9343> {d1}  Adder  L3
    1:2: VAR 0x5609ecec86e0 <e17000#> {d3} @dt=0x5609ecec8200@(nw32)  a INPUT PORT
    1:2: VAR 0x5609ecec8ec0 <e17008#> {d3} @dt=0x5609ecec89e0@(nw32)  b INPUT PORT
    1:2: VAR 0x5609ececa100 <e17016#> {d4} @dt=0x5609ecec9c20@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x5609ececa860 <e17023#> {d7} @dt=0x5609ecec9c20@(nw32)
    1:2:1: ADD 0x5609ececa7a0 <e17031#> {d7} @dt=0x5609ecec9c20@(nw32)
    1:2:1:1: VARREF 0x5609ed01bf50 <e17024#> {d7} @dt=0x5609ecec8200@(nw32)  a [RV] <- VAR 0x5609ecec86e0 <e17000#> {d3} @dt=0x5609ecec8200@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x5609ed01c070 <e17025#> {d7} @dt=0x5609ecec89e0@(nw32)  b [RV] <- VAR 0x5609ecec8ec0 <e17008#> {d3} @dt=0x5609ecec89e0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x5609ed01c190 <e17022#> {d7} @dt=0x5609ecec9c20@(nw32)  z [LV] => VAR 0x5609ececa100 <e17016#> {d4} @dt=0x5609ecec9c20@(nw32)  z OUTPUT PORT
    1: MODULE 0x5609eced0be0 <e9344> {e2}  ALU  L3
    1:2: VAR 0x5609eced1b90 <e15927#> {e4} @dt=0x5609eced1690@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x5609eced63d0 <e15959#> {e9} @dt=0x5609eced5ed0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x5609eced7650 <e15967#> {e10} @dt=0x5609eced7170@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x5609eced87f0 <e15975#> {e14} @dt=0x5609eced82f0@(nw5)  shift_amount VAR
    1:2: VAR 0x5609eced9930 <e15983#> {e15} @dt=0x5609eced9470@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x5609ecedaab0 <e15991#> {e16} @dt=0x5609eceda5f0@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x5609ecedbc30 <e15999#> {e17} @dt=0x5609ecedb770@(nw64)  extended_input_1 VAR
    1:2: VAR 0x5609ecedcdb0 <e16007#> {e18} @dt=0x5609ecedc8f0@(nw64)  extended_input_2 VAR
    1:2: VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x5609ecedecf0 <e16022#> {e21} @dt=0x5609eced82f0@(nw5)
    1:2:1: SEL 0x5609ed05aa00 <e16044#> {e21} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x5609ed014c90 <e16035#> {e21} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x5609ed05ac90 <e16063#> {e21} @dt=0x5609ed051440@(G/sw5)  5'h6
    1:2:1:3: CONST 0x5609ed05a7b0 <e16037#> {e21} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x5609ed014db0 <e16021#> {e21} @dt=0x5609eced82f0@(nw5)  shift_amount [LV] => VAR 0x5609eced87f0 <e15975#> {e14} @dt=0x5609eced82f0@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x5609ecee09e0 <e16069#> {e22} @dt=0x5609eced9470@(nw64)
    1:2:1: REPLICATE 0x5609ecee05f0 <e16162#> {e22} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1: CONCAT 0x5609ecee0530 <e16157#> {e22} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1:1: REPLICATE 0x5609ecedfab0 <e16112#> {e22} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1:1: SEL 0x5609ed05b210 <e16090#> {e22} @dt=0x5609ece91930@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x5609ed014ed0 <e16081#> {e22} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x5609ed05b4a0 <e16107#> {e22} @dt=0x5609ed051440@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x5609ed05afc0 <e16083#> {e22} @dt=0x5609ed04a3a0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x5609ecedf140 <e3249> {e22} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x5609ed05ba20 <e16133#> {e22} @dt=0x5609ece921a0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5609ed014ff0 <e16124#> {e22} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x5609ed05bcb0 <e16152#> {e22} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x5609ed05b7d0 <e16126#> {e22} @dt=0x5609ed05b940@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x5609ecee06b0 <e3282> {e22} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2: VARREF 0x5609ed015110 <e16068#> {e22} @dt=0x5609eced9470@(nw64)  sign_extened_input_1 [LV] => VAR 0x5609eced9930 <e15983#> {e15} @dt=0x5609eced9470@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x5609ecee27d0 <e16164#> {e23} @dt=0x5609eceda5f0@(nw64)
    1:2:1: REPLICATE 0x5609ecee23a0 <e16258#> {e23} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1: CONCAT 0x5609ecee22a0 <e16253#> {e23} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1:1: REPLICATE 0x5609ecee1660 <e16207#> {e23} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1:1: SEL 0x5609ed05c310 <e16185#> {e23} @dt=0x5609ece91930@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x5609ed015230 <e16176#> {e23} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x5609ed05c5a0 <e16202#> {e23} @dt=0x5609ed051440@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x5609ed05c0c0 <e16178#> {e23} @dt=0x5609ed04a3a0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x5609ecee0cf0 <e3311> {e23} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x5609ed05cb20 <e16229#> {e23} @dt=0x5609ece921a0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x5609ed015350 <e16220#> {e23} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x5609ed05cdb0 <e16248#> {e23} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x5609ed05c8d0 <e16222#> {e23} @dt=0x5609ed05b940@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x5609ecee2460 <e3345> {e23} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2: VARREF 0x5609ed015470 <e16163#> {e23} @dt=0x5609eceda5f0@(nw64)  sign_extened_input_2 [LV] => VAR 0x5609ecedaab0 <e15991#> {e16} @dt=0x5609eceda5f0@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x5609ecee3bd0 <e16260#> {e24} @dt=0x5609ecedb770@(nw64)
    1:2:1: REPLICATE 0x5609ecee37a0 <e16275#> {e24} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1: CONCAT 0x5609ecee36a0 <e16270#> {e24} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1:1: REPLICATE 0x5609ecee3360 <e3378> {e24} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1:1: CONST 0x5609ecee3050 <e3369> {e24} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x5609ecee2c50 <e3370> {e24} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x5609ed015590 <e16265#> {e24} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x5609ecee3860 <e3388> {e24} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2: VARREF 0x5609ed0156b0 <e16259#> {e24} @dt=0x5609ecedb770@(nw64)  extended_input_1 [LV] => VAR 0x5609ecedbc30 <e15999#> {e17} @dt=0x5609ecedb770@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x5609ecee5000 <e16277#> {e25} @dt=0x5609ecedc8f0@(nw64)
    1:2:1: REPLICATE 0x5609ecee4bd0 <e16292#> {e25} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1: CONCAT 0x5609ecee4ad0 <e16287#> {e25} @dt=0x5609ecee6b10@(G/w64)
    1:2:1:1:1: REPLICATE 0x5609ecee4790 <e3421> {e25} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1:1: CONST 0x5609ecee4480 <e3412> {e25} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x5609ecee4080 <e3413> {e25} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x5609ed0157d0 <e16282#> {e25} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x5609ecee4c90 <e3431> {e25} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2: VARREF 0x5609ed0158f0 <e16276#> {e25} @dt=0x5609ecedc8f0@(nw64)  extended_input_2 [LV] => VAR 0x5609ecedcdb0 <e16007#> {e18} @dt=0x5609ecedc8f0@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x5609ecf07750 <e4392> {e29} [always_comb]
    1:2:2: BEGIN 0x5609ecee5210 <e3441> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x5609ecee5f10 <e16294#> {e30} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:1: REPLICATE 0x5609ecee5d30 <e3464> {e30} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:1:1: CONST 0x5609ecee5a20 <e3456> {e30} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x5609ecee5620 <e3457> {e30} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x5609ed015a10 <e16293#> {e30} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecee6c30 <e16300#> {e31} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:1: REPLICATE 0x5609ecee6a50 <e3486> {e31} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:1:1: CONST 0x5609ecee6740 <e3479> {e31} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x5609ecee6340 <e3480> {e31} @dt=0x5609ecee64f0@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x5609ed015b30 <e16299#> {e31} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x5609ecee6ed0 <e4346> {e32}
    1:2:2:1:1: VARREF 0x5609ed015c50 <e16305#> {e32} @dt=0x5609eced1690@(nw6)  ALU_operation [RV] <- VAR 0x5609eced1b90 <e15927#> {e4} @dt=0x5609eced1690@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecee79d0 <e3506> {e33}
    1:2:2:1:2:1: CONST 0x5609ecee70d0 <e3496> {e33} @dt=0x5609ecee7280@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x5609ecee7910 <e16307#> {e33} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x5609ecee7850 <e16316#> {e33} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed015d70 <e16308#> {e33} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed015e90 <e16309#> {e33} @dt=0x5609eced82f0@(nw5)  shift_amount [RV] <- VAR 0x5609eced87f0 <e15975#> {e14} @dt=0x5609eced82f0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5609ed015fb0 <e16306#> {e33} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecee84c0 <e3523> {e34}
    1:2:2:1:2:1: CONST 0x5609ecee7bc0 <e3512> {e34} @dt=0x5609ecee7280@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x5609ecee8400 <e16318#> {e34} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5609ecee8340 <e16327#> {e34} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed0160d0 <e16319#> {e34} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0161f0 <e16320#> {e34} @dt=0x5609eced82f0@(nw5)  shift_amount [RV] <- VAR 0x5609eced87f0 <e15975#> {e14} @dt=0x5609eced82f0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5609ed016310 <e16317#> {e34} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecee8fb0 <e3540> {e35}
    1:2:2:1:2:1: CONST 0x5609ecee86b0 <e3529> {e35} @dt=0x5609ecee7280@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x5609ecee8ef0 <e16329#> {e35} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5609ed05db60 <e16346#> {e35} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed016430 <e16342#> {e35} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed016550 <e16343#> {e35} @dt=0x5609eced82f0@(nw5)  shift_amount [RV] <- VAR 0x5609eced87f0 <e15975#> {e14} @dt=0x5609eced82f0@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x5609ed016670 <e16328#> {e35} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceea3a0 <e3573> {e36}
    1:2:2:1:2:1: CONST 0x5609ecee91a0 <e3546> {e36} @dt=0x5609ecee7280@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x5609eceea2e0 <e16348#> {e36} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x5609eceea220 <e16397#> {e36} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed016790 <e16349#> {e36} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5609ed05de70 <e16371#> {e36} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5609ed0168b0 <e16362#> {e36} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5609ed05e100 <e16390#> {e36} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5609ed05dc20 <e16364#> {e36} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x5609ed0169d0 <e16347#> {e36} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceeb790 <e3606> {e37}
    1:2:2:1:2:1: CONST 0x5609eceea590 <e3579> {e37} @dt=0x5609ecee7280@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x5609eceeb6d0 <e16399#> {e37} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5609eceeb610 <e16448#> {e37} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed016af0 <e16400#> {e37} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5609ed05e680 <e16422#> {e37} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5609ed016c10 <e16413#> {e37} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5609ed05e910 <e16441#> {e37} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5609ed05e430 <e16415#> {e37} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x5609ed016d30 <e16398#> {e37} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceecb80 <e3639> {e38}
    1:2:2:1:2:1: CONST 0x5609eceeb980 <e3612> {e38} @dt=0x5609ecee7280@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x5609eceecac0 <e16450#> {e38} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x5609ed05f450 <e16507#> {e38} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed016e50 <e16503#> {e38} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x5609ed05ee90 <e16504#> {e38} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x5609ed016f70 <e16464#> {e38} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x5609ed05f120 <e16492#> {e38} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x5609ed05ec40 <e16466#> {e38} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x5609ed017090 <e16449#> {e38} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceed420 <e3652> {e39}
    1:2:2:1:2:1: CONST 0x5609eceecd70 <e3645> {e39} @dt=0x5609ecee7280@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x5609eceed360 <e16509#> {e39} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed0171b0 <e16510#> {e39} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed0172d0 <e16508#> {e39} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceedcc0 <e3665> {e40}
    1:2:2:1:2:1: CONST 0x5609eceed610 <e3658> {e40} @dt=0x5609ecee7280@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x5609eceedc00 <e16512#> {e40} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed0173f0 <e16513#> {e40} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed017510 <e16511#> {e40} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceee560 <e3678> {e41}
    1:2:2:1:2:1: CONST 0x5609eceedeb0 <e3671> {e41} @dt=0x5609ecee7280@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x5609eceee4a0 <e16515#> {e41} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed017630 <e16516#> {e41} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed017750 <e16514#> {e41} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceeee00 <e3691> {e42}
    1:2:2:1:2:1: CONST 0x5609eceee750 <e3684> {e42} @dt=0x5609ecee7280@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x5609eceeed40 <e16518#> {e42} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed017870 <e16519#> {e42} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed017990 <e16517#> {e42} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceef6a0 <e3704> {e43}
    1:2:2:1:2:1: CONST 0x5609eceeeff0 <e3697> {e43} @dt=0x5609ecee7280@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x5609eceef5e0 <e16521#> {e43} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed017ab0 <e16522#> {e43} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed017bd0 <e16520#> {e43} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609eceeff40 <e3717> {e44}
    1:2:2:1:2:1: CONST 0x5609eceef890 <e3710> {e44} @dt=0x5609ecee7280@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x5609eceefe80 <e16524#> {e44} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed017cf0 <e16525#> {e44} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed017e10 <e16523#> {e44} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecef0e40 <e3738> {e45}
    1:2:2:1:2:1: CONST 0x5609ecef0130 <e3723> {e45} @dt=0x5609ecee7280@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x5609ecef0d80 <e16527#> {e45} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1: MULS 0x5609ed05f890 <e16555#> {e45} @dt=0x5609ed05f510@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed017f30 <e18130#> {e45} @dt=0x5609ed05f510@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x5609eced9930 <e15983#> {e15} @dt=0x5609eced9470@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x5609ed018050 <e18134#> {e45} @dt=0x5609ed05f510@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x5609ecedaab0 <e15991#> {e16} @dt=0x5609eceda5f0@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x5609ed018170 <e16526#> {e45} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5609ecef19f0 <e3755> {e46}
    1:2:2:1:2:1: CONST 0x5609ecef1010 <e3744> {e46} @dt=0x5609ecee7280@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x5609ecef1930 <e16557#> {e46} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1: MUL 0x5609ecef1870 <e16565#> {e46} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed018290 <e16558#> {e46} @dt=0x5609ecedb770@(nw64)  extended_input_1 [RV] <- VAR 0x5609ecedbc30 <e15999#> {e17} @dt=0x5609ecedb770@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0183b0 <e16559#> {e46} @dt=0x5609ecedc8f0@(nw64)  extended_input_2 [RV] <- VAR 0x5609ecedcdb0 <e16007#> {e18} @dt=0x5609ecedc8f0@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x5609ed0184d0 <e16556#> {e46} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5609ecef5700 <e3869> {e47}
    1:2:2:1:2:1: CONST 0x5609ecef1bc0 <e3761> {e47} @dt=0x5609ecee7280@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x5609ecef1fa0 <e3762> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecef3900 <e16567#> {e48} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x5609ecef34d0 <e16606#> {e48} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x5609ecef33d0 <e16601#> {e48} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x5609ed05fcd0 <e16592#> {e48} @dt=0x5609ecf0bc60@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x5609ed0185f0 <e18138#> {e48} @dt=0x5609ecf0bc60@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x5609ed018710 <e18142#> {e48} @dt=0x5609ecf0bc60@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x5609ecef31f0 <e3795> {e48} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x5609ecef2ee0 <e3786> {e48} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5609ecef2ae0 <e3787> {e48} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x5609ecef3590 <e3804> {e48} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed018830 <e16566#> {e48} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x5609ecef54d0 <e16608#> {e49} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x5609ecef5410 <e16654#> {e49} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5609ed018950 <e16609#> {e49} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x5609ecef4fe0 <e16648#> {e49} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x5609ecef4ee0 <e16643#> {e49} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x5609ecef4650 <e3845> {e49} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x5609ecef4340 <e3828> {e49} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x5609ecef3f40 <e3829> {e49} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x5609ed0603b0 <e16638#> {e49} @dt=0x5609ecf0bc60@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x5609ed018a70 <e18146#> {e49} @dt=0x5609ecf0bc60@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x5609ed018b90 <e18150#> {e49} @dt=0x5609ecf0bc60@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x5609ecef50a0 <e3855> {e49} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed018cb0 <e16607#> {e49} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5609ecef8d30 <e3975> {e51}
    1:2:2:1:2:1: CONST 0x5609ecef57c0 <e3875> {e51} @dt=0x5609ecee7280@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x5609ecef5bd0 <e3876> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecef7230 <e16656#> {e52} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x5609ecef6e00 <e16677#> {e52} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x5609ecef6d00 <e16672#> {e52} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x5609ecef6200 <e16663#> {e52} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x5609ed018dd0 <e16657#> {e52} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x5609ed018ef0 <e16658#> {e52} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x5609ecef6b20 <e3905> {e52} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x5609ecef6810 <e3896> {e52} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5609ecef6410 <e3897> {e52} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x5609ecef6ec0 <e3914> {e52} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed019010 <e16655#> {e52} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x5609ecef8b00 <e16679#> {e53} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x5609ecef8a40 <e16707#> {e53} @dt=0x5609ecedda70@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x5609ed019130 <e16680#> {e53} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x5609ecef8610 <e16701#> {e53} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x5609ecef8510 <e16696#> {e53} @dt=0x5609ecee6b10@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x5609ecef7f80 <e3951> {e53} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x5609ecef7c70 <e3938> {e53} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x5609ecef7870 <e3939> {e53} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x5609ecef8450 <e16691#> {e53} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x5609ed019250 <e16685#> {e53} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x5609ed019370 <e16686#> {e53} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x5609ecef86d0 <e3961> {e53} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed019490 <e16678#> {e53} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [LV] => VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x5609ecef99f0 <e3996> {e55}
    1:2:2:1:2:1: CONST 0x5609ecef8df0 <e3981> {e55} @dt=0x5609ecee7280@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x5609ecef9930 <e16709#> {e55} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: ADD 0x5609ecef9870 <e16726#> {e55} @dt=0x5609ecf0bc60@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed0195b0 <e18154#> {e55} @dt=0x5609ecf0bc60@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0196d0 <e18158#> {e55} @dt=0x5609ecf0bc60@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed0197f0 <e16708#> {e55} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefa4e0 <e4013> {e56}
    1:2:2:1:2:1: CONST 0x5609ecef9be0 <e4002> {e56} @dt=0x5609ecee7280@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x5609ecefa420 <e16732#> {e56} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: ADD 0x5609ecefa360 <e16740#> {e56} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed019910 <e16733#> {e56} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed019a30 <e16734#> {e56} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed019b50 <e16731#> {e56} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefb2d0 <e4034> {e57}
    1:2:2:1:2:1: CONST 0x5609ecefa6d0 <e4019> {e57} @dt=0x5609ecee7280@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x5609ecefb210 <e16742#> {e57} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SUB 0x5609ecefb150 <e16759#> {e57} @dt=0x5609ecf0bc60@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed019c70 <e18162#> {e57} @dt=0x5609ecf0bc60@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed019d90 <e18166#> {e57} @dt=0x5609ecf0bc60@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed019eb0 <e16741#> {e57} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefbdc0 <e4051> {e58}
    1:2:2:1:2:1: CONST 0x5609ecefb4c0 <e4040> {e58} @dt=0x5609ecee7280@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x5609ecefbd00 <e16765#> {e58} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: SUB 0x5609ecefbc40 <e16773#> {e58} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed019fd0 <e16766#> {e58} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed01a0f0 <e16767#> {e58} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed01a210 <e16764#> {e58} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefc8b0 <e4068> {e59}
    1:2:2:1:2:1: CONST 0x5609ecefbfb0 <e4057> {e59} @dt=0x5609ecee7280@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x5609ecefc7f0 <e16775#> {e59} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: AND 0x5609ecefc730 <e16783#> {e59} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed01a330 <e16776#> {e59} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed01a450 <e16777#> {e59} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed01a570 <e16774#> {e59} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefd3a0 <e4085> {e60}
    1:2:2:1:2:1: CONST 0x5609ecefcaa0 <e4074> {e60} @dt=0x5609ecee7280@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x5609ecefd2e0 <e16785#> {e60} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: OR 0x5609ecefd220 <e16793#> {e60} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed01a690 <e16786#> {e60} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed01a7b0 <e16787#> {e60} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed01a8d0 <e16784#> {e60} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefde90 <e4102> {e61}
    1:2:2:1:2:1: CONST 0x5609ecefd590 <e4091> {e61} @dt=0x5609ecee7280@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x5609ecefddd0 <e16795#> {e61} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: XNOR 0x5609ecefdd10 <e16803#> {e61} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed01a9f0 <e16796#> {e61} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x5609ed01ab10 <e16797#> {e61} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed01ac30 <e16794#> {e61} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecefeb00 <e4121> {e62}
    1:2:2:1:2:1: CONST 0x5609ecefe080 <e4108> {e62} @dt=0x5609ecee7280@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x5609ecefea40 <e16805#> {e62} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: NOT 0x5609ecefe980 <e16814#> {e62} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: OR 0x5609ecefe880 <e16815#> {e62} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x5609ed01ad50 <e16806#> {e62} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5609ed01ae70 <e16807#> {e62} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed01af90 <e16804#> {e62} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf01990 <e4215> {e63}
    1:2:2:1:2:1: CONST 0x5609ecefecf0 <e4127> {e63} @dt=0x5609ecee7280@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x5609ecf018d0 <e16817#> {e63} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: COND 0x5609ecf01810 <e16862#> {e63} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x5609ed061cf0 <e16837#> {e63} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5609ed01b0b0 <e18170#> {e63} @dt=0x5609ecf0bc60@(G/sw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5609ed01b1d0 <e18174#> {e63} @dt=0x5609ecf0bc60@(G/sw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x5609ecf00980 <e4208> {e63} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x5609ecf007a0 <e4179> {e63} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x5609ecf00170 <e4165> {e63} @dt=0x5609ecf00230@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x5609eceffe60 <e4152> {e63} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x5609eceffa60 <e4153> {e63} @dt=0x5609ece34bd0@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x5609ecf004d0 <e4166> {e63} @dt=0x5609ece91930@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x5609ecf00a40 <e4180> {e63} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x5609ecf01630 <e4209> {e63} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x5609ecf01320 <e4199> {e63} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x5609ecf00f20 <e4200> {e63} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x5609ed01b2f0 <e16816#> {e63} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf044d0 <e4306> {e64}
    1:2:2:1:2:1: CONST 0x5609ecf01b80 <e4221> {e64} @dt=0x5609ecee7280@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x5609ecf04410 <e16864#> {e64} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: COND 0x5609ecf04350 <e16891#> {e64} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1:1: LT 0x5609ecf02340 <e4298> {e64} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x5609ed01b410 <e16865#> {e64} @dt=0x5609eced27d0@(nw32)  input_1 [RV] <- VAR 0x5609eced2cd0 <e15935#> {e5} @dt=0x5609eced27d0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x5609ed01b530 <e16866#> {e64} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x5609ecf034c0 <e4299> {e64} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x5609ecf032e0 <e4270> {e64} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x5609ecf02d00 <e4256> {e64} @dt=0x5609ecf00230@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x5609ecf029f0 <e4242> {e64} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x5609ecf025f0 <e4243> {e64} @dt=0x5609ece34bd0@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x5609ecf03010 <e4257> {e64} @dt=0x5609ece91930@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x5609ecf03580 <e4271> {e64} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x5609ecf04170 <e4300> {e64} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x5609ecf03e60 <e4290> {e64} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x5609ecf03a60 <e4291> {e64} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x5609ed01b650 <e16863#> {e64} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf04d70 <e4319> {e65}
    1:2:2:1:2:1: CONST 0x5609ecf046c0 <e4312> {e65} @dt=0x5609ecee7280@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x5609ecf04cb0 <e16893#> {e65} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed01b770 <e16894#> {e65} @dt=0x5609eced3a10@(nw32)  input_2 [RV] <- VAR 0x5609eced3f10 <e15943#> {e6} @dt=0x5609eced3a10@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed01b890 <e16892#> {e65} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf05b60 <e4345> {e66}
    1:2:2:1:2:2: ASSIGN 0x5609ecf05aa0 <e16896#> {e66} @dt=0x5609eced4c90@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x5609ecf058c0 <e4342> {e66} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf055b0 <e4334> {e66} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x5609ecf051b0 <e4335> {e66} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x5609ed01b9b0 <e16895#> {e66} @dt=0x5609eced4c90@(nw32)  ALU_output [LV] => VAR 0x5609eced5190 <e15951#> {e8} @dt=0x5609eced4c90@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf068f0 <e16906#> {e68} @dt=0x5609eced5ed0@(nw32)
    1:2:2:1:1: SEL 0x5609ed062c40 <e16928#> {e68} @dt=0x5609ece921a0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x5609ed01bad0 <e16919#> {e68} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x5609ed062ed0 <e16946#> {e68} @dt=0x5609ed062df0@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x5609ed0629f0 <e16921#> {e68} @dt=0x5609ed05b940@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x5609ed01bbf0 <e16905#> {e68} @dt=0x5609eced5ed0@(nw32)  ALU_HI_output [LV] => VAR 0x5609eced63d0 <e15959#> {e9} @dt=0x5609eced5ed0@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf07610 <e16952#> {e69} @dt=0x5609eced7170@(nw32)
    1:2:2:1:1: SEL 0x5609ed063450 <e16974#> {e69} @dt=0x5609ece921a0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x5609ed01bd10 <e16965#> {e69} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x5609eceddf30 <e16015#> {e19} @dt=0x5609ecedda70@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x5609ed0636e0 <e16993#> {e69} @dt=0x5609ed062df0@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x5609ed063200 <e16967#> {e69} @dt=0x5609ed05b940@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x5609ed01be30 <e16951#> {e69} @dt=0x5609eced7170@(nw32)  ALU_LO_output [LV] => VAR 0x5609eced7650 <e15967#> {e10} @dt=0x5609eced7170@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x5609ecf087c0 <e9345> {f1}  And_Gate  L3
    1:2: VAR 0x5609ecf08cd0 <e15914#> {f3} @dt=0x5609ecf08bf0@(nw1)  input_A INPUT PORT
    1:2: VAR 0x5609ecf091f0 <e15917#> {f4} @dt=0x5609ecf09110@(nw1)  input_B INPUT PORT
    1:2: VAR 0x5609ecf09750 <e15920#> {f6} @dt=0x5609ecf09670@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf09e30 <e15922#> {f8} @dt=0x5609ecf09670@(nw1)
    1:2:1: LOGAND 0x5609ecf09d70 <e4435> {f8} @dt=0x5609ecec6200@(G/nw1)
    1:2:1:1: VARREF 0x5609ed014930 <e15923#> {f8} @dt=0x5609ecf08bf0@(nw1)  input_A [RV] <- VAR 0x5609ecf08cd0 <e15914#> {f3} @dt=0x5609ecf08bf0@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x5609ed014a50 <e15924#> {f8} @dt=0x5609ecf09110@(nw1)  input_B [RV] <- VAR 0x5609ecf091f0 <e15917#> {f4} @dt=0x5609ecf09110@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x5609ed014b70 <e15921#> {f8} @dt=0x5609ecf09670@(nw1)  output_C [LV] => VAR 0x5609ecf09750 <e15920#> {f6} @dt=0x5609ecf09670@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x5609ecf10b60 <e9346> {g1}  Control_Unit  L3
    1:2: VAR 0x5609ecf13ac0 <e15073#> {g3} @dt=0x5609ecf13640@(nw32)  instruction INPUT PORT
    1:2: VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2: VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2: VAR 0x5609ecf18860 <e15113#> {g17} @dt=0x5609ecf18360@(nw6)  op VAR
    1:2: VAR 0x5609ecf19980 <e15121#> {g18} @dt=0x5609ecf19480@(nw5)  rt VAR
    1:2: VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2: ALWAYS 0x5609ecf37310 <e5410> {g21} [always_comb]
    1:2:2: BEGIN 0x5609ecf1ace0 <e4639> {g21} [UNNAMED]
    1:2:2:1: ASSIGN 0x5609ecf1b9f0 <e15136#> {g22} @dt=0x5609ecf18360@(nw6)
    1:2:2:1:1: SEL 0x5609ed051290 <e15157#> {g22} @dt=0x5609ecee7280@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5609ed00f360 <e15148#> {g22} @dt=0x5609ecf13640@(nw32)  instruction [RV] <- VAR 0x5609ecf13ac0 <e15073#> {g3} @dt=0x5609ecf13640@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5609ed051520 <e15175#> {g22} @dt=0x5609ed051440@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x5609ed051040 <e15150#> {g22} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x5609ed00f480 <e15135#> {g22} @dt=0x5609ecf18360@(nw6)  op [LV] => VAR 0x5609ecf18860 <e15113#> {g17} @dt=0x5609ecf18360@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x5609ecf1c670 <e15181#> {g23} @dt=0x5609ecf19480@(nw5)
    1:2:2:1:1: SEL 0x5609ed051aa0 <e15203#> {g23} @dt=0x5609ecfbb1c0@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5609ed00f5a0 <e15194#> {g23} @dt=0x5609ecf13640@(nw32)  instruction [RV] <- VAR 0x5609ecf13ac0 <e15073#> {g3} @dt=0x5609ecf13640@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5609ed051d30 <e15222#> {g23} @dt=0x5609ed051440@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x5609ed051850 <e15196#> {g23} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x5609ed00f6c0 <e15180#> {g23} @dt=0x5609ecf19480@(nw5)  rt [LV] => VAR 0x5609ecf19980 <e15121#> {g18} @dt=0x5609ecf19480@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x5609ecf1d2f0 <e15228#> {g24} @dt=0x5609ecf1a5a0@(nw6)
    1:2:2:1:1: SEL 0x5609ed0522b0 <e15250#> {g24} @dt=0x5609ecee7280@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x5609ed00f7e0 <e15241#> {g24} @dt=0x5609ecf13640@(nw32)  instruction [RV] <- VAR 0x5609ecf13ac0 <e15073#> {g3} @dt=0x5609ecf13640@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x5609ed052540 <e15269#> {g24} @dt=0x5609ed051440@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x5609ed052060 <e15243#> {g24} @dt=0x5609ed0511b0@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x5609ed00f900 <e15227#> {g24} @dt=0x5609ecf1a5a0@(nw6)  funct [LV] => VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1: CASE 0x5609ecf11b70 <e5408> {g25}
    1:2:2:1:1: VARREF 0x5609ed00fa20 <e15274#> {g25} @dt=0x5609ecf18360@(nw6)  op [RV] <- VAR 0x5609ecf18860 <e15113#> {g17} @dt=0x5609ecf18360@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x5609ecf231a0 <e4878> {g26}
    1:2:2:1:2:1: CONST 0x5609ecf1d6c0 <e4713> {g26} @dt=0x5609ecee7280@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x5609ecf1da10 <e4714> {g26} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf1e110 <e15276#> {g27} @dt=0x5609ecf13f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed052950 <e15289#> {g27} @dt=0x5609ecf13f40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed00fb40 <e15275#> {g27} @dt=0x5609ecf13f40@(nw1)  register_write [LV] => VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf1e770 <e15291#> {g28} @dt=0x5609ecf14460@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed052c80 <e15304#> {g28} @dt=0x5609ecf14460@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed00fc60 <e15290#> {g28} @dt=0x5609ecf14460@(nw1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf1ed90 <e15306#> {g29} @dt=0x5609ecf14980@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed052fb0 <e15319#> {g29} @dt=0x5609ecf14980@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed00fd80 <e15305#> {g29} @dt=0x5609ecf14980@(nw1)  memory_write [LV] => VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf1f3b0 <e15321#> {g30} @dt=0x5609ecf14ea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0532e0 <e15334#> {g30} @dt=0x5609ecf14ea0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed00fea0 <e15320#> {g30} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf1fa10 <e15336#> {g31} @dt=0x5609ecf153c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed053610 <e15349#> {g31} @dt=0x5609ecf153c0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed00ffc0 <e15335#> {g31} @dt=0x5609ecf153c0@(nw1)  register_destination [LV] => VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf20030 <e15351#> {g32} @dt=0x5609ecf158e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed053940 <e15364#> {g32} @dt=0x5609ecf158e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0100e0 <e15350#> {g32} @dt=0x5609ecf158e0@(nw1)  branch [LV] => VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf21dd0 <e15366#> {g33} @dt=0x5609ecf15e20@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5609ecf21cd0 <e4838> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x5609ecf215f0 <e4834> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x5609ecf20f10 <e4819> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x5609ecf20830 <e4804> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x5609ed010200 <e15367#> {g33} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x5609ecf20560 <e4790> {g33} @dt=0x5609ecee7280@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x5609ecf20e50 <e4805> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x5609ed010320 <e15372#> {g33} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x5609ecf20b80 <e4801> {g33} @dt=0x5609ecee7280@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x5609ecf21530 <e4820> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x5609ed010440 <e15377#> {g33} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x5609ecf21260 <e4816> {g33} @dt=0x5609ecee7280@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x5609ecf21c10 <e4835> {g33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5609ed010560 <e15382#> {g33} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5609ecf21940 <e4831> {g33} @dt=0x5609ecee7280@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x5609ed010680 <e15365#> {g33} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf220d0 <e15388#> {g34} @dt=0x5609ecf16c60@(nw6)
    1:2:2:1:2:2:1:1: VARREF 0x5609ed0107a0 <e15389#> {g34} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0108c0 <e15387#> {g34} @dt=0x5609ecf16c60@(nw6)  ALU_function [LV] => VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf22f30 <e15391#> {g35} @dt=0x5609ecf175e0@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x5609ecf22e30 <e4875> {g35} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1: EQ 0x5609ecf227d0 <e4871> {g35} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: VARREF 0x5609ed0109e0 <e15392#> {g35} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2: CONST 0x5609ecf22540 <e4857> {g35} @dt=0x5609ecee7280@(G/w6)  6'h8
    1:2:2:1:2:2:1:1:2: EQ 0x5609ecf22d70 <e4872> {g35} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x5609ed010b00 <e15397#> {g35} @dt=0x5609ecf1a5a0@(nw6)  funct [RV] <- VAR 0x5609ecf1aaa0 <e15129#> {g19} @dt=0x5609ecf1a5a0@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x5609ecf22ae0 <e4868> {g35} @dt=0x5609ecee7280@(G/w6)  6'h9
    1:2:2:1:2:2:1:2: VARREF 0x5609ed010c20 <e15390#> {g35} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf26fb0 <e4985> {g51}
    1:2:2:1:2:1: CONST 0x5609ecf23260 <e4884> {g51} @dt=0x5609ecee7280@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x5609ecf23570 <e4885> {g51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf23bf0 <e15403#> {g52} @dt=0x5609ecf13f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0541b0 <e15416#> {g52} @dt=0x5609ecf13f40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed010d40 <e15402#> {g52} @dt=0x5609ecf13f40@(nw1)  register_write [LV] => VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf24190 <e15418#> {g53} @dt=0x5609ecf14460@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0544e0 <e15431#> {g53} @dt=0x5609ecf14460@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed010e60 <e15417#> {g53} @dt=0x5609ecf14460@(nw1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf24730 <e15433#> {g54} @dt=0x5609ecf14980@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed054810 <e15446#> {g54} @dt=0x5609ecf14980@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed010f80 <e15432#> {g54} @dt=0x5609ecf14980@(nw1)  memory_write [LV] => VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf24cd0 <e15448#> {g55} @dt=0x5609ecf14ea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed054b40 <e15461#> {g55} @dt=0x5609ecf14ea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0110a0 <e15447#> {g55} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf25330 <e15463#> {g56} @dt=0x5609ecf153c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed054e70 <e15476#> {g56} @dt=0x5609ecf153c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0111c0 <e15462#> {g56} @dt=0x5609ecf153c0@(nw1)  register_destination [LV] => VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf25950 <e15478#> {g57} @dt=0x5609ecf158e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0551a0 <e15491#> {g57} @dt=0x5609ecf158e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0112e0 <e15477#> {g57} @dt=0x5609ecf158e0@(nw1)  branch [LV] => VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf25fb0 <e15493#> {g58} @dt=0x5609ecf15e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0554d0 <e15506#> {g58} @dt=0x5609ecf15e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011400 <e15492#> {g58} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf265d0 <e15508#> {g59} @dt=0x5609ecf16c60@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf26300 <e4970> {g59} @dt=0x5609ecee7280@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011520 <e15507#> {g59} @dt=0x5609ecf16c60@(nw6)  ALU_function [LV] => VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf26cd0 <e15510#> {g60} @dt=0x5609ecf175e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed055800 <e15523#> {g60} @dt=0x5609ecf175e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011640 <e15509#> {g60} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf2b140 <e5092> {g69}
    1:2:2:1:2:1: CONST 0x5609ecf27070 <e4991> {g69} @dt=0x5609ecee7280@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x5609ecf273c0 <e4992> {g69} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf27a70 <e15525#> {g70} @dt=0x5609ecf13f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed055b30 <e15538#> {g70} @dt=0x5609ecf13f40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011760 <e15524#> {g70} @dt=0x5609ecf13f40@(nw1)  register_write [LV] => VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf28100 <e15540#> {g71} @dt=0x5609ecf14460@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed055e60 <e15553#> {g71} @dt=0x5609ecf14460@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011880 <e15539#> {g71} @dt=0x5609ecf14460@(nw1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf28750 <e15555#> {g72} @dt=0x5609ecf14980@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed056190 <e15568#> {g72} @dt=0x5609ecf14980@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0119a0 <e15554#> {g72} @dt=0x5609ecf14980@(nw1)  memory_write [LV] => VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf28da0 <e15570#> {g73} @dt=0x5609ecf14ea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0564c0 <e15583#> {g73} @dt=0x5609ecf14ea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011ac0 <e15569#> {g73} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf29430 <e15585#> {g74} @dt=0x5609ecf153c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0567f0 <e15598#> {g74} @dt=0x5609ecf153c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed011be0 <e15584#> {g74} @dt=0x5609ecf153c0@(nw1)  register_destination [LV] => VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf29a80 <e15600#> {g75} @dt=0x5609ecf158e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed056b20 <e15613#> {g75} @dt=0x5609ecf158e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0084f0 <e15599#> {g75} @dt=0x5609ecf158e0@(nw1)  branch [LV] => VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2a110 <e15615#> {g76} @dt=0x5609ecf15e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed056e50 <e15628#> {g76} @dt=0x5609ecf15e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed008610 <e15614#> {g76} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2a760 <e15630#> {g77} @dt=0x5609ecf16c60@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf2a490 <e5077> {g77} @dt=0x5609ecee7280@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x5609ed008750 <e15629#> {g77} @dt=0x5609ecf16c60@(nw6)  ALU_function [LV] => VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2ae60 <e15632#> {g78} @dt=0x5609ecf175e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed057180 <e15645#> {g78} @dt=0x5609ecf175e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed008870 <e15631#> {g78} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf2f2d0 <e5199> {g85}
    1:2:2:1:2:1: CONST 0x5609ecf2b200 <e5098> {g85} @dt=0x5609ecee7280@(G/w6)  6'h23
    1:2:2:1:2:2: BEGIN 0x5609ecf2b550 <e5099> {g85} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2bc00 <e15647#> {g86} @dt=0x5609ecf13f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0574b0 <e15660#> {g86} @dt=0x5609ecf13f40@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed008990 <e15646#> {g86} @dt=0x5609ecf13f40@(nw1)  register_write [LV] => VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2c290 <e15662#> {g87} @dt=0x5609ecf14460@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0577e0 <e15675#> {g87} @dt=0x5609ecf14460@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed008ab0 <e15661#> {g87} @dt=0x5609ecf14460@(nw1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2c8e0 <e15677#> {g88} @dt=0x5609ecf14980@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed057b10 <e15690#> {g88} @dt=0x5609ecf14980@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed012d10 <e15676#> {g88} @dt=0x5609ecf14980@(nw1)  memory_write [LV] => VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2cf30 <e15692#> {g89} @dt=0x5609ecf14ea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed057e40 <e15705#> {g89} @dt=0x5609ecf14ea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed012e30 <e15691#> {g89} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2d5c0 <e15707#> {g90} @dt=0x5609ecf153c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed058170 <e15720#> {g90} @dt=0x5609ecf153c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed012f50 <e15706#> {g90} @dt=0x5609ecf153c0@(nw1)  register_destination [LV] => VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2dc10 <e15722#> {g91} @dt=0x5609ecf158e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0584a0 <e15735#> {g91} @dt=0x5609ecf158e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013070 <e15721#> {g91} @dt=0x5609ecf158e0@(nw1)  branch [LV] => VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2e2a0 <e15737#> {g92} @dt=0x5609ecf15e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0587d0 <e15750#> {g92} @dt=0x5609ecf15e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013190 <e15736#> {g92} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2e8f0 <e15752#> {g93} @dt=0x5609ecf16c60@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf2e620 <e5184> {g93} @dt=0x5609ecee7280@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0132b0 <e15751#> {g93} @dt=0x5609ecf16c60@(nw6)  ALU_function [LV] => VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2eff0 <e15754#> {g94} @dt=0x5609ecf175e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed058b00 <e15767#> {g94} @dt=0x5609ecf175e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0133d0 <e15753#> {g94} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf33330 <e5306> {g102}
    1:2:2:1:2:1: CONST 0x5609ecf2f390 <e5205> {g102} @dt=0x5609ecee7280@(G/w6)  6'h2b
    1:2:2:1:2:2: BEGIN 0x5609ecf2f6e0 <e5206> {g102} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf2fd90 <e15769#> {g103} @dt=0x5609ecf13f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed058e30 <e15782#> {g103} @dt=0x5609ecf13f40@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0134f0 <e15768#> {g103} @dt=0x5609ecf13f40@(nw1)  register_write [LV] => VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf30420 <e15784#> {g104} @dt=0x5609ecf14460@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed059160 <e15797#> {g104} @dt=0x5609ecf14460@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013610 <e15783#> {g104} @dt=0x5609ecf14460@(nw1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf30a70 <e15799#> {g105} @dt=0x5609ecf14980@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed059490 <e15812#> {g105} @dt=0x5609ecf14980@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013730 <e15798#> {g105} @dt=0x5609ecf14980@(nw1)  memory_write [LV] => VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf310c0 <e15814#> {g106} @dt=0x5609ecf14ea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed0597c0 <e15827#> {g106} @dt=0x5609ecf14ea0@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013850 <e15813#> {g106} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf31750 <e15829#> {g107} @dt=0x5609ecf153c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed059af0 <e15842#> {g107} @dt=0x5609ecf153c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013970 <e15828#> {g107} @dt=0x5609ecf153c0@(nw1)  register_destination [LV] => VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf31da0 <e15844#> {g108} @dt=0x5609ecf158e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed059e20 <e15857#> {g108} @dt=0x5609ecf158e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013a90 <e15843#> {g108} @dt=0x5609ecf158e0@(nw1)  branch [LV] => VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf32430 <e15859#> {g109} @dt=0x5609ecf15e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed05a150 <e15872#> {g109} @dt=0x5609ecf15e20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013bb0 <e15858#> {g109} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf32a80 <e15874#> {g110} @dt=0x5609ecf16c60@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf327b0 <e5291> {g110} @dt=0x5609ecee7280@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013cd0 <e15873#> {g110} @dt=0x5609ecf16c60@(nw6)  ALU_function [LV] => VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf33180 <e15876#> {g111} @dt=0x5609ecf175e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ed05a480 <e15889#> {g111} @dt=0x5609ecf175e0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013df0 <e15875#> {g111} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ecf371d0 <e5407> {g116}
    1:2:2:1:2:2: BEGIN 0x5609ecf334b0 <e5307> {g116} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf33b60 <e15891#> {g117} @dt=0x5609ecf13f40@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf33890 <e5316> {g117} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed013f10 <e15890#> {g117} @dt=0x5609ecf13f40@(nw1)  register_write [LV] => VAR 0x5609ecf14020 <e15081#> {g5} @dt=0x5609ecf13f40@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf341f0 <e15893#> {g118} @dt=0x5609ecf14460@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf33f20 <e5326> {g118} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed014030 <e15892#> {g118} @dt=0x5609ecf14460@(nw1)  memory_to_register [LV] => VAR 0x5609ecf14540 <e15084#> {g6} @dt=0x5609ecf14460@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf34840 <e15895#> {g119} @dt=0x5609ecf14980@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf34570 <e5337> {g119} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed014150 <e15894#> {g119} @dt=0x5609ecf14980@(nw1)  memory_write [LV] => VAR 0x5609ecf14a60 <e15087#> {g7} @dt=0x5609ecf14980@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf34fd0 <e15897#> {g120} @dt=0x5609ecf14ea0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf34d00 <e5348> {g120} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed014270 <e15896#> {g120} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B [LV] => VAR 0x5609ecf14f80 <e15090#> {g8} @dt=0x5609ecf14ea0@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf35660 <e15899#> {g121} @dt=0x5609ecf153c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf35390 <e5359> {g121} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed014390 <e15898#> {g121} @dt=0x5609ecf153c0@(nw1)  register_destination [LV] => VAR 0x5609ecf154a0 <e15093#> {g9} @dt=0x5609ecf153c0@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf35cb0 <e15901#> {g122} @dt=0x5609ecf158e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf359e0 <e5370> {g122} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0144b0 <e15900#> {g122} @dt=0x5609ecf158e0@(nw1)  branch [LV] => VAR 0x5609ecf159c0 <e15096#> {g10} @dt=0x5609ecf158e0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf36340 <e15903#> {g123} @dt=0x5609ecf15e20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf36070 <e5381> {g123} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0145d0 <e15902#> {g123} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write [LV] => VAR 0x5609ecf15f00 <e15099#> {g11} @dt=0x5609ecf15e20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf36990 <e15905#> {g124} @dt=0x5609ecf16c60@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf366c0 <e5392> {g124} @dt=0x5609ecee7280@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed0146f0 <e15904#> {g124} @dt=0x5609ecf16c60@(nw6)  ALU_function [LV] => VAR 0x5609ecf17160 <e15102#> {g12} @dt=0x5609ecf16c60@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x5609ecf37090 <e15907#> {g125} @dt=0x5609ecf175e0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x5609ecf36dc0 <e5403> {g125} @dt=0x5609ece91930@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x5609ed014810 <e15906#> {g125} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump [LV] => VAR 0x5609ecf176c0 <e15110#> {g13} @dt=0x5609ecf175e0@(nw1)  program_counter_multiplexer_jump OUTPUT PORT
    1: MODULE 0x5609ecf38120 <e9347> {h1}  Equal_Comparator  L3
    1:2: VAR 0x5609ecf39270 <e15046#> {h3} @dt=0x5609ecf38d70@(nw32)  a INPUT PORT
    1:2: VAR 0x5609ecf3a4b0 <e15054#> {h4} @dt=0x5609ecf39fb0@(nw32)  b INPUT PORT
    1:2: VAR 0x5609ecf3aa10 <e15062#> {h6} @dt=0x5609ecf3a930@(nw1)  c OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf3b170 <e15064#> {h8} @dt=0x5609ecf3a930@(nw1)
    1:2:1: EQ 0x5609ecf3b070 <e5491> {h8} @dt=0x5609ecec6200@(G/nw1)
    1:2:1:1: VARREF 0x5609ed00f000 <e15065#> {h8} @dt=0x5609ecf38d70@(nw32)  a [RV] <- VAR 0x5609ecf39270 <e15046#> {h3} @dt=0x5609ecf38d70@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x5609ed00f120 <e15066#> {h8} @dt=0x5609ecf39fb0@(nw32)  b [RV] <- VAR 0x5609ecf3a4b0 <e15054#> {h4} @dt=0x5609ecf39fb0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x5609ed00f240 <e15063#> {h8} @dt=0x5609ecf3a930@(nw1)  c [LV] => VAR 0x5609ecf3aa10 <e15062#> {h6} @dt=0x5609ecf3a930@(nw1)  c OUTPUT PORT
    1: MODULE 0x5609ecf416a0 <e9348> {i1}  Hazard_Unit  L3
    1:2: VAR 0x5609ecf41b10 <e14750#> {i2} @dt=0x5609ecf41a30@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x5609ecf44ef0 <e14769#> {i5} @dt=0x5609ecf44a10@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x5609ecf473d0 <e14785#> {i7} @dt=0x5609ecf46ed0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x5609ecf47930 <e14793#> {i8} @dt=0x5609ecf47850@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5609ecf47e90 <e14796#> {i9} @dt=0x5609ecf47db0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x5609ecf496b0 <e14807#> {i11} @dt=0x5609ecf495d0@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5609ecf49c10 <e14810#> {i12} @dt=0x5609ecf49b30@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x5609ecf4ae70 <e14813#> {i13} @dt=0x5609ecf4a990@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x5609ecf4b470 <e14821#> {i14} @dt=0x5609ecf4b390@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x5609ecf4ba80 <e14824#> {i15} @dt=0x5609ecf4b9a0@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2: VAR 0x5609ecf4c050 <e14827#> {i17} @dt=0x5609ecf4bf70@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x5609ecf4c5a0 <e14830#> {i18} @dt=0x5609ecf4c4c0@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x5609ecf4cb80 <e14833#> {i19} @dt=0x5609ecf4caa0@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x5609ecf4d190 <e14836#> {i20} @dt=0x5609ecf4d0b0@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x5609ecf4d780 <e14839#> {i21} @dt=0x5609ecf4d6a0@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x5609ecf4ea70 <e14842#> {i22} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x5609ecf4fda0 <e14850#> {i23} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x5609ecf502a0 <e14858#> {i26} @dt=0x5609ecf501c0@(nw1)  lwstall VAR
    1:2: VAR 0x5609ecf506d0 <e14861#> {i27} @dt=0x5609ecf505f0@(nw1)  branchstall VAR
    1:2: ALWAYS 0x5609ecf5eb60 <e6233> {i29} [always_comb]
    1:2:2: BEGIN 0x5609ecf50980 <e5866> {i29} [UNNAMED]
    1:2:2:1: IF 0x5609ecf545a0 <e5953> {i31}
    1:2:2:1:1: LOGAND 0x5609ecf51950 <e5954> {i31} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5609ecf516c0 <e5890> {i31} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5609ecf510f0 <e5885> {i31} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5609ed04fe80 <e14896#> {i31} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5609ed00ab60 <e14894#> {i31} @dt=0x5609ecf44a10@(nw5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e14769#> {i5} @dt=0x5609ecf44a10@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5609ecf50e00 <e5876> {i31} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5609ecf515c0 <e5886> {i31} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5609ed00ac80 <e14897#> {i31} @dt=0x5609ecf44a10@(nw5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e14769#> {i5} @dt=0x5609ecf44a10@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5609ed00ada0 <e14898#> {i31} @dt=0x5609ecf48c50@(nw5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5609ed00aec0 <e14903#> {i31} @dt=0x5609ecf49b30@(nw1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e14810#> {i12} @dt=0x5609ecf49b30@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x5609ecf51b20 <e5893> {i31} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x5609ecf521d0 <e14863#> {i32} @dt=0x5609ecf4e590@(nw2)
    1:2:2:1:2:1:1: CONST 0x5609ecf51ee0 <e5901> {i32} @dt=0x5609ecf52090@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x5609ed00afe0 <e14862#> {i32} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x5609ecf4ea70 <e14842#> {i22} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3: IF 0x5609ecf544d0 <e5951> {i33}
    1:2:2:1:3:1: LOGAND 0x5609ecf53200 <e5952> {i33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x5609ecf52f50 <e5926> {i33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x5609ecf52930 <e5921> {i33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x5609ed04fc00 <e14878#> {i33} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x5609ed00b100 <e14876#> {i33} @dt=0x5609ecf44a10@(nw5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e14769#> {i5} @dt=0x5609ecf44a10@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x5609ecf52640 <e5912> {i33} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x5609ecf52e50 <e5922> {i33} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x5609ed00b220 <e14879#> {i33} @dt=0x5609ecf44a10@(nw5)  Rs_execute [RV] <- VAR 0x5609ecf44ef0 <e14769#> {i5} @dt=0x5609ecf44a10@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x5609ed00b340 <e14880#> {i33} @dt=0x5609ecf4a990@(nw5)  write_register_writeback [RV] <- VAR 0x5609ecf4ae70 <e14813#> {i13} @dt=0x5609ecf4a990@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed00b460 <e14885#> {i33} @dt=0x5609ecf4b390@(nw1)  register_write_writeback [RV] <- VAR 0x5609ecf4b470 <e14821#> {i14} @dt=0x5609ecf4b390@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5609ecf533a0 <e5929> {i33} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x5609ecf53a50 <e14865#> {i34} @dt=0x5609ecf4e590@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x5609ecf53760 <e5938> {i34} @dt=0x5609ecf52090@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x5609ed00b580 <e14864#> {i34} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x5609ecf4ea70 <e14842#> {i22} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x5609ecf53ca0 <e5940> {i35} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x5609ecf54350 <e14867#> {i36} @dt=0x5609ecf4e590@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x5609ecf54060 <e5949> {i36} @dt=0x5609ecf52090@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x5609ed00b6a0 <e14866#> {i36} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x5609ecf4ea70 <e14842#> {i22} @dt=0x5609ecf4e590@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1: IF 0x5609ecf58150 <e6044> {i39}
    1:2:2:1:1: LOGAND 0x5609ecf554b0 <e6043> {i39} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5609ecf55220 <e5978> {i39} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5609ecf54c50 <e5973> {i39} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5609ed050380 <e14938#> {i39} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5609ed00b7c0 <e14936#> {i39} @dt=0x5609ecf45c50@(nw5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5609ecf54960 <e5964> {i39} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5609ecf55120 <e5974> {i39} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5609ed00b8e0 <e14939#> {i39} @dt=0x5609ecf45c50@(nw5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5609ed00ba00 <e14940#> {i39} @dt=0x5609ecf48c50@(nw5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5609ed00bb20 <e14945#> {i39} @dt=0x5609ecf49b30@(nw1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e14810#> {i12} @dt=0x5609ecf49b30@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x5609ecf55680 <e5981> {i39} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x5609ecf55d30 <e14905#> {i40} @dt=0x5609ecf4f8c0@(nw2)
    1:2:2:1:2:1:1: CONST 0x5609ecf55a40 <e5990> {i40} @dt=0x5609ecf52090@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x5609ed00bc40 <e14904#> {i40} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x5609ecf4fda0 <e14850#> {i23} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3: IF 0x5609ecf58080 <e6040> {i41}
    1:2:2:1:3:1: LOGAND 0x5609ecf56d60 <e6041> {i41} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x5609ecf56ab0 <e6015> {i41} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x5609ecf56490 <e6010> {i41} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x5609ed050100 <e14920#> {i41} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x5609ed00bd60 <e14918#> {i41} @dt=0x5609ecf45c50@(nw5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x5609ecf561a0 <e6001> {i41} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x5609ecf569b0 <e6011> {i41} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x5609ed00be80 <e14921#> {i41} @dt=0x5609ecf45c50@(nw5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x5609ed00bfa0 <e14922#> {i41} @dt=0x5609ecf4a990@(nw5)  write_register_writeback [RV] <- VAR 0x5609ecf4ae70 <e14813#> {i13} @dt=0x5609ecf4a990@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed00c0c0 <e14927#> {i41} @dt=0x5609ecf4b390@(nw1)  register_write_writeback [RV] <- VAR 0x5609ecf4b470 <e14821#> {i14} @dt=0x5609ecf4b390@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x5609ecf56f00 <e6018> {i41} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x5609ecf575b0 <e14907#> {i42} @dt=0x5609ecf4f8c0@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x5609ecf572c0 <e6027> {i42} @dt=0x5609ecf52090@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x5609ed00c1e0 <e14906#> {i42} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x5609ecf4fda0 <e14850#> {i23} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x5609ecf57850 <e6029> {i43} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x5609ecf57f00 <e14909#> {i44} @dt=0x5609ecf4f8c0@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x5609ecf57c10 <e6038> {i44} @dt=0x5609ecf52090@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x5609ed00c300 <e14908#> {i44} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x5609ecf4fda0 <e14850#> {i23} @dt=0x5609ecf4f8c0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf59050 <e14947#> {i49} @dt=0x5609ecf501c0@(nw1)
    1:2:2:1:1: LOGAND 0x5609ecf58f90 <e6068> {i49} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x5609ecf58c40 <e6064> {i49} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x5609ecf586e0 <e6059> {i49} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x5609ed00c420 <e14948#> {i49} @dt=0x5609ecf42530@(nw5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x5609ed00c540 <e14949#> {i49} @dt=0x5609ecf45c50@(nw5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x5609ecf58b40 <e6060> {i49} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5609ed00c660 <e14954#> {i49} @dt=0x5609ecf437d0@(nw5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5609ed00c780 <e14955#> {i49} @dt=0x5609ecf45c50@(nw5)  Rt_execute [RV] <- VAR 0x5609ecf46130 <e14777#> {i6} @dt=0x5609ecf45c50@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x5609ed00c8a0 <e14960#> {i49} @dt=0x5609ecf47850@(nw1)  memory_to_register_execute [RV] <- VAR 0x5609ecf47930 <e14793#> {i8} @dt=0x5609ecf47850@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00c9c0 <e14946#> {i49} @dt=0x5609ecf501c0@(nw1)  lwstall [LV] => VAR 0x5609ecf502a0 <e14858#> {i26} @dt=0x5609ecf501c0@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x5609ecf5a260 <e14962#> {i54} @dt=0x5609ecf4caa0@(nw1)
    1:2:2:1:1: LOGAND 0x5609ecf5a1a0 <e6099> {i54} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5609ecf59f10 <e6095> {i54} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5609ecf59940 <e6090> {i54} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5609ed0507c0 <e14973#> {i54} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5609ed00cae0 <e14971#> {i54} @dt=0x5609ecf42530@(nw5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5609ecf59650 <e6081> {i54} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5609ecf59e10 <e6091> {i54} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5609ed00cc00 <e14974#> {i54} @dt=0x5609ecf42530@(nw5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5609ed00cd20 <e14975#> {i54} @dt=0x5609ecf48c50@(nw5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5609ed00ce40 <e14980#> {i54} @dt=0x5609ecf49b30@(nw1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e14810#> {i12} @dt=0x5609ecf49b30@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00cf60 <e14961#> {i54} @dt=0x5609ecf4caa0@(nw1)  forward_register_file_output_1_decode [LV] => VAR 0x5609ecf4cb80 <e14833#> {i19} @dt=0x5609ecf4caa0@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf5b3d0 <e14982#> {i55} @dt=0x5609ecf4d0b0@(nw1)
    1:2:2:1:1: LOGAND 0x5609ecf5b310 <e6130> {i55} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5609ecf5b080 <e6126> {i55} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x5609ecf5aab0 <e6121> {i55} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x5609ed050a40 <e14993#> {i55} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x5609ed00d080 <e14991#> {i55} @dt=0x5609ecf437d0@(nw5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x5609ecf5a7c0 <e6112> {i55} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x5609ecf5af80 <e6122> {i55} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x5609ed00d1a0 <e14994#> {i55} @dt=0x5609ecf437d0@(nw5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x5609ed00d2c0 <e14995#> {i55} @dt=0x5609ecf48c50@(nw5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x5609ed00d3e0 <e15000#> {i55} @dt=0x5609ecf49b30@(nw1)  register_write_memory [RV] <- VAR 0x5609ecf49c10 <e14810#> {i12} @dt=0x5609ecf49b30@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00d500 <e14981#> {i55} @dt=0x5609ecf4d0b0@(nw1)  forward_register_file_output_2_decode [LV] => VAR 0x5609ecf4d190 <e14836#> {i20} @dt=0x5609ecf4d0b0@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf5d3d0 <e15002#> {i57} @dt=0x5609ecf505f0@(nw1)
    1:2:2:1:1: LOGOR 0x5609ecf5d310 <e6191> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x5609ecf5c3d0 <e6187> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x5609ecf5b9c0 <e6157> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x5609ed00d620 <e15003#> {i57} @dt=0x5609ecf41a30@(nw1)  branch_decode [RV] <- VAR 0x5609ecf41b10 <e14750#> {i2} @dt=0x5609ecf41a30@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x5609ed00d740 <e15004#> {i57} @dt=0x5609ecf47db0@(nw1)  register_write_execute [RV] <- VAR 0x5609ecf47e90 <e14796#> {i9} @dt=0x5609ecf47db0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x5609ecf5c2d0 <e6158> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x5609ecf5bdf0 <e6153> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x5609ed00d860 <e15005#> {i57} @dt=0x5609ecf46ed0@(nw5)  write_register_execute [RV] <- VAR 0x5609ecf473d0 <e14785#> {i7} @dt=0x5609ecf46ed0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x5609ed00d980 <e15006#> {i57} @dt=0x5609ecf42530@(nw5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x5609ecf5c210 <e6154> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x5609ed00daa0 <e15011#> {i57} @dt=0x5609ecf46ed0@(nw5)  write_register_execute [RV] <- VAR 0x5609ecf473d0 <e14785#> {i7} @dt=0x5609ecf46ed0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x5609ed00dbc0 <e15012#> {i57} @dt=0x5609ecf437d0@(nw5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x5609ecf5d250 <e6188> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x5609ecf5c870 <e6183> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x5609ed00dce0 <e15017#> {i57} @dt=0x5609ecf41a30@(nw1)  branch_decode [RV] <- VAR 0x5609ecf41b10 <e14750#> {i2} @dt=0x5609ecf41a30@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x5609ed00de00 <e15018#> {i57} @dt=0x5609ecf495d0@(nw1)  memory_to_register_memory [RV] <- VAR 0x5609ecf496b0 <e14807#> {i11} @dt=0x5609ecf495d0@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x5609ecf5d150 <e6184> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x5609ecf5cc70 <e6179> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x5609ed00df20 <e15019#> {i57} @dt=0x5609ecf48c50@(nw5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x5609ed00e040 <e15020#> {i57} @dt=0x5609ecf42530@(nw5)  Rs_decode [RV] <- VAR 0x5609ecf42a10 <e14753#> {i3} @dt=0x5609ecf42530@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x5609ecf5d090 <e6180> {i57} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x5609ed00e160 <e15025#> {i57} @dt=0x5609ecf48c50@(nw5)  write_register_memory [RV] <- VAR 0x5609ecf49150 <e14799#> {i10} @dt=0x5609ecf48c50@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x5609ed00e280 <e15026#> {i57} @dt=0x5609ecf437d0@(nw5)  Rt_decode [RV] <- VAR 0x5609ecf43cb0 <e14761#> {i4} @dt=0x5609ecf437d0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00e3a0 <e15001#> {i57} @dt=0x5609ecf505f0@(nw1)  branchstall [LV] => VAR 0x5609ecf506d0 <e14861#> {i27} @dt=0x5609ecf505f0@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x5609ecf5da40 <e15032#> {i60} @dt=0x5609ecf4bf70@(nw1)
    1:2:2:1:1: LOGOR 0x5609ecf5d980 <e6202> {i60} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: VARREF 0x5609ed00e4c0 <e15033#> {i60} @dt=0x5609ecf505f0@(nw1)  branchstall [RV] <- VAR 0x5609ecf506d0 <e14861#> {i27} @dt=0x5609ecf505f0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x5609ed00e5e0 <e15034#> {i60} @dt=0x5609ecf501c0@(nw1)  lwstall [RV] <- VAR 0x5609ecf502a0 <e14858#> {i26} @dt=0x5609ecf501c0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x5609ed00e700 <e15031#> {i60} @dt=0x5609ecf4bf70@(nw1)  stall_fetch [LV] => VAR 0x5609ecf4c050 <e14827#> {i17} @dt=0x5609ecf4bf70@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf5e070 <e15036#> {i61} @dt=0x5609ecf4c4c0@(nw1)
    1:2:2:1:1: LOGOR 0x5609ecf5dfb0 <e6213> {i61} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: VARREF 0x5609ed00e820 <e15037#> {i61} @dt=0x5609ecf505f0@(nw1)  branchstall [RV] <- VAR 0x5609ecf506d0 <e14861#> {i27} @dt=0x5609ecf505f0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x5609ed00e940 <e15038#> {i61} @dt=0x5609ecf501c0@(nw1)  lwstall [RV] <- VAR 0x5609ecf502a0 <e14858#> {i26} @dt=0x5609ecf501c0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x5609ed00ea60 <e15035#> {i61} @dt=0x5609ecf4c4c0@(nw1)  stall_decode [LV] => VAR 0x5609ecf4c5a0 <e14830#> {i18} @dt=0x5609ecf4c4c0@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x5609ecf5e9f0 <e15040#> {i62} @dt=0x5609ecf4d6a0@(nw1)
    1:2:2:1:1: LOGOR 0x5609ecf5e930 <e6229> {i62} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x5609ecf5e620 <e6225> {i62} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1:1: VARREF 0x5609ed00eb80 <e15041#> {i62} @dt=0x5609ecf505f0@(nw1)  branchstall [RV] <- VAR 0x5609ecf506d0 <e14861#> {i27} @dt=0x5609ecf505f0@(nw1)  branchstall VAR
    1:2:2:1:1:1:2: VARREF 0x5609ed00eca0 <e15042#> {i62} @dt=0x5609ecf501c0@(nw1)  lwstall [RV] <- VAR 0x5609ecf502a0 <e14858#> {i26} @dt=0x5609ecf501c0@(nw1)  lwstall VAR
    1:2:2:1:1:2: VARREF 0x5609ed00edc0 <e15043#> {i62} @dt=0x5609ecf4b9a0@(nw1)  program_counter_multiplexer_jump_writeback [RV] <- VAR 0x5609ecf4ba80 <e14824#> {i15} @dt=0x5609ecf4b9a0@(nw1)  program_counter_multiplexer_jump_writeback INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed00eee0 <e15039#> {i62} @dt=0x5609ecf4d6a0@(nw1)  flush_execute_register [LV] => VAR 0x5609ecf4d780 <e14839#> {i21} @dt=0x5609ecf4d6a0@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x5609ecf5fb90 <e9349> {j1}  Left_Shift  L3
    1:2: VAR 0x5609ecf60370 <e13062> {j3} @dt=0x5609ecf60100@(G/swu32/2)  shift_distance GPARAM
    1:2:3: CONST 0x5609ecf5ff90 <e6248> {j3} @dt=0x5609ecf60100@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x5609ecf615d0 <e14723#> {j6} @dt=0x5609ecf610f0@(nw32)  shift_input INPUT PORT
    1:2: VAR 0x5609ecf627f0 <e14731#> {j7} @dt=0x5609ecf62310@(nw32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf62ef0 <e14738#> {j10} @dt=0x5609ecf62310@(nw32)
    1:2:1: SHIFTL 0x5609ecf62e30 <e14747#> {j10} @dt=0x5609ecf62310@(nw32)
    1:2:1:1: VARREF 0x5609ed00a800 <e14739#> {j10} @dt=0x5609ecf610f0@(nw32)  shift_input [RV] <- VAR 0x5609ecf615d0 <e14723#> {j6} @dt=0x5609ecf610f0@(nw32)  shift_input INPUT PORT
    1:2:1:2: VARREF 0x5609ed00a920 <e14740#> {j10} @dt=0x5609ecf60100@(G/swu32/2)  shift_distance [RV] <- VAR 0x5609ecf60370 <e13062> {j3} @dt=0x5609ecf60100@(G/swu32/2)  shift_distance GPARAM
    1:2:2: VARREF 0x5609ed00aa40 <e14737#> {j10} @dt=0x5609ecf62310@(nw32)  shift_output [LV] => VAR 0x5609ecf627f0 <e14731#> {j7} @dt=0x5609ecf62310@(nw32)  shift_output OUTPUT PORT
    1: MODULE 0x5609ed02d750 <e13017> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x5609ed02d880 <e13070> {k3} @dt=0x5609ece4ff20@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5609ed02fdf0 <e13021> {c297} @dt=0x5609ece4ff20@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x5609ed02dc70 <e14598#> {k6} @dt=0x5609ed02ddf0@(nw1)  control INPUT PORT
    1:2: VAR 0x5609ed02ded0 <e14601#> {k7} @dt=0x5609ed02e050@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x5609ed02e730 <e14638#> {k8} @dt=0x5609ed02e8b0@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x5609ed02ef90 <e14675#> {k10} @dt=0x5609ed02f110@(nw5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x5609ed02f7f0 <e14711#> {k13} @dt=0x5609ed02f110@(nw5)
    1:2:1: COND 0x5609ed02f8b0 <e14720#> {k13} @dt=0x5609ed02f110@(nw5)
    1:2:1:1: VARREF 0x5609ed02f970 <e14712#> {k13} @dt=0x5609ed02ddf0@(nw1)  control [RV] <- VAR 0x5609ed02dc70 <e14598#> {k6} @dt=0x5609ed02ddf0@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x5609ed02fa90 <e14713#> {k13} @dt=0x5609ed02e8b0@(nw5)  input_1 [RV] <- VAR 0x5609ed02e730 <e14638#> {k8} @dt=0x5609ed02e8b0@(nw5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x5609ed02fbb0 <e14714#> {k13} @dt=0x5609ed02e050@(nw5)  input_0 [RV] <- VAR 0x5609ed02ded0 <e14601#> {k7} @dt=0x5609ed02e050@(nw5)  input_0 INPUT PORT
    1:2:2: VARREF 0x5609ed02fcd0 <e14710#> {k13} @dt=0x5609ed02f110@(nw5)  resolved [LV] => VAR 0x5609ed02ef90 <e14675#> {k10} @dt=0x5609ed02f110@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x5609ed0252b0 <e12996> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x5609ece3a2a0 <e13054> {k3} @dt=0x5609ece93350@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5609ed02d580 <e13000> {c181} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2: VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x5609ed02cf80 <e14586#> {k13} @dt=0x5609ed02c8a0@(nw32)
    1:2:1: COND 0x5609ed02d040 <e14595#> {k13} @dt=0x5609ed02c8a0@(nw32)
    1:2:1:1: VARREF 0x5609ed02d100 <e14587#> {k13} @dt=0x5609ed0254e0@(nw1)  control [RV] <- VAR 0x5609ecffd570 <e14473#> {k6} @dt=0x5609ed0254e0@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x5609ed02d220 <e14588#> {k13} @dt=0x5609ed025e30@(nw32)  input_1 [RV] <- VAR 0x5609ed025cb0 <e14513#> {k8} @dt=0x5609ed025e30@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x5609ed02d340 <e14589#> {k13} @dt=0x5609ed025740@(nw32)  input_0 [RV] <- VAR 0x5609ed0255c0 <e14476#> {k7} @dt=0x5609ed025740@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x5609ed02d460 <e14585#> {k13} @dt=0x5609ed02c8a0@(nw32)  resolved [LV] => VAR 0x5609ed02c720 <e14550#> {k10} @dt=0x5609ed02c8a0@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x5609ed02ffa0 <e13026> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x5609ed0300d0 <e13078> {l3} @dt=0x5609ece93350@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x5609ed039d90 <e13030> {c304} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x5609ed0304e0 <e14263#> {l6} @dt=0x5609ed030660@(nw2)  control INPUT PORT
    1:2: VAR 0x5609ed030b60 <e14271#> {l7} @dt=0x5609ed030ce0@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x5609ed036c60 <e14308#> {l8} @dt=0x5609eced1df0@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x5609ed0370c0 <e14345#> {l9} @dt=0x5609ecffd170@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x5609ed037640 <e14382#> {l10} @dt=0x5609ed0377c0@(nw32)  input_3 INPUT PORT
    1:2: VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x5609ed038600 <e6718> {l15} [always_comb]
    1:2:2: BEGIN 0x5609ed0386c0 <e6661> {l15} [UNNAMED]
    1:2:2:1: CASE 0x5609ecf5ef90 <e6663> {l16}
    1:2:2:1:1: VARREF 0x5609ed0387b0 <e14454#> {l16} @dt=0x5609ed030660@(nw2)  control [RV] <- VAR 0x5609ed0304e0 <e14263#> {l6} @dt=0x5609ed030660@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ed0388d0 <e6676> {l17}
    1:2:2:1:2:1: CONST 0x5609ed038990 <e6670> {l17} @dt=0x5609ecf52090@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x5609ed038b00 <e14456#> {l17} @dt=0x5609ed037fa0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed038bc0 <e14457#> {l17} @dt=0x5609ed030ce0@(nw32)  input_0 [RV] <- VAR 0x5609ed030b60 <e14271#> {l7} @dt=0x5609ed030ce0@(nw32)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed038ce0 <e14455#> {l17} @dt=0x5609ed037fa0@(nw32)  resolved [LV] => VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ed038e00 <e6689> {l18}
    1:2:2:1:2:1: CONST 0x5609ed038ec0 <e6682> {l18} @dt=0x5609ecf52090@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x5609ed039030 <e14459#> {l18} @dt=0x5609ed037fa0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed0390f0 <e14460#> {l18} @dt=0x5609eced1df0@(nw32)  input_1 [RV] <- VAR 0x5609ed036c60 <e14308#> {l8} @dt=0x5609eced1df0@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed039210 <e14458#> {l18} @dt=0x5609ed037fa0@(nw32)  resolved [LV] => VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ed039330 <e6702> {l19}
    1:2:2:1:2:1: CONST 0x5609ed0393f0 <e6695> {l19} @dt=0x5609ecf52090@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x5609ed039560 <e14462#> {l19} @dt=0x5609ed037fa0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed039620 <e14463#> {l19} @dt=0x5609ecffd170@(nw32)  input_2 [RV] <- VAR 0x5609ed0370c0 <e14345#> {l9} @dt=0x5609ecffd170@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed039740 <e14461#> {l19} @dt=0x5609ed037fa0@(nw32)  resolved [LV] => VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x5609ed039860 <e6715> {l20}
    1:2:2:1:2:1: CONST 0x5609ed039920 <e6708> {l20} @dt=0x5609ecf52090@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x5609ed039a90 <e14465#> {l20} @dt=0x5609ed037fa0@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed039b50 <e14466#> {l20} @dt=0x5609ed0377c0@(nw32)  input_3 [RV] <- VAR 0x5609ed037640 <e14382#> {l10} @dt=0x5609ed0377c0@(nw32)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x5609ed039c70 <e14464#> {l20} @dt=0x5609ed037fa0@(nw32)  resolved [LV] => VAR 0x5609ed037e20 <e14419#> {l12} @dt=0x5609ed037fa0@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x5609ecf78840 <e9352> {m1}  Program_Counter  L3
    1:2: VAR 0x5609ecf78cb0 <e14236#> {m2} @dt=0x5609ecf78bd0@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ecf79e50 <e14239#> {m3} @dt=0x5609ecf79950@(nw32)  address_input INPUT PORT
    1:2: VAR 0x5609ecf7a370 <e14247#> {m4} @dt=0x5609ecf7a290@(nw1)  enable INPUT PORT
    1:2: VAR 0x5609ecf7b5f0 <e14250#> {m5} @dt=0x5609ecf7b0f0@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x5609ecf7c7a0 <e6812> {m9} [always_ff]
    1:2:1: SENTREE 0x5609ecf7bb10 <e6797> {m9}
    1:2:1:1: SENITEM 0x5609ecf7ba50 <e6795> {m9} [POS]
    1:2:1:1:1: VARREF 0x5609ed0083d0 <e14256#> {m9} @dt=0x5609ecf78bd0@(nw1)  clk [RV] <- VAR 0x5609ecf78cb0 <e14236#> {m2} @dt=0x5609ecf78bd0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x5609ecf7bc50 <e6798> {m9} [UNNAMED]
    1:2:2:1: IF 0x5609ecf5f180 <e6809> {m10}
    1:2:2:1:1: LOGNOT 0x5609ecf7c010 <e6810> {m10} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: VARREF 0x5609ed008d00 <e14260#> {m10} @dt=0x5609ecf7a290@(nw1)  enable [RV] <- VAR 0x5609ecf7a370 <e14247#> {m4} @dt=0x5609ecf7a290@(nw1)  enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5609ecf7c150 <e6803> {m10} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecf7c5b0 <e14258#> {m11} @dt=0x5609ecf7b0f0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x5609ed008e20 <e14259#> {m11} @dt=0x5609ecf79950@(nw32)  address_input [RV] <- VAR 0x5609ecf79e50 <e14239#> {m3} @dt=0x5609ecf79950@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5609ed008f40 <e14257#> {m11} @dt=0x5609ecf7b0f0@(nw32)  address_output [LV] => VAR 0x5609ecf7b5f0 <e14250#> {m5} @dt=0x5609ecf7b0f0@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x5609ecf7fd70 <e9353> {n2}  Register_File  L3
    1:2: VAR 0x5609ecf802a0 <e13963#> {n3} @dt=0x5609ecf801c0@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ecf807c0 <e13966#> {n4} @dt=0x5609ecf806e0@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x5609ecf80ce0 <e13969#> {n5} @dt=0x5609ecf80c00@(nw1)  HI_LO_output INPUT PORT
    1:2: VAR 0x5609ecf81200 <e13972#> {n6} @dt=0x5609ecf81120@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x5609ecf815c0 <e13975#> {n6} @dt=0x5609ecf814e0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x5609ecf82780 <e13978#> {n7} @dt=0x5609ecf82280@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x5609ecf82f60 <e13986#> {n7} @dt=0x5609ecf82a60@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x5609ecf83660 <e13994#> {n7} @dt=0x5609ecf831c0@(nw5)  write_address INPUT PORT
    1:2: VAR 0x5609ecf848d0 <e14002#> {n8} @dt=0x5609ecf843d0@(nw32)  write_data INPUT PORT
    1:2: VAR 0x5609ecf850e0 <e14010#> {n8} @dt=0x5609ecf84be0@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x5609ecf858f0 <e14018#> {n8} @dt=0x5609ecf853f0@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x5609ecf86b60 <e14026#> {n9} @dt=0x5609ecf86660@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x5609ecf87370 <e14034#> {n9} @dt=0x5609ecf86e70@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x5609ecf88ee0 <e14042#> {n12} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x5609ecf8a030 <e14053#> {n13} @dt=0x5609ecf89b30@(nw32)  HI_reg VAR
    1:2: VAR 0x5609ecf8a760 <e14061#> {n13} @dt=0x5609ecf8a260@(nw32)  LO_reg VAR
    1:2: VAR 0x5609ecf8b8d0 <e14069#> {n14} @dt=0x5609ecf8b410@(nw32)  read_data_1_pre_mux VAR
    1:2: VAR 0x5609ecf8ca80 <e14077#> {n15} @dt=0x5609ecf8c5c0@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x5609ecf8de00 <e14084#> {n19} @dt=0x5609ecf8b410@(nw32)
    1:2:1: COND 0x5609ecf8dd40 <e14122#> {n19} @dt=0x5609ecf8b410@(nw32)
    1:2:1:1: NEQ 0x5609ecf8d420 <e7107> {n19} @dt=0x5609ecec6200@(G/nw1)
    1:2:1:1:1: EXTEND 0x5609ed04ace0 <e14094#> {n19} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x5609ed006330 <e14092#> {n19} @dt=0x5609ecf82280@(nw5)  read_address_1 [RV] <- VAR 0x5609ecf82780 <e13978#> {n7} @dt=0x5609ecf82280@(nw5)  read_address_1 INPUT PORT
    1:2:1:1:2: CONST 0x5609ecf8d150 <e7093> {n19} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x5609ed04ada0 <e14105#> {n19} @dt=0x5609ecf88900@(nw32)
    1:2:1:2:1: VARREF 0x5609ed006450 <e14101#> {n19} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers [RV] <- VAR 0x5609ecf88ee0 <e14042#> {n12} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x5609ed006570 <e14102#> {n19} @dt=0x5609ecf82280@(nw5)  read_address_1 [RV] <- VAR 0x5609ecf82780 <e13978#> {n7} @dt=0x5609ecf82280@(nw5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x5609ecf8da70 <e7109> {n19} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x5609ed006690 <e14083#> {n19} @dt=0x5609ecf8b410@(nw32)  read_data_1_pre_mux [LV] => VAR 0x5609ecf8b8d0 <e14069#> {n14} @dt=0x5609ecf8b410@(nw32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x5609ecf8f080 <e14124#> {n20} @dt=0x5609ecf8c5c0@(nw32)
    1:2:1: COND 0x5609ecf8efc0 <e14164#> {n20} @dt=0x5609ecf8c5c0@(nw32)
    1:2:1:1: NEQ 0x5609ecf8e6a0 <e7138> {n20} @dt=0x5609ecec6200@(G/nw1)
    1:2:1:1:1: EXTEND 0x5609ed04b1e0 <e14135#> {n20} @dt=0x5609ed04ac00@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x5609ed0067b0 <e14133#> {n20} @dt=0x5609ecf82a60@(nw5)  read_address_2 [RV] <- VAR 0x5609ecf82f60 <e13986#> {n7} @dt=0x5609ecf82a60@(nw5)  read_address_2 INPUT PORT
    1:2:1:1:2: CONST 0x5609ecf8e3d0 <e7124> {n20} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x5609ed04b2a0 <e14146#> {n20} @dt=0x5609ecf88900@(nw32)
    1:2:1:2:1: VARREF 0x5609ed0068d0 <e14142#> {n20} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers [RV] <- VAR 0x5609ecf88ee0 <e14042#> {n12} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x5609ed0069f0 <e14143#> {n20} @dt=0x5609ecf82a60@(nw5)  read_address_2 [RV] <- VAR 0x5609ecf82f60 <e13986#> {n7} @dt=0x5609ecf82a60@(nw5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x5609ecf8ecf0 <e7140> {n20} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x5609ed006b10 <e14123#> {n20} @dt=0x5609ecf8c5c0@(nw32)  read_data_2_pre_mux [LV] => VAR 0x5609ecf8ca80 <e14077#> {n15} @dt=0x5609ecf8c5c0@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x5609ecf8f8e0 <e14166#> {n21} @dt=0x5609ecf86660@(nw32)
    1:2:1: COND 0x5609ecf8f820 <e14175#> {n21} @dt=0x5609ecf86660@(nw32)
    1:2:1:1: VARREF 0x5609ed006c30 <e14167#> {n21} @dt=0x5609ecf80c00@(nw1)  HI_LO_output [RV] <- VAR 0x5609ecf80ce0 <e13969#> {n5} @dt=0x5609ecf80c00@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x5609ed006d50 <e14168#> {n21} @dt=0x5609ecf8a260@(nw32)  LO_reg [RV] <- VAR 0x5609ecf8a760 <e14061#> {n13} @dt=0x5609ecf8a260@(nw32)  LO_reg VAR
    1:2:1:3: VARREF 0x5609ed006e70 <e14169#> {n21} @dt=0x5609ecf8b410@(nw32)  read_data_1_pre_mux [RV] <- VAR 0x5609ecf8b8d0 <e14069#> {n14} @dt=0x5609ecf8b410@(nw32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x5609ed006f90 <e14165#> {n21} @dt=0x5609ecf86660@(nw32)  read_data_1 [LV] => VAR 0x5609ecf86b60 <e14026#> {n9} @dt=0x5609ecf86660@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf90120 <e14177#> {n22} @dt=0x5609ecf86e70@(nw32)
    1:2:1: COND 0x5609ecf90060 <e14186#> {n22} @dt=0x5609ecf86e70@(nw32)
    1:2:1:1: VARREF 0x5609ed0070b0 <e14178#> {n22} @dt=0x5609ecf80c00@(nw1)  HI_LO_output [RV] <- VAR 0x5609ecf80ce0 <e13969#> {n5} @dt=0x5609ecf80c00@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x5609ed0071d0 <e14179#> {n22} @dt=0x5609ecf89b30@(nw32)  HI_reg [RV] <- VAR 0x5609ecf8a030 <e14053#> {n13} @dt=0x5609ecf89b30@(nw32)  HI_reg VAR
    1:2:1:3: VARREF 0x5609ed0072f0 <e14180#> {n22} @dt=0x5609ecf8c5c0@(nw32)  read_data_2_pre_mux [RV] <- VAR 0x5609ecf8ca80 <e14077#> {n15} @dt=0x5609ecf8c5c0@(nw32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x5609ed007410 <e14176#> {n22} @dt=0x5609ecf86e70@(nw32)  read_data_2 [LV] => VAR 0x5609ecf87370 <e14034#> {n9} @dt=0x5609ecf86e70@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x5609ecf90510 <e14189#> {n28} @dt=0x5609ecf90430@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x5609ecf90ca0 <e14191#> {n29} @dt=0x5609ecf90430@(nw1)
    1:2:1: XOR 0x5609ecf90be0 <e14199#> {n29} @dt=0x5609ecf90430@(nw1)
    1:2:1:1: VARREF 0x5609ed007530 <e14192#> {n29} @dt=0x5609ecf801c0@(nw1)  clk [RV] <- VAR 0x5609ecf802a0 <e13963#> {n3} @dt=0x5609ecf801c0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x5609ed007650 <e14193#> {n29} @dt=0x5609ecf806e0@(nw1)  pipelined [RV] <- VAR 0x5609ecf807c0 <e13966#> {n4} @dt=0x5609ecf806e0@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x5609ed007770 <e14190#> {n29} @dt=0x5609ecf90430@(nw1)  modified_write_clk [LV] => VAR 0x5609ecf90510 <e14189#> {n28} @dt=0x5609ecf90430@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x5609ecf92a60 <e7223> {n30} [always_ff]
    1:2:1: SENTREE 0x5609ecf910f0 <e7192> {n30}
    1:2:1:1: SENITEM 0x5609ecf91030 <e7190> {n30} [POS]
    1:2:1:1:1: VARREF 0x5609ed007890 <e14200#> {n30} @dt=0x5609ecf90430@(nw1)  modified_write_clk [RV] <- VAR 0x5609ecf90510 <e14189#> {n28} @dt=0x5609ecf90430@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x5609ecf91230 <e7193> {n30} [UNNAMED]
    1:2:2:1: IF 0x5609ecf91c40 <e7204> {n31}
    1:2:2:1:1: VARREF 0x5609ed0079b0 <e14226#> {n31} @dt=0x5609ecf81120@(nw1)  write_enable [RV] <- VAR 0x5609ecf81200 <e13972#> {n6} @dt=0x5609ecf81120@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x5609ecf91b40 <e14224#> {n31} @dt=0x5609ecf88900@(nw32)
    1:2:2:1:2:1: VARREF 0x5609ed007ad0 <e14225#> {n31} @dt=0x5609ecf843d0@(nw32)  write_data [RV] <- VAR 0x5609ecf848d0 <e14002#> {n8} @dt=0x5609ecf843d0@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x5609ed04b8a0 <e14211#> {n31} @dt=0x5609ecf88900@(nw32)
    1:2:2:1:2:2:1: VARREF 0x5609ed007bf0 <e14207#> {n31} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers [LV] => VAR 0x5609ecf88ee0 <e14042#> {n12} @dt=0x5609ecf88e00@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x5609ed007d10 <e14208#> {n31} @dt=0x5609ecf831c0@(nw5)  write_address [RV] <- VAR 0x5609ecf83660 <e13994#> {n7} @dt=0x5609ecf831c0@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x5609ecf92950 <e7221> {n32}
    1:2:2:1:1: VARREF 0x5609ed007e30 <e14233#> {n32} @dt=0x5609ecf814e0@(nw1)  hi_lo_register_write_enable [RV] <- VAR 0x5609ecf815c0 <e13975#> {n6} @dt=0x5609ecf814e0@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5609ecf91ff0 <e7207> {n32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecf92430 <e14228#> {n33} @dt=0x5609ecf89b30@(nw32)
    1:2:2:1:2:1:1: VARREF 0x5609ed007f50 <e14229#> {n33} @dt=0x5609ecf84be0@(nw32)  HI_write_data [RV] <- VAR 0x5609ecf850e0 <e14010#> {n8} @dt=0x5609ecf84be0@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5609ed008070 <e14227#> {n33} @dt=0x5609ecf89b30@(nw32)  HI_reg [LV] => VAR 0x5609ecf8a030 <e14053#> {n13} @dt=0x5609ecf89b30@(nw32)  HI_reg VAR
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecf92810 <e14231#> {n34} @dt=0x5609ecf8a260@(nw32)
    1:2:2:1:2:1:1: VARREF 0x5609ed008190 <e14232#> {n34} @dt=0x5609ecf853f0@(nw32)  LO_write_data [RV] <- VAR 0x5609ecf858f0 <e14018#> {n8} @dt=0x5609ecf853f0@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x5609ed0082b0 <e14230#> {n34} @dt=0x5609ecf8a260@(nw32)  LO_reg [LV] => VAR 0x5609ecf8a760 <e14061#> {n13} @dt=0x5609ecf8a260@(nw32)  LO_reg VAR
    1: MODULE 0x5609ecf93b40 <e9354> {o1}  Sign_Extension  L3
    1:2: VAR 0x5609ecf94c30 <e13894#> {o3} @dt=0x5609ecf947f0@(nw16)  short_input INPUT PORT
    1:2: VAR 0x5609ecf95e70 <e13902#> {o4} @dt=0x5609ecf95970@(nw32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf97560 <e13909#> {o6} @dt=0x5609ecf95970@(nw32)
    1:2:1: REPLICATE 0x5609ecf97130 <e13960#> {o6} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1: CONCAT 0x5609ecf97030 <e13955#> {o6} @dt=0x5609ece921a0@(G/w32)
    1:2:1:1:1: REPLICATE 0x5609ecf96cf0 <e13949#> {o6} @dt=0x5609ed04a960@(G/w16)
    1:2:1:1:1:1: SEL 0x5609ed04a480 <e13929#> {o6} @dt=0x5609ece91930@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x5609ed005fd0 <e13920#> {o6} @dt=0x5609ecf947f0@(nw16)  short_input [RV] <- VAR 0x5609ecf94c30 <e13894#> {o3} @dt=0x5609ecf947f0@(nw16)  short_input INPUT PORT
    1:2:1:1:1:1:2: CONST 0x5609ed04a710 <e13945#> {o6} @dt=0x5609ed04a630@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x5609ed04a230 <e13922#> {o6} @dt=0x5609ed04a3a0@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x5609ecf96380 <e7303> {o6} @dt=0x5609ece34bd0@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x5609ed0060f0 <e13950#> {o6} @dt=0x5609ecf947f0@(nw16)  short_input [RV] <- VAR 0x5609ecf94c30 <e13894#> {o3} @dt=0x5609ecf947f0@(nw16)  short_input INPUT PORT
    1:2:1:2: CONST 0x5609ecf971f0 <e7321> {o6} @dt=0x5609ece921a0@(G/w32)  32'h1
    1:2:2: VARREF 0x5609ed006210 <e13908#> {o6} @dt=0x5609ecf95970@(nw32)  extended_output [LV] => VAR 0x5609ecf95e70 <e13902#> {o4} @dt=0x5609ecf95970@(nw32)  extended_output OUTPUT PORT
    1: MODULE 0x5609ecf98b30 <e9355> {p1}  Or_Gate  L3
    1:2: VAR 0x5609ecf99040 <e13881#> {p3} @dt=0x5609ecf98f60@(nw1)  input_A INPUT PORT
    1:2: VAR 0x5609ecf99560 <e13884#> {p4} @dt=0x5609ecf99480@(nw1)  input_B INPUT PORT
    1:2: VAR 0x5609ecf99ac0 <e13887#> {p6} @dt=0x5609ecf999e0@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x5609ecf9a1a0 <e13889#> {p8} @dt=0x5609ecf999e0@(nw1)
    1:2:1: LOGOR 0x5609ecf9a0e0 <e7367> {p8} @dt=0x5609ecec6200@(G/nw1)
    1:2:1:1: VARREF 0x5609ed005c70 <e13890#> {p8} @dt=0x5609ecf98f60@(nw1)  input_A [RV] <- VAR 0x5609ecf99040 <e13881#> {p3} @dt=0x5609ecf98f60@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x5609ed005d90 <e13891#> {p8} @dt=0x5609ecf99480@(nw1)  input_B [RV] <- VAR 0x5609ecf99560 <e13884#> {p4} @dt=0x5609ecf99480@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x5609ed005eb0 <e13888#> {p8} @dt=0x5609ecf999e0@(nw1)  output_C [LV] => VAR 0x5609ecf99ac0 <e13887#> {p6} @dt=0x5609ecf999e0@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x5609ecfa0a30 <e9356> {q1}  Decode_Execute_Register  L3
    1:2: VAR 0x5609ecfa0ea0 <e13530#> {q3} @dt=0x5609ecfa0dc0@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ecfa12c0 <e13533#> {q4} @dt=0x5609ecfa11e0@(nw1)  clear INPUT PORT
    1:2: VAR 0x5609ecfa16e0 <e13536#> {q7} @dt=0x5609ecfa1600@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x5609ecfa1b40 <e13539#> {q8} @dt=0x5609ecfa1a60@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x5609ecfa1fa0 <e13542#> {q9} @dt=0x5609ecfa1ec0@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x5609ecfa2800 <e13545#> {q10} @dt=0x5609ecfa2420@(nw1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x5609ecfa2d20 <e13548#> {q11} @dt=0x5609ecfa2c40@(nw1)  register_destination_decode INPUT PORT
    1:2: VAR 0x5609ecfa3240 <e13551#> {q12} @dt=0x5609ecfa3160@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x5609ecfa44c0 <e13554#> {q13} @dt=0x5609ecfa3fc0@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x5609ecfa5720 <e13562#> {q14} @dt=0x5609ecfa5220@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x5609ecfa6960 <e13570#> {q15} @dt=0x5609ecfa6460@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x5609ecfa7ba0 <e13578#> {q16} @dt=0x5609ecfa76a0@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x5609ecfa8de0 <e13586#> {q17} @dt=0x5609ecfa88e0@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x5609ecfa9300 <e13594#> {q18} @dt=0x5609ecfa9220@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2: VAR 0x5609ecfa98c0 <e13597#> {q20} @dt=0x5609ecfa97e0@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x5609ecfa9ee0 <e13600#> {q21} @dt=0x5609ecfa9e00@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x5609ecfaa4a0 <e13603#> {q22} @dt=0x5609ecfaa3c0@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x5609ecfaaa70 <e13606#> {q23} @dt=0x5609ecfaa990@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x5609ecfab090 <e13609#> {q24} @dt=0x5609ecfaafb0@(nw1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x5609ecfab6a0 <e13612#> {q25} @dt=0x5609ecfab5c0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x5609ecfac980 <e13615#> {q26} @dt=0x5609ecfac480@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x5609ecfadbe0 <e13623#> {q27} @dt=0x5609ecfad6e0@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x5609ecfaee50 <e13631#> {q28} @dt=0x5609ecfae950@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb00c0 <e13639#> {q29} @dt=0x5609ecfafbc0@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb13c0 <e13647#> {q30} @dt=0x5609ecfb0ec0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb19e0 <e13655#> {q31} @dt=0x5609ecfb1900@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb2d40 <e13658#> {q34} @dt=0x5609ecfb2840@(nw32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x5609ecfb4030 <e13666#> {q35} @dt=0x5609ecfb3b30@(nw32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x5609ecfb5360 <e13674#> {q37} @dt=0x5609ecfb4e60@(nw32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x5609ecfb6690 <e13682#> {q38} @dt=0x5609ecfb6190@(nw32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x5609ecfc39f0 <e8251> {q42} [always_ff]
    1:2:1: SENTREE 0x5609ecfb6bf0 <e7910> {q42}
    1:2:1:1: SENITEM 0x5609ecfb6b30 <e7908> {q42} [POS]
    1:2:1:1:1: VARREF 0x5609ed002af0 <e13688#> {q42} @dt=0x5609ecfa0dc0@(nw1)  clk [RV] <- VAR 0x5609ecfa0ea0 <e13530#> {q3} @dt=0x5609ecfa0dc0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x5609ecfb6d30 <e7911> {q42} [UNNAMED]
    1:2:2:1: IF 0x5609ecfc38a0 <e8248> {q43}
    1:2:2:1:1: VARREF 0x5609ed002c10 <e13878#> {q43} @dt=0x5609ecfa11e0@(nw1)  clear [RV] <- VAR 0x5609ecfa12c0 <e13533#> {q4} @dt=0x5609ecfa11e0@(nw1)  clear INPUT PORT
    1:2:2:1:2: BEGIN 0x5609ecfb71b0 <e7913> {q43} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfb7840 <e13690#> {q44} @dt=0x5609ecfa97e0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed044450 <e13703#> {q44} @dt=0x5609ecfa97e0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed002d30 <e13689#> {q44} @dt=0x5609ecfa97e0@(nw1)  register_write_execute [LV] => VAR 0x5609ecfa98c0 <e13597#> {q20} @dt=0x5609ecfa97e0@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfb7f20 <e13705#> {q45} @dt=0x5609ecfa9e00@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed0447e0 <e13718#> {q45} @dt=0x5609ecfa9e00@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed002e50 <e13704#> {q45} @dt=0x5609ecfa9e00@(nw1)  memory_to_register_execute [LV] => VAR 0x5609ecfa9ee0 <e13600#> {q21} @dt=0x5609ecfa9e00@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfb8580 <e13720#> {q46} @dt=0x5609ecfaa3c0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed044b70 <e13733#> {q46} @dt=0x5609ecfaa3c0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed002f70 <e13719#> {q46} @dt=0x5609ecfaa3c0@(nw1)  memory_write_execute [LV] => VAR 0x5609ecfaa4a0 <e13603#> {q22} @dt=0x5609ecfaa3c0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfb8c10 <e13735#> {q47} @dt=0x5609ecfaa990@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed044ec0 <e13748#> {q47} @dt=0x5609ecfaa990@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed003090 <e13734#> {q47} @dt=0x5609ecfaa990@(nw1)  ALU_src_B_execute [LV] => VAR 0x5609ecfaaa70 <e13606#> {q23} @dt=0x5609ecfaa990@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfb92f0 <e13750#> {q48} @dt=0x5609ecfaafb0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed049360 <e13763#> {q48} @dt=0x5609ecfaafb0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed0031b0 <e13749#> {q48} @dt=0x5609ecfaafb0@(nw1)  register_destination_execute [LV] => VAR 0x5609ecfab090 <e13609#> {q24} @dt=0x5609ecfaafb0@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfb99a0 <e13765#> {q49} @dt=0x5609ecfab5c0@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed049690 <e13778#> {q49} @dt=0x5609ecfab5c0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed0032d0 <e13764#> {q49} @dt=0x5609ecfab5c0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x5609ecfab6a0 <e13612#> {q25} @dt=0x5609ecfab5c0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfba660 <e13780#> {q50} @dt=0x5609ecfac480@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfba480 <e8001> {q50} @dt=0x5609ecee7280@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfba170 <e7993> {q50} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfb9d70 <e7994> {q50} @dt=0x5609ece4ff20@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x5609ed0033f0 <e13779#> {q50} @dt=0x5609ecfac480@(nw6)  ALU_function_execute [LV] => VAR 0x5609ecfac980 <e13615#> {q26} @dt=0x5609ecfac480@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbb2e0 <e13786#> {q51} @dt=0x5609ecfae950@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfbb100 <e8025> {q51} @dt=0x5609ecfbb1c0@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfbadf0 <e8018> {q51} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfba9f0 <e8019> {q51} @dt=0x5609ece4ff20@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x5609ed003510 <e13785#> {q51} @dt=0x5609ecfae950@(nw5)  Rt_execute [LV] => VAR 0x5609ecfaee50 <e13631#> {q28} @dt=0x5609ecfae950@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbbf90 <e13792#> {q52} @dt=0x5609ecfafbc0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfbbdb0 <e8050> {q52} @dt=0x5609ecfbb1c0@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfbbaa0 <e8042> {q52} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfbb6a0 <e8043> {q52} @dt=0x5609ece4ff20@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x5609ed003630 <e13791#> {q52} @dt=0x5609ecfafbc0@(nw5)  Rd_execute [LV] => VAR 0x5609ecfb00c0 <e13639#> {q29} @dt=0x5609ecfafbc0@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbcc40 <e13798#> {q53} @dt=0x5609ecfad6e0@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfbca60 <e8075> {q53} @dt=0x5609ecfbb1c0@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfbc750 <e8067> {q53} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfbc350 <e8068> {q53} @dt=0x5609ece4ff20@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x5609ed003750 <e13797#> {q53} @dt=0x5609ecfad6e0@(nw5)  Rs_execute [LV] => VAR 0x5609ecfadbe0 <e13623#> {q27} @dt=0x5609ecfad6e0@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbd960 <e13804#> {q54} @dt=0x5609ecfb0ec0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfbd780 <e8100> {q54} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfbd470 <e8092> {q54} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfbd070 <e8093> {q54} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5609ed003870 <e13803#> {q54} @dt=0x5609ecfb0ec0@(nw32)  sign_imm_execute [LV] => VAR 0x5609ecfb13c0 <e13647#> {q30} @dt=0x5609ecfb0ec0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbe000 <e13810#> {q55} @dt=0x5609ecfb1900@(nw1)
    1:2:2:1:2:1:1: CONST 0x5609ed049e20 <e13823#> {q55} @dt=0x5609ecfb1900@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x5609ed003990 <e13809#> {q55} @dt=0x5609ecfb1900@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5609ecfb19e0 <e13655#> {q31} @dt=0x5609ecfb1900@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbed60 <e13825#> {q57} @dt=0x5609ecfb4e60@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfbeb80 <e8136> {q57} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfbe870 <e8128> {q57} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfbe470 <e8129> {q57} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5609ed003ab0 <e13824#> {q57} @dt=0x5609ecfb4e60@(nw32)  read_data_one_execute [LV] => VAR 0x5609ecfb5360 <e13674#> {q37} @dt=0x5609ecfb4e60@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x5609ecfbfa50 <e13831#> {q58} @dt=0x5609ecfb6190@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x5609ecfbf870 <e8161> {q58} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x5609ecfbf560 <e8153> {q58} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x5609ecfbf160 <e8154> {q58} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x5609ed003bd0 <e13830#> {q58} @dt=0x5609ecfb6190@(nw32)  read_data_two_execute [LV] => VAR 0x5609ecfb6690 <e13682#> {q38} @dt=0x5609ecfb6190@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x5609ecfbfca0 <e8164> {q59} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc0120 <e13837#> {q60} @dt=0x5609ecfa97e0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed003cf0 <e13838#> {q60} @dt=0x5609ecfa1600@(nw1)  register_write_decode [RV] <- VAR 0x5609ecfa16e0 <e13536#> {q7} @dt=0x5609ecfa1600@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed003e10 <e13836#> {q60} @dt=0x5609ecfa97e0@(nw1)  register_write_execute [LV] => VAR 0x5609ecfa98c0 <e13597#> {q20} @dt=0x5609ecfa97e0@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc05f0 <e13840#> {q61} @dt=0x5609ecfa9e00@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed003f30 <e13841#> {q61} @dt=0x5609ecfa1a60@(nw1)  memory_to_register_decode [RV] <- VAR 0x5609ecfa1b40 <e13539#> {q8} @dt=0x5609ecfa1a60@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed004050 <e13839#> {q61} @dt=0x5609ecfa9e00@(nw1)  memory_to_register_execute [LV] => VAR 0x5609ecfa9ee0 <e13600#> {q21} @dt=0x5609ecfa9e00@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc0a20 <e13843#> {q62} @dt=0x5609ecfaa3c0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed004170 <e13844#> {q62} @dt=0x5609ecfa1ec0@(nw1)  memory_write_decode [RV] <- VAR 0x5609ecfa1fa0 <e13542#> {q9} @dt=0x5609ecfa1ec0@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed004290 <e13842#> {q62} @dt=0x5609ecfaa3c0@(nw1)  memory_write_execute [LV] => VAR 0x5609ecfaa4a0 <e13603#> {q22} @dt=0x5609ecfaa3c0@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc0e80 <e13846#> {q63} @dt=0x5609ecfaa990@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed0043b0 <e13847#> {q63} @dt=0x5609ecfa2420@(nw1)  ALU_src_B_decode [RV] <- VAR 0x5609ecfa2800 <e13545#> {q10} @dt=0x5609ecfa2420@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed0044d0 <e13845#> {q63} @dt=0x5609ecfaa990@(nw1)  ALU_src_B_execute [LV] => VAR 0x5609ecfaaa70 <e13606#> {q23} @dt=0x5609ecfaa990@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc1350 <e13849#> {q64} @dt=0x5609ecfaafb0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed0045f0 <e13850#> {q64} @dt=0x5609ecfa2c40@(nw1)  register_destination_decode [RV] <- VAR 0x5609ecfa2d20 <e13548#> {q11} @dt=0x5609ecfa2c40@(nw1)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed004710 <e13848#> {q64} @dt=0x5609ecfaafb0@(nw1)  register_destination_execute [LV] => VAR 0x5609ecfab090 <e13609#> {q24} @dt=0x5609ecfaafb0@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc17f0 <e13852#> {q65} @dt=0x5609ecfab5c0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed004830 <e13853#> {q65} @dt=0x5609ecfa3160@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x5609ecfa3240 <e13551#> {q12} @dt=0x5609ecfa3160@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed004950 <e13851#> {q65} @dt=0x5609ecfab5c0@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x5609ecfab6a0 <e13612#> {q25} @dt=0x5609ecfab5c0@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc1c20 <e13855#> {q66} @dt=0x5609ecfac480@(nw6)
    1:2:2:1:3:1:1: VARREF 0x5609ed004a70 <e13856#> {q66} @dt=0x5609ecfa3fc0@(nw6)  ALU_function_decode [RV] <- VAR 0x5609ecfa44c0 <e13554#> {q13} @dt=0x5609ecfa3fc0@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed004b90 <e13854#> {q66} @dt=0x5609ecfac480@(nw6)  ALU_function_execute [LV] => VAR 0x5609ecfac980 <e13615#> {q26} @dt=0x5609ecfac480@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc1fd0 <e13858#> {q67} @dt=0x5609ecfad6e0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5609ed004cb0 <e13859#> {q67} @dt=0x5609ecfa5220@(nw5)  Rs_decode [RV] <- VAR 0x5609ecfa5720 <e13562#> {q14} @dt=0x5609ecfa5220@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed004dd0 <e13857#> {q67} @dt=0x5609ecfad6e0@(nw5)  Rs_execute [LV] => VAR 0x5609ecfadbe0 <e13623#> {q27} @dt=0x5609ecfad6e0@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc23b0 <e13861#> {q68} @dt=0x5609ecfae950@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5609ed004ef0 <e13862#> {q68} @dt=0x5609ecfa6460@(nw5)  Rt_decode [RV] <- VAR 0x5609ecfa6960 <e13570#> {q15} @dt=0x5609ecfa6460@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed005010 <e13860#> {q68} @dt=0x5609ecfae950@(nw5)  Rt_execute [LV] => VAR 0x5609ecfaee50 <e13631#> {q28} @dt=0x5609ecfae950@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc2790 <e13864#> {q69} @dt=0x5609ecfafbc0@(nw5)
    1:2:2:1:3:1:1: VARREF 0x5609ed005130 <e13865#> {q69} @dt=0x5609ecfa76a0@(nw5)  Rd_decode [RV] <- VAR 0x5609ecfa7ba0 <e13578#> {q16} @dt=0x5609ecfa76a0@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed005250 <e13863#> {q69} @dt=0x5609ecfafbc0@(nw5)  Rd_execute [LV] => VAR 0x5609ecfb00c0 <e13639#> {q29} @dt=0x5609ecfafbc0@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc2bb0 <e13867#> {q70} @dt=0x5609ecfb0ec0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5609ed005370 <e13868#> {q70} @dt=0x5609ecfa88e0@(nw32)  sign_imm_decode [RV] <- VAR 0x5609ecfa8de0 <e13586#> {q17} @dt=0x5609ecfa88e0@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed005490 <e13866#> {q70} @dt=0x5609ecfb0ec0@(nw32)  sign_imm_execute [LV] => VAR 0x5609ecfb13c0 <e13647#> {q30} @dt=0x5609ecfb0ec0@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc30a0 <e13870#> {q71} @dt=0x5609ecfb1900@(nw1)
    1:2:2:1:3:1:1: VARREF 0x5609ed0055b0 <e13871#> {q71} @dt=0x5609ecfa9220@(nw1)  program_counter_multiplexer_jump_decode [RV] <- VAR 0x5609ecfa9300 <e13594#> {q18} @dt=0x5609ecfa9220@(nw1)  program_counter_multiplexer_jump_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed0056d0 <e13869#> {q71} @dt=0x5609ecfb1900@(nw1)  program_counter_multiplexer_jump_execute [LV] => VAR 0x5609ecfb19e0 <e13655#> {q31} @dt=0x5609ecfb1900@(nw1)  program_counter_multiplexer_jump_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc3360 <e13873#> {q73} @dt=0x5609ecfb4e60@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5609ed0057f0 <e13874#> {q73} @dt=0x5609ecfb2840@(nw32)  read_data_one_decode [RV] <- VAR 0x5609ecfb2d40 <e13658#> {q34} @dt=0x5609ecfb2840@(nw32)  read_data_one_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed005910 <e13872#> {q73} @dt=0x5609ecfb4e60@(nw32)  read_data_one_execute [LV] => VAR 0x5609ecfb5360 <e13674#> {q37} @dt=0x5609ecfb4e60@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x5609ecfc3760 <e13876#> {q74} @dt=0x5609ecfb6190@(nw32)
    1:2:2:1:3:1:1: VARREF 0x5609ed005a30 <e13877#> {q74} @dt=0x5609ecfb3b30@(nw32)  read_data_two_decode [RV] <- VAR 0x5609ecfb4030 <e13666#> {q35} @dt=0x5609ecfb3b30@(nw32)  read_data_two_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x5609ed005b50 <e13875#> {q74} @dt=0x5609ecfb6190@(nw32)  read_data_two_execute [LV] => VAR 0x5609ecfb6690 <e13682#> {q38} @dt=0x5609ecfb6190@(nw32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x5609ecfc75a0 <e9357> {r1}  Execute_Memory_Register  L3
    1:2: VAR 0x5609ecfc7a30 <e13386#> {r3} @dt=0x5609ecfc7950@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ecfc7e90 <e13389#> {r6} @dt=0x5609ecfc7db0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x5609ecfc82f0 <e13392#> {r7} @dt=0x5609ecfc8210@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x5609ecfc87b0 <e13395#> {r8} @dt=0x5609ecfc86d0@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x5609ecfc8cd0 <e13398#> {r9} @dt=0x5609ecfc8bf0@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x5609ecfc92a0 <e13401#> {r10} @dt=0x5609ecfc91c0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2: VAR 0x5609ecfc98e0 <e13404#> {r12} @dt=0x5609ecfc9800@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x5609ecfc9f00 <e13407#> {r13} @dt=0x5609ecfc9e20@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x5609ecfca4c0 <e13410#> {r14} @dt=0x5609ecfca3e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x5609ecfcaae0 <e13413#> {r15} @dt=0x5609ecfcaa00@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x5609ecfcb0c0 <e13416#> {r16} @dt=0x5609ecfcafe0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2: VAR 0x5609ecfcc410 <e13419#> {r19} @dt=0x5609ecfcbf10@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x5609ecfcd700 <e13427#> {r20} @dt=0x5609ecfcd200@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x5609ecfce9f0 <e13435#> {r21} @dt=0x5609ecfce4f0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x5609ecfcfce0 <e13443#> {r22} @dt=0x5609ecfcf7e0@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x5609ecfd0fd0 <e13451#> {r23} @dt=0x5609ecfd0ad0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x5609ecfd2300 <e13459#> {r25} @dt=0x5609ecfd1e00@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd35f0 <e13467#> {r26} @dt=0x5609ecfd30f0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd48e0 <e13475#> {r27} @dt=0x5609ecfd43e0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd5bd0 <e13483#> {r28} @dt=0x5609ecfd56d0@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x5609ecfd6f00 <e13491#> {r29} @dt=0x5609ecfd6a00@(nw5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x5609ecfda4c0 <e8697> {r33} [always_ff]
    1:2:1: SENTREE 0x5609ecfd7460 <e8635> {r33}
    1:2:1:1: SENITEM 0x5609ecfd73a0 <e8633> {r33} [POS]
    1:2:1:1:1: VARREF 0x5609ed001350 <e13497#> {r33} @dt=0x5609ecfc7950@(nw1)  clk [RV] <- VAR 0x5609ecfc7a30 <e13386#> {r3} @dt=0x5609ecfc7950@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x5609ecfd7640 <e8636> {r33} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x5609ecfd7ac0 <e13499#> {r34} @dt=0x5609ecfc9800@(nw1)
    1:2:2:1:1: VARREF 0x5609ed001470 <e13500#> {r34} @dt=0x5609ecfc7db0@(nw1)  register_write_execute [RV] <- VAR 0x5609ecfc7e90 <e13389#> {r6} @dt=0x5609ecfc7db0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed001590 <e13498#> {r34} @dt=0x5609ecfc9800@(nw1)  register_write_memory [LV] => VAR 0x5609ecfc98e0 <e13404#> {r12} @dt=0x5609ecfc9800@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd7f90 <e13502#> {r35} @dt=0x5609ecfc9e20@(nw1)
    1:2:2:1:1: VARREF 0x5609ed0016b0 <e13503#> {r35} @dt=0x5609ecfc8210@(nw1)  memory_to_register_execute [RV] <- VAR 0x5609ecfc82f0 <e13392#> {r7} @dt=0x5609ecfc8210@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed0017d0 <e13501#> {r35} @dt=0x5609ecfc9e20@(nw1)  memory_to_register_memory [LV] => VAR 0x5609ecfc9f00 <e13407#> {r13} @dt=0x5609ecfc9e20@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd83c0 <e13505#> {r36} @dt=0x5609ecfca3e0@(nw1)
    1:2:2:1:1: VARREF 0x5609ed0018f0 <e13506#> {r36} @dt=0x5609ecfc86d0@(nw1)  memory_write_execute [RV] <- VAR 0x5609ecfc87b0 <e13395#> {r8} @dt=0x5609ecfc86d0@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed001a10 <e13504#> {r36} @dt=0x5609ecfca3e0@(nw1)  memory_write_memory [LV] => VAR 0x5609ecfca4c0 <e13410#> {r14} @dt=0x5609ecfca3e0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd8890 <e13508#> {r37} @dt=0x5609ecfcaa00@(nw1)
    1:2:2:1:1: VARREF 0x5609ed001b30 <e13509#> {r37} @dt=0x5609ecfc8bf0@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x5609ecfc8cd0 <e13398#> {r9} @dt=0x5609ecfc8bf0@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed001c50 <e13507#> {r37} @dt=0x5609ecfcaa00@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x5609ecfcaae0 <e13413#> {r15} @dt=0x5609ecfcaa00@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd8d30 <e13511#> {r38} @dt=0x5609ecfcafe0@(nw1)
    1:2:2:1:1: VARREF 0x5609ed001d70 <e13512#> {r38} @dt=0x5609ecfc91c0@(nw1)  program_counter_multiplexer_jump_execute [RV] <- VAR 0x5609ecfc92a0 <e13401#> {r10} @dt=0x5609ecfc91c0@(nw1)  program_counter_multiplexer_jump_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed001e90 <e13510#> {r38} @dt=0x5609ecfcafe0@(nw1)  program_counter_multiplexer_jump_memory [LV] => VAR 0x5609ecfcb0c0 <e13416#> {r16} @dt=0x5609ecfcafe0@(nw1)  program_counter_multiplexer_jump_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd91c0 <e13514#> {r40} @dt=0x5609ecfd1e00@(nw32)
    1:2:2:1:1: VARREF 0x5609ed001fb0 <e13515#> {r40} @dt=0x5609ecfcbf10@(nw32)  ALU_output_execute [RV] <- VAR 0x5609ecfcc410 <e13419#> {r19} @dt=0x5609ecfcbf10@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed0020d0 <e13513#> {r40} @dt=0x5609ecfd1e00@(nw32)  ALU_output_memory [LV] => VAR 0x5609ecfd2300 <e13459#> {r25} @dt=0x5609ecfd1e00@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd9620 <e13517#> {r41} @dt=0x5609ecfd30f0@(nw32)
    1:2:2:1:1: VARREF 0x5609ed0021f0 <e13518#> {r41} @dt=0x5609ecfcd200@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x5609ecfcd700 <e13427#> {r20} @dt=0x5609ecfcd200@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed002310 <e13516#> {r41} @dt=0x5609ecfd30f0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x5609ecfd35f0 <e13467#> {r26} @dt=0x5609ecfd30f0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd9a80 <e13520#> {r42} @dt=0x5609ecfd43e0@(nw32)
    1:2:2:1:1: VARREF 0x5609ed002430 <e13521#> {r42} @dt=0x5609ecfce4f0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x5609ecfce9f0 <e13435#> {r21} @dt=0x5609ecfce4f0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed002550 <e13519#> {r42} @dt=0x5609ecfd43e0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x5609ecfd48e0 <e13475#> {r27} @dt=0x5609ecfd43e0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfd9ee0 <e13523#> {r43} @dt=0x5609ecfd56d0@(nw32)
    1:2:2:1:1: VARREF 0x5609ed002670 <e13524#> {r43} @dt=0x5609ecfcf7e0@(nw32)  write_data_execute [RV] <- VAR 0x5609ecfcfce0 <e13443#> {r22} @dt=0x5609ecfcf7e0@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed002790 <e13522#> {r43} @dt=0x5609ecfd56d0@(nw32)  write_data_memory [LV] => VAR 0x5609ecfd5bd0 <e13483#> {r28} @dt=0x5609ecfd56d0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecfda340 <e13526#> {r44} @dt=0x5609ecfd6a00@(nw5)
    1:2:2:1:1: VARREF 0x5609ed0028b0 <e13527#> {r44} @dt=0x5609ecfd0ad0@(nw5)  write_register_execute [RV] <- VAR 0x5609ecfd0fd0 <e13451#> {r23} @dt=0x5609ecfd0ad0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed0029d0 <e13525#> {r44} @dt=0x5609ecfd6a00@(nw5)  write_register_memory [LV] => VAR 0x5609ecfd6f00 <e13491#> {r29} @dt=0x5609ecfd6a00@(nw5)  write_register_memory OUTPUT PORT
    1: MODULE 0x5609ecfdcce0 <e9358> {s1}  Fetch_Decode_Register  L3
    1:2: VAR 0x5609ecfdd150 <e13321#> {s3} @dt=0x5609ecfdd070@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ecfdd670 <e13324#> {s4} @dt=0x5609ecfdd590@(nw1)  enable INPUT PORT
    1:2: VAR 0x5609ecfddb90 <e13327#> {s5} @dt=0x5609ecfddab0@(nw1)  clear INPUT PORT
    1:2: VAR 0x5609ecfdedf0 <e13330#> {s7} @dt=0x5609ecfde8f0@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x5609ecfe0080 <e13338#> {s8} @dt=0x5609ecfdfb80@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x5609ecfe13b0 <e13346#> {s10} @dt=0x5609ecfe0eb0@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x5609ecfe26e0 <e13354#> {s11} @dt=0x5609ecfe21e0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x5609ecfe5960 <e8902> {s15} [always_ff]
    1:2:1: SENTREE 0x5609ecfe2c60 <e8841> {s15}
    1:2:1:1: SENITEM 0x5609ecfe2ba0 <e8839> {s15} [POS]
    1:2:1:1:1: VARREF 0x5609ed000930 <e13360#> {s15} @dt=0x5609ecfdd070@(nw1)  clk [RV] <- VAR 0x5609ecfdd150 <e13321#> {s3} @dt=0x5609ecfdd070@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x5609ecfe2da0 <e8842> {s15} [UNNAMED]
    1:2:2:1: IF 0x5609ecfe5850 <e8899> {s17}
    1:2:2:1:1: LOGNOT 0x5609ecfe3140 <e8900> {s17} @dt=0x5609ecec6200@(G/nw1)
    1:2:2:1:1:1: VARREF 0x5609ed000a50 <e13383#> {s17} @dt=0x5609ecfdd590@(nw1)  enable [RV] <- VAR 0x5609ecfdd670 <e13324#> {s4} @dt=0x5609ecfdd590@(nw1)  enable INPUT PORT
    1:2:2:1:2: BEGIN 0x5609ecfe3280 <e8847> {s17} [UNNAMED]
    1:2:2:1:2:1: IF 0x5609ecfe5740 <e8897> {s18}
    1:2:2:1:2:1:1: VARREF 0x5609ed000b70 <e13378#> {s18} @dt=0x5609ecfddab0@(nw1)  clear [RV] <- VAR 0x5609ecfddb90 <e13327#> {s5} @dt=0x5609ecfddab0@(nw1)  clear INPUT PORT
    1:2:2:1:2:1:2: BEGIN 0x5609ecfe3720 <e8849> {s18} [UNNAMED]
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x5609ecfe3db0 <e13362#> {s19} @dt=0x5609ecfe0eb0@(nw32)
    1:2:2:1:2:1:2:1:1: CONST 0x5609ecfe3ae0 <e8858> {s19} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2:1:2: VARREF 0x5609ed000c90 <e13361#> {s19} @dt=0x5609ecfe0eb0@(nw32)  instruction_decode [LV] => VAR 0x5609ecfe13b0 <e13346#> {s10} @dt=0x5609ecfe0eb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x5609ecfe4a90 <e13367#> {s20} @dt=0x5609ecfe21e0@(nw32)
    1:2:2:1:2:1:2:1:1: REPLICATE 0x5609ecfe48b0 <e8882> {s20} @dt=0x5609ece921a0@(G/w32)
    1:2:2:1:2:1:2:1:1:1: CONST 0x5609ecfe45a0 <e8874> {s20} @dt=0x5609ece91930@(G/w1)  1'h0
    1:2:2:1:2:1:2:1:1:2: CONST 0x5609ecfe41a0 <e8875> {s20} @dt=0x5609ece93350@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2:1:2: VARREF 0x5609ed000db0 <e13366#> {s20} @dt=0x5609ecfe21e0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5609ecfe26e0 <e13354#> {s11} @dt=0x5609ecfe21e0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1:3: BEGIN 0x5609ecfe4ce0 <e8885> {s21} [UNNAMED]
    1:2:2:1:2:1:3:1: ASSIGNDLY 0x5609ecfe5160 <e13373#> {s22} @dt=0x5609ecfe0eb0@(nw32)
    1:2:2:1:2:1:3:1:1: VARREF 0x5609ed000ed0 <e13374#> {s22} @dt=0x5609ecfde8f0@(nw32)  instruction_fetch [RV] <- VAR 0x5609ecfdedf0 <e13330#> {s7} @dt=0x5609ecfde8f0@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:2:1:3:1:2: VARREF 0x5609ed000ff0 <e13372#> {s22} @dt=0x5609ecfe0eb0@(nw32)  instruction_decode [LV] => VAR 0x5609ecfe13b0 <e13346#> {s10} @dt=0x5609ecfe0eb0@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1:3:1: ASSIGNDLY 0x5609ecfe5600 <e13376#> {s23} @dt=0x5609ecfe21e0@(nw32)
    1:2:2:1:2:1:3:1:1: VARREF 0x5609ed001110 <e13377#> {s23} @dt=0x5609ecfdfb80@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x5609ecfe0080 <e13338#> {s8} @dt=0x5609ecfdfb80@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:2:1:3:1:2: VARREF 0x5609ed001230 <e13375#> {s23} @dt=0x5609ecfe21e0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x5609ecfe26e0 <e13354#> {s11} @dt=0x5609ecfe21e0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x5609ecfe9560 <e9359> {t1}  Memory_Writeback_Register  L3
    1:2: VAR 0x5609ecfe99d0 <e13186#> {t3} @dt=0x5609ecfe98f0@(nw1)  clk INPUT PORT
    1:2: VAR 0x5609ecfe9df0 <e13189#> {t6} @dt=0x5609ecfe9d10@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x5609ecfea2e0 <e13192#> {t7} @dt=0x5609ecfea200@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x5609ecfea7f0 <e13195#> {t8} @dt=0x5609ecfea710@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x5609ecfead90 <e13198#> {t9} @dt=0x5609ecfeacb0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2: VAR 0x5609ecfeb410 <e13201#> {t11} @dt=0x5609ecfeb330@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfeba20 <e13204#> {t12} @dt=0x5609ecfeb940@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfec030 <e13207#> {t13} @dt=0x5609ecfebf50@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfec640 <e13210#> {t14} @dt=0x5609ecfec560@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2: VAR 0x5609ecfed9a0 <e13213#> {t17} @dt=0x5609ecfed4a0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x5609ecfeec90 <e13221#> {t18} @dt=0x5609ecfee790@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x5609ecfeff80 <e13229#> {t19} @dt=0x5609ecfefa80@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x5609ecff1270 <e13237#> {t20} @dt=0x5609ecff0d70@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x5609ecff2560 <e13245#> {t21} @dt=0x5609ecff2060@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x5609ecff3890 <e13253#> {t23} @dt=0x5609ecff3390@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff4bb0 <e13261#> {t24} @dt=0x5609ecff46b0@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff5eb0 <e13269#> {t25} @dt=0x5609ecff59b0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff71a0 <e13277#> {t26} @dt=0x5609ecff6ca0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x5609ecff8490 <e13285#> {t27} @dt=0x5609ecff7f90@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x5609ecffb630 <e9324> {t30} [always_ff]
    1:2:1: SENTREE 0x5609ecff89f0 <e9268> {t30}
    1:2:1:1: SENITEM 0x5609ecff8930 <e9266> {t30} [POS]
    1:2:1:1:1: VARREF 0x5609ece40110 <e13291#> {t30} @dt=0x5609ecfe98f0@(nw1)  clk [RV] <- VAR 0x5609ecfe99d0 <e13186#> {t3} @dt=0x5609ecfe98f0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x5609ecff8c20 <e9269> {t30} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x5609ecff9070 <e13293#> {t31} @dt=0x5609ecfeb330@(nw1)
    1:2:2:1:1: VARREF 0x5609ece40230 <e13294#> {t31} @dt=0x5609ecfe9d10@(nw1)  register_write_memory [RV] <- VAR 0x5609ecfe9df0 <e13189#> {t6} @dt=0x5609ecfe9d10@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ece40350 <e13292#> {t31} @dt=0x5609ecfeb330@(nw1)  register_write_writeback [LV] => VAR 0x5609ecfeb410 <e13201#> {t11} @dt=0x5609ecfeb330@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecff9540 <e13296#> {t32} @dt=0x5609ecfeb940@(nw1)
    1:2:2:1:1: VARREF 0x5609ece40470 <e13297#> {t32} @dt=0x5609ecfea200@(nw1)  memory_to_register_memory [RV] <- VAR 0x5609ecfea2e0 <e13192#> {t7} @dt=0x5609ecfea200@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ece40590 <e13295#> {t32} @dt=0x5609ecfeb940@(nw1)  memory_to_register_writeback [LV] => VAR 0x5609ecfeba20 <e13204#> {t12} @dt=0x5609ecfeb940@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecff99e0 <e13299#> {t33} @dt=0x5609ecfebf50@(nw1)
    1:2:2:1:1: VARREF 0x5609ece40700 <e13300#> {t33} @dt=0x5609ecfea710@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x5609ecfea7f0 <e13195#> {t8} @dt=0x5609ecfea710@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ece40820 <e13298#> {t33} @dt=0x5609ecfebf50@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x5609ecfec030 <e13207#> {t13} @dt=0x5609ecfebf50@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecff9e70 <e13302#> {t34} @dt=0x5609ecfec560@(nw1)
    1:2:2:1:1: VARREF 0x5609ece40940 <e13303#> {t34} @dt=0x5609ecfeacb0@(nw1)  program_counter_multiplexer_jump_memory [RV] <- VAR 0x5609ecfead90 <e13198#> {t9} @dt=0x5609ecfeacb0@(nw1)  program_counter_multiplexer_jump_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ece40a60 <e13301#> {t34} @dt=0x5609ecfec560@(nw1)  program_counter_multiplexer_jump_writeback [LV] => VAR 0x5609ecfec640 <e13210#> {t14} @dt=0x5609ecfec560@(nw1)  program_counter_multiplexer_jump_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecffa310 <e13305#> {t36} @dt=0x5609ecff3390@(nw32)
    1:2:2:1:1: VARREF 0x5609ece40b80 <e13306#> {t36} @dt=0x5609ecfed4a0@(nw32)  ALU_output_memory [RV] <- VAR 0x5609ecfed9a0 <e13213#> {t17} @dt=0x5609ecfed4a0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ece40ca0 <e13304#> {t36} @dt=0x5609ecff3390@(nw32)  ALU_output_writeback [LV] => VAR 0x5609ecff3890 <e13253#> {t23} @dt=0x5609ecff3390@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecffa790 <e13308#> {t37} @dt=0x5609ecff46b0@(nw5)
    1:2:2:1:1: VARREF 0x5609ece40dc0 <e13309#> {t37} @dt=0x5609ecfee790@(nw5)  write_register_memory [RV] <- VAR 0x5609ecfeec90 <e13221#> {t18} @dt=0x5609ecfee790@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed000150 <e13307#> {t37} @dt=0x5609ecff46b0@(nw5)  write_register_writeback [LV] => VAR 0x5609ecff4bb0 <e13261#> {t24} @dt=0x5609ecff46b0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecffabf0 <e13311#> {t38} @dt=0x5609ecff59b0@(nw32)
    1:2:2:1:1: VARREF 0x5609ed000270 <e13312#> {t38} @dt=0x5609ecfefa80@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x5609ecfeff80 <e13229#> {t19} @dt=0x5609ecfefa80@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed000390 <e13310#> {t38} @dt=0x5609ecff59b0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x5609ecff5eb0 <e13269#> {t25} @dt=0x5609ecff59b0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecffb050 <e13314#> {t39} @dt=0x5609ecff6ca0@(nw32)
    1:2:2:1:1: VARREF 0x5609ed0004b0 <e13315#> {t39} @dt=0x5609ecff0d70@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x5609ecff1270 <e13237#> {t20} @dt=0x5609ecff0d70@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed0005d0 <e13313#> {t39} @dt=0x5609ecff6ca0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x5609ecff71a0 <e13277#> {t26} @dt=0x5609ecff6ca0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x5609ecffb4b0 <e13317#> {t40} @dt=0x5609ecff7f90@(nw32)
    1:2:2:1:1: VARREF 0x5609ed0006f0 <e13318#> {t40} @dt=0x5609ecff2060@(nw32)  read_data_memory [RV] <- VAR 0x5609ecff2560 <e13245#> {t21} @dt=0x5609ecff2060@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:2: VARREF 0x5609ed000810 <e13316#> {t40} @dt=0x5609ecff7f90@(nw32)  read_data_writeback [LV] => VAR 0x5609ecff8490 <e13285#> {t27} @dt=0x5609ecff7f90@(nw32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x5609ece0c5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x5609ecec6200 <e2810> {c431} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ecedfb70 <e3252> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ece91930 <e1958> {c177} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ecec6200 <e2810> {c431} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5609ed0253e0 <e13048> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x5609ecf52090 <e5898> {i32} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5609ece91f50 <e1970> {c177} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5609ed04a630 <e13936#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5609ecfbb1c0 <e8022> {q51} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5609ed051440 <e15166#> {g22} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5609ed04ae60 <e14112#> {n19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x5609ecee7280 <e3495> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5609ed062df0 <e16937#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x5609ed04a960 <e13948#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x5609ece91b70 <e1965> {c177} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x5609ecf00230 <e4156> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x5609ed04a3a0 <e13917#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ece41100 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ecf60100 <e6242> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ed0511b0 <e15145#> {g22} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ece4ff20 <e431> {c49} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ece5c2e0 <e717> {c67} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ed04ac00 <e14088#> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ece34bd0 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ed05b940 <e16121#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ece93350 <e2005> {c181} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ecee64f0 <e3470> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ece921a0 <e1977> {c177} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ecf0bc60 <e13365#> {s19} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5609ecee6b10 <e3483> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x5609ed05f510 <e16531#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ece34bd0 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece41100 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4ff20 <e431> {c49} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece5c2e0 <e717> {c67} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece91930 <e1958> {c177} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5609ece91b70 <e1965> {c177} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x5609ece91f50 <e1970> {c177} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5609ece921a0 <e1977> {c177} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece93350 <e2005> {c181} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecec6200 <e2810> {c431} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5609ecedfb70 <e3252> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5609ecee64f0 <e3470> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecee6b10 <e3483> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecee7280 <e3495> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecf00230 <e4156> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x5609ecf52090 <e5898> {i32} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ecf60100 <e6242> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfbb1c0 <e8022> {q51} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ed0253e0 <e13048> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ecf60290 <e13056> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ed02da00 <e13064> {k3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ed030250 <e13072> {l3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x5609ecfe98f0 <e13185#> {t3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfe9d10 <e13188#> {t6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfea200 <e13191#> {t7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfea710 <e13194#> {t8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfeacb0 <e13197#> {t9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfeb330 <e13200#> {t11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfeb940 <e13203#> {t12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfebf50 <e13206#> {t13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfec560 <e13209#> {t14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfed4a0 <e13212#> {t17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfee790 <e13220#> {t18} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfefa80 <e13228#> {t19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff0d70 <e13236#> {t20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff2060 <e13244#> {t21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff3390 <e13252#> {t23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff46b0 <e13260#> {t24} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecff59b0 <e13268#> {t25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff6ca0 <e13276#> {t26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecff7f90 <e13284#> {t27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfdd070 <e13320#> {s3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfdd590 <e13323#> {s4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfddab0 <e13326#> {s5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfde8f0 <e13329#> {s7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfdfb80 <e13337#> {s8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfe0eb0 <e13345#> {s10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfe21e0 <e13353#> {s11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf0bc60 <e13365#> {s19} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfc7950 <e13385#> {r3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc7db0 <e13388#> {r6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc8210 <e13391#> {r7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc86d0 <e13394#> {r8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc8bf0 <e13397#> {r9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc91c0 <e13400#> {r10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc9800 <e13403#> {r12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfc9e20 <e13406#> {r13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfca3e0 <e13409#> {r14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfcaa00 <e13412#> {r15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfcafe0 <e13415#> {r16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfcbf10 <e13418#> {r19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfcd200 <e13426#> {r20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfce4f0 <e13434#> {r21} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfcf7e0 <e13442#> {r22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd0ad0 <e13450#> {r23} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfd1e00 <e13458#> {r25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd30f0 <e13466#> {r26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd43e0 <e13474#> {r27} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd56d0 <e13482#> {r28} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfd6a00 <e13490#> {r29} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa0dc0 <e13529#> {q3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa11e0 <e13532#> {q4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa1600 <e13535#> {q7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa1a60 <e13538#> {q8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa1ec0 <e13541#> {q9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa2420 <e13544#> {q10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa2c40 <e13547#> {q11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa3160 <e13550#> {q12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa3fc0 <e13553#> {q13} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecfa5220 <e13561#> {q14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa6460 <e13569#> {q15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa76a0 <e13577#> {q16} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfa88e0 <e13585#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfa9220 <e13593#> {q18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa97e0 <e13596#> {q20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfa9e00 <e13599#> {q21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfaa3c0 <e13602#> {q22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfaa990 <e13605#> {q23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfaafb0 <e13608#> {q24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfab5c0 <e13611#> {q25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfac480 <e13614#> {q26} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecfad6e0 <e13622#> {q27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfae950 <e13630#> {q28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfafbc0 <e13638#> {q29} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecfb0ec0 <e13646#> {q30} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb1900 <e13654#> {q31} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecfb2840 <e13657#> {q34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb3b30 <e13665#> {q35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb4e60 <e13673#> {q37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecfb6190 <e13681#> {q38} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf98f60 <e13880#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf99480 <e13883#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf999e0 <e13886#> {p6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf947f0 <e13893#> {o3} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5609ecf95970 <e13901#> {o4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04a3a0 <e13917#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04a630 <e13936#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5609ed04a960 <e13948#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5609ecf801c0 <e13962#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf806e0 <e13965#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf80c00 <e13968#> {n5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf81120 <e13971#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf814e0 <e13974#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf82280 <e13977#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf82a60 <e13985#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf831c0 <e13993#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf843d0 <e14001#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf84be0 <e14009#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf853f0 <e14017#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf86660 <e14025#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf86e70 <e14033#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x5609ecf88e00 <e14050#> {n12} @dt=this@(nw32)u[31:0] refdt=0x5609ecf88900(nw32) [31:0]
    3:1:2: RANGE 0x5609ecf88800 <e6999> {n12}
    3:1:2:2: CONST 0x5609ecf88130 <e6995> {n12} @dt=0x5609ece34bd0@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x5609ecf88530 <e6996> {n12} @dt=0x5609ece41100@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x5609ecf88900 <e14044#> {n12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf89b30 <e14052#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf8a260 <e14060#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf8b410 <e14068#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf8c5c0 <e14076#> {n15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04ac00 <e14088#> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed04ae60 <e14112#> {n19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf90430 <e14188#> {n28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf78bd0 <e14235#> {m2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf79950 <e14238#> {m3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf7a290 <e14246#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf7b0f0 <e14249#> {m5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed030660 <e14262#> {l6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ed030ce0 <e14270#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced1df0 <e14307#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecffd170 <e14344#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed0377c0 <e14381#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed037fa0 <e14418#> {l12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed0254e0 <e14472#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ed025740 <e14475#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed025e30 <e14512#> {k8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed02c8a0 <e14549#> {k10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed02ddf0 <e14597#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ed02e050 <e14600#> {k7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ed02e8b0 <e14637#> {k8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ed02f110 <e14674#> {k10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf610f0 <e14722#> {j6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf62310 <e14730#> {j7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf41a30 <e14749#> {i2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf42530 <e14752#> {i3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf437d0 <e14760#> {i4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf44a10 <e14768#> {i5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf45c50 <e14776#> {i6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf46ed0 <e14784#> {i7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf47850 <e14792#> {i8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf47db0 <e14795#> {i9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf48c50 <e14798#> {i10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf495d0 <e14806#> {i11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf49b30 <e14809#> {i12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4a990 <e14812#> {i13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf4b390 <e14820#> {i14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4b9a0 <e14823#> {i15} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4bf70 <e14826#> {i17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4c4c0 <e14829#> {i18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4caa0 <e14832#> {i19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4d0b0 <e14835#> {i20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4d6a0 <e14838#> {i21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf4e590 <e14841#> {i22} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ecf4f8c0 <e14849#> {i23} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ecf501c0 <e14857#> {i26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf505f0 <e14860#> {i27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf38d70 <e15045#> {h3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf39fb0 <e15053#> {h4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf3a930 <e15061#> {h6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf13640 <e15072#> {g3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecf13f40 <e15080#> {g5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf14460 <e15083#> {g6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf14980 <e15086#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf14ea0 <e15089#> {g8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf153c0 <e15092#> {g9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf158e0 <e15095#> {g10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf15e20 <e15098#> {g11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf16c60 <e15101#> {g12} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecf175e0 <e15109#> {g13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf18360 <e15112#> {g17} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecf19480 <e15120#> {g18} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf1a5a0 <e15128#> {g19} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ed0511b0 <e15145#> {g22} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed051440 <e15166#> {g22} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ecf08bf0 <e15913#> {f3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf09110 <e15916#> {f4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ecf09670 <e15919#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609eced1690 <e15926#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609eced27d0 <e15934#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced3a10 <e15942#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced4c90 <e15950#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced5ed0 <e15958#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced7170 <e15966#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609eced82f0 <e15974#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609eced9470 <e15982#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609eceda5f0 <e15990#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecedb770 <e15998#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecedc8f0 <e16006#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ecedda70 <e16014#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ed05b940 <e16121#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ed05f510 <e16531#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5609ed062df0 <e16937#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ecec8200 <e16999#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecec89e0 <e17007#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ecec9c20 <e17015#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece20270 <e17033#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece31030 <e17036#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece32570 <e17039#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece41380 <e17042#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece41b40 <e17050#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece42620 <e17053#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece434a0 <e17061#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece44320 <e17069#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece44b60 <e17077#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece44f80 <e17080#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece45d60 <e17083#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece46fa0 <e17091#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece47840 <e17099#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece47c40 <e17102#> {c29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece489c0 <e17105#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece49b40 <e17113#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4ac80 <e17121#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4bde0 <e17129#> {c36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4cf20 <e17137#> {c37} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece4d780 <e17145#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4dbc0 <e17148#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4dfe0 <e17151#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4e420 <e17154#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4e880 <e17157#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4eca0 <e17160#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4f0a0 <e17163#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4f4a0 <e17166#> {c47} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece4f8a0 <e17169#> {c48} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece505e0 <e17172#> {c49} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ece50e20 <e17180#> {c50} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece51220 <e17183#> {c51} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece51f60 <e17186#> {c56} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece530c0 <e17194#> {c57} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece54200 <e17202#> {c58} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece55320 <e17210#> {c60} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece55a20 <e17218#> {c60} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece58540 <e17320#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece58c40 <e17328#> {c63} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece5b760 <e17430#> {c66} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece5d120 <e17485#> {c68} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5609ece5eee0 <e17540#> {c71} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece60020 <e17548#> {c72} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece61140 <e17556#> {c73} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece62260 <e17564#> {c74} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece633e0 <e17572#> {c75} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece64530 <e17580#> {c76} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece64e80 <e17588#> {c79} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece65340 <e17591#> {c80} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece657b0 <e17594#> {c81} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece66540 <e17597#> {c82} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece66df0 <e17605#> {c83} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece67b80 <e17608#> {c84} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x5609ece68480 <e17616#> {c85} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece688f0 <e17619#> {c86} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece68dd0 <e17622#> {c87} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece69c00 <e17625#> {c90} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6ade0 <e17633#> {c91} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6bf70 <e17641#> {c92} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6d120 <e17649#> {c93} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6e2d0 <e17657#> {c94} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece6f480 <e17665#> {c95} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece70630 <e17673#> {c96} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece717e0 <e17681#> {c97} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece72920 <e17689#> {c98} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece73a70 <e17697#> {c99} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece74bc0 <e17705#> {c100} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece75d80 <e17713#> {c101} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece76670 <e17721#> {c104} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece77400 <e17724#> {c105} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece77d00 <e17732#> {c106} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece78170 <e17735#> {c107} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece78650 <e17738#> {c108} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece78ae0 <e17741#> {c109} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece798c0 <e17744#> {c112} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7aa70 <e17752#> {c113} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7bc20 <e17760#> {c114} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7cdd0 <e17768#> {c115} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7df80 <e17776#> {c116} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece7e8c0 <e17784#> {c119} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece7ed80 <e17787#> {c120} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece7f240 <e17790#> {c121} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece7f700 <e17793#> {c122} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece80530 <e17796#> {c125} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x5609ece816c0 <e17804#> {c126} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece82870 <e17812#> {c127} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece83a20 <e17820#> {c128} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece84bd0 <e17828#> {c129} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece85d80 <e17836#> {c130} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5609ece86600 <e17844#> {c133} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece86a30 <e17847#> {c134} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece86ed0 <e17850#> {c135} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece87360 <e17853#> {c136} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece877f0 <e17856#> {c137} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5609ece88580 <e17859#> {c138} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ece89730 <e17867#> {c139} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5609ece8a030 <e17875#> {c140} @dt=this@(nw1)  logic kwd=logic
