
10. Printing statistics.

=== multiplier32bit_46 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_30                         1
     NR_30_2                         1
     NR_30_30                        1
     customAdder32_0                 1
     customAdder34_1                 1

   Area for cell type \NR_30_30 is unknown!
   Area for cell type \NR_30_2 is unknown!
   Area for cell type \NR_2_30 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder34_1 is unknown!
   Area for cell type \customAdder32_0 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder34_1 ===

   Number of wires:                  3
   Number of wire bits:            102
   Number of public wires:           3
   Number of public wire bits:     102
   Number of ports:                  3
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder34bit      1

   Area for cell type \unsignedBrentKungAdder34bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_30 ===

   Number of wires:                 63
   Number of wire bits:            124
   Number of public wires:          63
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     AndGate                        60
     unsignedBrentKungAdder29bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== unsignedBrentKungAdder34bit ===

   Number of wires:                171
   Number of wire bits:            271
   Number of public wires:         171
   Number of public wire bits:     271
   Number of ports:                  3
   Number of port bits:            103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     BitwisePG                      34
     BlackCell                      27
     GrayCell                       33
     XorGate                        33

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_30_2 ===

   Number of wires:                 63
   Number of wire bits:            124
   Number of public wires:          63
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     AndGate                        60
     unsignedBrentKungAdder29bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== NR_30_30 ===

   Number of wires:               2487
   Number of wire bits:           2604
   Number of public wires:        2487
   Number of public wire bits:    2604
   Number of ports:                  3
   Number of port bits:            120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1713
     AndGate                       900
     FullAdder                     783
     HalfAdder                      29
     unsignedBrentKungAdder58bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder58bit is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder58bit ===

   Number of wires:                311
   Number of wire bits:            483
   Number of public wires:         311
   Number of public wire bits:     483
   Number of ports:                  3
   Number of port bits:            175
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                221
     BitwisePG                      58
     BlackCell                      49
     GrayCell                       57
     XorGate                        57

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== design hierarchy ===

   multiplier32bit_46                1
     NR_2_2                          1
       AndGate                       4
       unsignedBrentKungAdder1bit      1
     NR_2_30                         1
       AndGate                      60
       unsignedBrentKungAdder29bit      1
         BitwisePG                  29
         BlackCell                  21
         GrayCell                   28
         XorGate                    28
     NR_30_2                         1
       AndGate                      60
       unsignedBrentKungAdder29bit      1
         BitwisePG                  29
         BlackCell                  21
         GrayCell                   28
         XorGate                    28
     NR_30_30                        1
       AndGate                     900
       FullAdder                   783
       HalfAdder                    29
       unsignedBrentKungAdder58bit      1
         BitwisePG                  58
         BlackCell                  49
         GrayCell                   57
         XorGate                    57
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder34_1                 1
       unsignedBrentKungAdder34bit      1
         BitwisePG                  34
         BlackCell                  27
         GrayCell                   33
         XorGate                    33

   Number of wires:              15303
   Number of wire bits:          16743
   Number of public wires:       15303
   Number of public wire bits:   16743
   Number of ports:              10150
   Number of port bits:          11249
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5222
     AND2x2_ASAP7_75t_R           1380
     AO21x1_ASAP7_75t_R            321
     MAJx2_ASAP7_75t_R             783
     NAND3xp33_ASAP7_75t_R         783
     NOR3xp33_ASAP7_75t_R          783
     OAI21xp33_ASAP7_75t_R         783
     XOR2xp5_ASAP7_75t_R           389

   Chip area for top module '\multiplier32bit_46': 473.835420
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.43e-04   3.18e-04   3.82e-07   5.61e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.43e-04   3.18e-04   3.82e-07   5.61e-04 100.0%
                          43.3%      56.6%       0.1%
Startpoint: B[0] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
 119.76  119.76 ^ B[0] (in)
  47.36  167.11 ^ M4/uut11/_0_/Y (AND2x2_ASAP7_75t_R)
  31.19  198.30 ^ M4/uut1209/_2_/Y (MAJx2_ASAP7_75t_R)
  27.63  225.93 v M4/uut1209/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.33  268.26 v M4/uut1376/_2_/Y (MAJx2_ASAP7_75t_R)
  32.89  301.15 v M4/uut1515/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  333.84 ^ M4/uut1515/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  369.00 ^ M4/uut1611/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  395.10 v M4/uut1611/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  433.15 v M4/uut1666/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  460.13 ^ M4/uut1666/_5_/Y (OAI21xp33_ASAP7_75t_R)
  26.28  486.41 v M4/uut1712/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.64  517.05 v M4/uut1712/uut63/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.39  547.43 v M4/uut1712/uut58/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.10  572.53 v M4/uut1712/uut136/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46  600.99 v M4/uut1712/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.94  627.93 v M4/uut1712/uut137/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60  653.52 v M4/uut1712/uut65/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.08  677.60 v M4/uut1712/uut138/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.40  707.00 v M4/uut1712/uut66/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.89  734.89 v M4/uut1712/uut139/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.61  760.49 v M4/uut1712/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.08  786.57 v M4/uut1712/uut91/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81  810.38 v M4/uut1712/uut103/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.34  831.72 v M4/uut1712/uut109/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.93  864.66 v M4/uut1712/uut111/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.40  897.06 v M4/uut1712/uut119/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.42  924.48 v M4/uut1712/uut130/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  948.42 v M4/uut1712/uut154/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.34  970.76 ^ M4/uut1712/uut202/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.92 1011.68 ^ adder2/adder_module/uut10/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  37.99 1049.67 ^ adder2/adder_module/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  45.55 1095.22 ^ adder2/adder_module/uut94/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1095.22 ^ P[31] (out)
        1095.22   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1095.22   data arrival time
---------------------------------------------------------
        8904.78   slack (MET)


