
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 200 MT/s
CPU 0 runs traces/SPEC2017/607.cactuBSSN_s-2421B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3587503 heartbeat IPC: 2.78745 cumulative IPC: 2.78745 (Simulation time: 0 hr 20 min 14 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3587503 (Simulation time: 0 hr 20 min 14 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 17286242 heartbeat IPC: 0.729994 cumulative IPC: 0.729994 (Simulation time: 0 hr 42 min 50 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 30919099 heartbeat IPC: 0.733522 cumulative IPC: 0.731754 (Simulation time: 1 hr 5 min 20 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 44537914 heartbeat IPC: 0.734278 cumulative IPC: 0.732593 (Simulation time: 1 hr 28 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 58167476 heartbeat IPC: 0.733699 cumulative IPC: 0.73287 (Simulation time: 1 hr 49 min 30 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 78398983 heartbeat IPC: 0.494279 cumulative IPC: 0.668347 (Simulation time: 2 hr 7 min 23 sec) 
Finished CPU 0 instructions: 50000001 cycles: 74811480 cumulative IPC: 0.668347 (Simulation time: 2 hr 7 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.668347 instructions: 50000001 cycles: 74811480
ITLB TOTAL     ACCESS:    6978021  HIT:    6977961  MISS:         60  HIT %:    99.9991  MISS %: 0.000859843   MPKI: 0.0012
ITLB LOAD TRANSLATION ACCESS:    6978021  HIT:    6977961  MISS:         60  HIT %:    99.9991  MISS %: 0.000859843   MPKI: 0.0012
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 464.267 cycles
ITLB RQ	ACCESS:    8568173	FORWARD:          0	MERGED:    1590140	TO_CACHE:    6978033

DTLB TOTAL     ACCESS:   13436372  HIT:   11217276  MISS:    2219096  HIT %:    83.4844  MISS %:    16.5156   MPKI: 44.3819
DTLB LOAD TRANSLATION ACCESS:   13436372  HIT:   11217276  MISS:    2219096  HIT %:    83.4844  MISS %:    16.5156   MPKI: 44.3819
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.5268 cycles
DTLB RQ	ACCESS:   18899433	FORWARD:          0	MERGED:    5252079	TO_CACHE:   13647354

STLB TOTAL     ACCESS:    2219156  HIT:    2216098  MISS:       3058  HIT %:    99.8622  MISS %:     0.1378   MPKI: 0.06116
STLB LOAD TRANSLATION ACCESS:    2219156  HIT:    2216098  MISS:       3058  HIT %:    99.8622  MISS %:     0.1378   MPKI: 0.06116
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 871.228 cycles
STLB RQ	ACCESS:    2219156	FORWARD:          0	MERGED:          0	TO_CACHE:    2219156

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   18779801  HIT:   14768226  MISS:    4011575  HIT %:    78.6389  MISS %:    21.3611   MPKI: 80.2315
L1D LOAD      ACCESS:   14512328  HIT:   10819862  MISS:    3692466  HIT %:    74.5563  MISS %:    25.4437   MPKI: 73.8493
L1D RFO       ACCESS:    4267473  HIT:    3948364  MISS:     319109  HIT %:    92.5223  MISS %:     7.4777   MPKI: 6.38218
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 60.4218 cycles
L1D RQ	ACCESS:   18616449	FORWARD:          0	MERGED:    4002736	TO_CACHE:   14602586
L1D WQ	ACCESS:    4319716	FORWARD:      11127	MERGED:      22869	TO_CACHE:    4296847

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8010513  HIT:    6920756  MISS:    1089757  HIT %:    86.3959  MISS %:    13.6041   MPKI: 21.7951
L1I LOAD      ACCESS:    8010513  HIT:    6920756  MISS:    1089757  HIT %:    86.3959  MISS %:    13.6041   MPKI: 21.7951
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.4074 cycles
L1I RQ	ACCESS:   12166873	FORWARD:          0	MERGED:    3598700	TO_CACHE:    8568173

BTB TOTAL     ACCESS:     280550  HIT:     262606  MISS:      17944  HIT %:     93.604  MISS %:    6.39601   MPKI: 0.35888
BTB BRANCH_DIRECT_JUMP	ACCESS:      48856  HIT:      48796  MISS:         60
BTB BRANCH_INDIRECT	ACCESS:      10100  HIT:      10021  MISS:         79
BTB BRANCH_CONDITIONAL	ACCESS:     122188  HIT:     121715  MISS:        473
BTB BRANCH_DIRECT_CALL	ACCESS:      49700  HIT:      49036  MISS:        664
BTB BRANCH_INDIRECT_CALL	ACCESS:          3  HIT:          0  MISS:          3
BTB BRANCH_RETURN	ACCESS:      49703  HIT:      33038  MISS:      16665
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5432939  HIT:    5108490  MISS:     324449  HIT %:    94.0281  MISS %:    5.97189   MPKI: 6.48898
L2C LOAD      ACCESS:    4765226  HIT:    4469788  MISS:     295438  HIT %:    93.8001  MISS %:    6.19987   MPKI: 5.90876
L2C DATA LOAD MPKI: 5.87846
L2C INSTRUCTION LOAD MPKI: 0.0303
L2C RFO       ACCESS:     318351  HIT:     293302  MISS:      25049  HIT %:    92.1316  MISS %:    7.86836   MPKI: 0.50098
L2C WRITEBACK ACCESS:     344891  HIT:     344867  MISS:         24  HIT %:     99.993  MISS %: 0.00695872   MPKI: 0.00048
L2C LOAD TRANSLATION ACCESS:       4471  HIT:        533  MISS:       3938  HIT %:    11.9213  MISS %:    88.0787   MPKI: 0.07876
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 558.995 cycles
L2C RQ	ACCESS:    5105803	FORWARD:          0	MERGED:          0	TO_CACHE:    5088048
L2C WQ	ACCESS:     344891	FORWARD:      17755	MERGED:          0	TO_CACHE:     344891

L2C Instructions Evicting Data 1490
L2C Translations Evicting Data 3869
L2C Data Evicting Data 313510
L2C Instructions Evicting Instructions 15
L2C Translations Evicting Instructions 13
L2C Data Evicting Instructions 1638
L2C Instructions Evicting Translations 10
L2C Translations Evicting Translations 56
L2C Data Evicting Translations 3824
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:       3058  HIT:       3058  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 LOAD TRANSLATION ACCESS:       3058  HIT:       3053  MISS:          5  HIT %:    99.8365  MISS %:   0.163506   MPKI: 0.0001
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 LOAD TRANSLATION ACCESS:       3058  HIT:       1588  MISS:       1470  HIT %:    51.9294  MISS %:    48.0706   MPKI: 0.0294
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     357243  HIT:     181091  MISS:     176152  HIT %:    50.6913  MISS %:    49.3087   MPKI: 3.52304
LLC LOAD      ACCESS:     295438  HIT:     144633  MISS:     150805  HIT %:    48.9554  MISS %:    51.0446   MPKI: 3.0161
LLC RFO       ACCESS:      25006  HIT:        333  MISS:      24673  HIT %:    1.33168  MISS %:    98.6683   MPKI: 0.49346
LLC WRITEBACK ACCESS:      32861  HIT:      32820  MISS:         41  HIT %:    99.8752  MISS %:   0.124768   MPKI: 0.00082
LLC LOAD TRANSLATION ACCESS:       3938  HIT:       3305  MISS:        633  HIT %:    83.9259  MISS %:    16.0741   MPKI: 0.01266
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 973.625 cycles
LLC RQ	ACCESS:     324425	FORWARD:          0	MERGED:          0	TO_CACHE:     324382
LLC WQ	ACCESS:      32861	FORWARD:         43	MERGED:          0	TO_CACHE:      32861

LLC Dense regions hint to LLC: 0

RAW hits: 110668
Loads Generated: 18727117
Loads sent to L1D: 18616449
Stores Generated: 4319811
Stores sent to L1D: 4319809
Major fault: 0 Minor fault: 3837
Allocated PAGES: 3837

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      96453  ROW_BUFFER_MISS:      79658
 DBUS_CONGESTED:     195467
 WQ ROW_BUFFER_HIT:      15923  ROW_BUFFER_MISS:      18555  FULL:          0

 AVG_CONGESTED_CYCLE: 128
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 39737439
0banks busy for write cycles: 10078
1banks busy for read cycles: 13317889
1banks busy for write cycles: 2677721
2banks busy for read cycles: 3482322
2banks busy for write cycles: 990229
3banks busy for read cycles: 7243696
3banks busy for write cycles: 1301001
4banks busy for read cycles: 1907972
4banks busy for write cycles: 1464789
5banks busy for read cycles: 1091166
5banks busy for write cycles: 460944
6banks busy for read cycles: 183769
6banks busy for write cycles: 452136
7banks busy for read cycles: 33550
7banks busy for write cycles: 296925
8banks busy for read cycles: 30
8banks busy for write cycles: 159825

CPU 0 Branch Prediction Accuracy: 99.2795% MPKI: 0.0593 Average ROB Occupancy at Mispredict: 17.4462
Branch types
NOT_BRANCH: 49588170 99.1763%
BRANCH_DIRECT_JUMP: 48856 0.097712%
BRANCH_INDIRECT: 10100 0.0202%
BRANCH_CONDITIONAL: 253148 0.506296%
BRANCH_DIRECT_CALL: 49700 0.0994%
BRANCH_INDIRECT_CALL: 3 6e-06%
BRANCH_RETURN: 49703 0.099406%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 3837
