{"vcs1":{"timestamp_begin":1731075339.728630786, "rt":2.96, "ut":1.61, "st":0.28}}
{"vcselab":{"timestamp_begin":1731075342.766387497, "rt":0.99, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731075343.839492527, "rt":0.37, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731075339.111657079}
{"VCS_COMP_START_TIME": 1731075339.111657079}
{"VCS_COMP_END_TIME": 1731075347.427461272}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 335016}}
{"stitch_vcselab": {"peak_mem": 231624}}
