LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY Simple_Processor IS
	PORT
	(
		din	: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
		reset, clk, run	: IN STD_LOGIC;
		done					: BUFFER STD_LOGIC;
		bus_wires			: BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0)
	);
END Simple_Processor;

ARCHITECTURE Beh OF Simple_Processor IS
	
	COMPONENT dec3to8
		PORT
		(
			w					: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
			en					: IN STD_LOGIC;
			y					: OUT STD_LOGIC_VECTOR(0 TO 7)
		);
	END COMPONENT;
	COMPONENT regn
		PORT
		(
			r					: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
			rin, clk			: IN STD_LOGIC;
			q					: BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0)
		);
	END COMPONENT;
	
	SIGNAL rin, rout		: STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL gin, gout, addsub, ain, irin, dinout, high : STD_LOGIC;
	SIGNAL r0, r1, r2, r3, r4, r5, r6, r7, a, g : STD_LOGIC_VECTOR(8 DOWNTO 0);
	SIGNAL ir				: STD_LOGIC_VECTOR(8 DOWNTO 0);
	SIGNAL i					: STD_LOGIC_VECTOR(2 DOWNTO 0);
	SIGNAL xreg, yreg		: STD_LOGIC_VECTOR(0 TO 7);
	TYPE State_type IS (t0, t1, t2, t3);
	SIGNAL tstep_q, tstep_d	: State_type;
	
	
	
	
	
	