## üß± Layout Design 
### Steps to Build Layout

### ‚öôÔ∏è Technology & Simulation Setup

| Parameter | Value / Library |
|------------|----------------|
| PDK | gpdk090 |
| Supply Voltage (VDD) | 1.2 V |
| Channel Length (L) | 0.10 ¬µm |
| NMOS Width (Wn) | 1.0 ¬µm |
| PMOS Width (Wp) | 2.5 ¬µm |
| Output Load Capacitance (CL) | 10 fF |
| Input Source (DC) | analogLib ‚Üí `vdc` |
| Input Source (Transient) | analogLib ‚Üí `vpulse` |
| Ground | analogLib ‚Üí `gnd` |

---

### üß© Step-by-Step Design Flow

#### 1Ô∏è‚É£ Create Library and Schematic

1. Launch Virtuoso  
   ```bash
   virtuoso &
2. Library Manager ‚Üí File ‚Üí New ‚Üí Library
   - Name: cmos_inv_lib
   - Attach to technology: gpdk090

3. Create New Cellview
   - Cell Name: cmos_inverter
   - View: schematic
   - Tool: Composer-Schematic

#### 2Ô∏è‚É£ Place Components
| Component      | Library   | Cell   | View   |
| -------------- | --------- | ------ | ------ |
| PMOS           | gpdk090   | pmos   | symbol |
| NMOS           | gpdk090   | nmos   | symbol |
| VDD source     | analogLib | vdc    | symbol |
| GND            | analogLib | gnd    | symbol |
| Input source   | analogLib | vpulse | symbol |
| Load capacitor | analogLib | cap    | symbol |


#### 3Ô∏è‚É£ Connect the Circuit
| Node     | Connection                                  |
| -------- | ------------------------------------------- |
| **VDD**  | PMOS source, vdc(+)                         |
| **GND**  | NMOS source, vdc(‚Äì), vpulse(‚Äì)              |
| **Vin**  | Both transistor gates, vpulse(+)            |
| **Vout** | Common drain of NMOS & PMOS, connects to CL |

üß† Note:
Ensure PMOS bulk ‚Üí VDD, NMOS bulk ‚Üí GND.

#### 4Ô∏è‚É£ Set Device Parameters
| Device | Width (W) | Length (L) | Multiplier (M) |
| ------ | --------- | ---------- | -------------- |
| NMOS   | 1.0 ¬µm    | 0.10 ¬µm    | 1              |
| PMOS   | 2.5 ¬µm    | 0.10 ¬µm    | 1              |


- Adjust Wp/Wn ‚âà 2.5√ó to balance switching.
- If warning L < 100n appears, set L = 0.10u (PDK limit).

#### 5Ô∏è‚É£ DC Sweep (Voltage Transfer Characteristic)
Input Source: Replace vpulse with vdc temporarily.

1. ADE L ‚Üí Analyses ‚Üí Choose ‚Üí dc
   - Sweep variable: Vin (vdc instance)
   - Range: 0 V ‚Üí 1.2 V
   - Step: 0.01 V

2. Outputs ‚Üí To be Plotted ‚Üí Select on Schematic
   - Select Vout node.
3. Run simulation ‚Üí Observe Vout vs Vin curve (VTC).

‚úÖ Expected behavior:
Smooth transition from Vout = 1.2 V ‚Üí 0 V as Vin increases from 0 V to 1.2 V.

üìà Switching Threshold (Vm):
Point where Vin = Vout (‚âà 0.6 V for balanced design).

#### 6Ô∏è‚É£ Transient Analysis (Dynamic Response)
Input Source: Use vpulse

| Parameter      | Value |
| -------------- | ----- |
| V1             | 0 V   |
| V2             | 1.2 V |
| Delay          | 0 s   |
| Rise Time (tr) | 50 ps |
| Fall Time (tf) | 50 ps |
| Pulse Width    | 5 ns  |
| Period         | 10 ns |


ADE L ‚Üí Analyses ‚Üí Choose ‚Üí tran
- Stop Time = 50 ns
- Add Vin and Vout as outputs
- Run simulation

‚úÖ Expected Waveform:
- Vin: 0 ‚Üî 1.2 V square pulse
- Vout: Complementary inverted waveform

#### 7Ô∏è‚É£ Key Measurements
| Metric             | How to Measure                                            | Typical Result                 |
| ------------------ | --------------------------------------------------------- | ------------------------------ |
| **Vm**             | DC sweep ‚Üí intersection of Vout & Vin                     | ‚âà 0.6 V                        |
| **tPHL / tPLH**    | Time difference (50% VDD crossing) between input & output | ~100 ps‚Äì500 ps (depends on CL) |
| **Rise/Fall time** | Measure 10%‚Äì90% transition                                | Few √ó 10‚Åª¬π‚Å∞ s                  |
| **Noise margins**  | From VTC (optional)                                       | NMH, NML ‚âà 0.4‚Äì0.5 V           |
