// Seed: 2371573429
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge !(id_2)) begin : LABEL_0
    id_2 <= 1'h0 ? id_2 : id_2;
    $display(id_3, id_3);
    if (1)
      #1 begin : LABEL_0$display
        ;
      end
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_4, id_5;
endmodule
