{"sha": "1a23b861078884027c54ddb27438cf08acc9ef20", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWEyM2I4NjEwNzg4ODQwMjdjNTRkZGIyNzQzOGNmMDhhY2M5ZWYyMA==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2010-12-06T14:42:56Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2010-12-06T14:42:56Z"}, "message": "Turn on unaligned SSE load/store for Core i7.\n\n2010-12-06  H.J. Lu  <hongjiu.lu@intel.com>\n\n\t* config/i386/i386.c (m_COREI7): New.\n\t(initial_ix86_tune_features): Turn on\n\tX86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL and\n\tX86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL for Core i7.\n\nFrom-SVN: r167496", "tree": {"sha": "ee10082f5012438ff403b2681f750c11c9add801", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ee10082f5012438ff403b2681f750c11c9add801"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1a23b861078884027c54ddb27438cf08acc9ef20", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1a23b861078884027c54ddb27438cf08acc9ef20", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1a23b861078884027c54ddb27438cf08acc9ef20", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1a23b861078884027c54ddb27438cf08acc9ef20/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "35758e5b0108d43c495b94012a9a71a7eb879a76", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/35758e5b0108d43c495b94012a9a71a7eb879a76", "html_url": "https://github.com/Rust-GCC/gccrs/commit/35758e5b0108d43c495b94012a9a71a7eb879a76"}], "stats": {"total": 12, "additions": 10, "deletions": 2}, "files": [{"sha": "b2d4d6d175aa7762bf77efafbece2b42caee2e07", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1a23b861078884027c54ddb27438cf08acc9ef20/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1a23b861078884027c54ddb27438cf08acc9ef20/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1a23b861078884027c54ddb27438cf08acc9ef20", "patch": "@@ -1,3 +1,10 @@\n+2010-12-06  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/i386/i386.c (m_COREI7): New.\n+\t(initial_ix86_tune_features): Turn on\n+\tX86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL and\n+\tX86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL for Core i7.\n+\n 2010-12-06  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* config.gcc: Allow corei7-avx for --with-arch/--with-cpu."}, {"sha": "e9c14d0d95abac2b040e15418909690801936c5e", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1a23b861078884027c54ddb27438cf08acc9ef20/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1a23b861078884027c54ddb27438cf08acc9ef20/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=1a23b861078884027c54ddb27438cf08acc9ef20", "patch": "@@ -1644,6 +1644,7 @@ const struct processor_costs *ix86_cost = &pentium_cost;\n #define m_CORE2_64  (1<<PROCESSOR_CORE2_64)\n #define m_COREI7_32  (1<<PROCESSOR_COREI7_32)\n #define m_COREI7_64  (1<<PROCESSOR_COREI7_64)\n+#define m_COREI7  (m_COREI7_32 | m_COREI7_64)\n #define m_CORE2I7_32  (m_CORE2_32 | m_COREI7_32)\n #define m_CORE2I7_64  (m_CORE2_64 | m_COREI7_64)\n #define m_CORE2I7  (m_CORE2I7_32 | m_CORE2I7_64)\n@@ -1810,10 +1811,10 @@ static unsigned int initial_ix86_tune_features[X86_TUNE_LAST] = {\n   | m_AMDFAM10 | m_BDVER1,\n \n   /* X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL */\n-  m_AMDFAM10 | m_BDVER1,\n+  m_AMDFAM10 | m_BDVER1 | m_COREI7,\n \n   /* X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL */\n-  m_BDVER1,\n+  m_BDVER1 | m_COREI7,\n \n   /* X86_TUNE_SSE_PACKED_SINGLE_INSN_OPTIMAL */\n   m_BDVER1,"}]}