module partsel_00432(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [30:0] x4;
  wire signed [30:4] x5;
  wire [31:0] x6;
  wire signed [4:25] x7;
  wire [27:2] x8;
  wire signed [30:4] x9;
  wire signed [28:1] x10;
  wire signed [0:24] x11;
  wire [26:7] x12;
  wire [31:7] x13;
  wire [30:1] x14;
  wire [30:6] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:28] p0 = 25970695;
  localparam [2:31] p1 = 454953284;
  localparam signed [0:31] p2 = 470540898;
  localparam [29:1] p3 = 525403377;
  assign x4 = x2[3 + s2 +: 1];
  assign x5 = (ctrl[2] && !ctrl[2] && !ctrl[1] ? x3[18 + s1] : p3);
  assign x6 = x3[27 + s3 +: 8];
  assign x7 = x1[10 + s0];
  assign x8 = x4[9 + s2];
  assign x9 = ((!ctrl[1] || ctrl[2] && ctrl[2] ? ((((x3[20 + s0 +: 2] & p1[10 +: 1]) | (p1 + (x2[18] & x6[12 +: 2]))) | {(x6[13 + s0] | x5[11 +: 4]), p2[18]}) | x1[11 +: 4]) : x8[23 -: 3]) & ((p3[13] & x2[10 +: 3]) ^ x4[23 -: 1]));
  assign x10 = p0[19 -: 1];
  assign x11 = x8[21 + s2 +: 4];
  assign x12 = (!ctrl[1] || !ctrl[3] || ctrl[3] ? (p0[21 + s0 +: 3] | (((!ctrl[0] || !ctrl[2] || !ctrl[0] ? x11 : (p3[31 + s3 +: 1] | p2[11])) ^ (!ctrl[2] || !ctrl[0] && ctrl[0] ? (x1 & ((x10[15 -: 3] + p3[17 + s0 -: 4]) + p2[11 + s1])) : (p1 - p1[16 +: 4]))) | x5[15 -: 1])) : (p1[11 +: 1] | p0[11 + s2]));
  assign x13 = (ctrl[2] && ctrl[0] || !ctrl[2] ? {p0[21], x3[0 + s3 +: 3]} : x0[18]);
  assign x14 = p0;
  assign x15 = p0;
  assign y0 = (p0[22 + s3 -: 8] - p0);
  assign y1 = x3[28 + s2 +: 6];
  assign y2 = x2[16 + s3];
  assign y3 = p3;
endmodule
