$comment
	File created using the following command:
		vcd file Test_Project.msim.vcd -direction
$end
$date
	Sun May 17 14:34:56 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Test_Project_vlg_vec_tst $end
$var reg 1 ! CLK_50M $end
$var wire 1 " CLK_10M $end

$scope module i1 $end
$var wire 1 # gnd $end
$var wire 1 $ vcc $end
$var wire 1 % unknown $end
$var tri1 1 & devclrn $end
$var tri1 1 ' devpor $end
$var tri1 1 ( devoe $end
$var wire 1 ) CLK_50M~input_o $end
$var wire 1 * inst|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 + inst|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 , inst|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 - inst|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 . inst|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 / inst|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 0 inst|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 1 inst|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 2 inst|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 3 inst|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 4 inst|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
0#
1$
x%
1&
1'
1(
0)
x*
x/
x.
x-
x,
x+
x4
x3
x2
x1
x0
$end
#833
1*
#10000
1!
1)
#10833
0*
#20000
0!
0)
#20833
1*
#30000
1!
1)
#30833
0*
#40000
0!
0)
#40833
1*
#50000
1!
1)
#50833
0*
#60000
0!
0)
#60833
1*
#70000
1!
1)
#75416
0*
#80000
0!
0)
#90000
1!
1)
1*
00
01
02
03
04
0.
0-
0,
0+
0/
0"
#100000
0!
0)
0*
#110000
1!
1)
14
1/
1*
1"
#120000
0!
0)
0*
#130000
1!
1)
1*
#140000
0!
0)
0*
#150000
1!
1)
1*
#160000
0!
0)
04
0/
0*
0"
#170000
1!
1)
1*
#180000
0!
0)
0*
#190000
1!
1)
1*
#200000
0!
0)
0*
#210000
1!
1)
14
1/
1*
1"
#220000
0!
0)
0*
#230000
1!
1)
1*
#240000
0!
0)
0*
#250000
1!
1)
1*
#260000
0!
0)
04
0/
0*
0"
#270000
1!
1)
1*
#280000
0!
0)
0*
#290000
1!
1)
1*
#300000
0!
0)
0*
#310000
1!
1)
14
1/
1*
1"
#320000
0!
0)
0*
#330000
1!
1)
1*
#340000
0!
0)
0*
#350000
1!
1)
1*
#360000
0!
0)
04
0/
0*
0"
#370000
1!
1)
1*
#380000
0!
0)
0*
#390000
1!
1)
1*
#400000
0!
0)
0*
#410000
1!
1)
14
1/
1*
1"
#420000
0!
0)
0*
#430000
1!
1)
1*
#440000
0!
0)
0*
#450000
1!
1)
1*
#460000
0!
0)
04
0/
0*
0"
#470000
1!
1)
1*
#480000
0!
0)
0*
#490000
1!
1)
1*
#500000
0!
0)
0*
#510000
1!
1)
14
1/
1*
1"
#520000
0!
0)
0*
#530000
1!
1)
1*
#540000
0!
0)
0*
#550000
1!
1)
1*
#560000
0!
0)
04
0/
0*
0"
#570000
1!
1)
1*
#580000
0!
0)
0*
#590000
1!
1)
1*
#600000
0!
0)
0*
#610000
1!
1)
14
1/
1*
1"
#620000
0!
0)
0*
#630000
1!
1)
1*
#640000
0!
0)
0*
#650000
1!
1)
1*
#660000
0!
0)
04
0/
0*
0"
#670000
1!
1)
1*
#680000
0!
0)
0*
#690000
1!
1)
1*
#700000
0!
0)
0*
#710000
1!
1)
14
1/
1*
1"
#720000
0!
0)
0*
#730000
1!
1)
1*
#740000
0!
0)
0*
#750000
1!
1)
1*
#760000
0!
0)
04
0/
0*
0"
#770000
1!
1)
1*
#780000
0!
0)
0*
#790000
1!
1)
1*
#800000
0!
0)
0*
#810000
1!
1)
14
1/
1*
1"
#820000
0!
0)
0*
#830000
1!
1)
1*
#840000
0!
0)
0*
#850000
1!
1)
1*
#860000
0!
0)
04
0/
0*
0"
#870000
1!
1)
1*
#880000
0!
0)
0*
#890000
1!
1)
1*
#900000
0!
0)
0*
#910000
1!
1)
14
1/
1*
1"
#920000
0!
0)
0*
#930000
1!
1)
1*
#940000
0!
0)
0*
#950000
1!
1)
1*
#960000
0!
0)
04
0/
0*
0"
#970000
1!
1)
1*
#980000
0!
0)
0*
#990000
1!
1)
1*
#1000000
