>1
>2
8
0:40:cdc_synccell_lib_d04gbf00ld0c0_322640367
1:13:d04gbf00ld0c0
2:16:cdc_synccell_lib
3:78:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/ln/d04_ln_core.v
4:3:clk
5:6:clkout
6:8:notifier
7:3:vcc
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
e1b2f3l59682.59700t0;
<4
>5
b4@4l59683knt0;
@5l59684knt0;
@6l59685knt0;
@7l59683knt0;
<5
>6
b3@4l59685x1t0;
@5l59685d1x2t0;
@7l59685x4t0;
<6
>7
c0
<7
<1
>1
>2
7
0:58:cdc_ClockDomainController_lib_ctech_lib_clk_buf_1371842370
1:17:ctech_lib_clk_buf
2:29:cdc_ClockDomainController_lib
3:72:/p/com/eda/intel/ctech/v15ww38d/source/p1273/d04/ln/ctech_lib_clk_buf.sv
4:3:clk
5:6:clkout
6:15:ctech_lib_dcszo
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#1e1b2f3l14.19t0;
<4
>5
b2@4l15knt0;
@5l16knt1;
<5
>6
b2@4l16x1t0;
@5l16d1x2t1;
<6
>7
c1
@6i5l18x3 7 0 8;
<7
<1
>1
>2
7
0:60:cdc_ClockDomainController_lib_pgcb_ctech_clock_buf_924580939
1:20:pgcb_ctech_clock_buf
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:2:ck
5:1:o
6:18:ctech_lib_clk_buf1
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#2e1b2f3l207.215t0;
<4
>5
b2@4l208knt0;
@5l209knt1;
<5
>6
b2@4l209x1t0;
@5l209d1x2t1;
<6
>7
c1
#1@6i5l211x3 6 0 0;
<7
<1
>1
>2
4
0:8:Zin_BUF1
1:4:work
2:3:in0
3:4:out0
<2
>3
2
0:28:7 "wire" "unknown" 0 0 1 0 0
1:32:7 "..VBasic" "unknown" 0 0 1 0 0
<3
>4
#3b1t0;
<4
>5
b2@2knt0;
@3knt1;
<5
>6
b0<6
>7
c0
<7
<1
>1
>2
30
0:40:cdc_synccell_lib_d04hiy23ld0b0_439996625
1:13:d04hiy23ld0b0
2:16:cdc_synccell_lib
3:78:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/ln/d04_ln_core.v
4:3:clk
5:7:clk_buf
6:1:d
7:5:d_buf
8:9:delay_clk
9:7:delay_d
10:8:delay_rb
11:8:delay_si
12:8:delay_ss
13:8:notifier
14:1:o
15:2:o1
16:2:o2
17:2:rb
18:6:rb_buf
19:2:si
20:6:si_buf
21:2:so
22:2:ss
23:6:ss_buf
24:3:vcc
25:5:b_clk
26:3:b_d
27:4:b_rb
28:4:b_si
29:4:b_ss
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#4e1b2f3l68270.68357t0;
<4
>5
b21@4l68271knt0;
@5l68292knt0;
@6l68271knt0;
@7l68293knt0;
@8l68292knt0;
@9l68293knt0;
@10l68296knt0;
@11l68295knt0;
@12l68294knt0;
@13l68273knt0;
@14l68272knt0;
@15l68274knt0;
@16l68274knt0;
@17l68271knt0;
@18l68296knt0;
@19l68271knt0;
@20l68295knt0;
@21l68272knt0;
@22l68271knt0;
@23l68294knt0;
@24l68271knt0;
<5
>6
b8@4l68296x1t0;
@6l68296x3t0;
@19l68296x16t0;
@22l68296x19t0;
@17l68296x14t0;
@14l68296d1x11t0;
@21l68296d1x18t0;
@24l68296x21t0;
<6
>7
c5
#3@25i30l68292;
#3@26i31l68293;
#3@27i34l68296;
#3@28i33l68295;
#3@29i32l68294;
<7
<1
>1
>2
21
0:66:cdc_ClockDomainController_lib_ctech_lib_doublesync_rstb_2089437184
1:25:ctech_lib_doublesync_rstb
2:29:cdc_ClockDomainController_lib
3:80:/p/com/eda/intel/ctech/v15ww38d/source/p1273/d04/ln/ctech_lib_doublesync_rstb.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:10:MIN_PERIOD
8:5:32'b0
9:11:MINUS1_ONLY
10:4:1'b0
11:10:PLUS1_ONLY
12:17:PULSE_WIDTH_CHECK
13:15:SINGLE_BUS_META
14:5:WIDTH
15:5:32'b1
16:3:clk
17:1:d
18:1:o
19:4:rstb
20:18:ctech_lib_dcszo[0]
<2
>3
5
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:121:10 "logic[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#5e1b2f3l14.31t0c8p4v5F0L20T0p6v5F0L16T0p7v8F0L19T1p9v10F0L23T0p11v10F0L22T0p12v5F0L17T0p13v10F0L21T0p14v15F0L18T1;
<4
>5
b4@16l25knt2;
@17l26knt3;
@18l28knt4;
@19l27knt2;
<5
>6
b4@16l28x1t2;
@17l28x2t3;
@19l28x4t2;
@18l28d1x3t4;
<6
>7
c1
#4@20i9l30x3 7 0 28;
<7
<1
>1
>2
10
0:40:cdc_synccell_lib_d04mbn22ld0c7_980859629
1:13:d04mbn22ld0c7
2:16:cdc_synccell_lib
3:78:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/ln/d04_ln_core.v
4:2:d1
5:2:d2
6:8:notifier
7:1:o
8:1:s
9:3:vcc
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#6e1b2f3l81302.81346t0;
<4
>5
b6@4l81303knt0;
@5l81303knt0;
@6l81305knt0;
@7l81305knt0;
@8l81303knt0;
@9l81303knt0;
<5
>6
b5@4l81305x1t0;
@5l81305x2t0;
@8l81305x5t0;
@7l81305d1x4t0;
@9l81305x6t0;
<6
>7
c0
<7
<1
>1
>2
9
0:58:cdc_ClockDomainController_lib_ctech_lib_mux_2to1_223689219
1:18:ctech_lib_mux_2to1
2:29:cdc_ClockDomainController_lib
3:73:/p/com/eda/intel/ctech/v15ww38d/source/p1273/d04/ln/ctech_lib_mux_2to1.sv
4:2:d1
5:2:d2
6:1:o
7:1:s
8:15:ctech_lib_dcszo
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#7e1b2f3l14.21t0;
<4
>5
b4@4l15knt0;
@5l16knt0;
@6l18knt1;
@7l17knt0;
<5
>6
b4@4l18x1t0;
@5l18x2t0;
@7l18x4t0;
@6l18d1x3t1;
<6
>7
c1
#6@8i9l20x3 7 0 16;
<7
<1
>1
>2
19
0:68:cdc_ClockDomainController_lib_pgcb_ctech_doublesync_rstmux_702276850
1:28:pgcb_ctech_doublesync_rstmux
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:11:MINUS1_ONLY
8:4:1'b0
9:10:PLUS1_ONLY
10:17:PULSE_WIDTH_CHECK
11:3:clk
12:5:clr_b
13:1:q
14:6:q_sync
15:12:rst_bypass_b
16:14:rst_bypass_sel
17:26:ctech_lib_doublesync_rstb1
18:19:ctech_lib_mux_2to11
<2
>3
3
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#8e1b2f3l116.152t0c5p4v5F0L119T0p6v5F0L117T0p7v8F0L121T0p9v8F0L120T0p10v5F0L118T0;
<4
>5
b6@11l124knt1;
@12l125knt1;
@13l128knt2;
@14l130knt2;
@15l126knt1;
@16l127knt1;
<5
>6
b5@11l130x1t1;
@12l130x2t1;
@15l130x5t1;
@16l130x6t1;
@13l130d1x3t2;
<6
>7
c2
#5@17i12l138x3 7 0 12;
#7@18i13l145x3 7 0 12;
<7
<1
>1
>2
11
0:36:cdc_synccell_lib_s_gb01_fv_344474540
1:9:s_gb01_fv
2:16:cdc_synccell_lib
3:96:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/primitives/d04_primitive_verilog.v
4:3:ckb
5:2:db
6:8:notifier
7:1:o
8:5:reg_o
9:6:xreg_o
10:18:buf__dummy_id_0_22
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#9e1b2f3l18.29t0;
<4
>5
b6@4l20knt0;
@5l20knt0;
@6l20knt0;
@7l19knt0;
@8l21knt0;
@9l21knt0;
<5
>6
b4@4l21x1t0;
@5l21x2t0;
@7l21d1x4t0;
@6l21x3t0;
<6
>7
c1
#3@10i11l22;
<7
<1
>1
>2
5
0:8:Zin_NOR2
1:4:work
2:3:in0
3:3:in1
4:4:out0
<2
>3
2
0:28:7 "wire" "unknown" 0 0 1 0 0
1:32:7 "..VBasic" "unknown" 0 0 1 0 0
<3
>4
#10b1t0;
<4
>5
b3@2knt0;
@3knt0;
@4knt1;
<5
>6
b0<6
>7
c0
<7
<1
>1
>2
5
0:8:Zin_AND2
1:4:work
2:3:in0
3:3:in1
4:4:out0
<2
>3
2
0:28:7 "wire" "unknown" 0 0 1 0 0
1:32:7 "..VBasic" "unknown" 0 0 1 0 0
<3
>4
#11b1t0;
<4
>5
b3@2knt0;
@3knt0;
@4knt1;
<5
>6
b0<6
>7
c0
<7
<1
>1
>2
18
0:40:cdc_synccell_lib_d04cgc01ld0h0_692744783
1:13:d04cgc01ld0h0
2:16:cdc_synccell_lib
3:78:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/ln/d04_ln_core.v
4:3:clk
5:6:clkout
6:9:delay_clk
7:8:delay_en
8:8:delay_te
9:2:en
10:6:en_int
11:6:lat_en
12:8:notifier
13:2:te
14:3:vcc
15:21:and__dummy_id_0_12358
16:14:g1_s_gb01_fv_1
17:21:nor__dummy_id_0_12356
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#12e1b2f3l12346.12377t0;
<4
>5
b11@4l12347knt0;
@5l12348knt0;
@6l12357knt0;
@7l12356knt0;
@8l12356knt0;
@9l12347knt0;
@10l12356knt0;
@11l12357knt0;
@12l12355knt0;
@13l12347knt0;
@14l12347knt0;
<5
>6
b5@4l12357x1t0;
@9l12357x6t0;
@13l12357x10t0;
@5l12357d1x2t0;
@14l12357x11t0;
<6
>7
c3
#11@15i19l12358;
#9@16i17l12357x3 7 0 12;
#10@17i18l12356;
<7
<1
>1
>2
9
0:62:cdc_ClockDomainController_lib_ctech_lib_clk_gate_te_1432534096
1:21:ctech_lib_clk_gate_te
2:29:cdc_ClockDomainController_lib
3:76:/p/com/eda/intel/ctech/v15ww38d/source/p1273/d04/ln/ctech_lib_clk_gate_te.sv
4:3:clk
5:6:clkout
6:2:en
7:2:te
8:15:ctech_lib_dcszo
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#13e1b2f3l14.20t0;
<4
>5
b4@4l16knt0;
@5l15knt1;
@6l17knt0;
@7l18knt0;
<5
>6
b4@5l18d1x2t1;
@4l18x1t0;
@6l18x3t0;
@7l18x4t0;
<6
>7
c1
#12@8i9l19x3 7 0 16;
<7
<1
>1
>2
9
0:61:cdc_ClockDomainController_lib_pgcb_ctech_clock_gate_253059992
1:21:pgcb_ctech_clock_gate
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:3:clk
5:2:en
6:5:enclk
7:2:te
8:22:ctech_lib_clk_gate_te1
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#14e1b2f3l155.167t0;
<4
>5
b4@4l158knt0;
@5l156knt0;
@6l159knt1;
@7l157knt0;
<5
>6
b4@5l159x2t0;
@7l159x4t0;
@4l159x1t0;
@6l159d1x3t1;
<6
>7
c1
#13@8i9l161x3 7 0 12;
<7
<1
>1
>2
39
0:50:cdc_ClockDomainController_lib_CdcMainCg_2145668677
1:9:CdcMainCg
2:29:cdc_ClockDomainController_lib
3:97:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/ClockDomainController/CdcMainCg.sv
4:18:noprescc_short_clk
5:7:postscc
6:10:nodsync_cg
7:10:cg_en_flop
8:5:nc_ns
9:9:DEF_PWRON
10:5:32'b1
11:11:DSYNC_CG_EN
12:5:32'b0
13:10:FLOP_CG_EN
14:10:INIT_PWRON
15:4:1'b1
16:6:PRESCC
17:5:clock
18:14:fscan_byprst_b
19:16:fscan_clkgenctrl
20:18:fscan_clkgenctrlen
21:15:fscan_clkungate
22:14:fscan_rstbypen
23:6:gclock
24:13:gclock_enable
25:17:gclock_enable_ack
26:19:gclock_enable_final
27:16:ns_on_syncon_ism
28:12:pgcb_reset_b
29:17:pgcb_reset_sync_b
30:27:postscc.nc_fscan_clkgenctrl
31:29:postscc.nc_fscan_clkgenctrlen
32:23:postscc.nc_prescc_clock
33:44:postscc.nodsync_cg.nc_ns.nc_ns_on_syncon_ism
34:12:prescc_clock
35:11:short_clock
36:48:noprescc_short_clk.cts_CDC_ctech_short_clock_buf
37:31:postscc.nodsync_cg.u_gClockGate
38:31:postscc.nodsync_cg.u_pgcbRstMux
<2
>3
5
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:121:10 "logic[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#15e1b2f3l17.298t0C5B4P3S57E62B5P3S156E295B6P3S242E293B7P3S266E268B8P3S288E291c5p9v10F0L18T0p11v12F0L22T0p13v10F0L25T0p14v15F0L48T1p16v12F0L19T0;
<4
>5
b19@17l29knt2;
@18l44knt2;
@19l43knt3;
@20l42knt3;
@21l41knt2;
@22l45knt2;
@23l31knt1;
@24l36knt2;
@25l38knt1;
@26l37knt1;
@27l35knt2;
@28l32knt2;
@29l33knt1;
@30l158knt4;
@31l158knt4;
@32l159knt1;
@33l289knt1;
@34l30knt2;
@35l49knt1;
<5
>6
b14@17l289x1t2;
@34l289x18t2;
@23l289d1x7t1;
@28l289x12t2;
@29l289d1x13t1;
@27l289x11t2;
@24l289x8t2;
@26l289d1x10t1;
@25l289d1x9t1;
@21l289x5t2;
@20l289x4t3;
@19l289x3t3;
@18l289x2t2;
@22l289x6t2;
<6
>7
c3
#2@36i34l58x3 6 0 0;
#14@37i36l281x3 7 0 12;
#8@38i35l256x3 7 0 16;
<7
<1
>1
>2
16
0:62:cdc_ClockDomainController_lib_pgcb_ctech_doublesync_1501498433
1:21:pgcb_ctech_doublesync
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:11:MINUS1_ONLY
8:4:1'b0
9:10:PLUS1_ONLY
10:17:PULSE_WIDTH_CHECK
11:3:clk
12:5:clr_b
13:1:d
14:1:q
15:26:ctech_lib_doublesync_rstb1
<2
>3
3
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#16e1b2f3l62.86t0c5p4v5F0L65T0p6v5F0L63T0p7v8F0L67T0p9v8F0L66T0p10v8F0L64T0;
<4
>5
b4@11l71knt1;
@12l70knt1;
@13l69knt1;
@14l72knt2;
<5
>6
b4@13l72x3t1;
@12l72x2t1;
@11l72x1t1;
@14l72d1x4t2;
<6
>7
c1
#5@15i9l80x3 7 0 12;
<7
<1
>1
>2
16
0:62:cdc_ClockDomainController_lib_pgcb_ctech_doublesync_1040984641
1:21:pgcb_ctech_doublesync
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:11:MINUS1_ONLY
8:4:1'b0
9:10:PLUS1_ONLY
10:17:PULSE_WIDTH_CHECK
11:3:clk
12:5:clr_b
13:1:d
14:1:q
15:26:ctech_lib_doublesync_rstb1
<2
>3
3
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#17e1b2f3l62.86t0c5p4v5F0L65T0p6v5F0L63T0p7v8F0L67T0p9v8F0L66T0p10v5F0L64T0;
<4
>5
b4@11l71knt1;
@12l70knt1;
@13l69knt1;
@14l72knt2;
<5
>6
b4@13l72x3t1;
@12l72x2t1;
@11l72x1t1;
@14l72d1x4t2;
<6
>7
c1
#5@15i9l80x3 7 0 12;
<7
<1
>1
>2
30
0:41:cdc_synccell_lib_d04hiy2cld0b0_1454573699
1:13:d04hiy2cld0b0
2:16:cdc_synccell_lib
3:78:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/ln/d04_ln_core.v
4:3:clk
5:7:clk_buf
6:1:d
7:5:d_buf
8:9:delay_clk
9:7:delay_d
10:9:delay_psb
11:8:delay_si
12:8:delay_ss
13:8:notifier
14:1:o
15:2:o1
16:2:o2
17:3:psb
18:7:psb_buf
19:2:si
20:6:si_buf
21:2:so
22:2:ss
23:6:ss_buf
24:3:vcc
25:5:b_clk
26:3:b_d
27:5:b_psb
28:4:b_si
29:4:b_ss
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#18e1b2f3l68448.68535t0;
<4
>5
b21@4l68449knt0;
@5l68471knt0;
@6l68449knt0;
@7l68472knt0;
@8l68471knt0;
@9l68472knt0;
@10l68475knt0;
@11l68474knt0;
@12l68473knt0;
@13l68452knt0;
@14l68451knt0;
@15l68453knt0;
@16l68453knt0;
@17l68449knt0;
@18l68475knt0;
@19l68449knt0;
@20l68474knt0;
@21l68451knt0;
@22l68449knt0;
@23l68473knt0;
@24l68449knt0;
<5
>6
b8@4l68475x1t0;
@6l68475x3t0;
@19l68475x16t0;
@22l68475x19t0;
@17l68475x14t0;
@14l68475d1x11t0;
@21l68475d1x18t0;
@24l68475x21t0;
<6
>7
c5
#3@25i30l68471;
#3@26i31l68472;
#3@27i34l68475;
#3@28i33l68474;
#3@29i32l68473;
<7
<1
>1
>2
21
0:66:cdc_ClockDomainController_lib_ctech_lib_doublesync_setb_1678217408
1:25:ctech_lib_doublesync_setb
2:29:cdc_ClockDomainController_lib
3:80:/p/com/eda/intel/ctech/v15ww38d/source/p1273/d04/ln/ctech_lib_doublesync_setb.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:10:MIN_PERIOD
8:5:32'b0
9:11:MINUS1_ONLY
10:4:1'b0
11:10:PLUS1_ONLY
12:17:PULSE_WIDTH_CHECK
13:15:SINGLE_BUS_META
14:5:WIDTH
15:5:32'b1
16:3:clk
17:1:d
18:1:o
19:4:setb
20:18:ctech_lib_dcszo[0]
<2
>3
5
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:59:7 "integer" "<zin_internal>" 0 10 32 -2147483648 2147483647
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:121:10 "logic[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#19e1b2f3l14.31t0c8p4v5F0L20T0p6v5F0L16T0p7v8F0L19T1p9v10F0L23T0p11v10F0L22T0p12v5F0L17T0p13v10F0L21T0p14v15F0L18T1;
<4
>5
b4@16l27knt2;
@17l26knt3;
@18l25knt4;
@19l28knt2;
<5
>6
b4@18l28d1x3t4;
@17l28x2t3;
@16l28x1t2;
@19l28x4t2;
<6
>7
c1
#18@20i9l30x3 7 0 28;
<7
<1
>1
>2
16
0:67:cdc_ClockDomainController_lib_pgcb_ctech_doublesync_lpst_1516849709
1:26:pgcb_ctech_doublesync_lpst
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:11:MINUS1_ONLY
8:4:1'b0
9:10:PLUS1_ONLY
10:17:PULSE_WIDTH_CHECK
11:3:clk
12:1:d
13:5:pst_b
14:1:q
15:26:ctech_lib_doublesync_setb1
<2
>3
3
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#20e1b2f3l89.113t0c5p4v5F0L92T0p6v5F0L90T0p7v8F0L94T0p9v8F0L93T0p10v5F0L91T0;
<4
>5
b4@11l98knt1;
@12l96knt1;
@13l97knt1;
@14l99knt2;
<5
>6
b4@12l99x2t1;
@13l99x3t1;
@11l99x1t1;
@14l99d1x4t2;
<6
>7
c1
#19@15i9l107x3 7 0 12;
<7
<1
>1
>2
16
0:66:cdc_ClockDomainController_lib_pgcb_ctech_doublesync_lpst_452644177
1:26:pgcb_ctech_doublesync_lpst
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:11:ENABLE_3TO1
5:4:1'b1
6:16:METASTABILITY_EN
7:11:MINUS1_ONLY
8:4:1'b0
9:10:PLUS1_ONLY
10:17:PULSE_WIDTH_CHECK
11:3:clk
12:1:d
13:5:pst_b
14:1:q
15:26:ctech_lib_doublesync_setb1
<2
>3
3
0:34:7 "bit" "<zin_internal>" 0 0 1 0 0
1:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
2:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#21e1b2f3l89.113t0c5p4v5F0L92T0p6v5F0L90T0p7v8F0L94T0p9v8F0L93T0p10v8F0L91T0;
<4
>5
b4@11l98knt1;
@12l96knt1;
@13l97knt1;
@14l99knt2;
<5
>6
b4@12l99x2t1;
@13l99x3t1;
@11l99x1t1;
@14l99d1x4t2;
<6
>7
c1
#19@15i9l107x3 7 0 12;
<7
<1
>1
>2
9
0:64:cdc_ClockDomainController_lib_pgcb_ctech_mux_2to1_gen_1928479489
1:23:pgcb_ctech_mux_2to1_gen
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:2:d1
5:2:d2
6:1:o
7:1:s
8:19:ctech_lib_mux_2to11
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#22e1b2f3l193.205t0;
<4
>5
b4@4l194knt0;
@5l195knt0;
@6l197knt1;
@7l196knt0;
<5
>6
b4@4l197x1t0;
@5l197x2t0;
@7l197x4t0;
@6l197d1x3t1;
<6
>7
c1
#7@8i9l199x3 7 0 12;
<7
<1
>1
>2
9
0:40:cdc_synccell_lib_d04ann02ln0b0_723600432
1:13:d04ann02ln0b0
2:16:cdc_synccell_lib
3:78:/p/kits/intel/p1273/p1273_1.8.0/stdcells/d04/default/latest/v/ln/d04_ln_core.v
4:1:a
5:1:b
6:8:notifier
7:1:o
8:3:vcc
<2
>3
1
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#23e1b2f3l518.544t0;
<4
>5
b5@4l519knt0;
@5l519knt0;
@6l521knt0;
@7l520knt0;
@8l519knt0;
<5
>6
b4@4l521x1t0;
@5l521x2t0;
@7l521d1x4t0;
@8l521x5t0;
<6
>7
c0
<7
<1
>1
>2
8
0:53:cdc_ClockDomainController_lib_ctech_lib_dq_1616804027
1:12:ctech_lib_dq
2:29:cdc_ClockDomainController_lib
3:67:/p/com/eda/intel/ctech/v15ww38d/source/p1273/d04/ln/ctech_lib_dq.sv
4:1:a
5:1:b
6:1:o
7:15:ctech_lib_dcszo
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#24e1b2f3l14.20t0;
<4
>5
b3@4l15knt0;
@5l16knt0;
@6l17knt1;
<5
>6
b3@4l17x1t0;
@5l17x2t0;
@6l17d1x3t1;
<6
>7
c1
#23@7i7l19x3 7 0 12;
<7
<1
>1
>2
8
0:60:cdc_ClockDomainController_lib_pgcb_ctech_and2_gen_1323430794
1:19:pgcb_ctech_and2_gen
2:29:cdc_ClockDomainController_lib
3:87:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/common/pgcb_ctech_map.sv
4:1:a
5:1:b
6:1:y
7:13:ctech_lib_dq1
<2
>3
2
0:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#25e1b2f3l170.181t0;
<4
>5
b3@4l171knt0;
@5l172knt0;
@6l173knt1;
<5
>6
b3@4l173x1t0;
@5l173x2t0;
@6l173d1x3t1;
<6
>7
c1
#24@7i7l176x3 7 0 8;
<7
<1
>1
>2
176
0:52:cdc_ClockDomainController_lib_CdcMainClock_384432999
1:12:CdcMainClock
2:29:cdc_ClockDomainController_lib
3:100:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/ClockDomainController/CdcMainClock.sv
4:14:no_ism_lock_cg
5:13:AsyncReqXC[0]
6:5:doPok
7:10:gen_locked
8:12:ResetSync[0]
9:17:pg_active_ds_lpst
10:4:AREQ
11:5:32'b1
12:11:CDC_INITIAL
13:4:4'h8
14:11:CG_LOCK_ISM
15:5:32'b0
16:19:CLKACK_NEG_WAIT_DIS
17:9:DEF_DELAY
18:4:4'h3
19:9:DEF_PWRON
20:9:DRIVE_POK
21:11:DSYNC_CG_EN
22:10:FLOP_CG_EN
23:10:INIT_PWRON
24:4:1'b1
25:13:ISM_AGT_IS_NS
26:6:ITBITS
27:6:32'h10
28:6:PRESCC
29:3:RST
30:9:SHIFT_BIT
31:5:16'b1
32:16:assert_clkreq_pg
33:15:boundary_locked
34:17:boundary_locked_c
35:17:boundary_locked_f
36:13:cdc_main_visa
37:14:cdc_restore_pg
38:20:cdcpg_driving_clkreq
39:20:cfg_clkgate_disabled
40:19:cfg_clkgate_holdoff
41:23:cfg_clkreq_ctl_disabled
42:22:cfg_clkreq_off_holdoff
43:26:cfg_clkreq_syncoff_holdoff
44:19:cfg_pwrgate_holdoff
45:10:cfg_update
46:12:cfg_update_q
47:17:cfg_update_toggle
48:6:clkack
49:11:clkack_sync
50:16:clkgate_disabled
51:18:clkgate_disabled_q
52:21:clkgate_disabled_sync
53:15:clkreq_disabled
54:17:clkreq_disabled_q
55:11:clkreq_hold
56:17:clkreq_start_hold
57:30:clkreq_start_hold_ack_main_dis
58:24:clkreq_start_hold_ack_pg
59:30:clkreq_start_hold_ack_syncmain
60:16:clkreqack_equal1
61:5:clock
62:13:current_state
63:13:do_clkreq_off
64:14:do_force_pgate
65:13:do_pgate_lock
66:10:do_syncoff
67:13:domain_locked
68:26:doPok.pok_reset_postscan_b
69:20:fismdfx_clkgate_ovrd
70:25:fismdfx_clkgate_ovrd_sync
71:20:fismdfx_force_clkreq
72:25:fismdfx_force_clkreq_sync
73:15:force_pgate_req
74:29:force_pgate_req_not_pg_active
75:32:force_pgate_req_not_pg_active_pg
76:18:force_pgate_req_pg
77:11:force_ready
78:14:fscan_byprst_b
79:16:fscan_clkgenctrl
80:18:fscan_clkgenctrlen
81:15:fscan_clkungate
82:14:fscan_rstbypen
83:6:gclock
84:16:gclock_ack_async
85:13:gclock_active
86:18:gclock_active_next
87:13:gclock_enable
88:17:gclock_enable_ack
89:19:gclock_enable_block
90:19:gclock_enable_final
91:18:gclock_enable_next
92:10:gclock_req
93:16:gclock_req_async
94:22:gclock_req_async_or_pg
95:24:gclock_req_async_pg_main
96:21:gclock_req_async_sync
97:26:gclock_req_async_sync_bits
98:14:gclock_req_ism
99:15:gclock_req_sync
100:18:gclock_req_sync_pg
101:23:gclock_req_sync_pg_main
102:8:greset_b
103:16:greset_b_prescan
104:10:idle_timer
105:13:initial_delay
106:9:ism_agent
107:10:ism_fabric
108:10:ism_locked
109:12:ism_locked_c
110:13:ism_locked_cg
111:12:ism_locked_f
112:13:ism_locked_pg
113:18:ism_locked_pg_main
114:8:ism_wake
115:25:last_cdcpg_driving_clkreq
116:18:last_current_state
117:19:last_do_force_pgate
118:15:last_gclock_req
119:16:last_pg_disabled
120:15:next_idle_timer
121:10:next_state
122:28:no_ism_lock_cg.nc_syncon_ism
123:8:not_idle
124:16:ns_on_syncon_ism
125:11:pg_disabled
126:16:pgcb_force_rst_b
127:8:pgcb_pok
128:13:pgcb_pok_sync
129:12:pgcb_reset_b
130:17:pgcb_reset_sync_b
131:3:pok
132:10:pok_preout
133:11:pok_reset_b
134:16:pok_reset_sync_b
135:12:prescc_clock
136:14:pwrgate_active
137:17:pwrgate_active_pg
138:16:pwrgate_disabled
139:7:reset_b
140:16:reset_postscan_b
141:12:reset_sync_b
142:10:syncon_ism
143:15:syncon_ism_next
144:13:timer_expired
145:8:timer_on
146:10:unlock_all
147:14:unlock_all_pok
148:16:unlock_domain_pg
149:10:unlock_ism
150:14:unlock_ism_pok
151:34:AsyncReqXC[0].u_gClockReqAsyncSync
152:28:doPok.u_preSyncPokRstScanMux
153:17:doPok.u_resetSync
154:29:pg_active_ds_lpst.u_unlockIsm
155:24:ResetSync[0].u_frcRstAND
156:24:ResetSync[0].u_frcRstMux
157:32:ResetSync[0].u_preSyncRstScanMux
158:21:ResetSync[0].u_rstMux
159:11:u_CdcMainCg
160:12:u_clkackSync
161:18:u_clkgate_dis_sync
162:19:u_clkgate_ovrd_sync
163:17:u_clkreq_dis_sync
164:30:u_clkreq_start_hold_ack_ByPgcb
165:18:u_clkreqHeldByPgcb
166:19:u_force_clkreq_sync
167:16:u_forcePowerGate
168:26:u_forcePowerGateNoPGActive
169:25:u_gclock_req_async_ByPgcb
170:24:u_gclock_req_sync_ByPgcb
171:18:u_ism_lockedByPgcb
172:9:u_pgcbPok
173:19:u_powerGateDisabled
174:16:u_pwrgate_active
175:11:u_unlockAll
<2
>3
12
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:445:8 "CdcState_t" "/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/ClockDomainController/CdcMainClock.sv" 183 0 4  14 "CDC_OFF" "4'b0" "CDC_OFF_PENDING" "4'b1" "CDC_ON" "4'h3" "CDC_CGATE_PENDING" "4'h4" "CDC_CGATE" "4'h5" "CDC_PGATE_PENDING" "4'h6" "CDC_PGATE" "4'h7" "CDC_RESTORE" "4'h8" "CDC_SYNCOFF_PENDING" "4'h9" "CDC_SYNCOFF" "4'ha" "CDC_SYNCON_ISM" "4'hb" "CDC_FORCE_PENDING" "4'hc" "CDC_FORCE_READY" "4'hd" "CDC_ERROR" "4'bx"
2:121:10 "logic[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:36:7 "logic" "<zin_internal>" 0 0 1 0 0
4:124:10 "logic[15:0]" "<zin_internal>" 0 4 1 7 "integer[15:0]" "<zin_internal>" 0 10 32 15 0 7 "logic" "<zin_internal>" 0 0 1 0 0
5:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
6:124:10 "logic[13:0]" "<zin_internal>" 0 4 1 7 "integer[13:0]" "<zin_internal>" 0 10 32 13 0 7 "logic" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
9:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
10:121:10 "logic[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "logic" "<zin_internal>" 0 0 1 0 0
11:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#26e1b2f3l17.812t0C6B4P3S148E153B5P3S422E426B6P3S523E537B7P3S586E589B8P3S725E752B9P3S788E790c15p10v11F0L21T0p12v13F0L247T1p14v15F0L37T0p16v15F0L23T0p17v18F0L666T2p19v11F0L18T0p20v11F0L22T0p21v15F0L32T0p22v11F0L35T0p23v24F0L159T3p25v15F0L27T0p26v27F0L19T0p28v15F0L29T0p29v11F0L20T0p30v31F0L667T4;
<4
>5
b119@32l84knt5;
@33l76knt3;
@34l119knt3;
@35l119knt3;
@36l110knt6;
@37l97knt5;
@38l114knt3;
@39l44knt5;
@40l46knt7;
@41l45knt5;
@42l48knt7;
@43l49knt7;
@44l47knt7;
@45l115knt3;
@46l115knt3;
@47l115knt3;
@48l58knt5;
@49l114knt3;
@50l120knt3;
@51l271knt3;
@52l120knt3;
@53l120knt3;
@54l271knt3;
@55l85knt3;
@56l79knt3;
@57l138knt3;
@58l80knt5;
@59l137knt3;
@60l125knt3;
@61l52knt5;
@62l185knt1;
@63l114knt3;
@64l112knt3;
@65l114knt3;
@66l114knt3;
@67l81knt3;
@68l525knt3;
@69l102knt5;
@70l122knt3;
@71l103knt5;
@72l122knt3;
@73l112knt3;
@74l113knt3;
@75l95knt5;
@76l94knt5;
@77l82knt3;
@78l104knt8;
@79l107knt9;
@80l106knt9;
@81l101knt5;
@82l105knt8;
@83l65knt3;
@84l69knt10;
@85l70knt3;
@86l129knt3;
@87l127knt3;
@88l127knt3;
@89l128knt3;
@90l62knt3;
@91l127knt3;
@92l114knt3;
@93l68knt11;
@94l89knt5;
@95l135knt3;
@96l116knt3;
@97l132knt10;
@98l116knt3;
@99l67knt5;
@100l88knt5;
@101l134knt3;
@102l66knt10;
@103l722knt10;
@104l640knt4;
@105l669knt2;
@106l72knt8;
@107l71knt8;
@108l74knt3;
@109l118knt3;
@110l130knt3;
@111l75knt3;
@112l73knt5;
@113l131knt3;
@114l86knt3;
@115l620knt3;
@116l619knt1;
@117l620knt3;
@118l620knt3;
@119l121knt3;
@120l640knt4;
@121l185knt1;
@122l151knt3;
@123l641knt3;
@124l126knt3;
@125l112knt3;
@126l93knt5;
@127l98knt5;
@128l506knt3;
@129l56knt5;
@130l114knt3;
@131l60knt3;
@132l124knt3;
@133l59knt5;
@134l506knt3;
@135l53knt5;
@136l123knt3;
@137l87knt5;
@138l96knt5;
@139l54knt11;
@140l722knt10;
@141l57knt10;
@142l133knt3;
@143l136knt3;
@144l112knt3;
@145l670knt3;
@146l112knt3;
@147l117knt3;
@148l83knt5;
@149l112knt3;
@150l117knt3;
<5
>6
b52@39l525x8t5;
@41l525x10t5;
@40l525x9t7;
@44l525x13t7;
@42l525x11t7;
@43l525x12t7;
@61l525x30t5;
@135l525x104t5;
@139l525x108t11;
@129l525x98t5;
@141l525d1x110t10;
@48l525x17t5;
@133l525x102t5;
@131l525d1x100t3;
@90l525d1x59t3;
@83l525d1x52t3;
@102l525d1x71t10;
@99l525x68t5;
@93l525x62t11;
@84l525d1x53t10;
@85l525d1x54t3;
@107l525x76t8;
@106l525x75t8;
@112l525x81t5;
@108l525d1x77t3;
@111l525d1x80t3;
@33l525d1x2t3;
@56l525d1x25t3;
@58l525x27t5;
@67l525d1x36t3;
@77l525d1x46t3;
@148l525x117t5;
@32l525x1t5;
@55l525d1x24t3;
@114l525d1x83t3;
@137l525x106t5;
@100l525x69t5;
@94l525x63t5;
@126l525x95t5;
@76l525x45t5;
@75l525x44t5;
@138l525x107t5;
@37l525x6t5;
@127l525x96t5;
@81l525x50t5;
@69l525x38t5;
@71l525x40t5;
@78l525x47t8;
@82l525x51t8;
@80l525x49t9;
@79l525x48t9;
@36l525d1x5t6;
<6
>7
c25
#16@151i189l424x3 7 0 12;
#22@152i190l527x3 7 0 12;
#8@153i191l534x3 7 0 16;
#20@154i196l789x3 7 0 12;
#25@155i194l740x3 7 0 8;
#22@156i195l746x3 7 0 12;
#22@157i192l727x3 7 0 12;
#8@158i193l735x3 7 0 16;
#15@159i172l405x3 7 0 52;
#16@160i173l493x3 7 0 12;
#20@161i185l777x3 7 0 12;
#17@162i186l779x3 7 0 12;
#20@163i184l776x3 7 0 12;
#17@164i175l760x3 7 0 12;
#17@165i182l772x3 7 0 12;
#17@166i187l780x3 7 0 12;
#17@167i180l768x3 7 0 12;
#17@168i181l770x3 7 0 12;
#17@169i177l763x3 7 0 12;
#17@170i176l762x3 7 0 12;
#17@171i178l765x3 7 0 12;
#17@172i174l510x3 7 0 12;
#20@173i183l774x3 7 0 12;
#21@174i188l786x3 7 0 12;
#17@175i179l766x3 7 0 12;
<7
<1
>1
>2
80
0:51:cdc_ClockDomainController_lib_CdcPgClock_1485616276
1:10:CdcPgClock
2:29:cdc_ClockDomainController_lib
3:98:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/ClockDomainController/CdcPgClock.sv
4:15:SyncForDefPwrOn
5:13:AsyncReqXC[0]
6:4:AREQ
7:5:32'b1
8:19:CLKACK_NEG_WAIT_DIS
9:5:32'b0
10:9:DEF_PWRON
11:9:DRIVE_POK
12:19:GCLKREQ_ASYNC_OR_NS
13:10:INIT_PWRON
14:4:1'b1
15:13:RSTR_B4_FORCE
16:18:assert_clkreq_next
17:16:assert_clkreq_pg
18:11:cdc_pg_visa
19:14:cdc_restore_pg
20:19:cdc_restore_pg_next
21:6:clkack
22:9:clkack_pg
23:6:clkreq
24:11:clkreq_hold
25:14:clkreq_hold_pg
26:17:clkreq_start_hold
27:24:clkreq_start_hold_ack_pg
28:20:clkreq_start_hold_pg
29:15:clkreq_start_ok
30:13:domain_locked
31:10:domain_pok
32:13:domain_pok_pg
33:20:fismdfx_force_clkreq
34:23:fismdfx_force_clkreq_pg
35:32:force_pgate_req_not_pg_active_pg
36:18:force_pgate_req_pg
37:23:force_pgate_req_pg_next
38:11:force_ready
39:14:force_ready_pg
40:16:gclock_req_async
41:22:gclock_req_async_or_pg
42:19:gclock_req_async_pg
43:21:gclock_req_async_pg_f
44:26:gclock_req_async_sync_bits
45:15:gclock_req_sync
46:18:gclock_req_sync_pg
47:12:ism_locked_f
48:13:ism_locked_pg
49:8:ism_wake
50:11:ism_wake_pg
51:9:locked_pg
52:8:pgcb_clk
53:16:pgcb_force_rst_b
54:8:pgcb_pok
55:19:pgcb_pwrgate_active
56:12:pgcb_reset_b
57:12:pgcb_restore
58:11:pmc_wake_pg
59:16:pmc_wake_pg_next
60:17:pwrgate_active_pg
61:16:pwrgate_disabled
62:13:pwrgate_force
63:16:pwrgate_pmc_wake
64:13:pwrgate_ready
65:15:restore_wake_pg
66:20:restore_wake_pg_next
67:16:unlock_domain_pg
68:21:unlock_domain_pg_next
69:32:AsyncReqXC[0].u_gClockReqAsyncPG
70:30:SyncForDefPwrOn.u_clkreqHoldPG
71:10:u_clkackPG
72:19:u_clkreqStartHoldPG
73:16:u_dfxForceClkreq
74:19:u_domainIsmLockedPG
75:13:u_domainPokPG
76:12:u_forceRdyPG
77:17:u_gClockReqSyncPG
78:11:u_ismWakePG
79:10:u_lockedPG
<2
>3
6
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
2:121:10 "logic[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
4:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:121:10 "logic[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "logic" "<zin_internal>" 0 0 1 0 0
<3
>4
#27e1b2f3l17.461t0C2B4P3S401E405B5P3S440E444c7p6v7F0L19T0p8v9F0L21T0p10v7F0L18T0p11v7F0L20T0p12v9F0L25T0p13v14F0L85T1p15v9F0L30T0;
<4
>5
b53@16l91knt1;
@17l49knt1;
@18l82knt2;
@19l51knt1;
@20l94knt1;
@21l38knt3;
@22l93knt1;
@23l39knt1;
@24l44knt3;
@25l88knt1;
@26l55knt3;
@27l56knt1;
@28l95knt1;
@29l93knt1;
@30l42knt3;
@31l46knt3;
@32l88knt1;
@33l79knt3;
@34l90knt1;
@35l53knt1;
@36l52knt1;
@37l94knt1;
@38l43knt3;
@39l89knt1;
@40l60knt4;
@41l63knt1;
@42l87knt1;
@43l87knt1;
@44l385knt5;
@45l59knt3;
@46l61knt1;
@47l47knt3;
@48l54knt1;
@49l45knt3;
@50l88knt1;
@51l88knt1;
@52l34knt3;
@53l73knt3;
@54l75knt3;
@55l74knt3;
@56l35knt3;
@57l76knt3;
@58l92knt1;
@59l94knt1;
@60l50knt1;
@61l66knt3;
@62l67knt3;
@63l68knt3;
@64l69knt1;
@65l92knt1;
@66l94knt1;
@67l48knt1;
@68l91knt1;
<5
>6
b33@52l385x37t3;
@56l385x41t3;
@21l385x6t3;
@23l385d1x8t1;
@30l385x15t3;
@38l385x23t3;
@24l385x9t3;
@49l385x34t3;
@31l385x16t3;
@47l385x32t3;
@67l385d1x52t1;
@17l385d1x2t1;
@60l385d1x45t1;
@19l385d1x4t1;
@36l385d1x21t1;
@35l385d1x20t1;
@48l385d1x33t1;
@26l385x11t3;
@27l385d1x12t1;
@45l385x30t3;
@40l385x25t4;
@46l385d1x31t1;
@41l385d1x26t1;
@61l385x46t3;
@62l385x47t3;
@63l385x48t3;
@64l385d1x49t1;
@53l385x38t3;
@55l385x40t3;
@54l385x39t3;
@57l385x42t3;
@33l385x18t3;
@18l385d1x3t2;
<6
>7
c11
#17@69i97l442x3 7 0 12;
#20@70i96l403x3 7 0 12;
#17@71i89l413x3 7 0 12;
#17@72i95l437x3 7 0 12;
#17@73i93l429x3 7 0 12;
#21@74i87l395x3 7 0 12;
#17@75i94l433x3 7 0 12;
#17@76i90l417x3 7 0 12;
#17@77i91l423x3 7 0 12;
#16@78i92l426x3 7 0 12;
#20@79i88l398x3 7 0 12;
<7
<1
>1
>2
82
0:21:ClockDomainController
1:29:cdc_ClockDomainController_lib
2:109:/nfs/fm/disks/fm_pmc_00089/ssing18/PGCB/ip-pwrmisc-tgl/src/rtl/ClockDomainController/ClockDomainController.sv
3:4:AREQ
4:5:32'b1
5:11:CG_LOCK_ISM
6:5:32'b0
7:19:CLKACK_NEG_WAIT_DIS
8:9:DEF_PWRON
9:9:DRIVE_POK
10:11:DSYNC_CG_EN
11:10:FLOP_CG_EN
12:19:GCLKREQ_ASYNC_OR_NS
13:13:ISM_AGT_IS_NS
14:6:ITBITS
15:6:32'h10
16:6:PRESCC
17:3:RST
18:13:RSTR_B4_FORCE
19:16:assert_clkreq_pg
20:15:boundary_locked
21:13:cdc_main_visa
22:11:cdc_pg_visa
23:14:cdc_restore_pg
24:8:cdc_visa
25:20:cfg_clkgate_disabled
26:19:cfg_clkgate_holdoff
27:23:cfg_clkreq_ctl_disabled
28:22:cfg_clkreq_off_holdoff
29:26:cfg_clkreq_syncoff_holdoff
30:19:cfg_pwrgate_holdoff
31:6:clkack
32:6:clkreq
33:11:clkreq_hold
34:17:clkreq_start_hold
35:24:clkreq_start_hold_ack_pg
36:5:clock
37:13:domain_locked
38:20:fismdfx_clkgate_ovrd
39:20:fismdfx_force_clkreq
40:32:force_pgate_req_not_pg_active_pg
41:18:force_pgate_req_pg
42:11:force_ready
43:14:fscan_byprst_b
44:16:fscan_clkgenctrl
45:18:fscan_clkgenctrlen
46:15:fscan_clkungate
47:14:fscan_rstbypen
48:6:gclock
49:16:gclock_ack_async
50:13:gclock_active
51:19:gclock_enable_final
52:16:gclock_req_async
53:22:gclock_req_async_or_pg
54:15:gclock_req_sync
55:18:gclock_req_sync_pg
56:8:greset_b
57:9:ism_agent
58:10:ism_fabric
59:10:ism_locked
60:12:ism_locked_f
61:13:ism_locked_pg
62:8:ism_wake
63:8:pgcb_clk
64:16:pgcb_force_rst_b
65:8:pgcb_pok
66:19:pgcb_pwrgate_active
67:12:pgcb_restore
68:10:pgcb_rst_b
69:3:pok
70:11:pok_reset_b
71:12:prescc_clock
72:17:pwrgate_active_pg
73:16:pwrgate_disabled
74:13:pwrgate_force
75:16:pwrgate_pmc_wake
76:13:pwrgate_ready
77:7:reset_b
78:12:reset_sync_b
79:13:unlock_all_pg
80:14:u_CdcMainClock
81:14:u_CdcPgcbClock
<2
>3
11
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:36:7 "logic" "<zin_internal>" 0 0 1 0 0
2:124:10 "logic[13:0]" "<zin_internal>" 0 4 1 7 "integer[13:0]" "<zin_internal>" 0 10 32 13 0 7 "logic" "<zin_internal>" 0 0 1 0 0
3:121:10 "logic[5:0]" "<zin_internal>" 0 4 1 7 "integer[5:0]" "<zin_internal>" 0 10 32 5 0 7 "logic" "<zin_internal>" 0 0 1 0 0
4:124:10 "logic[23:0]" "<zin_internal>" 0 4 1 7 "integer[23:0]" "<zin_internal>" 0 10 32 23 0 7 "logic" "<zin_internal>" 0 0 1 0 0
5:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
6:123:10 "scalar[3:0]" "<zin_internal>" 0 4 1 7 "integer[3:0]" "<zin_internal>" 0 10 32 3 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
7:123:10 "scalar[2:0]" "<zin_internal>" 0 4 1 7 "integer[2:0]" "<zin_internal>" 0 10 32 2 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:123:10 "scalar[1:0]" "<zin_internal>" 0 4 1 7 "integer[1:0]" "<zin_internal>" 0 10 32 1 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
9:121:10 "logic[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "logic" "<zin_internal>" 0 0 1 0 0
10:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#28b1f2l19.228t0c13p3v4F0L23T0p5v6F0L37T0p7v6F0L106T0p8v4F0L20T0p9v4F0L24T0p10v6F0L32T0p11v4F0L35T0p12v6F0L110T0p13v6F0L25T0p14v15F0L21T0p16v6F0L29T0p17v4F0L22T0p18v6F0L27T0;
<4
>5
b61@19l113knt1;
@20l70knt1;
@21l114knt2;
@22l115knt3;
@23l116knt1;
@24l103knt4;
@25l73knt5;
@26l75knt6;
@27l74knt5;
@28l77knt6;
@29l78knt6;
@30l76knt6;
@31l54knt5;
@32l53knt1;
@33l113knt1;
@34l125knt1;
@35l126knt1;
@36l48knt5;
@37l113knt1;
@38l96knt5;
@39l95knt5;
@40l117knt1;
@41l116knt1;
@42l113knt1;
@43l97knt7;
@44l100knt8;
@45l99knt8;
@46l94knt5;
@47l98knt7;
@48l61knt1;
@49l65knt9;
@50l66knt1;
@51l58knt1;
@52l64knt10;
@53l122knt1;
@54l63knt5;
@55l120knt1;
@56l62knt9;
@57l68knt7;
@58l67knt7;
@59l69knt1;
@60l113knt1;
@61l123knt1;
@62l113knt1;
@63l44knt5;
@64l88knt5;
@65l89knt5;
@66l91knt5;
@67l90knt5;
@68l45knt5;
@69l56knt1;
@70l55knt5;
@71l49knt5;
@72l116knt1;
@73l81knt5;
@74l82knt5;
@75l83knt5;
@76l84knt1;
@77l50knt10;
@78l52knt9;
@79l113knt1;
<5
>6
b43@63x45t5;
@68x50t5;
@36x18t5;
@71x53t5;
@77x59t10;
@78d1x60t9;
@32d1x14t1;
@31x13t5;
@70x52t5;
@69d1x51t1;
@51d1x33t1;
@48d1x30t1;
@56d1x38t9;
@54x36t5;
@52x34t10;
@49d1x31t9;
@50d1x32t1;
@58x40t7;
@57x39t7;
@59d1x41t1;
@20d1x2t1;
@25x7t5;
@27x9t5;
@26x8t6;
@30x12t6;
@28x10t6;
@29x11t6;
@73x55t5;
@74x56t5;
@75x57t5;
@76d1x58t1;
@64x46t5;
@65x47t5;
@67x49t5;
@66x48t5;
@46x28t5;
@39x21t5;
@38x20t5;
@43x25t7;
@47x29t7;
@45x27t8;
@44x26t8;
@24d1x6t4;
<6
>7
c2
#26@80i105l142x3 7 0 204;
#27@81i106l192x3 7 0 128;
<7
<1
