Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan  3 17:16:15 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (2901)
8. checking generated_clocks (0)
9. checking loops (37)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2901)
---------------------------------
 There are 2901 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (37)
----------------------
 There are 37 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.826        0.000                      0                 6886        0.020        0.000                      0                 6886        3.000        0.000                       0                  2909  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 100.000}      200.000         5.000           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         34.826        0.000                      0                   33        0.189        0.000                      0                   33       19.302        0.000                       0                    24  
  o_clk_5mhz_clk_wiz_0          45.023        0.000                      0                 6618        0.037        0.000                      0                 6618       13.360        0.000                       0                  2881  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       34.831        0.000                      0                   33        0.189        0.000                      0                   33       19.302        0.000                       0                    24  
  o_clk_5mhz_clk_wiz_0_1        45.032        0.000                      0                 6618        0.046        0.000                      0                 6618       13.360        0.000                       0                  2881  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         34.826        0.000                      0                   33        0.051        0.000                      0                   33  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          45.023        0.000                      0                 6618        0.020        0.000                      0                 6618  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       34.826        0.000                      0                   33        0.051        0.000                      0                   33  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        45.023        0.000                      0                 6618        0.020        0.000                      0                 6618  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0         93.065        0.000                      0                  235        1.301        0.000                      0                  235  
**async_default**       o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0         93.065        0.000                      0                  235        1.115        0.000                      0                  235  
**async_default**       o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1       93.065        0.000                      0                  235        1.115        0.000                      0                  235  
**async_default**       o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1       93.074        0.000                      0                  235        1.301        0.000                      0                  235  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.826ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.427ns (31.382%)  route 3.120ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.500 f  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=7, routed)           0.999     0.499    debuggerTop/vga_generator/w_vga_y[2]
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.324     0.823 r  debuggerTop/vga_generator/r_y[9]_i_3/O
                         net (fo=1, routed)           0.703     1.526    debuggerTop/vga_generator/r_y[9]_i_3_n_2
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.358     1.884 f  debuggerTop/vga_generator/r_y[9]_i_2/O
                         net (fo=4, routed)           0.844     2.728    debuggerTop/vga_generator/r_y[9]_i_2_n_2
    SLICE_X52Y86         LUT5 (Prop_lut5_I4_O)        0.326     3.054 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.574     3.628    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.576    38.659    
                         clock uncertainty           -0.138    38.521    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.067    38.454    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 34.826    

Slack (MET) :             35.286ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.002ns (25.483%)  route 2.930ns (74.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.267     3.013    debuggerTop/vga_generator/r_y
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X53Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                 35.286    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.855ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.002ns (29.783%)  route 2.362ns (70.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.699     2.446    debuggerTop/vga_generator/r_y
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X53Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 35.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X57Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_x_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.326    debuggerTop/vga_generator/w_vga_x[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 r  debuggerTop/vga_generator/r_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    debuggerTop/vga_generator/r_x[2]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.469    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.320    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/vga_generator/r_x[9]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.120    -0.471    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.148    -0.316    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/vga_generator/r_x[10]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.121    -0.470    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[8]/Q
                         net (fo=7, routed)           0.139    -0.301    debuggerTop/vga_generator/w_vga_x[8]
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/vga_generator/r_x[8]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.121    -0.482    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.310    debuggerTop/vga_generator/w_vga_y[0]
    SLICE_X52Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.092    -0.497    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.763%)  route 0.173ns (48.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.290    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X53Y87         FDCE (Hold_fdce_C_D)         0.092    -0.496    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.266    debuggerTop/vga_generator/w_vga_x[4]
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  debuggerTop/vga_generator/r_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/vga_generator/r_x[4]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.482    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.043    -0.210 r  debuggerTop/vga_generator/r_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    debuggerTop/vga_generator/r_x[3]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.131    -0.472    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=8, routed)           0.197    -0.242    debuggerTop/vga_generator/w_vga_x[5]
    SLICE_X54Y87         LUT4 (Prop_lut4_I1_O)        0.043    -0.199 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[7]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.131    -0.472    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  debuggerTop/vga_generator/r_x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    debuggerTop/vga_generator/r_x[1]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.483    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y17   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X57Y86     debuggerTop/vga_generator/r_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X54Y86     debuggerTop/vga_generator/r_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X55Y86     debuggerTop/vga_generator/r_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y86     debuggerTop/vga_generator/r_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y87     debuggerTop/vga_generator/r_y_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y87     debuggerTop/vga_generator/r_y_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y86     debuggerTop/vga_generator/r_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y86     debuggerTop/vga_generator/r_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X55Y86     debuggerTop/vga_generator/r_x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.023ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        54.180ns  (logic 10.149ns (18.732%)  route 44.031ns (81.268%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.398   153.252    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -153.252    
  -------------------------------------------------------------------
                         slack                                 45.023    

Slack (MET) :             45.189ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        54.016ns  (logic 10.149ns (18.789%)  route 43.867ns (81.211%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.233   153.088    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.185   198.842    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -153.088    
  -------------------------------------------------------------------
                         slack                                 45.189    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.919ns  (logic 9.829ns (18.229%)  route 44.090ns (81.771%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.487   152.991    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -152.991    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.330ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.540   198.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.008    
                         clock uncertainty           -0.185   198.823    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.257    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.257    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.330    

Slack (MET) :             45.339ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.185   198.832    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.339    

Slack (MET) :             45.517ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 10.149ns (18.907%)  route 43.529ns (81.093%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.895   152.750    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.550   198.530    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.018    
                         clock uncertainty           -0.185   198.833    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.267    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.267    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.517    

Slack (MET) :             45.623ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.581ns  (logic 9.829ns (18.344%)  route 43.752ns (81.656%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.149   152.653    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.185   198.842    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -152.653    
  -------------------------------------------------------------------
                         slack                                 45.623    

Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 9.829ns (18.311%)  route 43.849ns (81.689%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=9 LUT5=5 LUT6=30)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          2.254   144.828    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124   144.952 r  debuggerTop/nes/ppu/r_ir[3]_i_4/O
                         net (fo=2, routed)           0.956   145.908    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   146.032 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=2, routed)           0.427   146.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   146.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_4/O
                         net (fo=1, routed)           0.713   147.295    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X60Y111        LUT6 (Prop_lut6_I1_O)        0.124   147.419 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.547   147.966    debuggerTop/nes/cpu2A03/cpu6502/ir/D[3]
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   148.090 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.564   148.655    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[2]
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124   148.779 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_10/O
                         net (fo=2, routed)           0.584   149.363    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X63Y104        LUT6 (Prop_lut6_I4_O)        0.124   149.487 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31__0/O
                         net (fo=1, routed)           0.981   150.467    debuggerTop/debugger/r_nes_data_reg[7]_2
    SLICE_X64Y95         LUT5 (Prop_lut5_I0_O)        0.124   150.591 r  debuggerTop/debugger/blockRam_i_6/O
                         net (fo=16, routed)          2.158   152.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.628   198.608    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.560   199.167    
                         clock uncertainty           -0.185   198.982    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   198.416    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.416    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.673ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.516ns  (logic 10.149ns (18.964%)  route 43.367ns (81.036%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.734   152.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.545   198.525    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.013    
                         clock uncertainty           -0.185   198.828    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.262    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                        -152.588    
  -------------------------------------------------------------------
                         slack                                 45.673    

Slack (MET) :             45.815ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.379ns  (logic 9.829ns (18.414%)  route 43.550ns (81.586%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          2.947   152.451    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.185   198.832    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.451    
  -------------------------------------------------------------------
                         slack                                 45.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.116ns (6.833%)  route 1.582ns (93.167%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.698    -0.465    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.045    -0.420 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3/O
                         net (fo=1, routed)           0.135    -0.285    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.249     0.009    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.185    -0.098    
    SLICE_X63Y106        FDCE (Hold_fdce_C_D)         0.070    -0.028    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.780ns  (logic 0.161ns (9.044%)  route 1.619ns (90.956%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.677    99.513    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X66Y107        LUT4 (Prop_lut4_I0_O)        0.045    99.558 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.268    99.825    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.045    99.870 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_3/O
                         net (fo=5, routed)           0.176   100.046    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[7]_0
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.045   100.091 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000   100.091    debuggerTop/nes/cpu2A03/cpu6502_n_205
    SLICE_X66Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.185    99.903    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.124   100.027    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -100.027    
                         arrival time                         100.091    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.756ns  (logic 0.161ns (9.169%)  route 1.595ns (90.832%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.792    99.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.045    99.673 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_32/O
                         net (fo=2, routed)           0.063    99.736    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]
    SLICE_X67Y116        LUT6 (Prop_lut6_I5_O)        0.045    99.781 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3/O
                         net (fo=11, routed)          0.241   100.022    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3_n_2
    SLICE_X65Y113        LUT5 (Prop_lut5_I3_O)        0.045   100.067 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[0]_i_1/O
                         net (fo=1, routed)           0.000   100.067    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[0]
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.829    99.156    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.712    
                         clock uncertainty            0.185    99.898    
    SLICE_X65Y113        FDCE (Hold_fdce_C_D)         0.099    99.997    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.997    
                         arrival time                         100.067    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.116ns (6.474%)  route 1.676ns (93.526%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.648    -0.516    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y117        LUT6 (Prop_lut6_I3_O)        0.045    -0.471 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=9, routed)           0.529     0.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X58Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.103    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X58Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.825    -0.848    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X58Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.185    -0.106    
    SLICE_X58Y115        FDCE (Hold_fdce_C_D)         0.120     0.014    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.805ns  (logic 0.161ns (8.922%)  route 1.644ns (91.078%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.792    99.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.045    99.673 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_32/O
                         net (fo=2, routed)           0.063    99.736    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]
    SLICE_X67Y116        LUT6 (Prop_lut6_I5_O)        0.045    99.781 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3/O
                         net (fo=11, routed)          0.290   100.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3_n_2
    SLICE_X65Y113        LUT6 (Prop_lut6_I3_O)        0.045   100.116 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_1/O
                         net (fo=1, routed)           0.000   100.116    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[1]
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.829    99.156    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.712    
                         clock uncertainty            0.185    99.898    
    SLICE_X65Y113        FDCE (Hold_fdce_C_D)         0.099    99.997    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.997    
                         arrival time                         100.116    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.719ns  (logic 0.071ns (4.130%)  route 1.648ns (95.870%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.817    99.653    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.045    99.698 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.332   100.030    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X62Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.827    99.155    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.711    
                         clock uncertainty            0.185    99.897    
    SLICE_X62Y113        FDCE (Hold_fdce_C_CE)       -0.012    99.885    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.885    
                         arrival time                         100.030    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.880ns  (logic 0.161ns (8.566%)  route 1.719ns (91.435%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.677    99.513    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X66Y107        LUT4 (Prop_lut4_I0_O)        0.045    99.558 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.268    99.825    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.045    99.870 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_3/O
                         net (fo=5, routed)           0.275   100.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[7]_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.045   100.191 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000   100.191    debuggerTop/nes/cpu2A03/cpu6502_n_206
    SLICE_X66Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X66Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.185    99.903    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.125   100.028    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.028    
                         arrival time                         100.191    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.901ns  (logic 0.161ns (8.471%)  route 1.740ns (91.530%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.652    99.488    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.045    99.533 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_16/O
                         net (fo=1, routed)           0.198    99.731    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_16_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I4_O)        0.045    99.776 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.391   100.167    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5_n_2
    SLICE_X60Y115        LUT6 (Prop_lut6_I4_O)        0.045   100.212 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000   100.212    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X60Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.825    99.152    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X60Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.708    
                         clock uncertainty            0.185    99.894    
    SLICE_X60Y115        FDCE (Hold_fdce_C_D)         0.124   100.018    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                       -100.018    
                         arrival time                         100.212    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.161ns (8.561%)  route 1.720ns (91.439%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.648    -0.516    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y117        LUT6 (Prop_lut6_I3_O)        0.045    -0.471 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=9, routed)           0.408    -0.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X63Y113        LUT6 (Prop_lut6_I1_O)        0.045    -0.018 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_6/O
                         net (fo=1, routed)           0.165     0.147    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_6_n_2
    SLICE_X63Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.192 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.192    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X63Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.827    -0.845    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X63Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.289    
                         clock uncertainty            0.185    -0.103    
    SLICE_X63Y113        FDCE (Hold_fdce_C_D)         0.092    -0.011    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.647%)  route 0.156ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 99.398 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.562    99.398    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y89         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.167    99.565 r  debuggerTop/nes/ppu/r_t_reg[13]/Q
                         net (fo=2, routed)           0.156    99.720    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[13]
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045    99.765 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[13]_i_1/O
                         net (fo=1, routed)           0.000    99.765    debuggerTop/nes/ppu/ppuIncrementX_n_3
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.124    99.560    debuggerTop/nes/ppu/r_v_reg[13]
  -------------------------------------------------------------------
                         required time                        -99.560    
                         arrival time                          99.765    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y8      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y10     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y15     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y21     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y21     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y25     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y106    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y104    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y106    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y106    debuggerTop/nes/ppu/r_oam_reg[40][1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y106    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y102    debuggerTop/nes/ppu/r_oam_reg[41][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y102    debuggerTop/nes/ppu/r_oam_reg[41][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y112    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.427ns (31.382%)  route 3.120ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.500 f  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=7, routed)           0.999     0.499    debuggerTop/vga_generator/w_vga_y[2]
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.324     0.823 r  debuggerTop/vga_generator/r_y[9]_i_3/O
                         net (fo=1, routed)           0.703     1.526    debuggerTop/vga_generator/r_y[9]_i_3_n_2
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.358     1.884 f  debuggerTop/vga_generator/r_y[9]_i_2/O
                         net (fo=4, routed)           0.844     2.728    debuggerTop/vga_generator/r_y[9]_i_2_n_2
    SLICE_X52Y86         LUT5 (Prop_lut5_I4_O)        0.326     3.054 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.574     3.628    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.576    38.659    
                         clock uncertainty           -0.132    38.527    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.067    38.460    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.002ns (25.483%)  route 2.930ns (74.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.267     3.013    debuggerTop/vga_generator/r_y
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.132    38.510    
    SLICE_X53Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.305    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.305    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.481ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.132    38.510    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.305    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.305    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.481    

Slack (MET) :             35.481ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.132    38.510    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.305    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.305    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.481    

Slack (MET) :             35.481ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.132    38.510    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.305    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.305    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.481    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.132    38.511    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.306    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.132    38.511    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.306    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.132    38.511    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.306    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.671ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.132    38.511    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.306    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.671    

Slack (MET) :             35.860ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.002ns (29.783%)  route 2.362ns (70.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.699     2.446    debuggerTop/vga_generator/r_y
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.132    38.511    
    SLICE_X53Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.306    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.306    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 35.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X57Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_x_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.326    debuggerTop/vga_generator/w_vga_x[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 r  debuggerTop/vga_generator/r_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    debuggerTop/vga_generator/r_x[2]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.469    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.320    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/vga_generator/r_x[9]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.120    -0.471    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.148    -0.316    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/vga_generator/r_x[10]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.121    -0.470    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[8]/Q
                         net (fo=7, routed)           0.139    -0.301    debuggerTop/vga_generator/w_vga_x[8]
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/vga_generator/r_x[8]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.121    -0.482    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.310    debuggerTop/vga_generator/w_vga_y[0]
    SLICE_X52Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.092    -0.497    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.763%)  route 0.173ns (48.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.290    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.255    -0.588    
    SLICE_X53Y87         FDCE (Hold_fdce_C_D)         0.092    -0.496    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.266    debuggerTop/vga_generator/w_vga_x[4]
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  debuggerTop/vga_generator/r_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/vga_generator/r_x[4]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.482    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.043    -0.210 r  debuggerTop/vga_generator/r_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    debuggerTop/vga_generator/r_x[3]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.131    -0.472    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=8, routed)           0.197    -0.242    debuggerTop/vga_generator/w_vga_x[5]
    SLICE_X54Y87         LUT4 (Prop_lut4_I1_O)        0.043    -0.199 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[7]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.131    -0.472    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  debuggerTop/vga_generator/r_x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    debuggerTop/vga_generator/r_x[1]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.483    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y17   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X57Y86     debuggerTop/vga_generator/r_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X54Y86     debuggerTop/vga_generator/r_x_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X55Y86     debuggerTop/vga_generator/r_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y86     debuggerTop/vga_generator/r_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y87     debuggerTop/vga_generator/r_y_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X52Y87     debuggerTop/vga_generator/r_y_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y86     debuggerTop/vga_generator/r_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y86     debuggerTop/vga_generator/r_x_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y86     debuggerTop/vga_generator/r_x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X55Y86     debuggerTop/vga_generator/r_x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y87     debuggerTop/vga_generator/r_x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.032ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        54.180ns  (logic 10.149ns (18.732%)  route 44.031ns (81.268%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.398   153.252    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.176   198.850    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.284    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.284    
                         arrival time                        -153.252    
  -------------------------------------------------------------------
                         slack                                 45.032    

Slack (MET) :             45.198ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        54.016ns  (logic 10.149ns (18.789%)  route 43.867ns (81.211%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.233   153.088    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.176   198.851    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.285    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.285    
                         arrival time                        -153.088    
  -------------------------------------------------------------------
                         slack                                 45.198    

Slack (MET) :             45.293ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.919ns  (logic 9.829ns (18.229%)  route 44.090ns (81.771%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.487   152.991    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.176   198.850    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.284    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.284    
                         arrival time                        -152.991    
  -------------------------------------------------------------------
                         slack                                 45.293    

Slack (MET) :             45.339ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.540   198.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.008    
                         clock uncertainty           -0.176   198.832    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.339    

Slack (MET) :             45.348ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.176   198.841    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.348    

Slack (MET) :             45.526ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 10.149ns (18.907%)  route 43.529ns (81.093%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.895   152.750    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.550   198.530    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.018    
                         clock uncertainty           -0.176   198.842    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.526    

Slack (MET) :             45.632ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.581ns  (logic 9.829ns (18.344%)  route 43.752ns (81.656%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.149   152.653    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.176   198.851    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.285    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.285    
                         arrival time                        -152.653    
  -------------------------------------------------------------------
                         slack                                 45.632    

Slack (MET) :             45.675ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 9.829ns (18.311%)  route 43.849ns (81.689%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=9 LUT5=5 LUT6=30)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          2.254   144.828    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124   144.952 r  debuggerTop/nes/ppu/r_ir[3]_i_4/O
                         net (fo=2, routed)           0.956   145.908    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   146.032 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=2, routed)           0.427   146.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   146.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_4/O
                         net (fo=1, routed)           0.713   147.295    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X60Y111        LUT6 (Prop_lut6_I1_O)        0.124   147.419 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.547   147.966    debuggerTop/nes/cpu2A03/cpu6502/ir/D[3]
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   148.090 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.564   148.655    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[2]
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124   148.779 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_10/O
                         net (fo=2, routed)           0.584   149.363    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X63Y104        LUT6 (Prop_lut6_I4_O)        0.124   149.487 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31__0/O
                         net (fo=1, routed)           0.981   150.467    debuggerTop/debugger/r_nes_data_reg[7]_2
    SLICE_X64Y95         LUT5 (Prop_lut5_I0_O)        0.124   150.591 r  debuggerTop/debugger/blockRam_i_6/O
                         net (fo=16, routed)          2.158   152.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.628   198.608    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.560   199.167    
                         clock uncertainty           -0.176   198.991    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   198.425    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.425    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.675    

Slack (MET) :             45.682ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.516ns  (logic 10.149ns (18.964%)  route 43.367ns (81.036%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.734   152.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.545   198.525    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.013    
                         clock uncertainty           -0.176   198.837    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.271    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.271    
                         arrival time                        -152.588    
  -------------------------------------------------------------------
                         slack                                 45.682    

Slack (MET) :             45.824ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.379ns  (logic 9.829ns (18.414%)  route 43.550ns (81.586%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          2.947   152.451    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.176   198.841    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -152.451    
  -------------------------------------------------------------------
                         slack                                 45.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.116ns (6.833%)  route 1.582ns (93.167%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.698    -0.465    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.045    -0.420 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3/O
                         net (fo=1, routed)           0.135    -0.285    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.249     0.009    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.176    -0.107    
    SLICE_X63Y106        FDCE (Hold_fdce_C_D)         0.070    -0.037    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.780ns  (logic 0.161ns (9.044%)  route 1.619ns (90.956%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.677    99.513    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X66Y107        LUT4 (Prop_lut4_I0_O)        0.045    99.558 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.268    99.825    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.045    99.870 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_3/O
                         net (fo=5, routed)           0.176   100.046    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[7]_0
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.045   100.091 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000   100.091    debuggerTop/nes/cpu2A03/cpu6502_n_205
    SLICE_X66Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X66Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.176    99.894    
    SLICE_X66Y106        FDCE (Hold_fdce_C_D)         0.124   100.018    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                       -100.018    
                         arrival time                         100.091    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.756ns  (logic 0.161ns (9.169%)  route 1.595ns (90.832%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.792    99.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.045    99.673 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_32/O
                         net (fo=2, routed)           0.063    99.736    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]
    SLICE_X67Y116        LUT6 (Prop_lut6_I5_O)        0.045    99.781 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3/O
                         net (fo=11, routed)          0.241   100.022    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3_n_2
    SLICE_X65Y113        LUT5 (Prop_lut5_I3_O)        0.045   100.067 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[0]_i_1/O
                         net (fo=1, routed)           0.000   100.067    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[0]
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.829    99.156    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.712    
                         clock uncertainty            0.176    99.889    
    SLICE_X65Y113        FDCE (Hold_fdce_C_D)         0.099    99.988    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.988    
                         arrival time                         100.067    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.116ns (6.474%)  route 1.676ns (93.526%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.648    -0.516    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y117        LUT6 (Prop_lut6_I3_O)        0.045    -0.471 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=9, routed)           0.529     0.058    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X58Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.103    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X58Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.825    -0.848    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X58Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.176    -0.115    
    SLICE_X58Y115        FDCE (Hold_fdce_C_D)         0.120     0.005    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.805ns  (logic 0.161ns (8.922%)  route 1.644ns (91.078%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.792    99.628    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.045    99.673 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_32/O
                         net (fo=2, routed)           0.063    99.736    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]
    SLICE_X67Y116        LUT6 (Prop_lut6_I5_O)        0.045    99.781 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3/O
                         net (fo=11, routed)          0.290   100.071    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[7]_i_3_n_2
    SLICE_X65Y113        LUT6 (Prop_lut6_I3_O)        0.045   100.116 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[1]_i_1/O
                         net (fo=1, routed)           0.000   100.116    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[1]
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.829    99.156    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.712    
                         clock uncertainty            0.176    99.889    
    SLICE_X65Y113        FDCE (Hold_fdce_C_D)         0.099    99.988    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.988    
                         arrival time                         100.116    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.719ns  (logic 0.071ns (4.130%)  route 1.648ns (95.870%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.817    99.653    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X64Y120        LUT6 (Prop_lut6_I0_O)        0.045    99.698 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_1__1/O
                         net (fo=8, routed)           0.332   100.030    debuggerTop/nes/cpu2A03/cpu6502/x/E[0]
    SLICE_X62Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.827    99.155    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X62Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.711    
                         clock uncertainty            0.176    99.888    
    SLICE_X62Y113        FDCE (Hold_fdce_C_CE)       -0.012    99.876    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.876    
                         arrival time                         100.030    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.880ns  (logic 0.161ns (8.566%)  route 1.719ns (91.435%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.677    99.513    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X66Y107        LUT4 (Prop_lut4_I0_O)        0.045    99.558 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.268    99.825    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y106        LUT6 (Prop_lut6_I2_O)        0.045    99.870 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_3/O
                         net (fo=5, routed)           0.275   100.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[7]_0
    SLICE_X66Y104        LUT6 (Prop_lut6_I2_O)        0.045   100.191 r  debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000   100.191    debuggerTop/nes/cpu2A03/cpu6502_n_206
    SLICE_X66Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X66Y104        FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.176    99.894    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.125   100.019    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                       -100.019    
                         arrival time                         100.191    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.901ns  (logic 0.161ns (8.471%)  route 1.740ns (91.530%))
  Logic Levels:           4  (BUFG=1 LUT6=3)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.652    99.488    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.045    99.533 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_16/O
                         net (fo=1, routed)           0.198    99.731    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_16_n_2
    SLICE_X63Y119        LUT6 (Prop_lut6_I4_O)        0.045    99.776 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.391   100.167    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5_n_2
    SLICE_X60Y115        LUT6 (Prop_lut6_I4_O)        0.045   100.212 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000   100.212    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X60Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.825    99.152    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X60Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.708    
                         clock uncertainty            0.176    99.885    
    SLICE_X60Y115        FDCE (Hold_fdce_C_D)         0.124   100.009    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                       -100.009    
                         arrival time                         100.212    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.647%)  route 0.156ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 99.398 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.562    99.398    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y89         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.167    99.565 r  debuggerTop/nes/ppu/r_t_reg[13]/Q
                         net (fo=2, routed)           0.156    99.720    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[13]
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045    99.765 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[13]_i_1/O
                         net (fo=1, routed)           0.000    99.765    debuggerTop/nes/ppu/ppuIncrementX_n_3
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.124    99.560    debuggerTop/nes/ppu/r_v_reg[13]
  -------------------------------------------------------------------
                         required time                        -99.560    
                         arrival time                          99.765    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_debugger_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.569    -0.595    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X67Y98         FDCE                                         r  debuggerTop/mcu_ram/r_debugger_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  debuggerTop/mcu_ram/r_debugger_data_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.300    debuggerTop/debugger/r_debugger_data[1]
    SLICE_X68Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  debuggerTop/debugger/r_tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debuggerTop/debugger/r_tx_byte[1]_i_1_n_2
    SLICE_X68Y98         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.841    -0.832    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[1]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.091    -0.466    debuggerTop/debugger/r_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y8      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y10     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y15     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y21     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y21     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y25     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y106    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y104    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y106    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y106    debuggerTop/nes/ppu/r_oam_reg[40][1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X64Y107    debuggerTop/nes/clockEnable/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y106    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y107    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y102    debuggerTop/nes/ppu/r_oam_reg[41][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X13Y102    debuggerTop/nes/ppu/r_oam_reg[41][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X63Y112    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.826ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.427ns (31.382%)  route 3.120ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.500 f  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=7, routed)           0.999     0.499    debuggerTop/vga_generator/w_vga_y[2]
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.324     0.823 r  debuggerTop/vga_generator/r_y[9]_i_3/O
                         net (fo=1, routed)           0.703     1.526    debuggerTop/vga_generator/r_y[9]_i_3_n_2
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.358     1.884 f  debuggerTop/vga_generator/r_y[9]_i_2/O
                         net (fo=4, routed)           0.844     2.728    debuggerTop/vga_generator/r_y[9]_i_2_n_2
    SLICE_X52Y86         LUT5 (Prop_lut5_I4_O)        0.326     3.054 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.574     3.628    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.576    38.659    
                         clock uncertainty           -0.138    38.521    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.067    38.454    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 34.826    

Slack (MET) :             35.286ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.002ns (25.483%)  route 2.930ns (74.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.267     3.013    debuggerTop/vga_generator/r_y
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X53Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                 35.286    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.855ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.002ns (29.783%)  route 2.362ns (70.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.699     2.446    debuggerTop/vga_generator/r_y
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X53Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 35.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X57Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_x_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.326    debuggerTop/vga_generator/w_vga_x[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 r  debuggerTop/vga_generator/r_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    debuggerTop/vga_generator/r_x[2]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.138    -0.453    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.332    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.320    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/vga_generator/r_x[9]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.120    -0.334    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.148    -0.316    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/vga_generator/r_x[10]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.121    -0.333    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[8]/Q
                         net (fo=7, routed)           0.139    -0.301    debuggerTop/vga_generator/w_vga_x[8]
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/vga_generator/r_x[8]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.121    -0.345    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.310    debuggerTop/vga_generator/w_vga_y[0]
    SLICE_X52Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.092    -0.360    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.763%)  route 0.173ns (48.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.290    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X53Y87         FDCE (Hold_fdce_C_D)         0.092    -0.359    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.266    debuggerTop/vga_generator/w_vga_x[4]
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  debuggerTop/vga_generator/r_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/vga_generator/r_x[4]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.345    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.043    -0.210 r  debuggerTop/vga_generator/r_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    debuggerTop/vga_generator/r_x[3]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.131    -0.335    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=8, routed)           0.197    -0.242    debuggerTop/vga_generator/w_vga_x[5]
    SLICE_X54Y87         LUT4 (Prop_lut4_I1_O)        0.043    -0.199 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[7]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.131    -0.335    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  debuggerTop/vga_generator/r_x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    debuggerTop/vga_generator/r_x[1]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.346    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.023ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        54.180ns  (logic 10.149ns (18.732%)  route 44.031ns (81.268%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.398   153.252    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -153.252    
  -------------------------------------------------------------------
                         slack                                 45.023    

Slack (MET) :             45.189ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        54.016ns  (logic 10.149ns (18.789%)  route 43.867ns (81.211%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.233   153.088    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.185   198.842    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -153.088    
  -------------------------------------------------------------------
                         slack                                 45.189    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.919ns  (logic 9.829ns (18.229%)  route 44.090ns (81.771%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.487   152.991    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -152.991    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.330ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.540   198.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.008    
                         clock uncertainty           -0.185   198.823    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.257    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.257    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.330    

Slack (MET) :             45.339ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.185   198.832    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.339    

Slack (MET) :             45.517ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 10.149ns (18.907%)  route 43.529ns (81.093%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.895   152.750    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.550   198.530    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.018    
                         clock uncertainty           -0.185   198.833    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.267    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.267    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.517    

Slack (MET) :             45.623ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.581ns  (logic 9.829ns (18.344%)  route 43.752ns (81.656%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.149   152.653    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.185   198.842    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -152.653    
  -------------------------------------------------------------------
                         slack                                 45.623    

Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 9.829ns (18.311%)  route 43.849ns (81.689%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=9 LUT5=5 LUT6=30)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          2.254   144.828    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124   144.952 r  debuggerTop/nes/ppu/r_ir[3]_i_4/O
                         net (fo=2, routed)           0.956   145.908    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   146.032 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=2, routed)           0.427   146.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   146.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_4/O
                         net (fo=1, routed)           0.713   147.295    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X60Y111        LUT6 (Prop_lut6_I1_O)        0.124   147.419 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.547   147.966    debuggerTop/nes/cpu2A03/cpu6502/ir/D[3]
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   148.090 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.564   148.655    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[2]
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124   148.779 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_10/O
                         net (fo=2, routed)           0.584   149.363    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X63Y104        LUT6 (Prop_lut6_I4_O)        0.124   149.487 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31__0/O
                         net (fo=1, routed)           0.981   150.467    debuggerTop/debugger/r_nes_data_reg[7]_2
    SLICE_X64Y95         LUT5 (Prop_lut5_I0_O)        0.124   150.591 r  debuggerTop/debugger/blockRam_i_6/O
                         net (fo=16, routed)          2.158   152.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.628   198.608    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.560   199.167    
                         clock uncertainty           -0.185   198.982    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   198.416    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.416    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.673ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.516ns  (logic 10.149ns (18.964%)  route 43.367ns (81.036%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.734   152.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.545   198.525    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.013    
                         clock uncertainty           -0.185   198.828    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.262    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                        -152.588    
  -------------------------------------------------------------------
                         slack                                 45.673    

Slack (MET) :             45.815ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        53.379ns  (logic 9.829ns (18.414%)  route 43.550ns (81.586%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          2.947   152.451    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.185   198.832    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.451    
  -------------------------------------------------------------------
                         slack                                 45.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.647%)  route 0.156ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 99.398 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.562    99.398    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y89         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.167    99.565 r  debuggerTop/nes/ppu/r_t_reg[13]/Q
                         net (fo=2, routed)           0.156    99.720    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[13]
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045    99.765 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[13]_i_1/O
                         net (fo=1, routed)           0.000    99.765    debuggerTop/nes/ppu/ppuIncrementX_n_3
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
                         clock uncertainty            0.185    99.621    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.124    99.745    debuggerTop/nes/ppu/r_v_reg[13]
  -------------------------------------------------------------------
                         required time                        -99.745    
                         arrival time                          99.765    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_debugger_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.569    -0.595    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X67Y98         FDCE                                         r  debuggerTop/mcu_ram/r_debugger_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  debuggerTop/mcu_ram/r_debugger_data_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.300    debuggerTop/debugger/r_debugger_data[1]
    SLICE_X68Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  debuggerTop/debugger/r_tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debuggerTop/debugger/r_tx_byte[1]_i_1_n_2
    SLICE_X68Y98         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.841    -0.832    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[1]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.185    -0.372    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.091    -0.281    debuggerTop/debugger/r_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_debugger_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.563    -0.601    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X67Y100        FDCE                                         r  debuggerTop/mcu_ram/r_debugger_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  debuggerTop/mcu_ram/r_debugger_data_reg[5]/Q
                         net (fo=1, routed)           0.156    -0.304    debuggerTop/debugger/r_debugger_data[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.259 r  debuggerTop/debugger/r_tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debuggerTop/debugger/r_tx_byte[5]_i_1_n_2
    SLICE_X68Y100        FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.835    -0.838    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y100        FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.185    -0.378    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.092    -0.286    debuggerTop/debugger/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.116ns (6.833%)  route 1.582ns (93.167%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.698    -0.465    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.045    -0.420 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3/O
                         net (fo=1, routed)           0.135    -0.285    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.249     0.009    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.185    -0.098    
    SLICE_X63Y106        FDCE (Hold_fdce_C_D)         0.070    -0.028    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.377ns  (logic 0.192ns (50.993%)  route 0.185ns (49.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.185    99.726    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X58Y104        LUT5 (Prop_lut5_I2_O)        0.046    99.772 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    99.772    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[3]
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.135    99.729    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.729    
                         arrival time                          99.772    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.634%)  route 0.156ns (45.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X61Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/Q
                         net (fo=2, routed)           0.156    99.698    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[7]
    SLICE_X61Y104        LUT4 (Prop_lut4_I1_O)        0.042    99.740 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[7]_i_2/O
                         net (fo=1, routed)           0.000    99.740    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[7]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X61Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.238    99.396    
                         clock uncertainty            0.185    99.581    
    SLICE_X61Y104        FDRE (Hold_fdre_C_D)         0.112    99.693    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.693    
                         arrival time                          99.740    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_x_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.332ns  (logic 0.231ns (69.490%)  route 0.101ns (30.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.563    99.399    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y91         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDPE (Prop_fdpe_C_Q)         0.133    99.532 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.101    99.633    debuggerTop/nes/ppu/r_video_x_reg_n_2_[3]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.098    99.731 r  debuggerTop/nes/ppu/r_video_x[4]_i_1/O
                         net (fo=1, routed)           0.000    99.731    debuggerTop/nes/ppu/r_video_x[4]_i_1_n_2
    SLICE_X53Y91         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    99.160    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y91         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.239    99.399    
                         clock uncertainty            0.185    99.584    
    SLICE_X53Y91         FDPE (Hold_fdpe_C_D)         0.099    99.683    debuggerTop/nes/ppu/r_video_x_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.683    
                         arrival time                          99.731    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_id_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_nes_reset_n_reg/D
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/debugger/r_value_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/debugger/r_value_id_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.298    debuggerTop/debugger/r_value_id_reg[1]_0[0]
    SLICE_X69Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  debuggerTop/debugger/r_nes_reset_n_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/values/r_nes_reset_n_reg_1
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.840    -0.833    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.185    -0.395    
    SLICE_X69Y96         FDPE (Hold_fdpe_C_D)         0.091    -0.304    debuggerTop/values/r_nes_reset_n_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.375ns  (logic 0.191ns (50.999%)  route 0.184ns (49.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.184    99.725    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X58Y104        LUT6 (Prop_lut6_I4_O)        0.045    99.770 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    99.770    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[4]
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.125    99.719    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.719    
                         arrival time                          99.770    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.863%)  route 0.185ns (49.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.185    99.726    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.045    99.771 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    99.771    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[2]
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.124    99.718    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.718    
                         arrival time                          99.771    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.826ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.427ns (31.382%)  route 3.120ns (68.618%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.419    -0.500 f  debuggerTop/vga_generator/r_y_reg[2]/Q
                         net (fo=7, routed)           0.999     0.499    debuggerTop/vga_generator/w_vga_y[2]
    SLICE_X52Y86         LUT4 (Prop_lut4_I3_O)        0.324     0.823 r  debuggerTop/vga_generator/r_y[9]_i_3/O
                         net (fo=1, routed)           0.703     1.526    debuggerTop/vga_generator/r_y[9]_i_3_n_2
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.358     1.884 f  debuggerTop/vga_generator/r_y[9]_i_2/O
                         net (fo=4, routed)           0.844     2.728    debuggerTop/vga_generator/r_y[9]_i_2_n_2
    SLICE_X52Y86         LUT5 (Prop_lut5_I4_O)        0.326     3.054 r  debuggerTop/vga_generator/r_y[3]_i_1/O
                         net (fo=1, routed)           0.574     3.628    debuggerTop/vga_generator/r_y[3]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.576    38.659    
                         clock uncertainty           -0.138    38.521    
    SLICE_X52Y86         FDCE (Setup_fdce_C_D)       -0.067    38.454    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                 34.826    

Slack (MET) :             35.286ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.002ns (25.483%)  route 2.930ns (74.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.267     3.013    debuggerTop/vga_generator/r_y
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X53Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                 35.286    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[3]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[3]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.002ns (26.771%)  route 2.741ns (73.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 38.083 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          1.078     2.824    debuggerTop/vga_generator/r_y
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.499    38.083    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.559    38.642    
                         clock uncertainty           -0.138    38.504    
    SLICE_X52Y86         FDCE (Setup_fdce_C_CE)      -0.205    38.299    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.299    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[0]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[10]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[10]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.666ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.002ns (28.197%)  route 2.552ns (71.803%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.889     2.635    debuggerTop/vga_generator/r_y
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X52Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                 35.666    

Slack (MET) :             35.855ns  (required time - arrival time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.002ns (29.783%)  route 2.362ns (70.217%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.084 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.621    -0.919    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.518    -0.401 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.827     0.427    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT5 (Prop_lut5_I2_O)        0.153     0.580 f  debuggerTop/vga_generator/r_x[8]_i_2/O
                         net (fo=5, routed)           0.836     1.415    debuggerTop/vga_generator/r_x[8]_i_2_n_2
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.331     1.746 r  debuggerTop/vga_generator/r_y[10]_i_1/O
                         net (fo=11, routed)          0.699     2.446    debuggerTop/vga_generator/r_y
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          1.500    38.084    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.559    38.643    
                         clock uncertainty           -0.138    38.505    
    SLICE_X53Y87         FDCE (Setup_fdce_C_CE)      -0.205    38.300    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 35.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X57Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_x_reg[0]/Q
                         net (fo=8, routed)           0.137    -0.326    debuggerTop/vga_generator/w_vga_x[0]
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.045    -0.281 r  debuggerTop/vga_generator/r_x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    debuggerTop/vga_generator/r_x[2]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.138    -0.453    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.332    debuggerTop/vga_generator/r_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.144    -0.320    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.275 r  debuggerTop/vga_generator/r_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    debuggerTop/vga_generator/r_x[9]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.120    -0.334    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X55Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_x_reg[6]/Q
                         net (fo=8, routed)           0.148    -0.316    debuggerTop/vga_generator/w_vga_x[6]
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.271 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    debuggerTop/vga_generator/r_x[10]
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.121    -0.333    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[8]/Q
                         net (fo=7, routed)           0.139    -0.301    debuggerTop/vga_generator/w_vga_x[8]
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  debuggerTop/vga_generator/r_x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debuggerTop/vga_generator/r_x[8]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.121    -0.345    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=8, routed)           0.152    -0.310    debuggerTop/vga_generator/w_vga_y[0]
    SLICE_X52Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.265 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.829    -0.844    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.138    -0.452    
    SLICE_X52Y86         FDCE (Hold_fdce_C_D)         0.092    -0.360    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.763%)  route 0.173ns (48.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.560    -0.604    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X52Y86         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.173    -0.290    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.045    -0.245 r  debuggerTop/vga_generator/r_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    debuggerTop/vga_generator/r_y[6]_i_1_n_2
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X53Y87         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.255    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X53Y87         FDCE (Hold_fdce_C_D)         0.092    -0.359    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[4]/Q
                         net (fo=5, routed)           0.173    -0.266    debuggerTop/vga_generator/w_vga_x[4]
    SLICE_X56Y86         LUT5 (Prop_lut5_I0_O)        0.045    -0.221 r  debuggerTop/vga_generator/r_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    debuggerTop/vga_generator/r_x[4]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.121    -0.345    debuggerTop/vga_generator/r_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.043    -0.210 r  debuggerTop/vga_generator/r_x[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    debuggerTop/vga_generator/r_x[3]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.131    -0.335    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[5]/Q
                         net (fo=8, routed)           0.197    -0.242    debuggerTop/vga_generator/w_vga_x[5]
    SLICE_X54Y87         LUT4 (Prop_lut4_I1_O)        0.043    -0.199 r  debuggerTop/vga_generator/r_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    debuggerTop/vga_generator/r_x[7]
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X54Y87         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.131    -0.335    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.561    -0.603    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.439 r  debuggerTop/vga_generator/r_x_reg[1]/Q
                         net (fo=7, routed)           0.186    -0.253    debuggerTop/vga_generator/w_vga_x[1]
    SLICE_X56Y86         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  debuggerTop/vga_generator/r_x[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    debuggerTop/vga_generator/r_x[1]
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=22, routed)          0.830    -0.843    debuggerTop/vga_generator/r_y_reg[10]_0
    SLICE_X56Y86         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.138    -0.466    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120    -0.346    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.023ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        54.180ns  (logic 10.149ns (18.732%)  route 44.031ns (81.268%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.398   153.252    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -153.252    
  -------------------------------------------------------------------
                         slack                                 45.023    

Slack (MET) :             45.189ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        54.016ns  (logic 10.149ns (18.789%)  route 43.867ns (81.211%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.233   153.088    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.185   198.842    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -153.088    
  -------------------------------------------------------------------
                         slack                                 45.189    

Slack (MET) :             45.284ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.919ns  (logic 9.829ns (18.229%)  route 44.090ns (81.771%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 198.546 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.487   152.991    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.567   198.546    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.027    
                         clock uncertainty           -0.185   198.841    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.275    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.275    
                         arrival time                        -152.991    
  -------------------------------------------------------------------
                         slack                                 45.284    

Slack (MET) :             45.330ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 198.520 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.540   198.520    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.008    
                         clock uncertainty           -0.185   198.823    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.257    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.257    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.330    

Slack (MET) :             45.339ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.854ns  (logic 10.149ns (18.845%)  route 43.705ns (81.155%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          3.072   152.926    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.185   198.832    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.926    
  -------------------------------------------------------------------
                         slack                                 45.339    

Slack (MET) :             45.517ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 10.149ns (18.907%)  route 43.529ns (81.093%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.895   152.750    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.550   198.530    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.018    
                         clock uncertainty           -0.185   198.833    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.267    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.267    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.517    

Slack (MET) :             45.623ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.581ns  (logic 9.829ns (18.344%)  route 43.752ns (81.656%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 198.547 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          3.149   152.653    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.568   198.547    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.028    
                         clock uncertainty           -0.185   198.842    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.276    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.276    
                         arrival time                        -152.653    
  -------------------------------------------------------------------
                         slack                                 45.623    

Slack (MET) :             45.666ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.678ns  (logic 9.829ns (18.311%)  route 43.849ns (81.689%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=9 LUT5=5 LUT6=30)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          2.254   144.828    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X41Y104        LUT5 (Prop_lut5_I4_O)        0.124   144.952 r  debuggerTop/nes/ppu/r_ir[3]_i_4/O
                         net (fo=2, routed)           0.956   145.908    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[3]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.124   146.032 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=2, routed)           0.427   146.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2_n_2
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.124   146.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_4/O
                         net (fo=1, routed)           0.713   147.295    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X60Y111        LUT6 (Prop_lut6_I1_O)        0.124   147.419 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_2/O
                         net (fo=6, routed)           0.547   147.966    debuggerTop/nes/cpu2A03/cpu6502/ir/D[3]
    SLICE_X63Y109        LUT5 (Prop_lut5_I0_O)        0.124   148.090 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.564   148.655    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[2]
    SLICE_X63Y106        LUT4 (Prop_lut4_I3_O)        0.124   148.779 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_10/O
                         net (fo=2, routed)           0.584   149.363    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X63Y104        LUT6 (Prop_lut6_I4_O)        0.124   149.487 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_31__0/O
                         net (fo=1, routed)           0.981   150.467    debuggerTop/debugger/r_nes_data_reg[7]_2
    SLICE_X64Y95         LUT5 (Prop_lut5_I0_O)        0.124   150.591 r  debuggerTop/debugger/blockRam_i_6/O
                         net (fo=16, routed)          2.158   152.749    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.628   198.608    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.560   199.167    
                         clock uncertainty           -0.185   198.982    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   198.416    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.416    
                         arrival time                        -152.750    
  -------------------------------------------------------------------
                         slack                                 45.666    

Slack (MET) :             45.673ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.516ns  (logic 10.149ns (18.964%)  route 43.367ns (81.036%))
  Logic Levels:           56  (LUT2=6 LUT3=5 LUT4=10 LUT5=4 LUT6=31)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 198.525 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.118   146.595 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[2]_i_3__0/O
                         net (fo=2, routed)           0.325   146.920    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_2
    SLICE_X62Y112        LUT6 (Prop_lut6_I2_O)        0.326   147.246 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.501   147.747    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][0]
    SLICE_X64Y110        LUT5 (Prop_lut5_I1_O)        0.124   147.871 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.594   148.465    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[2][0]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   148.589 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_9/O
                         net (fo=3, routed)           0.445   149.033    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X66Y105        LUT6 (Prop_lut6_I0_O)        0.124   149.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_26/O
                         net (fo=1, routed)           0.573   149.730    debuggerTop/values/w_nes_ram_address[10]
    SLICE_X66Y102        LUT6 (Prop_lut6_I1_O)        0.124   149.854 r  debuggerTop/values/blockRam_i_7/O
                         net (fo=16, routed)          2.734   152.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.545   198.525    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.488   199.013    
                         clock uncertainty           -0.185   198.828    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.262    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                        -152.588    
  -------------------------------------------------------------------
                         slack                                 45.673    

Slack (MET) :             45.815ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        53.379ns  (logic 9.829ns (18.414%)  route 43.550ns (81.586%))
  Logic Levels:           55  (LUT2=6 LUT3=5 LUT4=10 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 99.072 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.612    99.072    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114        FDCE (Prop_fdce_C_Q)         0.524    99.596 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.929   101.525    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_0
    SLICE_X73Y123        LUT3 (Prop_lut3_I2_O)        0.152   101.677 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_11/O
                         net (fo=80, routed)          1.855   103.532    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.326   103.858 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_address[7]_i_24/O
                         net (fo=4, routed)           0.484   104.342    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[7]_1
    SLICE_X66Y117        LUT6 (Prop_lut6_I5_O)        0.124   104.466 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18/O
                         net (fo=1, routed)           0.662   105.128    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_18_n_2
    SLICE_X66Y119        LUT6 (Prop_lut6_I4_O)        0.124   105.252 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_10/O
                         net (fo=3, routed)           0.591   105.843    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_7
    SLICE_X65Y115        LUT6 (Prop_lut6_I5_O)        0.124   105.967 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4/O
                         net (fo=8, routed)           0.678   106.645    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_4_n_2
    SLICE_X64Y111        LUT4 (Prop_lut4_I0_O)        0.124   106.769 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0/O
                         net (fo=3, routed)           0.435   107.203    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_12__0_n_2
    SLICE_X66Y111        LUT5 (Prop_lut5_I4_O)        0.124   107.327 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2__0/O
                         net (fo=5, routed)           0.466   107.793    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_reg_0
    SLICE_X66Y108        LUT4 (Prop_lut4_I3_O)        0.124   107.917 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_14/O
                         net (fo=3, routed)           0.603   108.521    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[7]
    SLICE_X66Y106        LUT6 (Prop_lut6_I1_O)        0.124   108.645 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_5/O
                         net (fo=5, routed)           0.468   109.113    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_3
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.124   109.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=4, routed)           0.813   110.050    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.124   110.174 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_5__0/O
                         net (fo=4, routed)           0.887   111.061    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.124   111.185 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=1, routed)           0.158   111.343    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X64Y115        LUT6 (Prop_lut6_I0_O)        0.124   111.467 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=8, routed)           0.984   112.451    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[0]
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.152   112.603 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_20/O
                         net (fo=6, routed)           0.812   113.415    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.348   113.763 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10/O
                         net (fo=1, routed)           0.466   114.229    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_10_n_2
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.124   114.353 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_5/O
                         net (fo=127, routed)         1.545   115.898    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124   116.022 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.704   116.726    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_1
    SLICE_X60Y105        LUT6 (Prop_lut6_I0_O)        0.124   116.850 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[4]_i_1/O
                         net (fo=6, routed)           0.683   117.533    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_data_reg[4][0]
    SLICE_X63Y109        LUT6 (Prop_lut6_I2_O)        0.124   117.657 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=1, routed)           0.154   117.811    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.124   117.935 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=3, routed)           0.611   118.546    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7]_0[3]
    SLICE_X66Y107        LUT4 (Prop_lut4_I3_O)        0.124   118.670 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_8/O
                         net (fo=3, routed)           0.837   119.507    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.124   119.631 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.466   120.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.149   120.245 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=43, routed)          0.642   120.887    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[12]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.355   121.242 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.447   121.689    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X66Y102        LUT6 (Prop_lut6_I0_O)        0.124   121.813 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.881   122.694    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.148   122.842 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.483   123.325    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[6]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.320   123.645 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[6]_i_4__0/O
                         net (fo=4, routed)           0.688   124.333    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X62Y110        LUT4 (Prop_lut4_I2_O)        0.352   124.685 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=8, routed)           0.515   125.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][2]
    SLICE_X68Y110        LUT6 (Prop_lut6_I3_O)        0.328   125.528 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_12/O
                         net (fo=3, routed)           0.764   126.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X67Y105        LUT2 (Prop_lut2_I0_O)        0.118   126.410 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_13/O
                         net (fo=20, routed)          0.725   127.136    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.326   127.462 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.426   127.888    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4_1
    SLICE_X62Y104        LUT6 (Prop_lut6_I5_O)        0.124   128.012 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9/O
                         net (fo=1, routed)           0.475   128.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_9_n_2
    SLICE_X62Y104        LUT2 (Prop_lut2_I0_O)        0.124   128.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_4/O
                         net (fo=98, routed)          0.937   129.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[5]_3
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124   129.671 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=1, routed)           0.595   130.266    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_n_2
    SLICE_X60Y103        LUT6 (Prop_lut6_I0_O)        0.124   130.390 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.026   131.415    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.150   131.565 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=3, routed)           0.897   132.462    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[5]_1
    SLICE_X62Y109        LUT2 (Prop_lut2_I0_O)        0.328   132.790 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_data[5]_i_4/O
                         net (fo=2, routed)           0.679   133.470    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X60Y110        LUT6 (Prop_lut6_I3_O)        0.124   133.594 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.866   134.460    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[6][1]
    SLICE_X63Y112        LUT6 (Prop_lut6_I3_O)        0.124   134.584 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_12/O
                         net (fo=23, routed)          1.090   135.673    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X62Y106        LUT6 (Prop_lut6_I2_O)        0.124   135.797 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_9/O
                         net (fo=12, routed)          0.750   136.547    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X60Y103        LUT6 (Prop_lut6_I5_O)        0.124   136.671 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           0.742   137.413    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.124   137.537 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=5, routed)           0.721   138.259    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_3
    SLICE_X63Y112        LUT2 (Prop_lut2_I1_O)        0.119   138.378 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.451   138.829    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X62Y114        LUT6 (Prop_lut6_I0_O)        0.332   139.161 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=7, routed)           0.786   139.946    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_0
    SLICE_X66Y113        LUT4 (Prop_lut4_I2_O)        0.150   140.096 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_19/O
                         net (fo=6, routed)           1.388   141.484    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[1]
    SLICE_X66Y104        LUT4 (Prop_lut4_I3_O)        0.357   141.841 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8/O
                         net (fo=1, routed)           0.403   142.243    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_8_n_2
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.331   142.574 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamaddr[7]_i_3/O
                         net (fo=98, routed)          1.418   143.992    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124   144.116 r  debuggerTop/nes/ppu/r_ir[2]_i_4/O
                         net (fo=1, routed)           0.668   144.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X56Y101        LUT6 (Prop_lut6_I2_O)        0.124   144.908 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.587   145.495    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X61Y102        LUT6 (Prop_lut6_I0_O)        0.124   145.619 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=6, routed)           0.859   146.477    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X63Y110        LUT4 (Prop_lut4_I2_O)        0.124   146.601 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.424   147.025    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_4
    SLICE_X62Y111        LUT6 (Prop_lut6_I0_O)        0.124   147.149 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1__0/O
                         net (fo=5, routed)           0.536   147.685    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[2]_1
    SLICE_X66Y108        LUT4 (Prop_lut4_I2_O)        0.124   147.809 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_44/O
                         net (fo=4, routed)           0.777   148.586    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_10__0[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I0_O)        0.124   148.710 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_34/O
                         net (fo=1, routed)           0.670   149.380    debuggerTop/values/w_nes_ram_address[2]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124   149.504 r  debuggerTop/values/blockRam_i_15/O
                         net (fo=16, routed)          2.947   152.451    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.549   198.529    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.488   199.017    
                         clock uncertainty           -0.185   198.832    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.266    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.266    
                         arrival time                        -152.451    
  -------------------------------------------------------------------
                         slack                                 45.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_t_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_v_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.647%)  route 0.156ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 99.398 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.562    99.398    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y89         FDCE                                         r  debuggerTop/nes/ppu/r_t_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDCE (Prop_fdce_C_Q)         0.167    99.565 r  debuggerTop/nes/ppu/r_t_reg[13]/Q
                         net (fo=2, routed)           0.156    99.720    debuggerTop/nes/ppu/ppuIncrementX/r_v_reg[13]
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.045    99.765 r  debuggerTop/nes/ppu/ppuIncrementX/r_v[13]_i_1/O
                         net (fo=1, routed)           0.000    99.765    debuggerTop/nes/ppu/ppuIncrementX_n_3
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.834    99.161    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X56Y90         FDCE                                         r  debuggerTop/nes/ppu/r_v_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.436    
                         clock uncertainty            0.185    99.621    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.124    99.745    debuggerTop/nes/ppu/r_v_reg[13]
  -------------------------------------------------------------------
                         required time                        -99.745    
                         arrival time                          99.765    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_debugger_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.731%)  route 0.154ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.569    -0.595    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X67Y98         FDCE                                         r  debuggerTop/mcu_ram/r_debugger_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  debuggerTop/mcu_ram/r_debugger_data_reg[1]/Q
                         net (fo=1, routed)           0.154    -0.300    debuggerTop/debugger/r_debugger_data[1]
    SLICE_X68Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  debuggerTop/debugger/r_tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debuggerTop/debugger/r_tx_byte[1]_i_1_n_2
    SLICE_X68Y98         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.841    -0.832    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[1]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.185    -0.372    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.091    -0.281    debuggerTop/debugger/r_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debuggerTop/mcu_ram/r_debugger_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.563    -0.601    debuggerTop/mcu_ram/o_clk_5mhz
    SLICE_X67Y100        FDCE                                         r  debuggerTop/mcu_ram/r_debugger_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  debuggerTop/mcu_ram/r_debugger_data_reg[5]/Q
                         net (fo=1, routed)           0.156    -0.304    debuggerTop/debugger/r_debugger_data[5]
    SLICE_X68Y100        LUT6 (Prop_lut6_I0_O)        0.045    -0.259 r  debuggerTop/debugger/r_tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debuggerTop/debugger/r_tx_byte[5]_i_1_n_2
    SLICE_X68Y100        FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.835    -0.838    debuggerTop/debugger/o_clk_5mhz
    SLICE_X68Y100        FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.185    -0.378    
    SLICE_X68Y100        FDCE (Hold_fdce_C_D)         0.092    -0.286    debuggerTop/debugger/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.116ns (6.833%)  route 1.582ns (93.167%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.698    -0.465    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X63Y109        LUT6 (Prop_lut6_I3_O)        0.045    -0.420 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3/O
                         net (fo=1, routed)           0.135    -0.285    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_3_n_2
    SLICE_X63Y109        LUT5 (Prop_lut5_I2_O)        0.045    -0.240 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=3, routed)           0.249     0.009    debuggerTop/nes/cpu2A03/cpu6502/abh/D[3]
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.185    -0.098    
    SLICE_X63Y106        FDCE (Hold_fdce_C_D)         0.070    -0.028    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.377ns  (logic 0.192ns (50.993%)  route 0.185ns (49.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.185    99.726    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X58Y104        LUT5 (Prop_lut5_I2_O)        0.046    99.772 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    99.772    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[3]
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.135    99.729    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.729    
                         arrival time                          99.772    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.634%)  route 0.156ns (45.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X61Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/Q
                         net (fo=2, routed)           0.156    99.698    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[7]
    SLICE_X61Y104        LUT4 (Prop_lut4_I1_O)        0.042    99.740 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[7]_i_2/O
                         net (fo=1, routed)           0.000    99.740    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[7]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X61Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.238    99.396    
                         clock uncertainty            0.185    99.581    
    SLICE_X61Y104        FDRE (Hold_fdre_C_D)         0.112    99.693    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.693    
                         arrival time                          99.740    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_x_reg[3]/C
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_x_reg[4]/D
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.332ns  (logic 0.231ns (69.490%)  route 0.101ns (30.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 99.160 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 99.399 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.563    99.399    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y91         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDPE (Prop_fdpe_C_Q)         0.133    99.532 r  debuggerTop/nes/ppu/r_video_x_reg[3]/Q
                         net (fo=16, routed)          0.101    99.633    debuggerTop/nes/ppu/r_video_x_reg_n_2_[3]
    SLICE_X53Y91         LUT6 (Prop_lut6_I1_O)        0.098    99.731 r  debuggerTop/nes/ppu/r_video_x[4]_i_1/O
                         net (fo=1, routed)           0.000    99.731    debuggerTop/nes/ppu/r_video_x[4]_i_1_n_2
    SLICE_X53Y91         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    99.160    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X53Y91         FDPE                                         r  debuggerTop/nes/ppu/r_video_x_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.239    99.399    
                         clock uncertainty            0.185    99.584    
    SLICE_X53Y91         FDPE (Hold_fdpe_C_D)         0.099    99.683    debuggerTop/nes/ppu/r_video_x_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.683    
                         arrival time                          99.731    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_id_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/values/r_nes_reset_n_reg/D
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.240%)  route 0.157ns (45.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/debugger/r_value_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/debugger/r_value_id_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.298    debuggerTop/debugger/r_value_id_reg[1]_0[0]
    SLICE_X69Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.253 r  debuggerTop/debugger/r_nes_reset_n_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/values/r_nes_reset_n_reg_1
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.840    -0.833    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.185    -0.395    
    SLICE_X69Y96         FDPE (Hold_fdpe_C_D)         0.091    -0.304    debuggerTop/values/r_nes_reset_n_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.375ns  (logic 0.191ns (50.999%)  route 0.184ns (49.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.184    99.725    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X58Y104        LUT6 (Prop_lut6_I4_O)        0.045    99.770 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    99.770    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[4]
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.125    99.719    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.719    
                         arrival time                          99.770    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.863%)  route 0.185ns (49.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 99.396 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.560    99.396    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.146    99.542 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/Q
                         net (fo=6, routed)           0.185    99.726    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[1]
    SLICE_X58Y104        LUT4 (Prop_lut4_I3_O)        0.045    99.771 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    99.771    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[2]
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    99.158    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X58Y104        FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.124    99.718    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.718    
                         arrival time                          99.771    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.100ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.606ns (10.165%)  route 5.356ns (89.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.337     5.055    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_1
    SLICE_X64Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X64Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X64Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 93.100    

Slack (MET) :             93.104ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.104    

Slack (MET) :             93.104ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.104    

Slack (MET) :             93.297ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.606ns (10.514%)  route 5.158ns (89.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.139     4.857    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X65Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X65Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X65Y115        FDCE (Recov_fdce_C_CLR)     -0.610    98.154    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 93.297    

Slack (MET) :             93.298ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.606ns (10.515%)  route 5.157ns (89.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.138     4.856    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X63Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X63Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X63Y114        FDCE (Recov_fdce_C_CLR)     -0.610    98.154    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 93.298    

Slack (MET) :             93.341ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X66Y114        FDCE (Recov_fdce_C_CLR)     -0.564    98.201    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         98.201    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.341    

Slack (MET) :             93.341ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X66Y114        FDPE (Recov_fdpe_C_PRE)     -0.564    98.201    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.201    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X63Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X63Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.490    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.509    -0.333    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.509    -0.333    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.186ns (11.620%)  route 1.415ns (88.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.043     1.004    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.159    -0.493    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.545    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.100ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.606ns (10.165%)  route 5.356ns (89.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.337     5.055    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_1
    SLICE_X64Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X64Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X64Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 93.100    

Slack (MET) :             93.104ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.104    

Slack (MET) :             93.104ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.104    

Slack (MET) :             93.297ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.606ns (10.514%)  route 5.158ns (89.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.139     4.857    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X65Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X65Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X65Y115        FDCE (Recov_fdce_C_CLR)     -0.610    98.154    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 93.297    

Slack (MET) :             93.298ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.606ns (10.515%)  route 5.157ns (89.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.138     4.856    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X63Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X63Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X63Y114        FDCE (Recov_fdce_C_CLR)     -0.610    98.154    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 93.298    

Slack (MET) :             93.341ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X66Y114        FDCE (Recov_fdce_C_CLR)     -0.564    98.201    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         98.201    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.341    

Slack (MET) :             93.341ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X66Y114        FDPE (Recov_fdpe_C_PRE)     -0.564    98.201    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.201    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X63Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X63Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.305    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.509    -0.333    
                         clock uncertainty            0.185    -0.148    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.307    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.509    -0.333    
                         clock uncertainty            0.185    -0.148    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.307    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.186ns (11.620%)  route 1.415ns (88.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.043     1.004    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.185    -0.149    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.159    -0.308    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.065ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.200    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.200    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.065    

Slack (MET) :             93.100ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.606ns (10.165%)  route 5.356ns (89.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.337     5.055    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_1
    SLICE_X64Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X64Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X64Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 93.100    

Slack (MET) :             93.104ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.104    

Slack (MET) :             93.104ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.155    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                         98.155    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.104    

Slack (MET) :             93.297ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.606ns (10.514%)  route 5.158ns (89.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.139     4.857    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X65Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X65Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X65Y115        FDCE (Recov_fdce_C_CLR)     -0.610    98.154    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 93.297    

Slack (MET) :             93.298ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.606ns (10.515%)  route 5.157ns (89.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.138     4.856    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X63Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X63Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.185    98.764    
    SLICE_X63Y114        FDCE (Recov_fdce_C_CLR)     -0.610    98.154    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 93.298    

Slack (MET) :             93.341ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X66Y114        FDCE (Recov_fdce_C_CLR)     -0.564    98.201    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         98.201    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.341    

Slack (MET) :             93.341ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.185    98.765    
    SLICE_X66Y114        FDPE (Recov_fdpe_C_PRE)     -0.564    98.201    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.201    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X63Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X63Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.305    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.509    -0.333    
                         clock uncertainty            0.185    -0.148    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.307    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.509    -0.333    
                         clock uncertainty            0.185    -0.148    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.307    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.186ns (11.620%)  route 1.415ns (88.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.043     1.004    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.509    -0.334    
                         clock uncertainty            0.185    -0.149    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.159    -0.308    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.509    -0.331    
                         clock uncertainty            0.185    -0.146    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.280    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.074ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.176    98.773    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.209    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]
  -------------------------------------------------------------------
                         required time                         98.209    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.074    

Slack (MET) :             93.074ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.176    98.773    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.209    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[2]
  -------------------------------------------------------------------
                         required time                         98.209    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.074    

Slack (MET) :             93.074ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 0.606ns (10.030%)  route 5.436ns (89.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.417     5.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_16
    SLICE_X69Y115        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X69Y115        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.176    98.773    
    SLICE_X69Y115        FDPE (Recov_fdpe_C_PRE)     -0.564    98.209    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.209    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                 93.074    

Slack (MET) :             93.109ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.606ns (10.165%)  route 5.356ns (89.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.337     5.055    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg_1
    SLICE_X64Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X64Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.176    98.774    
    SLICE_X64Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.164    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                         98.164    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                 93.109    

Slack (MET) :             93.113ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.176    98.774    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.164    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]
  -------------------------------------------------------------------
                         required time                         98.164    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.113    

Slack (MET) :             93.113ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 0.606ns (10.172%)  route 5.351ns (89.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.333     5.051    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[0]_1
    SLICE_X65Y113        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X65Y113        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.176    98.774    
    SLICE_X65Y113        FDCE (Recov_fdce_C_CLR)     -0.610    98.164    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[1]
  -------------------------------------------------------------------
                         required time                         98.164    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 93.113    

Slack (MET) :             93.306ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.606ns (10.514%)  route 5.158ns (89.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.139     4.857    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X65Y115        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X65Y115        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.176    98.773    
    SLICE_X65Y115        FDCE (Recov_fdce_C_CLR)     -0.610    98.163    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.163    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 93.306    

Slack (MET) :             93.307ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 0.606ns (10.515%)  route 5.157ns (89.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 98.469 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.138     4.856    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]_0
    SLICE_X63Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.490    98.469    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X63Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.480    98.950    
                         clock uncertainty           -0.176    98.773    
    SLICE_X63Y114        FDCE (Recov_fdce_C_CLR)     -0.610    98.163    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.163    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                 93.307    

Slack (MET) :             93.350ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.176    98.774    
    SLICE_X66Y114        FDCE (Recov_fdce_C_CLR)     -0.564    98.210    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         98.210    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.350    

Slack (MET) :             93.350ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.606ns (10.508%)  route 5.161ns (89.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 98.470 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.633    -0.907    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          1.019     0.568    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.150     0.718 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         4.142     4.860    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[0]_rep__0_12
    SLICE_X66Y114        FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        1.491    98.470    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X66Y114        FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0/C  (IS_INVERTED)
                         clock pessimism              0.480    98.951    
                         clock uncertainty           -0.176    98.774    
    SLICE_X66Y114        FDPE (Recov_fdpe_C_PRE)     -0.564    98.210    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         98.210    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                 93.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X62Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X62Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.509    -0.331    
    SLICE_X62Y106        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.990%)  route 1.246ns (87.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.874     0.836    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X63Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.832    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X63Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.490    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.509    -0.333    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.186ns (12.702%)  route 1.278ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         0.906     0.868    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y106        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.831    -0.842    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y106        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]/C
                         clock pessimism              0.509    -0.333    
    SLICE_X61Y106        FDCE (Remov_fdce_C_CLR)     -0.159    -0.492    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.186ns (11.620%)  route 1.415ns (88.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.043     1.004    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y108        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y108        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X61Y108        FDCE (Remov_fdce_C_CLR)     -0.159    -0.493    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.186ns (11.097%)  route 1.490ns (88.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.568    -0.596    debuggerTop/values/o_clk_5mhz
    SLICE_X69Y96         FDPE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=11, routed)          0.372    -0.083    debuggerTop/values/w_nes_reset_n
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=235, routed)         1.118     1.080    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_1
    SLICE_X66Y107        FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3026, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X66Y107        FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.509    -0.331    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.134    -0.465    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.545    





