# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PS_PL_COM.ip_user_files/bd/system/sim/system.vhd" \
"../../../../PS_PL_COM.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../PS_PL_COM.ip_user_files/bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd" \
"../../../../PS_PL_COM.srcs/sources_1/imports/TCC/i2c_master.vhd" \
"../../../../PS_PL_COM.srcs/sources_1/new/mpu6050.vhd" \
"../../../../PS_PL_COM.srcs/sources_1/imports/hdl/system_wrapper.vhd" \

# Do not sort compile order
nosort
