#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000254fa062c40 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_00000254fa062dd0 .scope module, "OurBCDConverter" "OurBCDConverter" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 4 "inconverter";
    .port_info 1 /OUTPUT 8 "outconverter";
o00000254fa096f98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000254fa063340_0 .net "inconverter", 3 0, o00000254fa096f98;  0 drivers
v00000254f9d8ec00_0 .var "outconverter", 7 0;
v00000254f9d8eca0_0 .var "tens", 3 0;
v00000254f9d8ed40_0 .var "units", 3 0;
E_00000254f9d89b50 .event anyedge, v00000254fa063340_0, v00000254f9d8eca0_0, v00000254f9d8ed40_0;
    .scope S_00000254fa062dd0;
T_0 ;
    %wait E_00000254f9d89b50;
    %load/vec4 v00000254fa063340_0;
    %cmpi/u 10, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000254f9d8eca0_0, 0, 4;
    %load/vec4 v00000254fa063340_0;
    %subi 10, 0, 4;
    %store/vec4 v00000254f9d8ed40_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000254f9d8eca0_0, 0, 4;
    %load/vec4 v00000254fa063340_0;
    %store/vec4 v00000254f9d8ed40_0, 0, 4;
T_0.1 ;
    %load/vec4 v00000254f9d8eca0_0;
    %load/vec4 v00000254f9d8ed40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000254f9d8ec00_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "D:/METU-EE/EE-Sem-6/EE314/EXP2/Experiment2Materials-20250421/OurBCDConverterTest/Tests/../HDL/OurBCDConverter.v";
