{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 01 22:23:49 2020 " "Info: Processing started: Mon Jun 01 22:23:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 41 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENCODER_RESET " "Info: Pin ENCODER_RESET not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ENCODER_RESET } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 312 -320 -136 328 "ENCODER_RESET" "" } { 304 -136 -40 320 "ENCODER_RESET" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENCODER_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 176 -304 -136 192 "CLK" "" } { 168 -136 -80 184 "CLK" "" } { 96 512 600 112 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dda_module:inst\|inst10 Global clock " "Info: Automatically promoted signal \"dda_module:inst\|inst10\" to use Global clock" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 360 712 776 408 "inst10" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dda_module:inst\|inst21 Global clock " "Info: Automatically promoted signal \"dda_module:inst\|inst21\" to use Global clock" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 584 712 776 632 "inst21" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "dda_module:inst\|inst22 Global clock " "Info: Automatically promoted signal \"dda_module:inst\|inst22\" to use Global clock" {  } { { "dda_module.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/dda_module.bdf" { { 816 712 776 864 "inst22" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 22 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 26 14 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LIMIT " "Warning: Node \"LIMIT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LIMIT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "busy " "Warning: Node \"busy\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busy" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.013 ns register register " "Info: Estimated most critical path is register to register delay of 14.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dda_module:inst\|test:inst4\|acc\[0\] 1 REG LAB_X10_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y2; Fanout = 3; REG Node = 'dda_module:inst\|test:inst4\|acc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dda_module:inst|test:inst4|acc[0] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.747 ns) 3.611 ns dda_module:inst\|test:inst4\|Add2~52 2 COMB LAB_X8_Y4 2 " "Info: 2: + IC(2.864 ns) + CELL(0.747 ns) = 3.611 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst4\|Add2~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.611 ns" { dda_module:inst|test:inst4|acc[0] dda_module:inst|test:inst4|Add2~52 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.734 ns dda_module:inst\|test:inst4\|Add2~47 3 COMB LAB_X8_Y4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.734 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst4\|Add2~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst4|Add2~52 dda_module:inst|test:inst4|Add2~47 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.857 ns dda_module:inst\|test:inst4\|Add2~12 4 COMB LAB_X8_Y4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.857 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst4\|Add2~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst4|Add2~47 dda_module:inst|test:inst4|Add2~12 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.980 ns dda_module:inst\|test:inst4\|Add2~17 5 COMB LAB_X8_Y4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.980 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'dda_module:inst\|test:inst4\|Add2~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { dda_module:inst|test:inst4|Add2~12 dda_module:inst|test:inst4|Add2~17 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.379 ns dda_module:inst\|test:inst4\|Add2~22 6 COMB LAB_X8_Y4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 4.379 ns; Loc. = LAB_X8_Y4; Fanout = 6; COMB Node = 'dda_module:inst\|test:inst4\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { dda_module:inst|test:inst4|Add2~17 dda_module:inst|test:inst4|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.613 ns dda_module:inst\|test:inst4\|Add2~25 7 COMB LAB_X9_Y4 5 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.613 ns; Loc. = LAB_X9_Y4; Fanout = 5; COMB Node = 'dda_module:inst\|test:inst4\|Add2~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { dda_module:inst|test:inst4|Add2~22 dda_module:inst|test:inst4|Add2~25 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.200 ns) 7.868 ns dda_module:inst\|test:inst4\|LessThan2~0 8 COMB LAB_X7_Y4 1 " "Info: 8: + IC(2.055 ns) + CELL(0.200 ns) = 7.868 ns; Loc. = LAB_X7_Y4; Fanout = 1; COMB Node = 'dda_module:inst\|test:inst4\|LessThan2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { dda_module:inst|test:inst4|Add2~25 dda_module:inst|test:inst4|LessThan2~0 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.914 ns) 10.100 ns dda_module:inst\|test:inst4\|LessThan2~1 9 COMB LAB_X9_Y4 4 " "Info: 9: + IC(1.318 ns) + CELL(0.914 ns) = 10.100 ns; Loc. = LAB_X9_Y4; Fanout = 4; COMB Node = 'dda_module:inst\|test:inst4\|LessThan2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { dda_module:inst|test:inst4|LessThan2~0 dda_module:inst|test:inst4|LessThan2~1 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 11.283 ns dda_module:inst\|test:inst4\|LessThan2~2 10 COMB LAB_X9_Y4 6 " "Info: 10: + IC(0.983 ns) + CELL(0.200 ns) = 11.283 ns; Loc. = LAB_X9_Y4; Fanout = 6; COMB Node = 'dda_module:inst\|test:inst4\|LessThan2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { dda_module:inst|test:inst4|LessThan2~1 dda_module:inst|test:inst4|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.591 ns) 14.013 ns dda_module:inst\|test:inst4\|acc\[8\] 11 REG LAB_X9_Y6 3 " "Info: 11: + IC(2.139 ns) + CELL(0.591 ns) = 14.013 ns; Loc. = LAB_X9_Y6; Fanout = 3; REG Node = 'dda_module:inst\|test:inst4\|acc\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { dda_module:inst|test:inst4|LessThan2~2 dda_module:inst|test:inst4|acc[8] } "NODE_NAME" } } { "test.v" "" { Text "F:/THESIS/SOURCE/robot_CPLD/CPLD/test.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.654 ns ( 33.21 % ) " "Info: Total cell delay = 4.654 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.359 ns ( 66.79 % ) " "Info: Total interconnect delay = 9.359 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.013 ns" { dda_module:inst|test:inst4|acc[0] dda_module:inst|test:inst4|Add2~52 dda_module:inst|test:inst4|Add2~47 dda_module:inst|test:inst4|Add2~12 dda_module:inst|test:inst4|Add2~17 dda_module:inst|test:inst4|Add2~22 dda_module:inst|test:inst4|Add2~25 dda_module:inst|test:inst4|LessThan2~0 dda_module:inst|test:inst4|LessThan2~1 dda_module:inst|test:inst4|LessThan2~2 dda_module:inst|test:inst4|acc[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Info: Average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Warning: Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[15\] a permanently disabled " "Info: Pin Data\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[14\] a permanently disabled " "Info: Pin Data\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[13\] a permanently disabled " "Info: Pin Data\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[12\] a permanently disabled " "Info: Pin Data\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[11\] a permanently disabled " "Info: Pin Data\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[10\] a permanently disabled " "Info: Pin Data\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[9\] a permanently disabled " "Info: Pin Data\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[8\] a permanently disabled " "Info: Pin Data\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Data[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "xuat_xung.bdf" "" { Schematic "F:/THESIS/SOURCE/robot_CPLD/CPLD/xuat_xung.bdf" { { 8 -312 -136 24 "Data\[15..0\]" "" } { 80 -136 -40 96 "Data\[7..0\]" "" } { 0 -136 -55 16 "Data\[15..0\]" "" } { 32 520 600 48 "Data\[7..0\]" "" } { 320 1136 1192 336 "Data\[0\]" "" } { 336 1136 1192 352 "Data\[1\]" "" } { 352 1136 1192 368 "Data\[2\]" "" } { 368 1136 1192 384 "Data\[3\]" "" } { 400 1136 1192 416 "Data\[4\]" "" } { 416 1136 1192 432 "Data\[5\]" "" } { 432 1136 1192 448 "Data\[6\]" "" } { 448 1136 1192 464 "Data\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/THESIS/SOURCE/robot_CPLD/CPLD/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Info: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 01 22:23:51 2020 " "Info: Processing ended: Mon Jun 01 22:23:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
