{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540459292876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540459292886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:21:32 2018 " "Processing started: Thu Oct 25 12:21:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540459292886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459292886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MProject -c MProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MProject -c MProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459292886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540459293763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540459293764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ferhat/desktop/mproject_verilog/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ferhat/desktop/mproject_verilog/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540459310266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459310266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ferhat/desktop/mproject_verilog/segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ferhat/desktop/mproject_verilog/segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "../MProject_Verilog/Segment7.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540459310290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459310290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ferhat/desktop/mproject_verilog/frog_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ferhat/desktop/mproject_verilog/frog_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frog_CPU " "Found entity 1: Frog_CPU" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540459310292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459310292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level " "Elaborating entity \"Top_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540459310499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment7 Segment7:seg7 " "Elaborating entity \"Segment7\" for hierarchy \"Segment7:seg7\"" {  } { { "../MProject_Verilog/Top_Level.v" "seg7" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540459310533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Segment7.v(17) " "Verilog HDL assignment warning at Segment7.v(17): truncated value with size 32 to match size of target (2)" {  } { { "../MProject_Verilog/Segment7.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Segment7.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540459310533 "|Top_Level|Segment7:seg7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Segment7.v(21) " "Verilog HDL assignment warning at Segment7.v(21): truncated value with size 32 to match size of target (26)" {  } { { "../MProject_Verilog/Segment7.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Segment7.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540459310538 "|Top_Level|Segment7:seg7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frog_CPU Frog_CPU:frogcpu " "Elaborating entity \"Frog_CPU\" for hierarchy \"Frog_CPU:frogcpu\"" {  } { { "../MProject_Verilog/Top_Level.v" "frogcpu" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540459310567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Frog_CPU.v(24) " "Verilog HDL assignment warning at Frog_CPU.v(24): truncated value with size 32 to match size of target (10)" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540459310573 "|Top_Level|Frog_CPU:frogcpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Frog_CPU.v(31) " "Verilog HDL assignment warning at Frog_CPU.v(31): truncated value with size 32 to match size of target (10)" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540459310573 "|Top_Level|Frog_CPU:frogcpu"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 255 Frog_CPU.v(64) " "Verilog HDL warning at Frog_CPU.v(64): number of words (20) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 64 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1540459310574 "|Top_Level|Frog_CPU:frogcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Frog_CPU.v(4) " "Net \"memory.data_a\" at Frog_CPU.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1540459310594 "|Top_Level|Frog_CPU:frogcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Frog_CPU.v(4) " "Net \"memory.waddr_a\" at Frog_CPU.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1540459310594 "|Top_Level|Frog_CPU:frogcpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Frog_CPU.v(4) " "Net \"memory.we_a\" at Frog_CPU.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "../MProject_Verilog/Frog_CPU.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Frog_CPU.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1540459310594 "|Top_Level|Frog_CPU:frogcpu"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Ferhat/Desktop/MProject/db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Ferhat/Desktop/MProject/db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1540459311422 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Frog_CPU:frogcpu\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Frog_CPU:frogcpu\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif " "Parameter INIT_FILE set to db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540459311975 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540459311975 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540459311975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540459312276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540459312276 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540459312276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k181 " "Found entity 1: altsyncram_k181" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540459312406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459312406 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Ferhat/Desktop/MProject/db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Ferhat/Desktop/MProject/db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1540459312409 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Ferhat/Desktop/MProject/db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Ferhat/Desktop/MProject/db/MProject.ram0_Frog_CPU_2b61cf0c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1540459312409 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a2 " "Synthesized away node \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540459312839 "|Top_Level|Frog_CPU:frogcpu|altsyncram:memory_rtl_0|altsyncram_k181:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a5 " "Synthesized away node \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540459312839 "|Top_Level|Frog_CPU:frogcpu|altsyncram:memory_rtl_0|altsyncram_k181:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a12 " "Synthesized away node \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540459312839 "|Top_Level|Frog_CPU:frogcpu|altsyncram:memory_rtl_0|altsyncram_k181:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a13 " "Synthesized away node \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540459312839 "|Top_Level|Frog_CPU:frogcpu|altsyncram:memory_rtl_0|altsyncram_k181:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a14 " "Synthesized away node \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540459312839 "|Top_Level|Frog_CPU:frogcpu|altsyncram:memory_rtl_0|altsyncram_k181:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a15 " "Synthesized away node \"Frog_CPU:frogcpu\|altsyncram:memory_rtl_0\|altsyncram_k181:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_k181.tdf" "" { Text "C:/Users/Ferhat/Desktop/MProject/db/altsyncram_k181.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../MProject_Verilog/Top_Level.v" "" { Text "C:/Users/Ferhat/Desktop/MProject_Verilog/Top_Level.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1540459312839 "|Top_Level|Frog_CPU:frogcpu|altsyncram:memory_rtl_0|altsyncram_k181:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1540459312839 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1540459312839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540459313221 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540459314040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540459314555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540459314555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540459314977 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540459314977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "317 " "Implemented 317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540459314977 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540459314977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540459314977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540459315081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:21:55 2018 " "Processing ended: Thu Oct 25 12:21:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540459315081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540459315081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540459315081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540459315081 ""}
