<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v</a>
time_elapsed: 0.097s
ram usage: 11796 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/tests/utd-sv/std-6.1.2-contassign.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-6.1.2-contassign.v:8</a>: Operator ADD expects 5 bits on the RHS, but RHS&#39;s VARREF &#39;carry_in&#39; generates 1 bits.
                                                                                                       : ... In instance adder
assign {carry_out, sum_out} = ina + inb + carry_in;
                                        ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.

</pre>
</body>