

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 21:47:56 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  309971031|  309993879|  3.100 sec|  3.100 sec|  309971031|  309993879|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----------+-----------+---------------------+-----------+-----------+-------+----------+
        |                   |    Latency (cycles)   |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name     |    min    |    max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +-------------------+-----------+-----------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW         |  309971030|  309993878|  18233590 ~ 18234934|          -|          -|     17|        no|
        | + BH              |       6163|       6163|                  559|          -|          -|     11|        no|
        | + TILE_OUT        |   18227424|   18228768|    2278428 ~ 2278596|          -|          -|      8|        no|
        |  ++ LOAD_WEIGHTS  |       2936|       3016|            367 ~ 377|          -|          -|      8|        no|
        |   +++ K           |        365|        374|                   73|          -|          -|      5|        no|
        |    ++++ K.1       |         27|         27|                    3|          -|          -|      9|        no|
        |    ++++ K.2       |         27|         27|                    3|          -|          -|      9|        no|
        |  ++ OUT_ROW_COL   |    2142007|    2142007|                   70|          -|          -|  30600|        no|
        |  ++ EXPORT        |     100312|     100384|        12539 ~ 12548|          -|          -|      8|        no|
        |   +++ BH          |      12536|      12544|                 1567|          -|          -|      8|        no|
        |  ++ CLEAR         |      33168|      33184|          4146 ~ 4148|          -|          -|      8|        no|
        |   +++ BH          |       4144|       4145|                  518|          -|          -|      8|        no|
        +-------------------+-----------+-----------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 101
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 32 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 3 
32 --> 33 2 
33 --> 34 57 
34 --> 35 43 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 46 33 
44 --> 45 
45 --> 43 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 34 
55 --> 56 
56 --> 54 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 78 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 57 
78 --> 79 97 
79 --> 80 
80 --> 81 88 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 78 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 80 
97 --> 98 32 
98 --> 99 
99 --> 100 97 
100 --> 101 
101 --> 98 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1"   --->   Operation 102 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 103 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 104 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 105 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 106 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_37, i32 4294967295, i32 0, void @empty_37, void @empty_37, void @empty_37, i32 0, i32 0, i32 0, i32 0, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_33, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_35, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_16, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 111 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 112 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 113 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 114 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 115 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 116 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 117 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 118 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 119 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 120 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 121 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 122 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 123 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 124 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 125 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 126 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 127 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 666, i64 23, i64 18446744073709551615" [src/conv1.cpp:25]   --->   Operation 128 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h_2" [src/conv1.cpp:32]   --->   Operation 129 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv1.cpp:32]   --->   Operation 130 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h_2" [src/conv1.cpp:32]   --->   Operation 131 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:32]   --->   Operation 132 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end123" [src/conv1.cpp:32]   --->   Operation 133 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %h_4" [src/conv1.cpp:145->src/conv1.cpp:78]   --->   Operation 134 'zext' 'zext_ln145' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:32]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv1.cpp:32]   --->   Operation 136 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.76ns)   --->   "%add_ln106 = add i9 %zext_ln145, i9 508" [src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 137 'add' 'add_ln106' <Predicate = (!icmp_ln32)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i9 %add_ln106" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 138 'sext' 'sext_ln102' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.42ns)   --->   "%br_ln102 = br void %PAD.i.0" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 139 'br' 'br_ln102' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [src/conv1.cpp:81]   --->   Operation 140 'ret' 'ret_ln81' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%bh = phi i5 0, void %TILE_OUT.split, i5 %add_ln102, void %PAD.i.1" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 141 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %bh" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 142 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.77ns)   --->   "%add_ln106_1 = add i10 %zext_ln102, i10 %sext_ln102" [src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 143 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 144 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln106_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 145 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 146 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 147 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_256 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i6.i1.i1, i1 %tmp_253, i6 0, i1 %tmp_255, i1 0" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 148 'bitconcatenate' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i9 %tmp_256" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 149 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.77ns)   --->   "%add_ln55 = add i10 %sext_ln55, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 150 'add' 'add_ln55' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp_252, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 151 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %add_ln55, i10 %add_ln106_1" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 152 'select' 'hclamp' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 153 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i20 %shl_ln" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 154 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln108_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 155 'bitconcatenate' 'shl_ln108_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln108_4 = sext i12 %shl_ln108_4" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 156 'sext' 'sext_ln108_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.89ns)   --->   "%sub_ln108 = sub i21 %sext_ln108, i21 %sext_ln108_4" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 157 'sub' 'sub_ln108' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln108_5 = sext i21 %sub_ln108" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 158 'sext' 'sext_ln108_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %sext_ln108_5, i64 %input_ftmap_read" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 159 'add' 'add_ln108' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108, i32 2, i32 63" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 160 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.08ns)   --->   "%add_ln109 = add i64 %add_ln108, i64 1016" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 161 'add' 'add_ln109' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109, i32 2, i32 63" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 162 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i62 %trunc_ln2" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 163 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln109" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 164 'getelementptr' 'i1_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i62 %trunc_ln" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 165 'sext' 'sext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln108_2" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 166 'getelementptr' 'i1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 167 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 168 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 168 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 169 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 169 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 170 [9/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 170 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 171 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 172 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 172 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 173 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 174 [8/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 174 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 175 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 176 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 176 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 177 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 178 [7/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 178 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 179 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 180 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 181 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 182 [6/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 182 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 183 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 184 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 184 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 185 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 186 [5/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 186 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 187 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 188 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 189 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 190 [4/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 190 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 191 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 192 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 192 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 193 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 194 [3/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 194 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 195 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 196 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 197 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 197 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i5 %bh" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 198 'zext' 'zext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (4.61ns)   --->   "%mul_ln102 = mul i69 %zext_ln102_1, i69 24595658764946068822" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 199 'mul' 'mul_ln102' <Predicate = true> <Delay = 4.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i3 @_ssdm_op_PartSelect.i3.i69.i32.i32, i69 %mul_ln102, i32 66, i32 68" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 200 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %udiv_ln_cast" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 201 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (1.65ns)   --->   "%mul_ln114 = mul i10 %zext_ln114, i10 88" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 202 'mul' 'mul_ln114' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [2/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 203 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 204 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 205 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 205 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 206 [1/9] (1.33ns)   --->   "%urem_ln102 = urem i5 %bh, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 206 'urem' 'urem_ln102' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i2 %urem_ln102" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 207 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 208 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 209 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [2/2] (2.02ns)   --->   "%call_ln108 = call void @conv1_Pipeline_PAD, i32 %left, i32 %right, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 210 'call' 'call_ln108' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln108 = call void @conv1_Pipeline_PAD, i32 %left, i32 %right, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 211 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.73>
ST_16 : Operation 212 [2/2] (0.73ns)   --->   "%call_ln108 = call void @conv1_Pipeline_2, i32 %i1, i62 %trunc_ln, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 212 'call' 'call_ln108' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.02>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 213 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln108 = call void @conv1_Pipeline_2, i32 %i1, i62 %trunc_ln, i10 %mul_ln114, i2 %trunc_ln102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 214 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%bh_1 = or i5 %bh, i5 1" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 215 'or' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i5 %bh_1" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 216 'zext' 'zext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.78ns)   --->   "%icmp_ln102 = icmp_eq  i5 %bh_1, i5 23" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 217 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %PAD.i.1, void %OUT.preheader" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 219 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.77ns)   --->   "%add_ln106_2 = add i10 %zext_ln102_2, i10 %sext_ln102" [src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 220 'add' 'add_ln106_2' <Predicate = (!icmp_ln102)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_2, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 221 'bitselect' 'tmp_257' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.78ns)   --->   "%icmp_ln56_1 = icmp_sgt  i10 %add_ln106_2, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 222 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln102)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_2, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 223 'bitselect' 'tmp_258' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_2, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 224 'bitselect' 'tmp_259' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_260 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i6.i1.i1, i1 %tmp_258, i6 0, i1 %tmp_259, i1 0" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 225 'bitconcatenate' 'tmp_260' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i9 %tmp_260" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 226 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.77ns)   --->   "%add_ln55_6 = add i10 %sext_ln55_1, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 227 'add' 'add_ln55_6' <Predicate = (!icmp_ln102)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node hclamp_1)   --->   "%or_ln55_1 = or i1 %tmp_257, i1 %icmp_ln56_1" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 228 'or' 'or_ln55_1' <Predicate = (!icmp_ln102)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp_1 = select i1 %or_ln55_1, i10 %add_ln55_6, i10 %add_ln106_2" [src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34]   --->   Operation 229 'select' 'hclamp_1' <Predicate = (!icmp_ln102)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln108_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp_1, i10 0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 230 'bitconcatenate' 'shl_ln108_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln108_6 = sext i20 %shl_ln108_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 231 'sext' 'sext_ln108_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln108_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp_1, i2 0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 232 'bitconcatenate' 'shl_ln108_6' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln108_7 = sext i12 %shl_ln108_6" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 233 'sext' 'sext_ln108_7' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.89ns)   --->   "%sub_ln108_2 = sub i21 %sext_ln108_6, i21 %sext_ln108_7" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 234 'sub' 'sub_ln108_2' <Predicate = (!icmp_ln102)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln108_8 = sext i21 %sub_ln108_2" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 235 'sext' 'sext_ln108_8' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (1.08ns)   --->   "%add_ln108_5 = add i64 %sext_ln108_8, i64 %input_ftmap_read" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 236 'add' 'add_ln108_5' <Predicate = (!icmp_ln102)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_5, i32 2, i32 63" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 237 'partselect' 'trunc_ln108_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (1.08ns)   --->   "%add_ln109_1 = add i64 %add_ln108_5, i64 1016" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 238 'add' 'add_ln109_1' <Predicate = (!icmp_ln102)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln109_1, i32 2, i32 63" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 239 'partselect' 'trunc_ln109_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i62 %trunc_ln109_1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 240 'sext' 'sext_ln109_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%i1_addr_3 = getelementptr i32 %i1, i64 %sext_ln109_1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 241 'getelementptr' 'i1_addr_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln102 = add i5 %bh, i5 2" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 242 'add' 'add_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv1.cpp:36]   --->   Operation 243 'br' 'br_ln36' <Predicate = (icmp_ln102)> <Delay = 0.42>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln108_3 = sext i62 %trunc_ln108_1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 244 'sext' 'sext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%i1_addr_2 = getelementptr i32 %i1, i64 %sext_ln108_3" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 245 'getelementptr' 'i1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [8/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 246 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 247 [7/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 247 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 248 [8/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 248 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln102_3 = zext i5 %bh_1" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 249 'zext' 'zext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (4.61ns)   --->   "%mul_ln102_1 = mul i70 %zext_ln102_3, i70 24595658764946068822" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 250 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%udiv_ln102_1_cast = partselect i4 @_ssdm_op_PartSelect.i4.i70.i32.i32, i70 %mul_ln102_1, i32 66, i32 69" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 251 'partselect' 'udiv_ln102_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [9/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 252 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 253 [6/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 253 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 254 [7/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 254 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 255 [8/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 255 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 256 [8/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 256 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [5/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 257 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 258 [6/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 258 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 259 [7/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 259 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 260 [7/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 260 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [4/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 261 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 262 [5/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 262 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 263 [6/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 263 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 264 [6/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 264 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 265 [3/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 265 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 266 [4/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 266 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 267 [5/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 267 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 268 [5/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 268 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 269 [2/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 269 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 270 [3/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 270 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 271 [4/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 271 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 272 [4/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 272 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/8] (7.30ns)   --->   "%i1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_2, i32 1" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 273 'readreq' 'i1_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 274 [2/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 274 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 275 [3/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 275 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 276 [3/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 276 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 277 [1/1] (7.30ns)   --->   "%i1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_2" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 277 'read' 'i1_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 278 [1/8] (7.30ns)   --->   "%i1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_3, i32 1" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 278 'readreq' 'i1_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 279 [2/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 279 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i4 %udiv_ln102_1_cast" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 280 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (1.65ns)   --->   "%mul_ln114_1 = mul i10 %zext_ln114_1, i10 88" [src/conv1.cpp:114->src/conv1.cpp:34]   --->   Operation 281 'mul' 'mul_ln114_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [2/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 282 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 283 [1/1] (7.30ns)   --->   "%i1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_3" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 283 'read' 'i1_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 284 [1/8] (7.30ns)   --->   "%empty_282 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr_2, i32 255" [src/conv1.cpp:119->src/conv1.cpp:34]   --->   Operation 284 'readreq' 'empty_282' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 285 [1/9] (1.33ns)   --->   "%urem_ln102_1 = urem i5 %bh_1, i5 3" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 285 'urem' 'urem_ln102_1' <Predicate = true> <Delay = 1.33> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 8> <II = 2> <Delay = 1.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i2 %urem_ln102_1" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 286 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%left_1 = bitcast i32 %i1_addr_2_read" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 287 'bitcast' 'left_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%right_1 = bitcast i32 %i1_addr_3_read" [src/conv1.cpp:109->src/conv1.cpp:34]   --->   Operation 288 'bitcast' 'right_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 289 [2/2] (2.02ns)   --->   "%call_ln108 = call void @conv1_Pipeline_PAD7, i32 %left_1, i32 %right_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 289 'call' 'call_ln108' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 290 [1/2] (0.00ns)   --->   "%call_ln108 = call void @conv1_Pipeline_PAD7, i32 %left_1, i32 %right_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 290 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.73>
ST_30 : Operation 291 [2/2] (0.73ns)   --->   "%call_ln108 = call void @conv1_Pipeline_4, i32 %i1, i62 %trunc_ln108_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 291 'call' 'call_ln108' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 292 [1/2] (0.00ns)   --->   "%call_ln108 = call void @conv1_Pipeline_4, i32 %i1, i62 %trunc_ln108_1, i10 %mul_ln114_1, i2 %trunc_ln102_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 292 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln102 = br void %PAD.i.0" [src/conv1.cpp:102->src/conv1.cpp:34]   --->   Operation 293 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>

State 32 <SV = 17> <Delay = 1.19>
ST_32 : Operation 294 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln36, void %_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit, i7 0, void %OUT.preheader" [src/conv1.cpp:36]   --->   Operation 294 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:36]   --->   Operation 295 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_261, void %OUT.split, void %for.inc118" [src/conv1.cpp:36]   --->   Operation 296 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i7 %out" [src/conv1.cpp:144->src/conv1.cpp:78]   --->   Operation 297 'trunc' 'trunc_ln144' <Predicate = (!tmp_261)> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:36]   --->   Operation 298 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = (!tmp_261)> <Delay = 0.00>
ST_32 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:36]   --->   Operation 299 'specloopname' 'specloopname_ln36' <Predicate = (!tmp_261)> <Delay = 0.00>
ST_32 : Operation 300 [1/1] (0.42ns)   --->   "%br_ln129 = br void %IN.i" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 300 'br' 'br_ln129' <Predicate = (!tmp_261)> <Delay = 0.42>
ST_32 : Operation 301 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_4, i8 15" [src/conv1.cpp:32]   --->   Operation 301 'add' 'add_ln32' <Predicate = (tmp_261)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h_2" [src/conv1.cpp:32]   --->   Operation 302 'store' 'store_ln32' <Predicate = (tmp_261)> <Delay = 0.42>
ST_32 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv1.cpp:32]   --->   Operation 303 'br' 'br_ln32' <Predicate = (tmp_261)> <Delay = 0.00>

State 33 <SV = 18> <Delay = 3.97>
ST_33 : Operation 304 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln129_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 304 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i4 %bout" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 305 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i4 %bout" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 306 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 307 [1/1] (0.79ns)   --->   "%icmp_ln129 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 307 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [1/1] (0.79ns)   --->   "%add_ln129_1 = add i4 %bout, i4 1" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 308 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %IN.i.split, void %KR0.preheader" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 309 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 310 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 310 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 311 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 312 [1/1] (0.78ns)   --->   "%add_ln129 = add i6 %zext_ln129, i6 %trunc_ln144" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 312 'add' 'add_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i6 %add_ln129" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 313 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 314 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %bout, i32 1, i32 2" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 314 'partselect' 'lshr_ln' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln_cast = zext i2 %lshr_ln" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 315 'zext' 'lshr_ln_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %lshr_ln, i2 0" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 316 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_270_cast = zext i4 %tmp_s" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 317 'zext' 'tmp_270_cast' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 318 [1/1] (0.79ns)   --->   "%empty_245 = sub i5 %tmp_270_cast, i5 %lshr_ln_cast" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 318 'sub' 'empty_245' <Predicate = (!icmp_ln129)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i5 %empty_245" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 319 'sext' 'sext_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (2.11ns)   --->   "%mul_ln131 = mul i15 %zext_ln129_1, i15 324" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 320 'mul' 'mul_ln131' <Predicate = (!icmp_ln129)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i15 %mul_ln131" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 321 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_33 : Operation 322 [1/1] (1.08ns)   --->   "%add_ln131 = add i64 %zext_ln131, i64 %conv1_weights_read" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 322 'add' 'add_ln131' <Predicate = (!icmp_ln129)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 323 [1/1] (0.42ns)   --->   "%br_ln131 = br void %for.body8.0.i" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 323 'br' 'br_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.42>
ST_33 : Operation 324 [1/1] (0.42ns)   --->   "%br_ln41 = br void %KR0" [src/conv1.cpp:41]   --->   Operation 324 'br' 'br_ln41' <Predicate = (icmp_ln129)> <Delay = 0.42>

State 34 <SV = 19> <Delay = 1.08>
ST_34 : Operation 325 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln131_4, void %for.inc.1.i, i4 0, void %IN.i.split" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 325 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 326 [1/1] (0.79ns)   --->   "%icmp_ln131 = icmp_ult  i4 %k, i4 9" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 326 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.inc23.i, void %for.body8.0.i.split" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 327 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 328 'partselect' 'tmp_254' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_34 : Operation 329 [1/1] (0.00ns)   --->   "%add_ln131_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 %tmp_254, i4 %k, i2 0" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 329 'bitconcatenate' 'add_ln131_5' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i9 %add_ln131_5" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 330 'zext' 'zext_ln131_1' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (1.08ns)   --->   "%add_ln131_1 = add i64 %zext_ln131_1, i64 %add_ln131" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 331 'add' 'add_ln131_1' <Predicate = (icmp_ln131)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_1, i32 2, i32 63" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 332 'partselect' 'trunc_ln3' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i62 %trunc_ln3" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 333 'sext' 'sext_ln135' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln135" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 334 'getelementptr' 'w1_addr' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 35 <SV = 20> <Delay = 7.30>
ST_35 : Operation 335 [8/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 335 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 336 [8/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 336 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 21> <Delay = 7.30>
ST_36 : Operation 337 [7/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 337 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 338 [7/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 338 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 22> <Delay = 7.30>
ST_37 : Operation 339 [6/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 339 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 340 [6/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 340 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 23> <Delay = 7.30>
ST_38 : Operation 341 [5/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 341 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [5/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 342 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 24> <Delay = 7.30>
ST_39 : Operation 343 [4/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 343 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 344 [4/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 344 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 25> <Delay = 7.30>
ST_40 : Operation 345 [3/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 345 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 346 [3/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 346 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 26> <Delay = 7.30>
ST_41 : Operation 347 [2/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 347 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 348 [2/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 348 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 27> <Delay = 7.30>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 349 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 350 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i4 %k" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 351 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (1.23ns)   --->   "%mul_ln131_1 = mul i9 %zext_ln131_2, i9 22" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 352 'mul' 'mul_ln131_1' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln131_1, i32 6, i32 8" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 353 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 354 [1/1] (0.00ns)   --->   "%udiv_ln5_cast = zext i3 %tmp_263" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 354 'zext' 'udiv_ln5_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 355 [1/1] (0.78ns)   --->   "%empty_246 = add i6 %sext_ln129, i6 %udiv_ln5_cast" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 355 'add' 'empty_246' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node empty_248)   --->   "%empty_247 = shl i6 %empty_246, i6 2" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 356 'shl' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.78ns) (out node of the LUT)   --->   "%empty_248 = sub i6 %empty_247, i6 %empty_246" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 357 'sub' 'empty_248' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 358 [1/8] (1.15ns)   --->   "%urem_ln131 = urem i4 %k, i4 3" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 358 'urem' 'urem_ln131' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i2 %urem_ln131" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 359 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 360 [1/8] (7.30ns)   --->   "%empty_249 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 360 'readreq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 361 [1/1] (0.42ns)   --->   "%br_ln135 = br void %load-store-loop.0.i" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 361 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 43 <SV = 28> <Delay = 2.80>
ST_43 : Operation 362 [1/1] (0.00ns)   --->   "%loop_index_0_i = phi i4 0, void %for.body8.0.i.split, i4 %empty_250, void %.exit49"   --->   Operation 362 'phi' 'loop_index_0_i' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_43 : Operation 363 [1/1] (0.00ns)   --->   "%phi_mul2528 = phi i8 0, void %for.body8.0.i.split, i8 %next_mul2529, void %.exit49"   --->   Operation 363 'phi' 'phi_mul2528' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_43 : Operation 364 [1/1] (0.00ns)   --->   "%phi_urem2530 = phi i4 0, void %for.body8.0.i.split, i4 %idx_urem2532, void %.exit49"   --->   Operation 364 'phi' 'phi_urem2530' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_43 : Operation 365 [1/1] (0.79ns)   --->   "%exitcond9314 = icmp_eq  i4 %loop_index_0_i, i4 9"   --->   Operation 365 'icmp' 'exitcond9314' <Predicate = (icmp_ln131)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 366 [1/1] (0.79ns)   --->   "%empty_250 = add i4 %loop_index_0_i, i4 1"   --->   Operation 366 'add' 'empty_250' <Predicate = (icmp_ln131)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9314, void %load-store-loop.0.i.split, void %for.inc.0.i"   --->   Operation 367 'br' 'br_ln0' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_43 : Operation 368 [1/1] (0.76ns)   --->   "%next_mul2529 = add i8 %phi_mul2528, i8 22"   --->   Operation 368 'add' 'next_mul2529' <Predicate = (icmp_ln131 & !exitcond9314)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul2528, i32 6, i32 7"   --->   Operation 369 'partselect' 'tmp_266' <Predicate = (icmp_ln131 & !exitcond9314)> <Delay = 0.00>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_284_cast = zext i2 %tmp_266"   --->   Operation 370 'zext' 'tmp_284_cast' <Predicate = (icmp_ln131 & !exitcond9314)> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (0.78ns)   --->   "%empty_251 = add i6 %empty_248, i6 %tmp_284_cast" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 371 'add' 'empty_251' <Predicate = (icmp_ln131 & !exitcond9314)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln131 = or i4 %k, i4 1" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 372 'or' 'or_ln131' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 373 [1/1] (0.77ns)   --->   "%add_ln131_2 = add i9 %add_ln131_5, i9 36" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 373 'add' 'add_ln131_2' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i9 %add_ln131_2" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 374 'zext' 'zext_ln131_3' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 375 [1/1] (1.08ns)   --->   "%add_ln131_3 = add i64 %zext_ln131_3, i64 %add_ln131" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 375 'add' 'add_ln131_3' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i4 %or_ln131" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 376 'zext' 'zext_ln131_4' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 377 [1/1] (1.23ns)   --->   "%mul_ln131_2 = mul i9 %zext_ln131_4, i9 22" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 377 'mul' 'mul_ln131_2' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_265 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln131_2, i32 6, i32 8" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 378 'partselect' 'tmp_265' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 379 [1/1] (0.00ns)   --->   "%udiv_ln131_1_cast = zext i3 %tmp_265" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 379 'zext' 'udiv_ln131_1_cast' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 380 [1/1] (0.78ns)   --->   "%empty_255 = add i6 %sext_ln129, i6 %udiv_ln131_1_cast" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 380 'add' 'empty_255' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node empty_257)   --->   "%empty_256 = shl i6 %empty_255, i6 2" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 381 'shl' 'empty_256' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 382 [1/1] (0.78ns) (out node of the LUT)   --->   "%empty_257 = sub i6 %empty_256, i6 %empty_255" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 382 'sub' 'empty_257' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 383 [1/1] (0.79ns)   --->   "%icmp_ln131_1 = icmp_ult  i4 %or_ln131, i4 9" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 383 'icmp' 'icmp_ln131_1' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131_1, void %for.inc23.i, void %for.body8.1.i" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 384 'br' 'br_ln131' <Predicate = (icmp_ln131 & exitcond9314)> <Delay = 0.00>
ST_43 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln131_3, i32 2, i32 63" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 385 'partselect' 'trunc_ln135_1' <Predicate = (icmp_ln131 & exitcond9314 & icmp_ln131_1)> <Delay = 0.00>
ST_43 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i62 %trunc_ln135_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 386 'sext' 'sext_ln135_1' <Predicate = (icmp_ln131 & exitcond9314 & icmp_ln131_1)> <Delay = 0.00>
ST_43 : Operation 387 [1/1] (0.00ns)   --->   "%w1_addr_1 = getelementptr i32 %w1, i64 %sext_ln135_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 387 'getelementptr' 'w1_addr_1' <Predicate = (icmp_ln131 & exitcond9314 & icmp_ln131_1)> <Delay = 0.00>
ST_43 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln129 = br void %IN.i" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 388 'br' 'br_ln129' <Predicate = (exitcond9314 & !icmp_ln131_1) | (!icmp_ln131)> <Delay = 0.00>

State 44 <SV = 29> <Delay = 7.30>
ST_44 : Operation 389 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 389 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 30> <Delay = 1.98>
ST_45 : Operation 390 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 390 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 391 [1/1] (0.00ns)   --->   "%p_cast2577 = zext i6 %empty_251" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 391 'zext' 'p_cast2577' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 392 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 392 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 393 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 393 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 394 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 394 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 395 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 395 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 396 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 396 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 397 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 398 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 399 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 399 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 400 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 400 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 401 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 401 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 402 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 403 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 404 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 404 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 405 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 405 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 406 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 407 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 407 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 408 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 408 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 409 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 0, i64 %p_cast2577" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 409 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 410 [1/1] (0.00ns)   --->   "%empty_252 = trunc i4 %phi_urem2530"   --->   Operation 410 'trunc' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 411 [1/1] (0.00ns)   --->   "%empty_253 = bitcast i32 %w1_addr_read" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 411 'bitcast' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %trunc_ln129, void %.case.050, void %.case.151" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 412 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 413 [1/1] (0.73ns)   --->   "%switch_ln131 = switch i2 %trunc_ln131, void %.case.256, i2 0, void %.case.054, i2 1, void %.case.155" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 413 'switch' 'switch_ln131' <Predicate = (!trunc_ln129)> <Delay = 0.73>
ST_45 : Operation 414 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_252, void %.case.266, i2 0, void %.case.064, i2 1, void %.case.165"   --->   Operation 414 'switch' 'switch_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.73>
ST_45 : Operation 415 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 415 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_252 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit63"   --->   Operation 416 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_252 == 1)> <Delay = 0.00>
ST_45 : Operation 417 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 417 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_252 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit63"   --->   Operation 418 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_252 == 0)> <Delay = 0.00>
ST_45 : Operation 419 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 419 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit63"   --->   Operation 420 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.00>
ST_45 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit53"   --->   Operation 421 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.00>
ST_45 : Operation 422 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_252, void %.case.261, i2 0, void %.case.059, i2 1, void %.case.160"   --->   Operation 422 'switch' 'switch_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.73>
ST_45 : Operation 423 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 423 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_252 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit58"   --->   Operation 424 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_252 == 1)> <Delay = 0.00>
ST_45 : Operation 425 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 425 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_252 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit58"   --->   Operation 426 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_252 == 0)> <Delay = 0.00>
ST_45 : Operation 427 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 427 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit58"   --->   Operation 428 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.00>
ST_45 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit53"   --->   Operation 429 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.00>
ST_45 : Operation 430 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_252, void %.case.271, i2 0, void %.case.069, i2 1, void %.case.170"   --->   Operation 430 'switch' 'switch_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.73>
ST_45 : Operation 431 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 431 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit68"   --->   Operation 432 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 1)> <Delay = 0.00>
ST_45 : Operation 433 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 433 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit68"   --->   Operation 434 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 0)> <Delay = 0.00>
ST_45 : Operation 435 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 435 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit68"   --->   Operation 436 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.00>
ST_45 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit53"   --->   Operation 437 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.00>
ST_45 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit49"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!trunc_ln129)> <Delay = 0.00>
ST_45 : Operation 439 [1/1] (0.73ns)   --->   "%switch_ln131 = switch i2 %trunc_ln131, void %.case.276, i2 0, void %.case.074, i2 1, void %.case.175" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 439 'switch' 'switch_ln131' <Predicate = (trunc_ln129)> <Delay = 0.73>
ST_45 : Operation 440 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_252, void %.case.286, i2 0, void %.case.084, i2 1, void %.case.185"   --->   Operation 440 'switch' 'switch_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.73>
ST_45 : Operation 441 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 441 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_252 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit83"   --->   Operation 442 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_252 == 1)> <Delay = 0.00>
ST_45 : Operation 443 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 443 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_252 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit83"   --->   Operation 444 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_252 == 0)> <Delay = 0.00>
ST_45 : Operation 445 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 445 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit83"   --->   Operation 446 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.00>
ST_45 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit73"   --->   Operation 447 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.00>
ST_45 : Operation 448 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_252, void %.case.281, i2 0, void %.case.079, i2 1, void %.case.180"   --->   Operation 448 'switch' 'switch_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.73>
ST_45 : Operation 449 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 449 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_252 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit78"   --->   Operation 450 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_252 == 1)> <Delay = 0.00>
ST_45 : Operation 451 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 451 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_252 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit78"   --->   Operation 452 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_252 == 0)> <Delay = 0.00>
ST_45 : Operation 453 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 453 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit78"   --->   Operation 454 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.00>
ST_45 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit73"   --->   Operation 455 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.00>
ST_45 : Operation 456 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_252, void %.case.291, i2 0, void %.case.089, i2 1, void %.case.190"   --->   Operation 456 'switch' 'switch_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.73>
ST_45 : Operation 457 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 457 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit88"   --->   Operation 458 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 1)> <Delay = 0.00>
ST_45 : Operation 459 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 459 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit88"   --->   Operation 460 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 == 0)> <Delay = 0.00>
ST_45 : Operation 461 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_253, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 461 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit88"   --->   Operation 462 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_252 != 0 & empty_252 != 1)> <Delay = 0.00>
ST_45 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit73"   --->   Operation 463 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.00>
ST_45 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit49"   --->   Operation 464 'br' 'br_ln0' <Predicate = (trunc_ln129)> <Delay = 0.00>
ST_45 : Operation 465 [1/1] (0.79ns)   --->   "%next_urem2531 = add i4 %phi_urem2530, i4 1"   --->   Operation 465 'add' 'next_urem2531' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 466 [1/1] (0.79ns)   --->   "%empty_254 = icmp_ult  i4 %next_urem2531, i4 3"   --->   Operation 466 'icmp' 'empty_254' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 467 [1/1] (0.39ns)   --->   "%idx_urem2532 = select i1 %empty_254, i4 %next_urem2531, i4 0"   --->   Operation 467 'select' 'idx_urem2532' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0.i"   --->   Operation 468 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 46 <SV = 29> <Delay = 7.30>
ST_46 : Operation 469 [8/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 469 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 30> <Delay = 7.30>
ST_47 : Operation 470 [7/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 470 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 31> <Delay = 7.30>
ST_48 : Operation 471 [6/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 471 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 32> <Delay = 7.30>
ST_49 : Operation 472 [5/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 472 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 33> <Delay = 7.30>
ST_50 : Operation 473 [4/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 473 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 34> <Delay = 7.30>
ST_51 : Operation 474 [3/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 474 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 35> <Delay = 7.30>
ST_52 : Operation 475 [2/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 475 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 36> <Delay = 7.30>
ST_53 : Operation 476 [1/8] (7.30ns)   --->   "%empty_258 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr_1, i32 9" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 476 'readreq' 'empty_258' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 477 [1/1] (0.42ns)   --->   "%br_ln135 = br void %load-store-loop.1.i" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 477 'br' 'br_ln135' <Predicate = true> <Delay = 0.42>

State 54 <SV = 37> <Delay = 0.79>
ST_54 : Operation 478 [1/1] (0.00ns)   --->   "%loop_index_1_i = phi i4 0, void %for.body8.1.i, i4 %empty_259, void %.exit868"   --->   Operation 478 'phi' 'loop_index_1_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 479 [1/1] (0.00ns)   --->   "%phi_mul2533 = phi i8 0, void %for.body8.1.i, i8 %next_mul2534, void %.exit868"   --->   Operation 479 'phi' 'phi_mul2533' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 480 [1/1] (0.00ns)   --->   "%phi_urem2535 = phi i4 0, void %for.body8.1.i, i4 %idx_urem2537, void %.exit868"   --->   Operation 480 'phi' 'phi_urem2535' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 481 [1/1] (0.79ns)   --->   "%exitcond9415 = icmp_eq  i4 %loop_index_1_i, i4 9"   --->   Operation 481 'icmp' 'exitcond9415' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 482 [1/1] (0.79ns)   --->   "%empty_259 = add i4 %loop_index_1_i, i4 1"   --->   Operation 482 'add' 'empty_259' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond9415, void %load-store-loop.1.i.split, void %for.inc.1.i"   --->   Operation 483 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 484 [1/1] (0.76ns)   --->   "%next_mul2534 = add i8 %phi_mul2533, i8 22"   --->   Operation 484 'add' 'next_mul2534' <Predicate = (!exitcond9415)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul2533, i32 6, i32 7"   --->   Operation 485 'partselect' 'tmp_268' <Predicate = (!exitcond9415)> <Delay = 0.00>
ST_54 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_287_cast = zext i2 %tmp_268"   --->   Operation 486 'zext' 'tmp_287_cast' <Predicate = (!exitcond9415)> <Delay = 0.00>
ST_54 : Operation 487 [1/1] (0.78ns)   --->   "%empty_260 = add i6 %empty_257, i6 %tmp_287_cast" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 487 'add' 'empty_260' <Predicate = (!exitcond9415)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 488 [1/1] (0.79ns)   --->   "%add_ln131_4 = add i4 %k, i4 2" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 488 'add' 'add_ln131_4' <Predicate = (exitcond9415)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body8.0.i" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 489 'br' 'br_ln131' <Predicate = (exitcond9415)> <Delay = 0.00>

State 55 <SV = 38> <Delay = 7.30>
ST_55 : Operation 490 [1/1] (7.30ns)   --->   "%w1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 490 'read' 'w1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 39> <Delay = 1.98>
ST_56 : Operation 491 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 491 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 492 [1/1] (0.00ns)   --->   "%p_cast2580 = zext i6 %empty_260" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 492 'zext' 'p_cast2580' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 493 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 493 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 494 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 494 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 495 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 495 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 496 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 496 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 497 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 497 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 498 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 498 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 499 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 499 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 500 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 500 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 501 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 502 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 503 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 504 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 504 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 505 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 505 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 506 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 506 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 507 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 508 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 508 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 509 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 509 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 510 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2, i64 0, i64 %p_cast2580" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 510 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 511 [1/1] (0.00ns)   --->   "%empty_261 = trunc i4 %phi_urem2535"   --->   Operation 511 'trunc' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 512 [1/1] (0.00ns)   --->   "%empty_262 = bitcast i32 %w1_addr_1_read" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 512 'bitcast' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %trunc_ln129, void %.case.0869, void %.case.1870" [src/conv1.cpp:129->src/conv1.cpp:38]   --->   Operation 513 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 514 [1/1] (0.73ns)   --->   "%switch_ln131 = switch i2 %trunc_ln131, void %.case.0873, i2 1, void %.case.2875, i2 0, void %.case.1874" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 514 'switch' 'switch_ln131' <Predicate = (!trunc_ln129)> <Delay = 0.73>
ST_56 : Operation 515 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_261, void %.case.2885, i2 0, void %.case.0883, i2 1, void %.case.1884"   --->   Operation 515 'switch' 'switch_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.73>
ST_56 : Operation 516 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 516 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_261 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit882"   --->   Operation 517 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_261 == 1)> <Delay = 0.00>
ST_56 : Operation 518 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 518 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_261 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit882"   --->   Operation 519 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_261 == 0)> <Delay = 0.00>
ST_56 : Operation 520 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 520 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit882"   --->   Operation 521 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.00>
ST_56 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit872"   --->   Operation 522 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.00>
ST_56 : Operation 523 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_261, void %.case.2890, i2 0, void %.case.0888, i2 1, void %.case.1889"   --->   Operation 523 'switch' 'switch_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.73>
ST_56 : Operation 524 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 524 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_261 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit887"   --->   Operation 525 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_261 == 1)> <Delay = 0.00>
ST_56 : Operation 526 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 526 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_261 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit887"   --->   Operation 527 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_261 == 0)> <Delay = 0.00>
ST_56 : Operation 528 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 528 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit887"   --->   Operation 529 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.00>
ST_56 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit872"   --->   Operation 530 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.00>
ST_56 : Operation 531 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_261, void %.case.2880, i2 0, void %.case.0878, i2 1, void %.case.1879"   --->   Operation 531 'switch' 'switch_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.73>
ST_56 : Operation 532 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 532 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit877"   --->   Operation 533 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 1)> <Delay = 0.00>
ST_56 : Operation 534 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 534 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit877"   --->   Operation 535 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 0)> <Delay = 0.00>
ST_56 : Operation 536 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 536 'store' 'store_ln135' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit877"   --->   Operation 537 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.00>
ST_56 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit872"   --->   Operation 538 'br' 'br_ln0' <Predicate = (!trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.00>
ST_56 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit868"   --->   Operation 539 'br' 'br_ln0' <Predicate = (!trunc_ln129)> <Delay = 0.00>
ST_56 : Operation 540 [1/1] (0.73ns)   --->   "%switch_ln131 = switch i2 %trunc_ln131, void %.case.0893, i2 1, void %.case.2895, i2 0, void %.case.1894" [src/conv1.cpp:131->src/conv1.cpp:38]   --->   Operation 540 'switch' 'switch_ln131' <Predicate = (trunc_ln129)> <Delay = 0.73>
ST_56 : Operation 541 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_261, void %.case.2905, i2 0, void %.case.0903, i2 1, void %.case.1904"   --->   Operation 541 'switch' 'switch_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.73>
ST_56 : Operation 542 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 542 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_261 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit902"   --->   Operation 543 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_261 == 1)> <Delay = 0.00>
ST_56 : Operation 544 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 544 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_261 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit902"   --->   Operation 545 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_261 == 0)> <Delay = 0.00>
ST_56 : Operation 546 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 546 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit902"   --->   Operation 547 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.00>
ST_56 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit892"   --->   Operation 548 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 0)> <Delay = 0.00>
ST_56 : Operation 549 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_261, void %.case.2910, i2 0, void %.case.0908, i2 1, void %.case.1909"   --->   Operation 549 'switch' 'switch_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.73>
ST_56 : Operation 550 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 550 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_261 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit907"   --->   Operation 551 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_261 == 1)> <Delay = 0.00>
ST_56 : Operation 552 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 552 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_261 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit907"   --->   Operation 553 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_261 == 0)> <Delay = 0.00>
ST_56 : Operation 554 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 554 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit907"   --->   Operation 555 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.00>
ST_56 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit892"   --->   Operation 556 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 == 1)> <Delay = 0.00>
ST_56 : Operation 557 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_261, void %.case.2900, i2 0, void %.case.0898, i2 1, void %.case.1899"   --->   Operation 557 'switch' 'switch_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.73>
ST_56 : Operation 558 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 558 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit897"   --->   Operation 559 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 1)> <Delay = 0.00>
ST_56 : Operation 560 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 560 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 0)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit897"   --->   Operation 561 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 == 0)> <Delay = 0.00>
ST_56 : Operation 562 [1/1] (0.67ns)   --->   "%store_ln135 = store i32 %empty_262, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2_addr_1" [src/conv1.cpp:135->src/conv1.cpp:38]   --->   Operation 562 'store' 'store_ln135' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_56 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit897"   --->   Operation 563 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1 & empty_261 != 0 & empty_261 != 1)> <Delay = 0.00>
ST_56 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit892"   --->   Operation 564 'br' 'br_ln0' <Predicate = (trunc_ln129 & trunc_ln131 != 0 & trunc_ln131 != 1)> <Delay = 0.00>
ST_56 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit868"   --->   Operation 565 'br' 'br_ln0' <Predicate = (trunc_ln129)> <Delay = 0.00>
ST_56 : Operation 566 [1/1] (0.79ns)   --->   "%next_urem2536 = add i4 %phi_urem2535, i4 1"   --->   Operation 566 'add' 'next_urem2536' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 567 [1/1] (0.79ns)   --->   "%empty_263 = icmp_ult  i4 %next_urem2536, i4 3"   --->   Operation 567 'icmp' 'empty_263' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 568 [1/1] (0.39ns)   --->   "%idx_urem2537 = select i1 %empty_263, i4 %next_urem2536, i4 0"   --->   Operation 568 'select' 'idx_urem2537' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.1.i"   --->   Operation 569 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 57 <SV = 19> <Delay = 1.15>
ST_57 : Operation 570 [1/1] (0.00ns)   --->   "%r = phi i4 %select_ln44_1, void %arrayidx982.exit, i4 0, void %KR0.preheader" [src/conv1.cpp:44]   --->   Operation 570 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 571 [8/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 571 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 20> <Delay = 1.15>
ST_58 : Operation 572 [7/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 572 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 21> <Delay = 1.15>
ST_59 : Operation 573 [6/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 573 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 22> <Delay = 1.15>
ST_60 : Operation 574 [5/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 574 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 23> <Delay = 1.15>
ST_61 : Operation 575 [4/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 575 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 24> <Delay = 1.15>
ST_62 : Operation 576 [3/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 576 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 25> <Delay = 1.15>
ST_63 : Operation 577 [2/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 577 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 26> <Delay = 3.36>
ST_64 : Operation 578 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i15 %add_ln41_2, void %arrayidx982.exit, i15 0, void %KR0.preheader" [src/conv1.cpp:41]   --->   Operation 578 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 579 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln41_4, void %arrayidx982.exit, i4 0, void %KR0.preheader" [src/conv1.cpp:41]   --->   Operation 579 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 580 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %select_ln44_4, void %arrayidx982.exit, i12 0, void %KR0.preheader" [src/conv1.cpp:44]   --->   Operation 580 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 581 [1/1] (0.00ns)   --->   "%c = phi i8 %indvars_iv_next110, void %arrayidx982.exit, i8 0, void %KR0.preheader" [src/conv1.cpp:44]   --->   Operation 581 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 582 [1/1] (0.00ns)   --->   "%r_cast = zext i4 %r" [src/conv1.cpp:44]   --->   Operation 582 'zext' 'r_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 583 [1/1] (1.23ns)   --->   "%mul43 = mul i9 %r_cast, i9 22" [src/conv1.cpp:44]   --->   Operation 583 'mul' 'mul43' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 584 [1/1] (0.00ns)   --->   "%indvars_iv119_udiv_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul43, i32 6, i32 8" [src/conv1.cpp:44]   --->   Operation 584 'partselect' 'indvars_iv119_udiv_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 585 [1/8] (1.15ns)   --->   "%empty_264 = urem i4 %r, i4 3" [src/conv1.cpp:44]   --->   Operation 585 'urem' 'empty_264' <Predicate = true> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i2 %empty_264" [src/conv1.cpp:45]   --->   Operation 586 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 587 [1/1] (0.84ns)   --->   "%icmp_ln41 = icmp_eq  i15 %indvar_flatten22, i15 30600" [src/conv1.cpp:41]   --->   Operation 587 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 588 [1/1] (0.84ns)   --->   "%add_ln41_2 = add i15 %indvar_flatten22, i15 1" [src/conv1.cpp:41]   --->   Operation 588 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc112, void %BH.i.preheader" [src/conv1.cpp:41]   --->   Operation 589 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 590 [1/1] (0.79ns)   --->   "%add_ln41 = add i4 %o, i4 1" [src/conv1.cpp:41]   --->   Operation 590 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 591 [1/1] (0.80ns)   --->   "%icmp_ln44 = icmp_eq  i12 %indvar_flatten, i12 3825" [src/conv1.cpp:44]   --->   Operation 591 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 592 [1/1] (0.39ns)   --->   "%select_ln41_4 = select i1 %icmp_ln44, i4 %add_ln41, i4 %o" [src/conv1.cpp:41]   --->   Operation 592 'select' 'select_ln41_4' <Predicate = (!icmp_ln41)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i4 %select_ln41_4" [src/conv1.cpp:41]   --->   Operation 593 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln41_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln41_4, i32 1, i32 2" [src/conv1.cpp:41]   --->   Operation 594 'partselect' 'zext_ln41_mid2_v' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln44, i1 1" [src/conv1.cpp:41]   --->   Operation 595 'xor' 'xor_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 596 [1/1] (0.76ns)   --->   "%icmp_ln45 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:45]   --->   Operation 596 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 597 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %icmp_ln45, i1 %xor_ln41" [src/conv1.cpp:41]   --->   Operation 597 'and' 'and_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln41, i1 %icmp_ln44" [src/conv1.cpp:44]   --->   Operation 598 'or' 'or_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 599 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i8 0, i8 %c" [src/conv1.cpp:44]   --->   Operation 599 'select' 'select_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 600 [12/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 600 'urem' 'urem_ln45' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 601 [1/1] (0.42ns)   --->   "%br_ln148 = br void %BH.i" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 601 'br' 'br_ln148' <Predicate = (icmp_ln41)> <Delay = 0.42>

State 65 <SV = 27> <Delay = 2.62>
ST_65 : Operation 602 [1/1] (0.39ns)   --->   "%select_ln41 = select i1 %icmp_ln44, i4 0, i4 %r" [src/conv1.cpp:41]   --->   Operation 602 'select' 'select_ln41' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%select_ln41_5 = select i1 %icmp_ln44, i3 0, i3 %indvars_iv119_udiv_cast" [src/conv1.cpp:41]   --->   Operation 603 'select' 'select_ln41_5' <Predicate = (!and_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 604 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %select_ln41, i4 1" [src/conv1.cpp:44]   --->   Operation 604 'add' 'add_ln44' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 605 [1/1] (0.39ns)   --->   "%select_ln44_1 = select i1 %and_ln41, i4 %add_ln44, i4 %select_ln41" [src/conv1.cpp:44]   --->   Operation 605 'select' 'select_ln44_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 606 [1/1] (0.00ns)   --->   "%add_ln44_cast = zext i4 %add_ln44" [src/conv1.cpp:44]   --->   Operation 606 'zext' 'add_ln44_cast' <Predicate = (and_ln41)> <Delay = 0.00>
ST_65 : Operation 607 [1/1] (1.23ns)   --->   "%mul65 = mul i9 %add_ln44_cast, i9 22" [src/conv1.cpp:44]   --->   Operation 607 'mul' 'mul65' <Predicate = (and_ln41)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_2)   --->   "%indvars_iv119_udiv_cast_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul65, i32 6, i32 8" [src/conv1.cpp:44]   --->   Operation 608 'partselect' 'indvars_iv119_udiv_cast_mid1' <Predicate = (and_ln41)> <Delay = 0.00>
ST_65 : Operation 609 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln44_2 = select i1 %and_ln41, i3 %indvars_iv119_udiv_cast_mid1, i3 %select_ln41_5" [src/conv1.cpp:44]   --->   Operation 609 'select' 'select_ln44_2' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 610 [8/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 610 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 611 [11/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 611 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 1.87>
ST_66 : Operation 612 [7/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 612 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 613 [10/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 613 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 29> <Delay = 1.87>
ST_67 : Operation 614 [6/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 614 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 615 [9/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 615 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 1.87>
ST_68 : Operation 616 [5/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 616 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 617 [8/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 617 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 31> <Delay = 1.87>
ST_69 : Operation 618 [4/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 618 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 619 [7/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 619 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 32> <Delay = 1.87>
ST_70 : Operation 620 [3/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 620 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 621 [6/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 621 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 33> <Delay = 1.87>
ST_71 : Operation 622 [2/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 622 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 623 [5/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 623 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 34> <Delay = 3.39>
ST_72 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%select_ln41_6 = select i1 %icmp_ln44, i2 0, i2 %trunc_ln45" [src/conv1.cpp:41]   --->   Operation 624 'select' 'select_ln41_6' <Predicate = (!and_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 625 [1/8] (1.15ns)   --->   "%p_mid1 = urem i4 %add_ln44, i4 3" [src/conv1.cpp:44]   --->   Operation 625 'urem' 'p_mid1' <Predicate = (and_ln41)> <Delay = 1.15> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 7> <II = 2> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln44_3)   --->   "%trunc_ln45_1 = trunc i2 %p_mid1" [src/conv1.cpp:45]   --->   Operation 626 'trunc' 'trunc_ln45_1' <Predicate = (and_ln41)> <Delay = 0.00>
ST_72 : Operation 627 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln44_3 = select i1 %and_ln41, i2 %trunc_ln45_1, i2 %select_ln41_6" [src/conv1.cpp:44]   --->   Operation 627 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %select_ln44" [src/conv1.cpp:45]   --->   Operation 628 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 629 [4/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 629 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 630 [1/1] (2.39ns) (grouped into DSP with root node mul56)   --->   "%empty_270 = add i9 %zext_ln45, i9 2" [src/conv1.cpp:45]   --->   Operation 630 'add' 'empty_270' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 631 [1/1] (0.00ns) (grouped into DSP with root node mul56)   --->   "%p_cast2565 = zext i9 %empty_270" [src/conv1.cpp:45]   --->   Operation 631 'zext' 'p_cast2565' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 632 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul56 = mul i19 %p_cast2565, i19 683" [src/conv1.cpp:45]   --->   Operation 632 'mul' 'mul56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 633 [1/1] (2.39ns) (grouped into DSP with root node mul53)   --->   "%empty_272 = add i9 %zext_ln45, i9 4" [src/conv1.cpp:45]   --->   Operation 633 'add' 'empty_272' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 634 [1/1] (0.00ns) (grouped into DSP with root node mul53)   --->   "%p_cast2566 = zext i9 %empty_272" [src/conv1.cpp:45]   --->   Operation 634 'zext' 'p_cast2566' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 635 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul53 = mul i19 %p_cast2566, i19 683" [src/conv1.cpp:45]   --->   Operation 635 'mul' 'mul53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 636 [1/1] (2.39ns) (grouped into DSP with root node mul50)   --->   "%empty_273 = add i9 %zext_ln45, i9 5" [src/conv1.cpp:45]   --->   Operation 636 'add' 'empty_273' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 637 [1/1] (0.00ns) (grouped into DSP with root node mul50)   --->   "%p_cast2567 = zext i9 %empty_273" [src/conv1.cpp:45]   --->   Operation 637 'zext' 'p_cast2567' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 638 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul50 = mul i19 %p_cast2567, i19 683" [src/conv1.cpp:45]   --->   Operation 638 'mul' 'mul50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 639 [1/1] (2.39ns) (grouped into DSP with root node mul47)   --->   "%empty_275 = add i9 %zext_ln45, i9 7" [src/conv1.cpp:45]   --->   Operation 639 'add' 'empty_275' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 640 [1/1] (0.00ns) (grouped into DSP with root node mul47)   --->   "%p_cast2568 = zext i9 %empty_275" [src/conv1.cpp:45]   --->   Operation 640 'zext' 'p_cast2568' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 641 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul47 = mul i19 %p_cast2568, i19 683" [src/conv1.cpp:45]   --->   Operation 641 'mul' 'mul47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 642 [1/1] (2.39ns) (grouped into DSP with root node mul_ln73)   --->   "%empty_276 = add i9 %zext_ln45, i9 8" [src/conv1.cpp:45]   --->   Operation 642 'add' 'empty_276' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 643 [1/1] (0.00ns) (grouped into DSP with root node mul_ln73)   --->   "%zext_ln73 = zext i9 %empty_276" [src/conv1.cpp:73]   --->   Operation 643 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 644 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln73 = mul i19 %zext_ln73, i19 683" [src/conv1.cpp:73]   --->   Operation 644 'mul' 'mul_ln73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 73 <SV = 35> <Delay = 1.87>
ST_73 : Operation 645 [3/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 645 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 646 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul56 = mul i19 %p_cast2565, i19 683" [src/conv1.cpp:45]   --->   Operation 646 'mul' 'mul56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 647 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul53 = mul i19 %p_cast2566, i19 683" [src/conv1.cpp:45]   --->   Operation 647 'mul' 'mul53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 648 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul50 = mul i19 %p_cast2567, i19 683" [src/conv1.cpp:45]   --->   Operation 648 'mul' 'mul50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 649 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul47 = mul i19 %p_cast2568, i19 683" [src/conv1.cpp:45]   --->   Operation 649 'mul' 'mul47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 650 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln73 = mul i19 %zext_ln73, i19 683" [src/conv1.cpp:73]   --->   Operation 650 'mul' 'mul_ln73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 36> <Delay = 3.56>
ST_74 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %zext_ln41_mid2_v" [src/conv1.cpp:63]   --->   Operation 651 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_262 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %zext_ln41_mid2_v, i4 0" [src/conv1.cpp:41]   --->   Operation 652 'bitconcatenate' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_273_cast = zext i6 %tmp_262" [src/conv1.cpp:41]   --->   Operation 653 'zext' 'tmp_273_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 654 [1/1] (0.78ns)   --->   "%empty_265 = sub i7 %tmp_273_cast, i7 %zext_ln63" [src/conv1.cpp:41]   --->   Operation 654 'sub' 'empty_265' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i7 %empty_265" [src/conv1.cpp:41]   --->   Operation 655 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 656 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i4 %select_ln44_1" [src/conv1.cpp:44]   --->   Operation 656 'zext' 'select_ln44_1_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 657 [1/1] (0.77ns)   --->   "%empty_266 = add i8 %sext_ln41, i8 %select_ln44_1_cast" [src/conv1.cpp:41]   --->   Operation 657 'add' 'empty_266' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 658 [1/1] (0.00ns)   --->   "%p_cast2563 = sext i8 %empty_266" [src/conv1.cpp:41]   --->   Operation 658 'sext' 'p_cast2563' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 659 [1/1] (0.00ns)   --->   "%empty_267 = trunc i8 %empty_266" [src/conv1.cpp:41]   --->   Operation 659 'trunc' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 660 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_267, i8 0" [src/conv1.cpp:41]   --->   Operation 660 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_268 = sub i14 %p_shl, i14 %p_cast2563" [src/conv1.cpp:41]   --->   Operation 661 'sub' 'empty_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 662 [1/1] (0.00ns)   --->   "%select_ln44_cast = zext i8 %select_ln44" [src/conv1.cpp:44]   --->   Operation 662 'zext' 'select_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 663 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%empty_269 = add i14 %empty_268, i14 %select_ln44_cast" [src/conv1.cpp:41]   --->   Operation 663 'add' 'empty_269' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 664 [1/1] (0.00ns)   --->   "%p_cast2573 = zext i14 %empty_269" [src/conv1.cpp:41]   --->   Operation 664 'zext' 'p_cast2573' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 665 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast2573" [src/conv1.cpp:41]   --->   Operation 665 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 666 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast2573" [src/conv1.cpp:41]   --->   Operation 666 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i8 %select_ln44" [src/conv1.cpp:45]   --->   Operation 667 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 668 [1/1] (2.11ns)   --->   "%mul_ln45 = mul i17 %zext_ln45_1, i17 342" [src/conv1.cpp:45]   --->   Operation 668 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 669 [1/1] (0.00ns)   --->   "%udiv_ln3_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln45, i32 10, i32 16" [src/conv1.cpp:45]   --->   Operation 669 'partselect' 'udiv_ln3_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 670 [2/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 670 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 671 [1/1] (0.76ns)   --->   "%indvars_iv_next110 = add i8 %select_ln44, i8 1" [src/conv1.cpp:44]   --->   Operation 671 'add' 'indvars_iv_next110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 672 [1/1] (0.00ns)   --->   "%indvars_iv_next110_cast = zext i8 %indvars_iv_next110" [src/conv1.cpp:44]   --->   Operation 672 'zext' 'indvars_iv_next110_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 673 [1/1] (2.11ns)   --->   "%mul59 = mul i17 %indvars_iv_next110_cast, i17 342" [src/conv1.cpp:44]   --->   Operation 673 'mul' 'mul59' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_275_cast = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul59, i32 10, i32 16" [src/conv1.cpp:44]   --->   Operation 674 'partselect' 'tmp_275_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 675 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul56 = mul i19 %p_cast2565, i19 683" [src/conv1.cpp:45]   --->   Operation 675 'mul' 'mul56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 676 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul53 = mul i19 %p_cast2566, i19 683" [src/conv1.cpp:45]   --->   Operation 676 'mul' 'mul53' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 677 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul50 = mul i19 %p_cast2567, i19 683" [src/conv1.cpp:45]   --->   Operation 677 'mul' 'mul50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 678 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul47 = mul i19 %p_cast2568, i19 683" [src/conv1.cpp:45]   --->   Operation 678 'mul' 'mul47' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 679 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul_ln73 = mul i19 %zext_ln73, i19 683" [src/conv1.cpp:73]   --->   Operation 679 'mul' 'mul_ln73' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 680 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:73]   --->   Operation 680 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_74 : Operation 681 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:73]   --->   Operation 681 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>

State 75 <SV = 37> <Delay = 6.62>
ST_75 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i2 %zext_ln41_mid2_v" [src/conv1.cpp:63]   --->   Operation 682 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_251 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %zext_ln41_mid2_v, i2 0" [src/conv1.cpp:63]   --->   Operation 683 'bitconcatenate' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i4 %tmp_251" [src/conv1.cpp:63]   --->   Operation 684 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 685 [1/1] (0.79ns)   --->   "%sub_ln63 = sub i5 %zext_ln63_20, i5 %zext_ln63_19" [src/conv1.cpp:63]   --->   Operation 685 'sub' 'sub_ln63' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 686 [1/12] (1.87ns)   --->   "%urem_ln45 = urem i8 %select_ln44, i8 3" [src/conv1.cpp:45]   --->   Operation 686 'urem' 'urem_ln45' <Predicate = true> <Delay = 1.87> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = trunc i2 %urem_ln45" [src/conv1.cpp:45]   --->   Operation 687 'trunc' 'trunc_ln45_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 688 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul56 = mul i19 %p_cast2565, i19 683" [src/conv1.cpp:45]   --->   Operation 688 'mul' 'mul56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_276_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul56, i32 11, i32 17" [src/conv1.cpp:45]   --->   Operation 689 'partselect' 'tmp_276_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 690 [1/1] (0.77ns)   --->   "%empty_271 = add i7 %udiv_ln3_cast, i7 1" [src/conv1.cpp:45]   --->   Operation 690 'add' 'empty_271' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 691 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul53 = mul i19 %p_cast2566, i19 683" [src/conv1.cpp:45]   --->   Operation 691 'mul' 'mul53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_277_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul53, i32 11, i32 17" [src/conv1.cpp:45]   --->   Operation 692 'partselect' 'tmp_277_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 693 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul50 = mul i19 %p_cast2567, i19 683" [src/conv1.cpp:45]   --->   Operation 693 'mul' 'mul50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_278_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul50, i32 11, i32 17" [src/conv1.cpp:45]   --->   Operation 694 'partselect' 'tmp_278_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 695 [1/1] (0.77ns)   --->   "%empty_274 = add i7 %udiv_ln3_cast, i7 2" [src/conv1.cpp:45]   --->   Operation 695 'add' 'empty_274' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 696 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul47 = mul i19 %p_cast2568, i19 683" [src/conv1.cpp:45]   --->   Operation 696 'mul' 'mul47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_279_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul47, i32 11, i32 17" [src/conv1.cpp:45]   --->   Operation 697 'partselect' 'tmp_279_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 698 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln73 = mul i19 %zext_ln73, i19 683" [src/conv1.cpp:73]   --->   Operation 698 'mul' 'mul_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 699 [1/1] (0.00ns)   --->   "%udiv_ln4_cast = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln73, i32 11, i32 17" [src/conv1.cpp:73]   --->   Operation 699 'partselect' 'udiv_ln4_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 700 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:73]   --->   Operation 700 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_75 : Operation 701 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:73]   --->   Operation 701 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_75 : Operation 702 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_25, i1 %trunc_ln41" [src/conv1.cpp:73]   --->   Operation 702 'mux' 'tmp' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 703 [2/2] (4.74ns)   --->   "%call_ln73 = call void @conv1_Pipeline_KR0, i32 %tmp, i5 %sub_ln63, i4 %select_ln44_1, i3 %select_ln44_2, i7 %udiv_ln3_cast, i7 %tmp_275_cast, i7 %tmp_276_cast, i7 %empty_271, i7 %tmp_277_cast, i7 %tmp_278_cast, i7 %empty_274, i7 %tmp_279_cast, i7 %udiv_ln4_cast, i1 %trunc_ln41, i2 %trunc_ln45_2, i2 %select_ln44_3, i32 %p_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2" [src/conv1.cpp:73]   --->   Operation 703 'call' 'call_ln73' <Predicate = true> <Delay = 4.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 38> <Delay = 0.00>
ST_76 : Operation 704 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv1_Pipeline_KR0, i32 %tmp, i5 %sub_ln63, i4 %select_ln44_1, i3 %select_ln44_2, i7 %udiv_ln3_cast, i7 %tmp_275_cast, i7 %tmp_276_cast, i7 %empty_271, i7 %tmp_277_cast, i7 %tmp_278_cast, i7 %empty_274, i7 %tmp_279_cast, i7 %udiv_ln4_cast, i1 %trunc_ln41, i2 %trunc_ln45_2, i2 %select_ln44_3, i32 %p_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_1_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_2_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_2_2" [src/conv1.cpp:73]   --->   Operation 704 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 39> <Delay = 1.23>
ST_77 : Operation 705 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 705 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 706 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 706 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 707 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 707 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 708 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:45]   --->   Operation 708 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 709 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 709 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %trunc_ln41, void %arrayidx982.case.0, void %arrayidx982.case.1" [src/conv1.cpp:73]   --->   Operation 710 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 711 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %p_loc_load, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:73]   --->   Operation 711 'store' 'store_ln73' <Predicate = (!trunc_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_77 : Operation 712 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx982.exit" [src/conv1.cpp:73]   --->   Operation 712 'br' 'br_ln73' <Predicate = (!trunc_ln41)> <Delay = 0.00>
ST_77 : Operation 713 [1/1] (1.23ns)   --->   "%store_ln73 = store i32 %p_loc_load, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:73]   --->   Operation 713 'store' 'store_ln73' <Predicate = (trunc_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_77 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx982.exit" [src/conv1.cpp:73]   --->   Operation 714 'br' 'br_ln73' <Predicate = (trunc_ln41)> <Delay = 0.00>
ST_77 : Operation 715 [1/1] (0.80ns)   --->   "%add_ln44_1 = add i12 %indvar_flatten, i12 1" [src/conv1.cpp:44]   --->   Operation 715 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 716 [1/1] (0.37ns)   --->   "%select_ln44_4 = select i1 %icmp_ln44, i12 1, i12 %add_ln44_1" [src/conv1.cpp:44]   --->   Operation 716 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln45 = br void %KR0" [src/conv1.cpp:45]   --->   Operation 717 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 78 <SV = 27> <Delay = 4.35>
ST_78 : Operation 718 [1/1] (0.00ns)   --->   "%bout_1 = phi i4 %add_ln148_1, void %for.inc48.i, i4 0, void %BH.i.preheader" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 718 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 719 [1/1] (0.79ns)   --->   "%icmp_ln148 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 719 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 720 [1/1] (0.79ns)   --->   "%add_ln148_1 = add i4 %bout_1, i4 1" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 720 'add' 'add_ln148_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 721 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %BH.i.split, void %BH.i.i.preheader" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 721 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i4 %bout_1" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 722 'trunc' 'trunc_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i4 %bout_1" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 723 'zext' 'zext_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 724 [1/1] (0.78ns)   --->   "%add_ln148 = add i6 %zext_ln148, i6 %trunc_ln144" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 724 'add' 'add_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln148_1 = zext i6 %add_ln148" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 725 'zext' 'zext_ln148_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln148_2 = zext i6 %add_ln148" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 726 'zext' 'zext_ln148_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 727 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %bout_1, i32 1, i32 2" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 727 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 728 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln148_1" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 728 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 729 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 729 'load' 'conv1_biases_load' <Predicate = (!icmp_ln148)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 730 [1/1] (2.49ns)   --->   "%mul_ln155 = mul i24 %zext_ln148_2, i24 260100" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 730 'mul' 'mul_ln155' <Predicate = (!icmp_ln148)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i24 %mul_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 731 'zext' 'zext_ln155' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_78 : Operation 732 [1/1] (1.08ns)   --->   "%add_ln155 = add i64 %zext_ln155, i64 %output_ftmap_read" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 732 'add' 'add_ln155' <Predicate = (!icmp_ln148)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 733 [1/1] (0.42ns)   --->   "%br_ln85 = br void %BH.i.i" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 733 'br' 'br_ln85' <Predicate = (icmp_ln148)> <Delay = 0.42>

State 79 <SV = 28> <Delay = 1.23>
ST_79 : Operation 734 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 734 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 735 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 735 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln155_7 = zext i2 %lshr_ln1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 736 'zext' 'zext_ln155_7' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_264 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %lshr_ln1, i4 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 737 'bitconcatenate' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln155_8 = zext i6 %tmp_264" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 738 'zext' 'zext_ln155_8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 739 [1/1] (0.78ns)   --->   "%sub_ln155_2 = sub i7 %zext_ln155_8, i7 %zext_ln155_7" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 739 'sub' 'sub_ln155_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i7 %sub_ln155_2" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 740 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 741 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 741 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 742 [1/1] (0.00ns)   --->   "%empty_277 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 742 'bitcast' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 743 [1/1] (0.42ns)   --->   "%br_ln149 = br void %RELU.0.i" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 743 'br' 'br_ln149' <Predicate = true> <Delay = 0.42>

State 80 <SV = 29> <Delay = 3.67>
ST_80 : Operation 744 [1/1] (0.00ns)   --->   "%bh_2 = phi i5 %add_ln149, void %for.body8.1.i80.preheader, i5 0, void %BH.i.split" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 744 'phi' 'bh_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 745 [1/1] (0.78ns)   --->   "%icmp_ln149 = icmp_ult  i5 %bh_2, i5 15" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 745 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc48.i, void %RELU.0.i.split" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 746 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln155_9 = zext i5 %bh_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 747 'zext' 'zext_ln155_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 748 [1/1] (0.77ns)   --->   "%add_ln155_5 = add i8 %sext_ln148, i8 %zext_ln155_9" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 748 'add' 'add_ln155_5' <Predicate = (icmp_ln149)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln155_2 = sext i8 %add_ln155_5" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 749 'sext' 'sext_ln155_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i8 %add_ln155_5" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 750 'trunc' 'trunc_ln155' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 751 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln155, i8 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 751 'bitconcatenate' 'p_shl4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 752 [1/1] (0.83ns)   --->   "%sub_ln155_3 = sub i14 %p_shl4, i14 %sext_ln155_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 752 'sub' 'sub_ln155_3' <Predicate = (icmp_ln149)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i5 %bh_2" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 753 'trunc' 'trunc_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i5 %bh_2" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 754 'zext' 'zext_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 755 [2/2] (2.06ns)   --->   "%call_ln155 = call void @conv1_Pipeline_RELU, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %empty_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 755 'call' 'call_ln155' <Predicate = (icmp_ln149)> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 756 [1/1] (0.76ns)   --->   "%add_ln155_1 = add i9 %zext_ln149, i9 %zext_ln145" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 756 'add' 'add_ln155_1' <Predicate = (icmp_ln149)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 757 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln155_1, i10 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 757 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i19 %shl_ln2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 758 'zext' 'zext_ln155_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln155_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln155_1, i2 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 759 'bitconcatenate' 'shl_ln155_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln155_3 = zext i11 %shl_ln155_1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 760 'zext' 'zext_ln155_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 761 [1/1] (0.88ns)   --->   "%sub_ln155 = sub i20 %zext_ln155_2, i20 %zext_ln155_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 761 'sub' 'sub_ln155' <Predicate = (icmp_ln149)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i20 %sub_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 762 'sext' 'sext_ln155' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 763 [1/1] (1.08ns)   --->   "%add_ln155_2 = add i64 %sext_ln155, i64 %add_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 763 'add' 'add_ln155_2' <Predicate = (icmp_ln149)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln155_2, i32 2, i32 63" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 764 'partselect' 'trunc_ln4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln155 = or i4 %trunc_ln149, i4 1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 765 'or' 'or_ln155' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln155_4 = zext i4 %or_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 766 'zext' 'zext_ln155_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 767 [1/1] (0.76ns)   --->   "%add_ln155_3 = add i9 %zext_ln155_4, i9 %zext_ln145" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 767 'add' 'add_ln155_3' <Predicate = (icmp_ln149)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 768 [1/1] (0.00ns)   --->   "%shl_ln155_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln155_3, i10 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 768 'bitconcatenate' 'shl_ln155_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln155_5 = zext i19 %shl_ln155_2" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 769 'zext' 'zext_ln155_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 770 [1/1] (0.00ns)   --->   "%shl_ln155_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln155_3, i2 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 770 'bitconcatenate' 'shl_ln155_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln155_6 = zext i11 %shl_ln155_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 771 'zext' 'zext_ln155_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 772 [1/1] (0.88ns)   --->   "%sub_ln155_1 = sub i20 %zext_ln155_5, i20 %zext_ln155_6" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 772 'sub' 'sub_ln155_1' <Predicate = (icmp_ln149)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i20 %sub_ln155_1" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 773 'sext' 'sext_ln155_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_80 : Operation 774 [1/1] (1.08ns)   --->   "%add_ln155_4 = add i64 %sext_ln155_1, i64 %add_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 774 'add' 'add_ln155_4' <Predicate = (icmp_ln149)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 30> <Delay = 7.30>
ST_81 : Operation 775 [1/2] (0.00ns)   --->   "%call_ln155 = call void @conv1_Pipeline_RELU, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %empty_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 775 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i62 %trunc_ln4" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 776 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 777 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln162" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 777 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 778 [1/1] (7.30ns)   --->   "%empty_278 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 778 'writereq' 'empty_278' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 31> <Delay = 2.06>
ST_82 : Operation 779 [2/2] (2.06ns)   --->   "%call_ln162 = call void @conv1_Pipeline_7, i32 %i2, i62 %trunc_ln4, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 779 'call' 'call_ln162' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 32> <Delay = 0.00>
ST_83 : Operation 780 [1/2] (0.00ns)   --->   "%call_ln162 = call void @conv1_Pipeline_7, i32 %i2, i62 %trunc_ln4, i14 %sub_ln155_3, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 780 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 33> <Delay = 7.30>
ST_84 : Operation 781 [5/5] (7.30ns)   --->   "%empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 781 'writeresp' 'empty_279' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 34> <Delay = 7.30>
ST_85 : Operation 782 [4/5] (7.30ns)   --->   "%empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 782 'writeresp' 'empty_279' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 35> <Delay = 7.30>
ST_86 : Operation 783 [3/5] (7.30ns)   --->   "%empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 783 'writeresp' 'empty_279' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 36> <Delay = 7.30>
ST_87 : Operation 784 [2/5] (7.30ns)   --->   "%empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 784 'writeresp' 'empty_279' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 37> <Delay = 7.30>
ST_88 : Operation 785 [1/1] (0.00ns)   --->   "%speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 785 'speclooptripcount' 'speclooptripcount_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 786 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 786 'specloopname' 'specloopname_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 787 [1/5] (7.30ns)   --->   "%empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 787 'writeresp' 'empty_279' <Predicate = (icmp_ln149)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln155_10 = zext i4 %or_ln155" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 788 'zext' 'zext_ln155_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 789 [1/1] (0.77ns)   --->   "%add_ln155_6 = add i8 %sext_ln148, i8 %zext_ln155_10" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 789 'add' 'add_ln155_6' <Predicate = (icmp_ln149)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln155_3 = sext i8 %add_ln155_6" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 790 'sext' 'sext_ln155_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i8 %add_ln155_6" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 791 'trunc' 'trunc_ln155_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 792 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln155_1, i8 0" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 792 'bitconcatenate' 'p_shl5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 793 [1/1] (0.83ns)   --->   "%sub_ln155_4 = sub i14 %p_shl5, i14 %sext_ln155_3" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 793 'sub' 'sub_ln155_4' <Predicate = (icmp_ln149)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 794 [1/1] (0.79ns)   --->   "%icmp_ln149_1 = icmp_eq  i4 %or_ln155, i4 15" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 794 'icmp' 'icmp_ln149_1' <Predicate = (icmp_ln149)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149_1, void %for.body8.1.i80.preheader, void %for.inc48.i" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 795 'br' 'br_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_88 : Operation 796 [2/2] (2.06ns)   --->   "%call_ln155 = call void @conv1_Pipeline_RELU8, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %empty_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 796 'call' 'call_ln155' <Predicate = (icmp_ln149 & !icmp_ln149_1)> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_88 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln155_4, i32 2, i32 63" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 797 'partselect' 'trunc_ln162_1' <Predicate = (icmp_ln149 & !icmp_ln149_1)> <Delay = 0.00>
ST_88 : Operation 798 [1/1] (0.78ns)   --->   "%add_ln149 = add i5 %bh_2, i5 2" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 798 'add' 'add_ln149' <Predicate = (icmp_ln149 & !icmp_ln149_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 799 [1/1] (0.00ns)   --->   "%br_ln148 = br void %BH.i" [src/conv1.cpp:148->src/conv1.cpp:78]   --->   Operation 799 'br' 'br_ln148' <Predicate = (icmp_ln149_1) | (!icmp_ln149)> <Delay = 0.00>

State 89 <SV = 38> <Delay = 7.30>
ST_89 : Operation 800 [1/2] (0.00ns)   --->   "%call_ln155 = call void @conv1_Pipeline_RELU8, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %empty_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:155->src/conv1.cpp:78]   --->   Operation 800 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i62 %trunc_ln162_1" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 801 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 802 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln162_1" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 802 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 803 [1/1] (7.30ns)   --->   "%empty_280 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 803 'writereq' 'empty_280' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 39> <Delay = 2.06>
ST_90 : Operation 804 [2/2] (2.06ns)   --->   "%call_ln162 = call void @conv1_Pipeline_9, i32 %i2, i62 %trunc_ln162_1, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 804 'call' 'call_ln162' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 40> <Delay = 0.00>
ST_91 : Operation 805 [1/2] (0.00ns)   --->   "%call_ln162 = call void @conv1_Pipeline_9, i32 %i2, i62 %trunc_ln162_1, i14 %sub_ln155_4, i1 %trunc_ln148, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:162->src/conv1.cpp:78]   --->   Operation 805 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 41> <Delay = 7.30>
ST_92 : Operation 806 [5/5] (7.30ns)   --->   "%empty_281 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 806 'writeresp' 'empty_281' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 42> <Delay = 7.30>
ST_93 : Operation 807 [4/5] (7.30ns)   --->   "%empty_281 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 807 'writeresp' 'empty_281' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 43> <Delay = 7.30>
ST_94 : Operation 808 [3/5] (7.30ns)   --->   "%empty_281 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 808 'writeresp' 'empty_281' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 44> <Delay = 7.30>
ST_95 : Operation 809 [2/5] (7.30ns)   --->   "%empty_281 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 809 'writeresp' 'empty_281' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 45> <Delay = 7.30>
ST_96 : Operation 810 [1/5] (7.30ns)   --->   "%empty_281 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 810 'writeresp' 'empty_281' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 811 [1/1] (0.00ns)   --->   "%br_ln149 = br void %RELU.0.i" [src/conv1.cpp:149->src/conv1.cpp:78]   --->   Operation 811 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>

State 97 <SV = 28> <Delay = 0.79>
ST_97 : Operation 812 [1/1] (0.00ns)   --->   "%o_2 = phi i4 %add_ln85, void %for.inc16.i.i, i4 0, void %BH.i.i.preheader" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 812 'phi' 'o_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 813 [1/1] (0.79ns)   --->   "%icmp_ln85 = icmp_eq  i4 %o_2, i4 8" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 813 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 814 [1/1] (0.79ns)   --->   "%add_ln85 = add i4 %o_2, i4 1" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 814 'add' 'add_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %BH.i.i.split, void %_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 815 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i4 %o_2" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 816 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 817 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 817 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 818 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 818 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 819 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o_2, i32 1, i32 2" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 819 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i2 %lshr_ln2" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 820 'zext' 'zext_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_267 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %lshr_ln2, i4 0" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 821 'bitconcatenate' 'tmp_267' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i6 %tmp_267" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 822 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 823 [1/1] (0.78ns)   --->   "%sub_ln90 = sub i7 %zext_ln90_3, i7 %zext_ln90" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 823 'sub' 'sub_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i7 %sub_ln90" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 824 'sext' 'sext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_97 : Operation 825 [1/1] (0.42ns)   --->   "%br_ln86 = br void %BW.0.i.i" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 825 'br' 'br_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_97 : Operation 826 [1/1] (0.77ns)   --->   "%add_ln36 = add i7 %out, i7 8" [src/conv1.cpp:36]   --->   Operation 826 'add' 'add_ln36' <Predicate = (icmp_ln85)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 827 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv1.cpp:36]   --->   Operation 827 'br' 'br_ln36' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 98 <SV = 29> <Delay = 3.67>
ST_98 : Operation 828 [1/1] (0.00ns)   --->   "%h = phi i5 %add_ln86, void %for.inc.1.i.i.preheader, i5 0, void %BH.i.i.split" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 828 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 829 [1/1] (0.78ns)   --->   "%icmp_ln86 = icmp_ult  i5 %h, i5 15" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 829 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc16.i.i, void %BW.0.i.i.split" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 830 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i5 %h" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 831 'zext' 'zext_ln90_4' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_98 : Operation 832 [1/1] (0.77ns)   --->   "%add_ln90 = add i8 %sext_ln85, i8 %zext_ln90_4" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 832 'add' 'add_ln90' <Predicate = (icmp_ln86)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i8 %add_ln90" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 833 'sext' 'sext_ln90' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_98 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i8 %add_ln90" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 834 'trunc' 'trunc_ln90' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_98 : Operation 835 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln90, i8 0" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 835 'bitconcatenate' 'p_shl6' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_98 : Operation 836 [1/1] (0.83ns)   --->   "%sub_ln90_1 = sub i14 %p_shl6, i14 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 836 'sub' 'sub_ln90_1' <Predicate = (icmp_ln86)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 837 [2/2] (2.06ns)   --->   "%call_ln90 = call void @conv1_Pipeline_BW, i14 %sub_ln90_1, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 837 'call' 'call_ln90' <Predicate = (icmp_ln86)> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 30> <Delay = 1.60>
ST_99 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i5 %h" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 838 'trunc' 'trunc_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 839 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 839 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 840 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 840 'specloopname' 'specloopname_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 841 [1/2] (0.00ns)   --->   "%call_ln90 = call void @conv1_Pipeline_BW, i14 %sub_ln90_1, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 841 'call' 'call_ln90' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 842 [1/1] (0.00ns)   --->   "%or_ln86 = or i4 %trunc_ln86, i4 1" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 842 'or' 'or_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i4 %or_ln86" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 843 'zext' 'zext_ln90_5' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 844 [1/1] (0.77ns)   --->   "%add_ln90_1 = add i8 %sext_ln85, i8 %zext_ln90_5" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 844 'add' 'add_ln90_1' <Predicate = (icmp_ln86)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i8 %add_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 845 'sext' 'sext_ln90_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i8 %add_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 846 'trunc' 'trunc_ln90_1' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 847 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln90_1, i8 0" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 847 'bitconcatenate' 'p_shl7' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 848 [1/1] (0.83ns)   --->   "%sub_ln90_2 = sub i14 %p_shl7, i14 %sext_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 848 'sub' 'sub_ln90_2' <Predicate = (icmp_ln86)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 849 [1/1] (0.79ns)   --->   "%icmp_ln86_1 = icmp_eq  i4 %or_ln86, i4 15" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 849 'icmp' 'icmp_ln86_1' <Predicate = (icmp_ln86)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86_1, void %for.inc.1.i.i.preheader, void %for.inc16.i.i" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 850 'br' 'br_ln86' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_99 : Operation 851 [1/1] (0.78ns)   --->   "%add_ln86 = add i5 %h, i5 2" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 851 'add' 'add_ln86' <Predicate = (icmp_ln86 & !icmp_ln86_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 852 [1/1] (0.00ns)   --->   "%br_ln85 = br void %BH.i.i" [src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 852 'br' 'br_ln85' <Predicate = (icmp_ln86_1) | (!icmp_ln86)> <Delay = 0.00>

State 100 <SV = 31> <Delay = 2.06>
ST_100 : Operation 853 [2/2] (2.06ns)   --->   "%call_ln90 = call void @conv1_Pipeline_BW9, i14 %sub_ln90_2, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 853 'call' 'call_ln90' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 32> <Delay = 0.00>
ST_101 : Operation 854 [1/2] (0.00ns)   --->   "%call_ln90 = call void @conv1_Pipeline_BW9, i14 %sub_ln90_2, i1 %trunc_ln85, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 854 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln86 = br void %BW.0.i.i" [src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 855 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [37]  (0.000 ns)
	'store' operation ('store_ln32', src/conv1.cpp:32) of constant 0 on local variable 'h' [64]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:32) on local variable 'h' [67]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv1.cpp:32) [68]  (0.765 ns)

 <State 3>: 5.030ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:102->src/conv1.cpp:34) with incoming values : ('add_ln102', src/conv1.cpp:102->src/conv1.cpp:34) [78]  (0.000 ns)
	'add' operation ('add_ln106_1', src/conv1.cpp:106->src/conv1.cpp:34) [88]  (0.776 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv1.cpp:106->src/conv1.cpp:34) [90]  (0.787 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34) [96]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34) [97]  (0.403 ns)
	'sub' operation ('sub_ln108', src/conv1.cpp:108->src/conv1.cpp:34) [102]  (0.894 ns)
	'add' operation ('add_ln108', src/conv1.cpp:108->src/conv1.cpp:34) [104]  (1.085 ns)
	'add' operation ('add_ln109', src/conv1.cpp:109->src/conv1.cpp:34) [111]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i1_addr', src/conv1.cpp:108->src/conv1.cpp:34) [107]  (0.000 ns)
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [108]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [109]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:109->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:109->src/conv1.cpp:34) [116]  (7.300 ns)

 <State 14>: 3.357ns
The critical path consists of the following:
	'urem' operation ('urem_ln102', src/conv1.cpp:102->src/conv1.cpp:34) [86]  (1.333 ns)
	'call' operation ('call_ln108', src/conv1.cpp:108->src/conv1.cpp:34) to 'conv1_Pipeline_PAD' [118]  (2.024 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.735ns
The critical path consists of the following:
	'call' operation ('call_ln108', src/conv1.cpp:108->src/conv1.cpp:34) to 'conv1_Pipeline_2' [120]  (0.735 ns)

 <State 17>: 5.030ns
The critical path consists of the following:
	'or' operation ('bh', src/conv1.cpp:102->src/conv1.cpp:34) [121]  (0.000 ns)
	'add' operation ('add_ln106_2', src/conv1.cpp:106->src/conv1.cpp:34) [134]  (0.776 ns)
	'icmp' operation ('icmp_ln56_1', src/srcnn.cpp:56->src/conv1.cpp:106->src/conv1.cpp:34) [136]  (0.787 ns)
	'or' operation ('or_ln55_1', src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34) [142]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:106->src/conv1.cpp:34) [143]  (0.403 ns)
	'sub' operation ('sub_ln108_2', src/conv1.cpp:108->src/conv1.cpp:34) [148]  (0.894 ns)
	'add' operation ('add_ln108_5', src/conv1.cpp:108->src/conv1.cpp:34) [150]  (1.085 ns)
	'add' operation ('add_ln109_1', src/conv1.cpp:109->src/conv1.cpp:34) [157]  (1.085 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i1_addr_2', src/conv1.cpp:108->src/conv1.cpp:34) [153]  (0.000 ns)
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_2_req', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [154]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_2_read', src/conv1.cpp:108->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:108->src/conv1.cpp:34) [155]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_3_read', src/conv1.cpp:109->src/conv1.cpp:34) on port 'i1' (src/conv1.cpp:109->src/conv1.cpp:34) [162]  (7.300 ns)

 <State 28>: 3.357ns
The critical path consists of the following:
	'urem' operation ('urem_ln102_1', src/conv1.cpp:102->src/conv1.cpp:34) [132]  (1.333 ns)
	'call' operation ('call_ln108', src/conv1.cpp:108->src/conv1.cpp:34) to 'conv1_Pipeline_PAD7' [164]  (2.024 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.735ns
The critical path consists of the following:
	'call' operation ('call_ln108', src/conv1.cpp:108->src/conv1.cpp:34) to 'conv1_Pipeline_4' [166]  (0.735 ns)

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 1.192ns
The critical path consists of the following:
	'add' operation ('add_ln32', src/conv1.cpp:32) [757]  (0.765 ns)
	'store' operation ('store_ln32', src/conv1.cpp:32) of variable 'add_ln32', src/conv1.cpp:32 on local variable 'h' [758]  (0.427 ns)

 <State 33>: 3.976ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:129->src/conv1.cpp:38) with incoming values : ('add_ln129_1', src/conv1.cpp:129->src/conv1.cpp:38) [181]  (0.000 ns)
	'add' operation ('add_ln129', src/conv1.cpp:129->src/conv1.cpp:38) [190]  (0.781 ns)
	'mul' operation ('mul_ln131', src/conv1.cpp:131->src/conv1.cpp:38) [198]  (2.110 ns)
	'add' operation ('add_ln131', src/conv1.cpp:131->src/conv1.cpp:38) [200]  (1.085 ns)

 <State 34>: 1.085ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:131->src/conv1.cpp:38) with incoming values : ('add_ln131_4', src/conv1.cpp:131->src/conv1.cpp:38) [203]  (0.000 ns)
	'add' operation ('add_ln131_1', src/conv1.cpp:131->src/conv1.cpp:38) [212]  (1.085 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_249', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [225]  (7.300 ns)

 <State 43>: 2.800ns
The critical path consists of the following:
	'or' operation ('or_ln131', src/conv1.cpp:131->src/conv1.cpp:38) [355]  (0.000 ns)
	'mul' operation ('mul_ln131_2', src/conv1.cpp:131->src/conv1.cpp:38) [360]  (1.230 ns)
	'add' operation ('empty_255', src/conv1.cpp:129->src/conv1.cpp:38) [363]  (0.789 ns)
	'sub' operation ('empty_257', src/conv1.cpp:129->src/conv1.cpp:38) [365]  (0.781 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_read', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [260]  (7.300 ns)

 <State 45>: 1.985ns
The critical path consists of the following:
	'add' operation ('next_urem2531') [350]  (0.797 ns)
	'icmp' operation ('empty_254') [351]  (0.797 ns)
	'select' operation ('idx_urem2532') [352]  (0.391 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_258', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [372]  (7.300 ns)

 <State 54>: 0.797ns
The critical path consists of the following:
	'add' operation ('add_ln131_4', src/conv1.cpp:131->src/conv1.cpp:38) [502]  (0.797 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_1_read', src/conv1.cpp:135->src/conv1.cpp:38) on port 'w1' (src/conv1.cpp:135->src/conv1.cpp:38) [407]  (7.300 ns)

 <State 56>: 1.985ns
The critical path consists of the following:
	'add' operation ('next_urem2536') [497]  (0.797 ns)
	'icmp' operation ('empty_263') [498]  (0.797 ns)
	'select' operation ('idx_urem2537') [499]  (0.391 ns)

 <State 57>: 1.151ns
The critical path consists of the following:
	'phi' operation ('r', src/conv1.cpp:44) with incoming values : ('select_ln44_1', src/conv1.cpp:44) [512]  (0.000 ns)
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 58>: 1.151ns
The critical path consists of the following:
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 59>: 1.151ns
The critical path consists of the following:
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 60>: 1.151ns
The critical path consists of the following:
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 61>: 1.151ns
The critical path consists of the following:
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 62>: 1.151ns
The critical path consists of the following:
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 63>: 1.151ns
The critical path consists of the following:
	'urem' operation ('empty_264', src/conv1.cpp:44) [517]  (1.151 ns)

 <State 64>: 3.368ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', src/conv1.cpp:44) with incoming values : ('select_ln44_4', src/conv1.cpp:44) [511]  (0.000 ns)
	'icmp' operation ('icmp_ln44', src/conv1.cpp:44) [526]  (0.809 ns)
	'xor' operation ('xor_ln41', src/conv1.cpp:41) [542]  (0.000 ns)
	'and' operation ('and_ln41', src/conv1.cpp:41) [544]  (0.287 ns)
	'or' operation ('or_ln44', src/conv1.cpp:44) [547]  (0.000 ns)
	'select' operation ('select_ln44', src/conv1.cpp:44) [548]  (0.393 ns)
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 65>: 2.626ns
The critical path consists of the following:
	'select' operation ('select_ln41', src/conv1.cpp:41) [527]  (0.391 ns)
	'add' operation ('add_ln44', src/conv1.cpp:44) [545]  (0.797 ns)
	'mul' operation ('mul65', src/conv1.cpp:44) [557]  (1.230 ns)
	'select' operation ('select_ln44_2', src/conv1.cpp:44) [559]  (0.208 ns)

 <State 66>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 67>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 68>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 69>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 70>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 71>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 72>: 3.392ns
The critical path consists of the following:
	'add' operation of DSP[581] ('empty_270', src/conv1.cpp:45) [579]  (2.396 ns)
	'mul' operation of DSP[581] ('mul56', src/conv1.cpp:45) [581]  (0.996 ns)

 <State 73>: 1.879ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)

 <State 74>: 3.569ns
The critical path consists of the following:
	'sub' operation ('empty_265', src/conv1.cpp:41) [538]  (0.781 ns)
	'add' operation ('empty_266', src/conv1.cpp:41) [551]  (0.773 ns)
	'sub' operation ('empty_268', src/conv1.cpp:41) [555]  (0.000 ns)
	'add' operation ('empty_269', src/conv1.cpp:41) [564]  (0.778 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22', src/conv1.cpp:41) [566]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_24', src/conv1.cpp:73) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [601]  (1.237 ns)

 <State 75>: 6.625ns
The critical path consists of the following:
	'urem' operation ('urem_ln45', src/conv1.cpp:45) [573]  (1.879 ns)
	'call' operation ('call_ln73', src/conv1.cpp:73) to 'conv1_Pipeline_KR0' [604]  (4.746 ns)

 <State 76>: 0.000ns
The critical path consists of the following:

 <State 77>: 1.237ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [605]  (0.000 ns)
	'store' operation ('store_ln73', src/conv1.cpp:73) of variable 'p_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou' [611]  (1.237 ns)

 <State 78>: 4.356ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:148->src/conv1.cpp:78) with incoming values : ('add_ln148_1', src/conv1.cpp:148->src/conv1.cpp:78) [620]  (0.000 ns)
	'add' operation ('add_ln148', src/conv1.cpp:148->src/conv1.cpp:78) [629]  (0.781 ns)
	'mul' operation ('mul_ln155', src/conv1.cpp:155->src/conv1.cpp:78) [641]  (2.490 ns)
	'add' operation ('add_ln155', src/conv1.cpp:155->src/conv1.cpp:78) [643]  (1.085 ns)

 <State 79>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:148->src/conv1.cpp:78) on array 'conv1_biases' [639]  (1.237 ns)

 <State 80>: 3.672ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:149->src/conv1.cpp:78) with incoming values : ('add_ln149', src/conv1.cpp:149->src/conv1.cpp:78) [646]  (0.000 ns)
	'add' operation ('add_ln155_5', src/conv1.cpp:155->src/conv1.cpp:78) [651]  (0.773 ns)
	'sub' operation ('sub_ln155_3', src/conv1.cpp:155->src/conv1.cpp:78) [655]  (0.831 ns)
	'call' operation ('call_ln155', src/conv1.cpp:155->src/conv1.cpp:78) to 'conv1_Pipeline_RELU' [660]  (2.068 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr', src/conv1.cpp:162->src/conv1.cpp:78) [671]  (0.000 ns)
	bus request operation ('empty_278', src/conv1.cpp:162->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:162->src/conv1.cpp:78) [672]  (7.300 ns)

 <State 82>: 2.068ns
The critical path consists of the following:
	'call' operation ('call_ln162', src/conv1.cpp:162->src/conv1.cpp:78) to 'conv1_Pipeline_7' [673]  (2.068 ns)

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_279', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [684]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_279', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [684]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_279', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [684]  (7.300 ns)

 <State 87>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_279', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [684]  (7.300 ns)

 <State 88>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_279', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [684]  (7.300 ns)

 <State 89>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr_1', src/conv1.cpp:162->src/conv1.cpp:78) [697]  (0.000 ns)
	bus request operation ('empty_280', src/conv1.cpp:162->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:162->src/conv1.cpp:78) [698]  (7.300 ns)

 <State 90>: 2.068ns
The critical path consists of the following:
	'call' operation ('call_ln162', src/conv1.cpp:162->src/conv1.cpp:78) to 'conv1_Pipeline_9' [699]  (2.068 ns)

 <State 91>: 0.000ns
The critical path consists of the following:

 <State 92>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_281', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [700]  (7.300 ns)

 <State 93>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_281', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [700]  (7.300 ns)

 <State 94>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_281', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [700]  (7.300 ns)

 <State 95>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_281', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [700]  (7.300 ns)

 <State 96>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_281', src/conv1.cpp:149->src/conv1.cpp:78) on port 'i2' (src/conv1.cpp:149->src/conv1.cpp:78) [700]  (7.300 ns)

 <State 97>: 0.797ns
The critical path consists of the following:
	'phi' operation ('o', src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78) with incoming values : ('add_ln85', src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78) [708]  (0.000 ns)
	'icmp' operation ('icmp_ln85', src/conv1.cpp:85->src/conv1.cpp:165->src/conv1.cpp:78) [709]  (0.797 ns)

 <State 98>: 3.672ns
The critical path consists of the following:
	'phi' operation ('h', src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78) with incoming values : ('add_ln86', src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78) [724]  (0.000 ns)
	'add' operation ('add_ln90', src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78) [729]  (0.773 ns)
	'sub' operation ('sub_ln90_1', src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78) [733]  (0.831 ns)
	'call' operation ('call_ln90', src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78) to 'conv1_Pipeline_BW' [737]  (2.068 ns)

 <State 99>: 1.604ns
The critical path consists of the following:
	'or' operation ('or_ln86', src/conv1.cpp:86->src/conv1.cpp:165->src/conv1.cpp:78) [738]  (0.000 ns)
	'add' operation ('add_ln90_1', src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78) [740]  (0.773 ns)
	'sub' operation ('sub_ln90_2', src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78) [744]  (0.831 ns)

 <State 100>: 2.068ns
The critical path consists of the following:
	'call' operation ('call_ln90', src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78) to 'conv1_Pipeline_BW9' [748]  (2.068 ns)

 <State 101>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
