# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do servo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Ghazal/Desktop/SmartParkingSystem/servo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:57 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Ghazal/Desktop/SmartParkingSystem/servo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity servo
# -- Compiling architecture struct of servo
# End time: 14:02:57 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Ghazal/Desktop/SmartParkingSystem/pulse_disable.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:57 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Ghazal/Desktop/SmartParkingSystem/pulse_disable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity pulse_disable
# -- Compiling architecture behav of pulse_disable
# End time: 14:02:57 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Ghazal/Desktop/SmartParkingSystem/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:57 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Ghazal/Desktop/SmartParkingSystem/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Counter
# -- Compiling architecture behav of Counter
# End time: 14:02:57 on Dec 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Ghazal/Desktop/SmartParkingSystem/pulse_enable.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:57 on Dec 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Ghazal/Desktop/SmartParkingSystem/pulse_enable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity pulse_enable
# -- Compiling architecture behav of pulse_enable
# End time: 14:02:58 on Dec 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.pulse_enable
# vsim work.pulse_enable 
# Start time: 14:03:01 on Dec 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.pulse_enable(behav)
# Loading work.counter(behav)
add wave -position insertpoint  \
sim:/pulse_enable/clk
add wave -position insertpoint  \
sim:/pulse_enable/en
add wave -position insertpoint  \
sim:/pulse_enable/pulse
add wave -position insertpoint  \
sim:/pulse_enable/pulse_Zero
add wave -position insertpoint  \
sim:/pulse_enable/pulse_width
add wave -position insertpoint  \
sim:/pulse_enable/reset1
add wave -position insertpoint  \
sim:/pulse_enable/reset2
force -freeze sim:/pulse_enable/clk 1 0, 0 {500 ps} -r 1ns
noforce sim:/pulse_enable/en
noforce sim:/pulse_enable/pulse
noforce sim:/pulse_enable/pulse_Zero
noforce sim:/pulse_enable/pulse_width
noforce sim:/pulse_enable/reset1
noforce sim:/pulse_enable/reset2
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pulse_enable
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pulse_enable
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pulse_enable/counterPulse
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /pulse_enable/counterPulse
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /pulse_enable
run
run
run
run
# End time: 14:04:12 on Dec 06,2019, Elapsed time: 0:01:11
# Errors: 0, Warnings: 5
