{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725592720738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725592720739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 00:18:40 2024 " "Processing started: Fri Sep 06 00:18:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725592720739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592720738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32 -c rv32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592720739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725592721655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725592721655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/registradores-barreira/bar_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bar_mem_wb-arch_1 " "Found design unit 1: bar_mem_wb-arch_1" {  } { { "hdl/registradores-barreira/bar_mem_wb.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742360 ""} { "Info" "ISGN_ENTITY_NAME" "1 bar_mem_wb " "Found entity 1: bar_mem_wb" {  } { { "hdl/registradores-barreira/bar_mem_wb.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/registradores-barreira/bar_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bar_ex_mem-arch_1 " "Found design unit 1: bar_ex_mem-arch_1" {  } { { "hdl/registradores-barreira/bar_ex_mem.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742364 ""} { "Info" "ISGN_ENTITY_NAME" "1 bar_ex_mem " "Found entity 1: bar_ex_mem" {  } { { "hdl/registradores-barreira/bar_ex_mem.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/registradores-barreira/bar_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bar_id_ex-arch_1 " "Found design unit 1: bar_id_ex-arch_1" {  } { { "hdl/registradores-barreira/bar_id_ex.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742368 ""} { "Info" "ISGN_ENTITY_NAME" "1 bar_id_ex " "Found entity 1: bar_id_ex" {  } { { "hdl/registradores-barreira/bar_id_ex.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/registradores-barreira/bar_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/registradores-barreira/bar_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bar_if_id-arch_1 " "Found design unit 1: bar_if_id-arch_1" {  } { { "hdl/registradores-barreira/bar_if_id.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742371 ""} { "Info" "ISGN_ENTITY_NAME" "1 bar_if_id " "Found entity 1: bar_if_id" {  } { { "hdl/registradores-barreira/bar_if_id.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/controlador/main_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/controlador/main_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_control-arch_1 " "Found design unit 1: main_control-arch_1" {  } { { "hdl/controlador/main_control.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/main_control.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742375 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_control " "Found entity 1: main_control" {  } { { "hdl/controlador/main_control.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/main_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/controlador/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/controlador/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-arch_1 " "Found design unit 1: alu_control-arch_1" {  } { { "hdl/controlador/alu_control.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/alu_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742379 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "hdl/controlador/alu_control.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/controlador/alu_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/hazard_detection_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/hazard_detection_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_detection_unit-arq1 " "Found design unit 1: hazard_detection_unit-arq1" {  } { { "hdl/datapath/hazard_detection_unit.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/hazard_detection_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742382 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hdl/datapath/hazard_detection_unit.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/hazard_detection_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-arq1 " "Found design unit 1: forwarding_unit-arq1" {  } { { "hdl/datapath/forwarding_unit.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/forwarding_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742386 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "hdl/datapath/forwarding_unit.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left-behavioral " "Found design unit 1: shift_left-behavioral" {  } { { "hdl/datapath/shift_left.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/shift_left.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742389 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "hdl/datapath/shift_left.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/shift_left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch_1 " "Found design unit 1: reg-arch_1" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742393 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3-arq1 " "Found design unit 1: mux_3-arq1" {  } { { "hdl/datapath/mux_3.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742396 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "hdl/datapath/mux_3.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-arq1 " "Found design unit 1: mux_2-arq1" {  } { { "hdl/datapath/mux_2.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742399 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "hdl/datapath/mux_2.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/mux_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-arq_1 " "Found design unit 1: instruction_memory-arq_1" {  } { { "hdl/datapath/instruction_memory.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/instruction_memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742403 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "hdl/datapath/instruction_memory.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-arch_1 " "Found design unit 1: imm_gen-arch_1" {  } { { "hdl/datapath/imm_gen.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/imm_gen.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742406 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "hdl/datapath/imm_gen.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-arch_1 " "Found design unit 1: data_memory-arch_1" {  } { { "hdl/datapath/data_memory.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742410 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "hdl/datapath/data_memory.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_1 " "Found design unit 1: ula-arq_1" {  } { { "hdl/datapath/ula/ula.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742413 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "hdl/datapath/ula/ula.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/seletor_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/seletor_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_ula-arq_1 " "Found design unit 1: seletor_ula-arq_1" {  } { { "hdl/datapath/ula/seletor_ula.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/seletor_ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742417 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_ula " "Found entity 1: seletor_ula" {  } { { "hdl/datapath/ula/seletor_ula.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/seletor_ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/slt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/slt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_32bits-arq_1 " "Found design unit 1: slt_32bits-arq_1" {  } { { "hdl/datapath/ula/slt.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/slt.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742420 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_32bits " "Found entity 1: slt_32bits" {  } { { "hdl/datapath/ula/slt.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/slt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bits-arq_1 " "Found design unit 1: or_32bits-arq_1" {  } { { "hdl/datapath/ula/or.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/or.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742423 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bits " "Found entity 1: or_32bits" {  } { { "hdl/datapath/ula/or.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/nor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/nor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bits-arq_1 " "Found design unit 1: nor_32bits-arq_1" {  } { { "hdl/datapath/ula/nor.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/nor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742427 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bits " "Found entity 1: nor_32bits" {  } { { "hdl/datapath/ula/nor.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/nor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bits-arq_1 " "Found design unit 1: and_32bits-arq_1" {  } { { "hdl/datapath/ula/and.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742430 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bits " "Found entity 1: and_32bits" {  } { { "hdl/datapath/ula/and.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/ula/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/ula/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arq_1 " "Found design unit 1: subtrator-arq_1" {  } { { "hdl/datapath/ula/subtrator.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742433 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "hdl/datapath/ula/subtrator.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq_1 " "Found design unit 1: somador-arq_1" {  } { { "hdl/datapath/somador.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742436 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "hdl/datapath/somador.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch_1 " "Found design unit 1: reg_file-arch_1" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742440 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/mux32_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/mux32_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_32bit-Behavioral " "Found design unit 1: mux32_32bit-Behavioral" {  } { { "hdl/datapath/banco-de-registradores/mux32_32bit.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/mux32_32bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742444 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_32bit " "Found entity 1: mux32_32bit" {  } { { "hdl/datapath/banco-de-registradores/mux32_32bit.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/mux32_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/datapath/banco-de-registradores/decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/datapath/banco-de-registradores/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-arch_1 " "Found design unit 1: decoder5to32-arch_1" {  } { { "hdl/datapath/banco-de-registradores/decoder5to32.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/decoder5to32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742448 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "hdl/datapath/banco-de-registradores/decoder5to32.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/decoder5to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/rv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_top-arch_1 " "Found design unit 1: rv32_top-arch_1" {  } { { "hdl/rv32_top.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742453 ""} { "Info" "ISGN_ENTITY_NAME" "1 rv32_top " "Found entity 1: rv32_top" {  } { { "hdl/rv32_top.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_rv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_rv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_rv32_top-arch_1 " "Found design unit 1: tb_rv32_top-arch_1" {  } { { "hdl/tb_rv32_top.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/tb_rv32_top.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742458 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_rv32_top " "Found entity 1: tb_rv32_top" {  } { { "hdl/tb_rv32_top.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/tb_rv32_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592742458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592742458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32_top " "Elaborating entity \"rv32_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725592742607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:u_PC " "Elaborating entity \"reg\" for hierarchy \"reg:u_PC\"" {  } { { "hdl/rv32_top.vhd" "u_PC" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742634 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_LD reg.vhd(19) " "VHDL Process Statement warning at reg.vhd(19): signal \"i_LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725592742635 "|rv32_top|reg:u_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:u_ADDER_4 " "Elaborating entity \"somador\" for hierarchy \"somador:u_ADDER_4\"" {  } { { "hdl/rv32_top.vhd" "u_ADDER_4" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:u_INSTRUCTION " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:u_INSTRUCTION\"" {  } { { "hdl/rv32_top.vhd" "u_INSTRUCTION" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_if_id bar_if_id:u_BAR_IF_ID " "Elaborating entity \"bar_if_id\" for hierarchy \"bar_if_id:u_BAR_IF_ID\"" {  } { { "hdl/rv32_top.vhd" "u_BAR_IF_ID" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg bar_if_id:u_BAR_IF_ID\|reg:u_REG_IF_ID " "Elaborating entity \"reg\" for hierarchy \"bar_if_id:u_BAR_IF_ID\|reg:u_REG_IF_ID\"" {  } { { "hdl/registradores-barreira/bar_if_id.vhd" "u_REG_IF_ID" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_if_id.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742646 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_LD reg.vhd(19) " "VHDL Process Statement warning at reg.vhd(19): signal \"i_LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725592742648 "|rv32_top|bar_if_id:u_BAR_IF_ID|reg:u_REG_IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:u_HAZARD_DETECTION " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:u_HAZARD_DETECTION\"" {  } { { "hdl/rv32_top.vhd" "u_HAZARD_DETECTION" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_control main_control:u_MAINCTRL " "Elaborating entity \"main_control\" for hierarchy \"main_control:u_MAINCTRL\"" {  } { { "hdl/rv32_top.vhd" "u_MAINCTRL" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:u_MUX_STALL " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:u_MUX_STALL\"" {  } { { "hdl/rv32_top.vhd" "u_MUX_STALL" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:u_REGFILE " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:u_REGFILE\"" {  } { { "hdl/rv32_top.vhd" "u_REGFILE" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 reg_file:u_REGFILE\|decoder5to32:u_DEC " "Elaborating entity \"decoder5to32\" for hierarchy \"reg_file:u_REGFILE\|decoder5to32:u_DEC\"" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "u_DEC" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_32bit reg_file:u_REGFILE\|mux32_32bit:u_MUX_READ_DATA1 " "Elaborating entity \"mux32_32bit\" for hierarchy \"reg_file:u_REGFILE\|mux32_32bit:u_MUX_READ_DATA1\"" {  } { { "hdl/datapath/banco-de-registradores/reg_file.vhd" "u_MUX_READ_DATA1" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/banco-de-registradores/reg_file.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u_IMMGEN " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u_IMMGEN\"" {  } { { "hdl/rv32_top.vhd" "u_IMMGEN" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_id_ex bar_id_ex:u_BAR_ID_EX " "Elaborating entity \"bar_id_ex\" for hierarchy \"bar_id_ex:u_BAR_ID_EX\"" {  } { { "hdl/rv32_top.vhd" "u_BAR_ID_EX" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg bar_id_ex:u_BAR_ID_EX\|reg:u_REG_ID_EX " "Elaborating entity \"reg\" for hierarchy \"bar_id_ex:u_BAR_ID_EX\|reg:u_REG_ID_EX\"" {  } { { "hdl/registradores-barreira/bar_id_ex.vhd" "u_REG_ID_EX" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_id_ex.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742691 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_LD reg.vhd(19) " "VHDL Process Statement warning at reg.vhd(19): signal \"i_LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725592742694 "|rv32_top|bar_id_ex:u_BAR_ID_EX|reg:u_REG_ID_EX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:u_SHIFT " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:u_SHIFT\"" {  } { { "hdl/rv32_top.vhd" "u_SHIFT" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 mux_3:u_MUX_FORWARD1 " "Elaborating entity \"mux_3\" for hierarchy \"mux_3:u_MUX_FORWARD1\"" {  } { { "hdl/rv32_top.vhd" "u_MUX_FORWARD1" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:u_MUX_IMM " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:u_MUX_IMM\"" {  } { { "hdl/rv32_top.vhd" "u_MUX_IMM" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:u_ALU " "Elaborating entity \"ula\" for hierarchy \"ula:u_ALU\"" {  } { { "hdl/rv32_top.vhd" "u_ALU" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bits ula:u_ALU\|and_32bits:u_AND " "Elaborating entity \"and_32bits\" for hierarchy \"ula:u_ALU\|and_32bits:u_AND\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_AND" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bits ula:u_ALU\|or_32bits:u_OR " "Elaborating entity \"or_32bits\" for hierarchy \"ula:u_ALU\|or_32bits:u_OR\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_OR" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator ula:u_ALU\|subtrator:u_SUB " "Elaborating entity \"subtrator\" for hierarchy \"ula:u_ALU\|subtrator:u_SUB\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SUB" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_32bits ula:u_ALU\|slt_32bits:u_SLT " "Elaborating entity \"slt_32bits\" for hierarchy \"ula:u_ALU\|slt_32bits:u_SLT\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SLT" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bits ula:u_ALU\|nor_32bits:u_NOR " "Elaborating entity \"nor_32bits\" for hierarchy \"ula:u_ALU\|nor_32bits:u_NOR\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_NOR" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_ula ula:u_ALU\|seletor_ula:u_SELETOR " "Elaborating entity \"seletor_ula\" for hierarchy \"ula:u_ALU\|seletor_ula:u_SELETOR\"" {  } { { "hdl/datapath/ula/ula.vhd" "u_SELETOR" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/ula/ula.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:u_ALUCTRL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:u_ALUCTRL\"" {  } { { "hdl/rv32_top.vhd" "u_ALUCTRL" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:u_FORWARDING_UNIT " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:u_FORWARDING_UNIT\"" {  } { { "hdl/rv32_top.vhd" "u_FORWARDING_UNIT" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_ex_mem bar_ex_mem:u_BAR_EX_MEM " "Elaborating entity \"bar_ex_mem\" for hierarchy \"bar_ex_mem:u_BAR_EX_MEM\"" {  } { { "hdl/rv32_top.vhd" "u_BAR_EX_MEM" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg bar_ex_mem:u_BAR_EX_MEM\|reg:u_REG_EX_MEM " "Elaborating entity \"reg\" for hierarchy \"bar_ex_mem:u_BAR_EX_MEM\|reg:u_REG_EX_MEM\"" {  } { { "hdl/registradores-barreira/bar_ex_mem.vhd" "u_REG_EX_MEM" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_ex_mem.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742744 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_LD reg.vhd(19) " "VHDL Process Statement warning at reg.vhd(19): signal \"i_LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725592742747 "|rv32_top|bar_ex_mem:u_BAR_EX_MEM|reg:u_REG_EX_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:u_DATA " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:u_DATA\"" {  } { { "hdl/rv32_top.vhd" "u_DATA" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar_mem_wb bar_mem_wb:u_BAR_MEM_WB " "Elaborating entity \"bar_mem_wb\" for hierarchy \"bar_mem_wb:u_BAR_MEM_WB\"" {  } { { "hdl/rv32_top.vhd" "u_BAR_MEM_WB" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/rv32_top.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg bar_mem_wb:u_BAR_MEM_WB\|reg:u_REG_MEM_WB " "Elaborating entity \"reg\" for hierarchy \"bar_mem_wb:u_BAR_MEM_WB\|reg:u_REG_MEM_WB\"" {  } { { "hdl/registradores-barreira/bar_mem_wb.vhd" "u_REG_MEM_WB" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/registradores-barreira/bar_mem_wb.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592742753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_LD reg.vhd(19) " "VHDL Process Statement warning at reg.vhd(19): signal \"i_LD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/datapath/reg.vhd" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/hdl/datapath/reg.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725592742755 "|rv32_top|bar_mem_wb:u_BAR_MEM_WB|reg:u_REG_MEM_WB"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_memory:u_DATA\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_memory:u_DATA\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rv32.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/rv32.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instruction_memory:u_INSTRUCTION\|w_MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instruction_memory:u_INSTRUCTION\|w_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter INIT_FILE set to db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725592744761 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725592744761 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725592744761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:u_DATA\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"data_memory:u_DATA\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592744896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:u_DATA\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"data_memory:u_DATA\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rv32.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rv32.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592744896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725592744896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epr1 " "Found entity 1: altsyncram_epr1" {  } { { "db/altsyncram_epr1.tdf" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/altsyncram_epr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592744999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592744999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:u_INSTRUCTION\|altsyncram:w_MEM_rtl_0 " "Elaborated megafunction instantiation \"instruction_memory:u_INSTRUCTION\|altsyncram:w_MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592745023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:u_INSTRUCTION\|altsyncram:w_MEM_rtl_0 " "Instantiated megafunction \"instruction_memory:u_INSTRUCTION\|altsyncram:w_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rv32.ram0_instruction_memory_68fd8bb8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725592745023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725592745023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5re1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5re1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5re1 " "Found entity 1: altsyncram_5re1" {  } { { "db/altsyncram_5re1.tdf" "" { Text "C:/Users/LevyE/Downloads/RV32I-PIPELINE-FORWARD-STALL (1)/db/altsyncram_5re1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725592745125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592745125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725592747214 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725592753873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725592754411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725592754411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2507 " "Implemented 2507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725592754780 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725592754780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2409 " "Implemented 2409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725592754780 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725592754780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725592754780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725592754850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 00:19:14 2024 " "Processing ended: Fri Sep 06 00:19:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725592754850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725592754850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725592754850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725592754850 ""}
