\ LP format - for model browsing. Use MPS format to capture full model detail.
Minimize
  0 a0_1 + 0 a0_2 + 0 a1_0 + 0 a2_1 + 0 a2_2 + 0 a3_0 + 0 a4_0 + cmax
Subject To
 c10: a0_0 = 1
 c11: a1_1 + a1_2 = 1
 c12: a2_0 = 1
 c13: a3_1 + a3_2 = 1
 c14: a4_1 + a4_2 = 1
 c60: 3 a0_0 + t0 - cmax <= 0
 c61: 2 a1_1 + 2 a1_2 + t1 - cmax <= 0
 c62: 2 a2_0 + t2 - cmax <= 0
 c63: 4 a3_1 + 4 a3_2 + t3 - cmax <= 0
 c64: 3 a4_1 + 3 a4_2 + t4 - cmax <= 0
 c30: 3 a0_0 + t0 - t1 <= 0
 c30: 2 a2_0 + t2 - t3 <= 0
 c4_0_2_0: 6000 a0_0 + 6000 a2_0 - 6000 b0_2 - t0 + t2 <= 11998
 c4_1_3_1: 6000 a1_1 + 6000 a3_1 - 6000 b1_3 - t1 + t3 <= 11996
 c4_1_3_2: 6000 a1_2 + 6000 a3_2 - 6000 b1_3 - t1 + t3 <= 11996
 c4_1_4_1: 6000 a1_1 + 6000 a4_1 - 6000 b1_4 - t1 + t4 <= 11997
 c4_1_4_2: 6000 a1_2 + 6000 a4_2 - 6000 b1_4 - t1 + t4 <= 11997
 c4_2_0_0: 6000 a0_0 + 6000 a2_0 - 6000 b2_0 + t0 - t2 <= 11997
 c4_3_1_1: 6000 a1_1 + 6000 a3_1 - 6000 b3_1 + t1 - t3 <= 11998
 c4_3_1_2: 6000 a1_2 + 6000 a3_2 - 6000 b3_1 + t1 - t3 <= 11998
 c4_3_4_1: 6000 a3_1 + 6000 a4_1 - 6000 b3_4 - t3 + t4 <= 11997
 c4_3_4_2: 6000 a3_2 + 6000 a4_2 - 6000 b3_4 - t3 + t4 <= 11997
 c4_4_1_1: 6000 a1_1 + 6000 a4_1 - 6000 b4_1 + t1 - t4 <= 11998
 c4_4_1_2: 6000 a1_2 + 6000 a4_2 - 6000 b4_1 + t1 - t4 <= 11998
 c4_4_3_1: 6000 a3_1 + 6000 a4_1 - 6000 b4_3 + t3 - t4 <= 11996
 c4_4_3_2: 6000 a3_2 + 6000 a4_2 - 6000 b4_3 + t3 - t4 <= 11996
 c4_0_2: 6000 a0_0 + 6000 a2_0 - 6000 b0_2 + t0 - t2 <= 17997
 c4_1_3: 6000 a1_1 + 6000 a3_1 - 6000 b1_3 + t1 - t3 <= 17998
 c4_1_3: 6000 a1_2 + 6000 a3_2 - 6000 b1_3 + t1 - t3 <= 17998
 c4_1_4: 6000 a1_1 + 6000 a4_1 - 6000 b1_4 + t1 - t4 <= 17998
 c4_1_4: 6000 a1_2 + 6000 a4_2 - 6000 b1_4 + t1 - t4 <= 17998
 c4_2_0: 6000 a0_0 + 6000 a2_0 - 6000 b2_0 - t0 + t2 <= 17998
 c4_3_1: 6000 a1_1 + 6000 a3_1 - 6000 b3_1 - t1 + t3 <= 17996
 c4_3_1: 6000 a1_2 + 6000 a3_2 - 6000 b3_1 - t1 + t3 <= 17996
 c4_3_4: 6000 a3_1 + 6000 a4_1 - 6000 b3_4 + t3 - t4 <= 17996
 c4_3_4: 6000 a3_2 + 6000 a4_2 - 6000 b3_4 + t3 - t4 <= 17996
 c4_4_1: 6000 a1_1 + 6000 a4_1 - 6000 b4_1 - t1 + t4 <= 17997
 c4_4_1: 6000 a1_2 + 6000 a4_2 - 6000 b4_1 - t1 + t4 <= 17997
 c4_4_3: 6000 a3_1 + 6000 a4_1 - 6000 b4_3 - t3 + t4 <= 17997
 c4_4_3: 6000 a3_2 + 6000 a4_2 - 6000 b4_3 - t3 + t4 <= 17997
 c7: 2 b0_0 <= 1
 c7: b0_1 + b1_0 <= 1
 c7: b0_2 + b2_0 <= 1
 c7: b0_3 + b3_0 <= 1
 c7: b0_4 + b4_0 <= 1
 c7: b0_1 + b1_0 <= 1
 c7: 2 b1_1 <= 1
 c7: b1_2 + b2_1 <= 1
 c7: b1_3 + b3_1 <= 1
 c7: b1_4 + b4_1 <= 1
 c7: b0_2 + b2_0 <= 1
 c7: b1_2 + b2_1 <= 1
 c7: 2 b2_2 <= 1
 c7: b2_3 + b3_2 <= 1
 c7: b2_4 + b4_2 <= 1
 c7: b0_3 + b3_0 <= 1
 c7: b1_3 + b3_1 <= 1
 c7: b2_3 + b3_2 <= 1
 c7: 2 b3_3 <= 1
 c7: b3_4 + b4_3 <= 1
 c7: b0_4 + b4_0 <= 1
 c7: b1_4 + b4_1 <= 1
 c7: b2_4 + b4_2 <= 1
 c7: b3_4 + b4_3 <= 1
 c7: 2 b4_4 <= 1
Bounds
 t0 <= 6000
 t1 <= 6000
 t2 <= 6000
 t3 <= 6000
 t4 <= 6000
 cmax <= 6000
Binaries
 a0_0 a0_1 a0_2 a1_0 a1_1 a1_2 a2_0 a2_1 a2_2 a3_0 a3_1 a3_2 a4_0 a4_1 a4_2
 b0_0 b0_1 b0_2 b0_3 b0_4 b1_0 b1_1 b1_2 b1_3 b1_4 b2_0 b2_1 b2_2 b2_3 b2_4
 b3_0 b3_1 b3_2 b3_3 b3_4 b4_0 b4_1 b4_2 b4_3 b4_4
End
