<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="30" />
   <irq preferredWidth="34" />
   <export preferredWidth="89" />
   <description preferredWidth="284" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1382" height="754" x="-8" y="-8" />
 <generation path="_PROJECT_NAME_" simulation="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
