// Seed: 3791089438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_10 = id_8 !=? id_4;
  uwire id_11;
  assign id_11 = id_5 || 1;
  wire id_12;
  wire id_13;
  assign id_1 = id_11;
  always disable id_14;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wand id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5
    , id_7
);
  assign id_0 = 1;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
