{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09841,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09956,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00158949,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00163744,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000363555,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00163744,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 2.926,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 9,
	"finish__design__instance__area__class:timing_repair_buffer": 7.182,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 15,
	"finish__design__instance__area__class:multi_input_combinational_cell": 21.812,
	"finish__design__instance__count": 37,
	"finish__design__instance__area": 72.086,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.638717,
	"finish__clock__skew__setup": 0.000356031,
	"finish__clock__skew__hold": 0.000356031,
	"finish__timing__drv__max_slew_limit": 0.927076,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.966206,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 8.70744e-05,
	"finish__power__switching__total": 2.10159e-05,
	"finish__power__leakage__total": 1.45063e-06,
	"finish__power__total": 0.000109541,
	"finish__design__io": 12,
	"finish__design__die__area": 1401.38,
	"finish__design__core__area": 1230.25,
	"finish__design__instance__count": 87,
	"finish__design__instance__area": 85.386,
	"finish__design__instance__count__stdcell": 87,
	"finish__design__instance__area__stdcell": 85.386,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0694054,
	"finish__design__instance__utilization__stdcell": 0.0694054,
	"finish__design__rows": 25,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 25,
	"finish__design__sites": 4625,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4625,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}