

================================================================
== Vivado HLS Report for 'operator_int_mul11'
================================================================
* Date:           Wed Aug 29 10:07:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        int_mul
* Solution:       mul11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.785|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_mul11_chunk_fu_84   |lut_mul11_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul11_chunk_fu_109  |lut_mul11_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul11_chunk_fu_134  |lut_mul11_chunk  |    2|    2|    2|    2|   none  |
        |grp_lut_mul11_chunk_fu_159  |lut_mul11_chunk  |    2|    2|    2|    2|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %in_read to i6" [test.cpp:42->test.cpp:52]   --->   Operation 7 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 6, i32 11) nounwind" [test.cpp:43->test.cpp:52]   --->   Operation 8 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 12, i32 17) nounwind" [test.cpp:44->test.cpp:52]   --->   Operation 9 'partselect' 'p_Result_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.33ns)   --->   "%chunk_12_17_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_1_i) nounwind" [test.cpp:44->test.cpp:52]   --->   Operation 10 'call' 'chunk_12_17_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 18, i32 23) nounwind" [test.cpp:45->test.cpp:52]   --->   Operation 11 'partselect' 'p_Result_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.33ns)   --->   "%chunk_18_23_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_2_i) nounwind" [test.cpp:45->test.cpp:52]   --->   Operation 12 'call' 'chunk_18_23_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_3_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %in_read, i32 24, i32 29) nounwind" [test.cpp:46->test.cpp:52]   --->   Operation 13 'partselect' 'p_Result_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %in_read, i32 31, i32 30) nounwind" [test.cpp:47->test.cpp:52]   --->   Operation 14 'partselect' 'p_Result_4_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 15 [2/2] (1.33ns)   --->   "%chunk_0_5_V = call fastcc i10 @lut_mul11_chunk(i6 %tmp_1) nounwind" [test.cpp:42->test.cpp:52]   --->   Operation 15 'call' 'chunk_0_5_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [2/2] (1.33ns)   --->   "%chunk_6_11_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_i) nounwind" [test.cpp:43->test.cpp:52]   --->   Operation 16 'call' 'chunk_6_11_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (1.33ns)   --->   "%chunk_12_17_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_1_i) nounwind" [test.cpp:44->test.cpp:52]   --->   Operation 17 'call' 'chunk_12_17_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/2] (1.33ns)   --->   "%chunk_18_23_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_2_i) nounwind" [test.cpp:45->test.cpp:52]   --->   Operation 18 'call' 'chunk_18_23_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [2/2] (1.33ns)   --->   "%chunk_24_29_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_3_i) nounwind" [test.cpp:46->test.cpp:52]   --->   Operation 19 'call' 'chunk_24_29_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%this_assign_5_i = zext i2 %p_Result_4_i to i6" [test.cpp:47->test.cpp:52]   --->   Operation 20 'zext' 'this_assign_5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (1.33ns)   --->   "%chunk_30_31_V = call fastcc i10 @lut_mul11_chunk(i6 %this_assign_5_i) nounwind" [test.cpp:47->test.cpp:52]   --->   Operation 21 'call' 'chunk_30_31_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 22 [1/2] (1.33ns)   --->   "%chunk_0_5_V = call fastcc i10 @lut_mul11_chunk(i6 %tmp_1) nounwind" [test.cpp:42->test.cpp:52]   --->   Operation 22 'call' 'chunk_0_5_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/2] (1.33ns)   --->   "%chunk_6_11_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_i) nounwind" [test.cpp:43->test.cpp:52]   --->   Operation 23 'call' 'chunk_6_11_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/2] (1.33ns)   --->   "%chunk_24_29_V = call fastcc i10 @lut_mul11_chunk(i6 %p_Result_3_i) nounwind" [test.cpp:46->test.cpp:52]   --->   Operation 24 'call' 'chunk_24_29_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/2] (1.33ns)   --->   "%chunk_30_31_V = call fastcc i10 @lut_mul11_chunk(i6 %this_assign_5_i) nounwind" [test.cpp:47->test.cpp:52]   --->   Operation 25 'call' 'chunk_30_31_V' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%r_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %chunk_12_17_V, i12 0)" [test.cpp:48->test.cpp:52]   --->   Operation 26 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i22 %r_V_1 to i29" [test.cpp:48->test.cpp:52]   --->   Operation 27 'zext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_2 = call i28 @_ssdm_op_BitConcatenate.i28.i10.i18(i10 %chunk_18_23_V, i18 0)" [test.cpp:48->test.cpp:52]   --->   Operation 28 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i28 %r_V_2 to i29" [test.cpp:48->test.cpp:52]   --->   Operation 29 'zext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i10 %chunk_24_29_V to i8" [test.cpp:46->test.cpp:52]   --->   Operation 30 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.71ns)   --->   "%tmp1 = add i29 %r_V_2_cast, %r_V_1_cast" [test.cpp:48->test.cpp:52]   --->   Operation 31 'add' 'tmp1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i10 %chunk_30_31_V to i2" [test.cpp:47->test.cpp:52]   --->   Operation 32 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%r_V = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %chunk_6_11_V, i6 0)" [test.cpp:48->test.cpp:52]   --->   Operation 33 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_cast = zext i16 %r_V to i29" [test.cpp:48->test.cpp:52]   --->   Operation 34 'zext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%r_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %tmp_2, i24 0)" [test.cpp:48->test.cpp:52]   --->   Operation 35 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.72ns)   --->   "%tmp = add i29 %r_V_cast, %tmp1" [test.cpp:48->test.cpp:52]   --->   Operation 36 'add' 'tmp' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i20.i10(i2 %tmp_3, i20 0, i10 %chunk_0_5_V)" [test.cpp:48->test.cpp:52]   --->   Operation 37 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.78ns)   --->   "%tmp2 = add i32 %r_V_3, %tmp3" [test.cpp:48->test.cpp:52]   --->   Operation 38 'add' 'tmp2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in_r) nounwind, !map !92"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !98"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_int_mul11_s) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = zext i29 %tmp to i32" [test.cpp:48->test.cpp:52]   --->   Operation 42 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.78ns)   --->   "%agg_result_V_i = add i32 %tmp_cast, %tmp2" [test.cpp:48->test.cpp:52]   --->   Operation 43 'add' 'agg_result_V_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "ret i32 %agg_result_V_i" [test.cpp:52]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read         (read          ) [ 000000]
tmp_1           (trunc         ) [ 001100]
p_Result_i      (partselect    ) [ 001100]
p_Result_1_i    (partselect    ) [ 001000]
p_Result_2_i    (partselect    ) [ 001000]
p_Result_3_i    (partselect    ) [ 001100]
p_Result_4_i    (partselect    ) [ 001000]
chunk_12_17_V   (call          ) [ 000100]
chunk_18_23_V   (call          ) [ 000100]
this_assign_5_i (zext          ) [ 000100]
chunk_0_5_V     (call          ) [ 000010]
chunk_6_11_V    (call          ) [ 000010]
chunk_24_29_V   (call          ) [ 000000]
chunk_30_31_V   (call          ) [ 000000]
r_V_1           (bitconcatenate) [ 000000]
r_V_1_cast      (zext          ) [ 000000]
r_V_2           (bitconcatenate) [ 000000]
r_V_2_cast      (zext          ) [ 000000]
tmp_2           (trunc         ) [ 000010]
tmp1            (add           ) [ 000010]
tmp_3           (trunc         ) [ 000010]
r_V             (bitconcatenate) [ 000000]
r_V_cast        (zext          ) [ 000000]
r_V_3           (bitconcatenate) [ 000000]
tmp             (add           ) [ 000001]
tmp3            (bitconcatenate) [ 000000]
tmp2            (add           ) [ 000001]
StgValue_39     (specbitsmap   ) [ 000000]
StgValue_40     (specbitsmap   ) [ 000000]
StgValue_41     (spectopmodule ) [ 000000]
tmp_cast        (zext          ) [ 000000]
agg_result_V_i  (add           ) [ 000000]
StgValue_44     (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="q6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="q7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="q8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="q9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_mul11_chunk"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i10.i18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i20.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_int_mul11_s"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="in_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_lut_mul11_chunk_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="1" slack="0"/>
<pin id="92" dir="0" index="7" bw="1" slack="0"/>
<pin id="93" dir="0" index="8" bw="1" slack="0"/>
<pin id="94" dir="0" index="9" bw="1" slack="0"/>
<pin id="95" dir="0" index="10" bw="1" slack="0"/>
<pin id="96" dir="0" index="11" bw="1" slack="0"/>
<pin id="97" dir="1" index="12" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_12_17_V/1 chunk_0_5_V/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_lut_mul11_chunk_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="6" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="1" slack="0"/>
<pin id="114" dir="0" index="4" bw="1" slack="0"/>
<pin id="115" dir="0" index="5" bw="1" slack="0"/>
<pin id="116" dir="0" index="6" bw="1" slack="0"/>
<pin id="117" dir="0" index="7" bw="1" slack="0"/>
<pin id="118" dir="0" index="8" bw="1" slack="0"/>
<pin id="119" dir="0" index="9" bw="1" slack="0"/>
<pin id="120" dir="0" index="10" bw="1" slack="0"/>
<pin id="121" dir="0" index="11" bw="1" slack="0"/>
<pin id="122" dir="1" index="12" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_18_23_V/1 chunk_6_11_V/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_lut_mul11_chunk_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="1"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="1" slack="0"/>
<pin id="142" dir="0" index="7" bw="1" slack="0"/>
<pin id="143" dir="0" index="8" bw="1" slack="0"/>
<pin id="144" dir="0" index="9" bw="1" slack="0"/>
<pin id="145" dir="0" index="10" bw="1" slack="0"/>
<pin id="146" dir="0" index="11" bw="1" slack="0"/>
<pin id="147" dir="1" index="12" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_24_29_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_lut_mul11_chunk_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="0" index="4" bw="1" slack="0"/>
<pin id="165" dir="0" index="5" bw="1" slack="0"/>
<pin id="166" dir="0" index="6" bw="1" slack="0"/>
<pin id="167" dir="0" index="7" bw="1" slack="0"/>
<pin id="168" dir="0" index="8" bw="1" slack="0"/>
<pin id="169" dir="0" index="9" bw="1" slack="0"/>
<pin id="170" dir="0" index="10" bw="1" slack="0"/>
<pin id="171" dir="0" index="11" bw="1" slack="0"/>
<pin id="172" dir="1" index="12" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="chunk_30_31_V/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="chunk_12_17_V chunk_0_5_V "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="chunk_18_23_V chunk_6_11_V "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Result_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="5" slack="0"/>
<pin id="201" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_1_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="6" slack="0"/>
<pin id="211" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_2_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Result_3_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_Result_4_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="this_assign_5_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="this_assign_5_i/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_V_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="22" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="r_V_1_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="r_V_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="28" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="r_V_2_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="28" slack="0"/>
<pin id="274" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="28" slack="0"/>
<pin id="282" dir="0" index="1" bw="22" slack="0"/>
<pin id="283" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="1"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="r_V_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_V_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="29" slack="1"/>
<pin id="312" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="2" slack="1"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="10" slack="1"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_cast_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="29" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="agg_result_V_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="29" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i/5 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_Result_i_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_Result_1_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_i "/>
</bind>
</comp>

<comp id="352" class="1005" name="p_Result_2_i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="1"/>
<pin id="354" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i "/>
</bind>
</comp>

<comp id="357" class="1005" name="p_Result_3_i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="1"/>
<pin id="359" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_Result_4_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="1"/>
<pin id="364" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4_i "/>
</bind>
</comp>

<comp id="367" class="1005" name="this_assign_5_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_assign_5_i "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="29" slack="1"/>
<pin id="379" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_3_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="1"/>
<pin id="384" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="29" slack="1"/>
<pin id="389" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="84" pin=8"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="84" pin=11"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="109" pin=6"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="109" pin=7"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="109" pin=8"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="109" pin=9"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="109" pin=10"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="109" pin=11"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="134" pin=8"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="134" pin=9"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="134" pin=10"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="134" pin=11"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="159" pin=5"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="159" pin=6"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="159" pin=7"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="159" pin=8"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="159" pin=9"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="159" pin=10"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="159" pin=11"/></net>

<net id="187"><net_src comp="84" pin="12"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="109" pin="12"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="78" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="78" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="78" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="216"><net_src comp="206" pin="4"/><net_sink comp="84" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="78" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="227"><net_src comp="217" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="78" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="78" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="184" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="188" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="134" pin="12"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="260" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="159" pin="12"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="188" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="298" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="68" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="184" pin="1"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="302" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="314" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="336"><net_src comp="329" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="192" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="345"><net_src comp="196" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="350"><net_src comp="206" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="355"><net_src comp="217" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="360"><net_src comp="228" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="365"><net_src comp="238" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="370"><net_src comp="248" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="375"><net_src comp="276" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="380"><net_src comp="280" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="385"><net_src comp="286" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="390"><net_src comp="309" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="395"><net_src comp="323" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="332" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_int_mul11 : in_r | {1 }
	Port: operator_int_mul11 : q0 | {1 2 3 }
	Port: operator_int_mul11 : q1 | {1 2 3 }
	Port: operator_int_mul11 : q2 | {1 2 3 }
	Port: operator_int_mul11 : q3 | {1 2 3 }
	Port: operator_int_mul11 : q4 | {1 2 3 }
	Port: operator_int_mul11 : q5 | {1 2 3 }
	Port: operator_int_mul11 : q6 | {1 2 3 }
	Port: operator_int_mul11 : q7 | {1 2 3 }
	Port: operator_int_mul11 : q8 | {1 2 3 }
	Port: operator_int_mul11 : q9 | {1 2 3 }
  - Chain level:
	State 1
		chunk_12_17_V : 1
		chunk_18_23_V : 1
	State 2
		chunk_30_31_V : 1
	State 3
		r_V_1_cast : 1
		r_V_2_cast : 1
		tmp_2 : 1
		tmp1 : 2
		tmp_3 : 1
	State 4
		r_V_cast : 1
		tmp : 2
		tmp2 : 1
	State 5
		agg_result_V_i : 1
		StgValue_44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |  grp_lut_mul11_chunk_fu_84 |  10.61  |    60   |    90   |
|   call   | grp_lut_mul11_chunk_fu_109 |  10.61  |    60   |    90   |
|          | grp_lut_mul11_chunk_fu_134 |  10.61  |    60   |    90   |
|          | grp_lut_mul11_chunk_fu_159 |  10.61  |    60   |    90   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp1_fu_280        |    0    |    0    |    35   |
|    add   |         tmp_fu_309         |    0    |    0    |    36   |
|          |         tmp2_fu_323        |    0    |    0    |    39   |
|          |    agg_result_V_i_fu_332   |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_78     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_192        |    0    |    0    |    0    |
|   trunc  |        tmp_2_fu_276        |    0    |    0    |    0    |
|          |        tmp_3_fu_286        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_i_fu_196     |    0    |    0    |    0    |
|          |     p_Result_1_i_fu_206    |    0    |    0    |    0    |
|partselect|     p_Result_2_i_fu_217    |    0    |    0    |    0    |
|          |     p_Result_3_i_fu_228    |    0    |    0    |    0    |
|          |     p_Result_4_i_fu_238    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   this_assign_5_i_fu_248   |    0    |    0    |    0    |
|          |      r_V_1_cast_fu_260     |    0    |    0    |    0    |
|   zext   |      r_V_2_cast_fu_272     |    0    |    0    |    0    |
|          |       r_V_cast_fu_298      |    0    |    0    |    0    |
|          |       tmp_cast_fu_329      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        r_V_1_fu_252        |    0    |    0    |    0    |
|          |        r_V_2_fu_264        |    0    |    0    |    0    |
|bitconcatenate|         r_V_fu_290         |    0    |    0    |    0    |
|          |        r_V_3_fu_302        |    0    |    0    |    0    |
|          |         tmp3_fu_314        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  42.44  |   240   |   509   |
|----------|----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| q4 |    0   |    1   |    1   |
| q5 |    0   |    1   |    1   |
| q6 |    0   |    1   |    1   |
| q7 |    0   |    1   |    1   |
| q8 |    0   |    1   |    1   |
| q9 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |   10   |   10   |
+----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  p_Result_1_i_reg_347 |    6   |
|  p_Result_2_i_reg_352 |    6   |
|  p_Result_3_i_reg_357 |    6   |
|  p_Result_4_i_reg_362 |    2   |
|   p_Result_i_reg_342  |    6   |
|        reg_184        |   10   |
|        reg_188        |   10   |
|this_assign_5_i_reg_367|    6   |
|      tmp1_reg_377     |   29   |
|      tmp2_reg_392     |   32   |
|     tmp_1_reg_337     |    6   |
|     tmp_2_reg_372     |    8   |
|     tmp_3_reg_382     |    2   |
|      tmp_reg_387      |   29   |
+-----------------------+--------+
|         Total         |   158  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|  grp_lut_mul11_chunk_fu_84 |  p1  |   3  |   6  |   18   ||    15   |
| grp_lut_mul11_chunk_fu_109 |  p1  |   3  |   6  |   18   ||    15   |
| grp_lut_mul11_chunk_fu_159 |  p1  |   2  |   2  |    4   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   40   ||   3.32  ||    39   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   42   |   240  |   509  |
|   Memory  |    0   |    -   |   10   |   10   |
|Multiplexer|    -   |    3   |    -   |   39   |
|  Register |    -   |    -   |   158  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   45   |   408  |   558  |
+-----------+--------+--------+--------+--------+
