#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Apr 22 19:19:22 2024
# Process ID: 25908
# Current directory: L:/Documents/Xilinx/Processor2/FinalNanoprocessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31288 L:\Documents\Xilinx\Processor2\FinalNanoprocessor\Nanoprocessor2.xpr
# Log file: L:/Documents/Xilinx/Processor2/FinalNanoprocessor/vivado.log
# Journal file: L:/Documents/Xilinx/Processor2/FinalNanoprocessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/Documents/Xilinx/Processor2/FinalNanoprocessor/Nanoprocessor2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Shakthi Weerawansa/Desktop/Nanoprocessor2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Applications/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Mon Apr 22 19:19:56 2024] Launched synth_1...
Run output will be captured here: L:/Documents/Xilinx/Processor2/FinalNanoprocessor/Nanoprocessor2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Apr 22 19:20:20 2024] Launched impl_1...
Run output will be captured here: L:/Documents/Xilinx/Processor2/FinalNanoprocessor/Nanoprocessor2.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.148 ; gain = 414.289
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1698.605 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1698.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 19:56:22 2024...
