

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               d69213b85435b5abcc060315fd2ea9d9  /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_clwb_pct/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_clwb_pct/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_clwb_pct/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_clwb_pct/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_clwb_pct/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/ep_c_clwb_pct/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cb00; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198488..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffdd4198540..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198470..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198468..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffdd4198464..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:42) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:60) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:645) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1231, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:646) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1230, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1060) @%p9 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1231, -1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1477) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1231, -1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1478) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1230, -1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1604) @%p26 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1616) add.s32 %r1245, %r1245, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1618) @%p27 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1620) ld.param.u64 %rd32, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1622) @%p28 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2848 (main.1.sm_70.ptx:1697) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1628) @%p29 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2848 (main.1.sm_70.ptx:1697) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1528515
gpu_sim_insn = 276744192
gpu_ipc =     181.0543
gpu_tot_sim_cycle = 1528515
gpu_tot_sim_insn = 276744192
gpu_tot_ipc =     181.0543
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4931% 
gpu_tot_occupancy = 12.4931% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0154
partiton_level_parallism_total  =       0.0154
partiton_level_parallism_util =       2.9782
partiton_level_parallism_util_total  =       2.9782
L2_BW  =       0.5582 GB/Sec
L2_BW_total  =       0.5582 GB/Sec
gpu_total_sim_rate=69498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273408
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267328, 267328, 267328, 267328, 267328, 267328, 267328, 267328, 
gpgpu_n_tot_thrd_icount = 276889600
gpgpu_n_tot_w_icount = 8652800
gpgpu_n_stall_shd_mem = 749824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 20480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 19456
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11936
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30298	W0_Idle:44631	W0_Scoreboard:15744711	W1:0	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8550400
single_issue_nums: WS0:2138624	WS1:2138624	WS2:2138624	WS3:2138624	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 458752 {8:11264,40:9216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 163840 {8:20480,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 2104 
max_icnt2mem_latency = 357 
maxmrqlatency = 79 
max_icnt2sh_latency = 1407 
averagemflatency = 502 
avg_icnt2mem_latency = 36 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 230 
mrq_lat_table:1233 	1119 	1393 	2228 	2573 	949 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5274 	8456 	8830 	990 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7178 	1879 	831 	8216 	2368 	1144 	1278 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4436 	785 	1001 	1350 	1785 	2513 	3028 	4767 	3767 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	10 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516715   1516907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1516734   1516931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516982   1517184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517004   1517205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516912   1516550         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517604   1516573         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517509   1516479         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517530   1516500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517438   1516414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517828   1516864         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1517562   1516252         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1517586   1516278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1517606   1516305         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1517631   1516330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1518092   1516417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1518115   1516442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1517485   1515816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1517509   1515845         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516690   1516106         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516714   1516133         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516622   1516037         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516649   1516064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516558   1515976         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516583   1516506         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516495   1516421         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516519   1516445         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516260   1516183         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516779   1516208         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516799   1516233         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516819   1516257         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516900   1516341         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516926   1516366         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 99.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 99.000000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 99.500000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 99.500000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 99.500000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.500000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 67.500000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 67.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 67.500000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 67.500000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.500000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 67.500000 62.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9580/128 = 74.843750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       488       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       488       324         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       482       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       490       294         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       483       319         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       490       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       486       324         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       450       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       450       319         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       449       306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       452       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       449       225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       452       237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       448       225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       448       231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       452       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       305       224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       302       231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       278       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       255       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       250       239         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       256       235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       251       243         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       259       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       254       283         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       242       276         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       237       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       295       279         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       320       291         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       322       277         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       320       252         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       318       250         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20592
min_bank_accesses = 0!
chip skew: 812/487 = 1.67
average mf latency per bank:
dram[0]:       1216       354    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        475       310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        428       373    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        456       355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        380       463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        502       458    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        508       459    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        483       439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        412       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        759       962    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        668       991    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        616      1140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        521       493    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        579       865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        797       797    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        473       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        566       713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        550       438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        381       480    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        428       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        456       423    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        519       465    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        497       507    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        495       773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        425       742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        563       693    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        451       856    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        391       676    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        326       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        327       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        313       653    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        348       780    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1501      1032         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1481       994         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1271      1005         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1273       955         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1006         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1373      1014         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1375       944         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1355       914         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1289      1370         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1731      2104         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1535      1724         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1447      1772         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1265      1094         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1296      1410         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1797      1503         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1171       983         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1464      1339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:       1421       854         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        943       898         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1056      1249         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:       1017       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:       1204       848         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1136      1060         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1183      1559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1027      1509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1265      1357         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1043      1742         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1098      1419         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        960      1793         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        958      1381         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        911      1164         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1028      1384         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146906 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=808 bw_util=0.0007179
n_activity=1820 dram_eff=0.4527
bk0: 8a 1146944i bk1: 8a 1147205i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.064185
Bank_Level_Parallism_Col = 1.065359
Bank_Level_Parallism_Ready = 1.003641
write_to_read_ratio_blp_rw_average = 0.966013
GrpLevelPara = 1.065359 

BW Util details:
bwutil = 0.000718 
total_CMD = 1147736 
util_bw = 824 
Wasted_Col = 710 
Wasted_Row = 24 
Idle = 1146178 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 668 
rwq = 0 
CCDLc_limit_alone = 668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146906 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 808 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 824 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 824 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.000723 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00315578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146902 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=812 bw_util=0.0007214
n_activity=1829 dram_eff=0.4527
bk0: 8a 1146945i bk1: 8a 1147199i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.065301
Bank_Level_Parallism_Col = 1.066493
Bank_Level_Parallism_Ready = 1.003623
write_to_read_ratio_blp_rw_average = 0.966102
GrpLevelPara = 1.066493 

BW Util details:
bwutil = 0.000721 
total_CMD = 1147736 
util_bw = 828 
Wasted_Col = 710 
Wasted_Row = 24 
Idle = 1146174 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 668 
rwq = 0 
CCDLc_limit_alone = 668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146902 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 812 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 828 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 828 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000721 
Either_Row_CoL_Bus_Util = 0.000727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00328821
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146936 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=778 bw_util=0.0006918
n_activity=1747 dram_eff=0.4545
bk0: 8a 1146963i bk1: 8a 1147249i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.081356
Bank_Level_Parallism_Col = 1.082930
Bank_Level_Parallism_Ready = 1.006297
write_to_read_ratio_blp_rw_average = 0.964064
GrpLevelPara = 1.082930 

BW Util details:
bwutil = 0.000692 
total_CMD = 1147736 
util_bw = 794 
Wasted_Col = 657 
Wasted_Row = 24 
Idle = 1146261 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 615 
rwq = 0 
CCDLc_limit_alone = 615 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146936 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 778 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 794 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 794 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000692 
Either_Row_CoL_Bus_Util = 0.000697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00293709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146930 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=784 bw_util=0.000697
n_activity=1710 dram_eff=0.4678
bk0: 8a 1146939i bk1: 8a 1147255i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.094980
Bank_Level_Parallism_Col = 1.096819
Bank_Level_Parallism_Ready = 1.003750
write_to_read_ratio_blp_rw_average = 0.964039
GrpLevelPara = 1.096819 

BW Util details:
bwutil = 0.000697 
total_CMD = 1147736 
util_bw = 800 
Wasted_Col = 650 
Wasted_Row = 24 
Idle = 1146262 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146930 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 784 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 800 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 800 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000697 
Either_Row_CoL_Bus_Util = 0.000702 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00327863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146912 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=802 bw_util=0.0007127
n_activity=1704 dram_eff=0.48
bk0: 8a 1146965i bk1: 8a 1147202i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.141168
Bank_Level_Parallism_Col = 1.143972
Bank_Level_Parallism_Ready = 1.006112
write_to_read_ratio_blp_rw_average = 0.963121
GrpLevelPara = 1.143972 

BW Util details:
bwutil = 0.000713 
total_CMD = 1147736 
util_bw = 818 
Wasted_Col = 596 
Wasted_Row = 24 
Idle = 1146298 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146912 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 802 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 818 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 818 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000713 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00377787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146904 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=810 bw_util=0.0007197
n_activity=1568 dram_eff=0.5268
bk0: 8a 1146942i bk1: 8a 1147196i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.204906
Bank_Level_Parallism_Col = 1.198540
Bank_Level_Parallism_Ready = 1.009685
write_to_read_ratio_blp_rw_average = 0.962044
GrpLevelPara = 1.198540 

BW Util details:
bwutil = 0.000720 
total_CMD = 1147736 
util_bw = 826 
Wasted_Col = 547 
Wasted_Row = 13 
Idle = 1146350 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 514 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146904 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 810 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 826 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 826 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000720 
Either_Row_CoL_Bus_Util = 0.000725 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00478856
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146906 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=810 bw_util=0.0007197
n_activity=1574 dram_eff=0.5248
bk0: 8a 1146945i bk1: 8a 1147186i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.209957
Bank_Level_Parallism_Col = 1.202772
Bank_Level_Parallism_Ready = 1.013317
write_to_read_ratio_blp_rw_average = 0.962071
GrpLevelPara = 1.202772 

BW Util details:
bwutil = 0.000720 
total_CMD = 1147736 
util_bw = 826 
Wasted_Col = 548 
Wasted_Row = 12 
Idle = 1146350 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 515 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146906 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 810 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 826 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 826 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000720 
Either_Row_CoL_Bus_Util = 0.000723 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002410 
queue_avg = 0.004699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00469882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146946 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=770 bw_util=0.0006848
n_activity=1584 dram_eff=0.4962
bk0: 8a 1147014i bk1: 8a 1147198i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.140815
Bank_Level_Parallism_Col = 1.132948
Bank_Level_Parallism_Ready = 1.007634
write_to_read_ratio_blp_rw_average = 0.962428
GrpLevelPara = 1.132948 

BW Util details:
bwutil = 0.000685 
total_CMD = 1147736 
util_bw = 786 
Wasted_Col = 601 
Wasted_Row = 12 
Idle = 1146337 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 568 
rwq = 0 
CCDLc_limit_alone = 568 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146946 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 770 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 786 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 786 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000685 
Either_Row_CoL_Bus_Util = 0.000688 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002532 
queue_avg = 0.004952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00495236
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146947 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=769 bw_util=0.000684
n_activity=1683 dram_eff=0.4664
bk0: 8a 1147016i bk1: 8a 1147211i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.100975
Bank_Level_Parallism_Col = 1.092892
Bank_Level_Parallism_Ready = 1.012739
write_to_read_ratio_blp_rw_average = 0.963406
GrpLevelPara = 1.092892 

BW Util details:
bwutil = 0.000684 
total_CMD = 1147736 
util_bw = 785 
Wasted_Col = 639 
Wasted_Row = 12 
Idle = 1146300 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 604 
rwq = 0 
CCDLc_limit_alone = 604 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146947 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 769 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 785 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 785 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000687 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.002535 
queue_avg = 0.003021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00302073
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146959 n_act=4 n_pre=2 n_ref_event=0 n_req=331 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=755 bw_util=0.0006718
n_activity=1697 dram_eff=0.4543
bk0: 8a 1147014i bk1: 8a 1147237i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987915
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.078527
Bank_Level_Parallism_Col = 1.080085
Bank_Level_Parallism_Ready = 1.006485
write_to_read_ratio_blp_rw_average = 0.963147
GrpLevelPara = 1.080085 

BW Util details:
bwutil = 0.000672 
total_CMD = 1147736 
util_bw = 771 
Wasted_Col = 644 
Wasted_Row = 24 
Idle = 1146297 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 602 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146959 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 755 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 331 
total_req = 771 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 771 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000672 
Either_Row_CoL_Bus_Util = 0.000677 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00281075
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1146999 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=715 bw_util=0.0006369
n_activity=1677 dram_eff=0.4359
bk0: 8a 1147010i bk1: 8a 1147334i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.063319
Bank_Level_Parallism_Col = 1.062268
Bank_Level_Parallism_Ready = 1.005472
write_to_read_ratio_blp_rw_average = 0.961453
GrpLevelPara = 1.062268 

BW Util details:
bwutil = 0.000637 
total_CMD = 1147736 
util_bw = 731 
Wasted_Col = 622 
Wasted_Row = 21 
Idle = 1146362 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 580 
rwq = 0 
CCDLc_limit_alone = 580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1146999 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 715 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 731 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 731 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000637 
Either_Row_CoL_Bus_Util = 0.000642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00276719
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147041 n_act=4 n_pre=2 n_ref_event=0 n_req=327 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=674 bw_util=0.0006012
n_activity=1605 dram_eff=0.4299
bk0: 8a 1147019i bk1: 8a 1147398i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987768
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993569
Bank_Level_Parallism = 1.061444
Bank_Level_Parallism_Col = 1.061128
Bank_Level_Parallism_Ready = 1.007246
write_to_read_ratio_blp_rw_average = 0.959248
GrpLevelPara = 1.061128 

BW Util details:
bwutil = 0.000601 
total_CMD = 1147736 
util_bw = 690 
Wasted_Col = 589 
Wasted_Row = 23 
Idle = 1146434 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147041 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 674 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 327 
total_req = 690 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 690 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001439 
queue_avg = 0.002699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00269923
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147025 n_act=4 n_pre=2 n_ref_event=0 n_req=330 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=689 bw_util=0.0006143
n_activity=1593 dram_eff=0.4426
bk0: 8a 1147007i bk1: 8a 1147381i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987879
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.072024
Bank_Level_Parallism_Col = 1.073586
Bank_Level_Parallism_Ready = 1.008511
write_to_read_ratio_blp_rw_average = 0.959721
GrpLevelPara = 1.073586 

BW Util details:
bwutil = 0.000614 
total_CMD = 1147736 
util_bw = 705 
Wasted_Col = 590 
Wasted_Row = 24 
Idle = 1146417 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147025 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 689 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 330 
total_req = 705 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 705 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00287
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147041 n_act=4 n_pre=2 n_ref_event=0 n_req=328 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=673 bw_util=0.0006003
n_activity=1589 dram_eff=0.4336
bk0: 8a 1147019i bk1: 8a 1147401i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993590
Bank_Level_Parallism = 1.065637
Bank_Level_Parallism_Col = 1.067088
Bank_Level_Parallism_Ready = 1.005805
write_to_read_ratio_blp_rw_average = 0.958958
GrpLevelPara = 1.067088 

BW Util details:
bwutil = 0.000600 
total_CMD = 1147736 
util_bw = 689 
Wasted_Col = 582 
Wasted_Row = 24 
Idle = 1146441 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 546 
rwq = 0 
CCDLc_limit_alone = 546 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147041 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 673 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 328 
total_req = 689 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 689 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00263214
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147035 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=679 bw_util=0.0006055
n_activity=1583 dram_eff=0.439
bk0: 8a 1147017i bk1: 8a 1147391i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.074017
Bank_Level_Parallism_Col = 1.075650
Bank_Level_Parallism_Ready = 1.005755
write_to_read_ratio_blp_rw_average = 0.959023
GrpLevelPara = 1.075650 

BW Util details:
bwutil = 0.000606 
total_CMD = 1147736 
util_bw = 695 
Wasted_Col = 578 
Wasted_Row = 24 
Idle = 1146439 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147035 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 679 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 695 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 695 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00278461
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147030 n_act=4 n_pre=2 n_ref_event=0 n_req=330 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=684 bw_util=0.0006099
n_activity=1595 dram_eff=0.4389
bk0: 8a 1147010i bk1: 8a 1147387i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987879
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.073338
Bank_Level_Parallism_Col = 1.074941
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.959407
GrpLevelPara = 1.074941 

BW Util details:
bwutil = 0.000610 
total_CMD = 1147736 
util_bw = 700 
Wasted_Col = 585 
Wasted_Row = 24 
Idle = 1146427 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 543 
rwq = 0 
CCDLc_limit_alone = 543 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147030 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 684 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 330 
total_req = 700 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 700 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00280901
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147185 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=529 bw_util=0.0004748
n_activity=1394 dram_eff=0.391
bk0: 8a 1147242i bk1: 8a 1147414i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.040307
Bank_Level_Parallism_Col = 1.039370
Bank_Level_Parallism_Ready = 1.007339
write_to_read_ratio_blp_rw_average = 0.948819
GrpLevelPara = 1.039370 

BW Util details:
bwutil = 0.000475 
total_CMD = 1147736 
util_bw = 545 
Wasted_Col = 475 
Wasted_Row = 22 
Idle = 1146694 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147185 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 529 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 545 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 545 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00159096
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147181 n_act=4 n_pre=2 n_ref_event=0 n_req=266 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=533 bw_util=0.0004783
n_activity=1350 dram_eff=0.4067
bk0: 8a 1147246i bk1: 8a 1147392i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.053640
Bank_Level_Parallism_Col = 1.048924
Bank_Level_Parallism_Ready = 1.007286
write_to_read_ratio_blp_rw_average = 0.949119
GrpLevelPara = 1.048924 

BW Util details:
bwutil = 0.000478 
total_CMD = 1147736 
util_bw = 549 
Wasted_Col = 477 
Wasted_Row = 18 
Idle = 1146692 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 435 
rwq = 0 
CCDLc_limit_alone = 435 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147181 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 533 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 266 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 549 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00190723
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147201 n_act=4 n_pre=2 n_ref_event=0 n_req=267 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=513 bw_util=0.0004609
n_activity=1359 dram_eff=0.3893
bk0: 8a 1147302i bk1: 8a 1147390i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985019
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.033564
Bank_Level_Parallism_Col = 1.034518
Bank_Level_Parallism_Ready = 1.005671
write_to_read_ratio_blp_rw_average = 0.947208
GrpLevelPara = 1.034518 

BW Util details:
bwutil = 0.000461 
total_CMD = 1147736 
util_bw = 529 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 1146723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147201 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 513 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 267 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 529 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00146462
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147227 n_act=4 n_pre=2 n_ref_event=0 n_req=266 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.0004383
n_activity=1300 dram_eff=0.3869
bk0: 8a 1147348i bk1: 8a 1147390i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042918
Bank_Level_Parallism_Ready = 1.003976
write_to_read_ratio_blp_rw_average = 0.944206
GrpLevelPara = 1.042918 

BW Util details:
bwutil = 0.000438 
total_CMD = 1147736 
util_bw = 503 
Wasted_Col = 433 
Wasted_Row = 24 
Idle = 1146776 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147227 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 266 
total_req = 503 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 503 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00129385
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147225 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=489 bw_util=0.00044
n_activity=1294 dram_eff=0.3903
bk0: 8a 1147357i bk1: 8a 1147379i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.049061
Bank_Level_Parallism_Col = 1.050538
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.944086
GrpLevelPara = 1.050538 

BW Util details:
bwutil = 0.000440 
total_CMD = 1147736 
util_bw = 505 
Wasted_Col = 429 
Wasted_Row = 24 
Idle = 1146778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 387 
rwq = 0 
CCDLc_limit_alone = 387 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147225 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 489 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 505 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 505 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00139318
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147223 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=491 bw_util=0.0004417
n_activity=1276 dram_eff=0.3973
bk0: 8a 1147346i bk1: 8a 1147386i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.080214
Bank_Level_Parallism_Col = 1.082690
Bank_Level_Parallism_Ready = 1.009862
write_to_read_ratio_blp_rw_average = 0.942668
GrpLevelPara = 1.082690 

BW Util details:
bwutil = 0.000442 
total_CMD = 1147736 
util_bw = 507 
Wasted_Col = 404 
Wasted_Row = 24 
Idle = 1146801 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147223 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 491 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 507 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 507 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130431
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147220 n_act=4 n_pre=2 n_ref_event=0 n_req=271 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=494 bw_util=0.0004444
n_activity=1284 dram_eff=0.3972
bk0: 8a 1147356i bk1: 8a 1147366i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985240
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.071354
Bank_Level_Parallism_Col = 1.073514
Bank_Level_Parallism_Ready = 1.015686
write_to_read_ratio_blp_rw_average = 0.943784
GrpLevelPara = 1.073514 

BW Util details:
bwutil = 0.000444 
total_CMD = 1147736 
util_bw = 510 
Wasted_Col = 419 
Wasted_Row = 24 
Idle = 1146783 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 377 
rwq = 0 
CCDLc_limit_alone = 377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147220 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 494 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 271 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 510 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00148728
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147176 n_act=4 n_pre=2 n_ref_event=0 n_req=264 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=538 bw_util=0.0004827
n_activity=1327 dram_eff=0.4175
bk0: 8a 1147342i bk1: 8a 1147279i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.075217
Bank_Level_Parallism_Col = 1.077304
Bank_Level_Parallism_Ready = 1.009025
write_to_read_ratio_blp_rw_average = 0.948464
GrpLevelPara = 1.077304 

BW Util details:
bwutil = 0.000483 
total_CMD = 1147736 
util_bw = 554 
Wasted_Col = 459 
Wasted_Row = 24 
Idle = 1146699 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147176 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 538 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 264 
total_req = 554 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 554 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00155262
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147177 n_act=4 n_pre=2 n_ref_event=0 n_req=264 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=537 bw_util=0.0004818
n_activity=1337 dram_eff=0.4136
bk0: 8a 1147351i bk1: 8a 1147272i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.068138
Bank_Level_Parallism_Col = 1.070020
Bank_Level_Parallism_Ready = 1.007233
write_to_read_ratio_blp_rw_average = 0.948718
GrpLevelPara = 1.070020 

BW Util details:
bwutil = 0.000482 
total_CMD = 1147736 
util_bw = 553 
Wasted_Col = 465 
Wasted_Row = 24 
Idle = 1146694 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147177 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 537 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 264 
total_req = 553 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 553 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00154827
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147196 n_act=4 n_pre=2 n_ref_event=0 n_req=266 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=518 bw_util=0.0004653
n_activity=1294 dram_eff=0.4127
bk0: 8a 1147372i bk1: 8a 1147293i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984962
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.080564
Bank_Level_Parallism_Col = 1.082902
Bank_Level_Parallism_Ready = 1.011236
write_to_read_ratio_blp_rw_average = 0.946114
GrpLevelPara = 1.082902 

BW Util details:
bwutil = 0.000465 
total_CMD = 1147736 
util_bw = 534 
Wasted_Col = 435 
Wasted_Row = 24 
Idle = 1146743 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147196 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 518 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 266 
total_req = 534 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 534 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00128427
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147187 n_act=4 n_pre=2 n_ref_event=0 n_req=264 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=527 bw_util=0.0004731
n_activity=1330 dram_eff=0.4083
bk0: 8a 1147389i bk1: 8a 1147255i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.075862
Bank_Level_Parallism_Col = 1.078014
Bank_Level_Parallism_Ready = 1.011050
write_to_read_ratio_blp_rw_average = 0.947315
GrpLevelPara = 1.078014 

BW Util details:
bwutil = 0.000473 
total_CMD = 1147736 
util_bw = 543 
Wasted_Col = 448 
Wasted_Row = 24 
Idle = 1146721 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147187 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 527 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 264 
total_req = 543 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 543 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00154478
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147140 n_act=4 n_pre=2 n_ref_event=0 n_req=263 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=574 bw_util=0.0005141
n_activity=1385 dram_eff=0.426
bk0: 8a 1147267i bk1: 8a 1147279i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984791
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991903
Bank_Level_Parallism = 1.076018
Bank_Level_Parallism_Col = 1.077994
Bank_Level_Parallism_Ready = 1.006780
write_to_read_ratio_blp_rw_average = 0.951718
GrpLevelPara = 1.077994 

BW Util details:
bwutil = 0.000514 
total_CMD = 1147736 
util_bw = 590 
Wasted_Col = 491 
Wasted_Row = 24 
Idle = 1146631 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147140 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 574 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 263 
total_req = 590 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 590 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00181749
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147103 n_act=4 n_pre=2 n_ref_event=0 n_req=265 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=611 bw_util=0.0005463
n_activity=1430 dram_eff=0.4385
bk0: 8a 1147210i bk1: 8a 1147256i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984906
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.069865
Bank_Level_Parallism_Col = 1.071552
Bank_Level_Parallism_Ready = 1.007975
write_to_read_ratio_blp_rw_average = 0.955172
GrpLevelPara = 1.071552 

BW Util details:
bwutil = 0.000546 
total_CMD = 1147736 
util_bw = 627 
Wasted_Col = 537 
Wasted_Row = 24 
Idle = 1146548 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 502 
rwq = 0 
CCDLc_limit_alone = 502 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147103 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 611 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 265 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 627 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00237685
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147115 n_act=4 n_pre=2 n_ref_event=0 n_req=265 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=599 bw_util=0.0005358
n_activity=1403 dram_eff=0.4383
bk0: 8a 1147207i bk1: 8a 1147283i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984906
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.072227
Bank_Level_Parallism_Col = 1.072120
Bank_Level_Parallism_Ready = 1.006504
write_to_read_ratio_blp_rw_average = 0.954266
GrpLevelPara = 1.072120 

BW Util details:
bwutil = 0.000536 
total_CMD = 1147736 
util_bw = 615 
Wasted_Col = 525 
Wasted_Row = 23 
Idle = 1146573 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 492 
rwq = 0 
CCDLc_limit_alone = 492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147115 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 599 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 265 
total_req = 615 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 615 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00224616
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147142 n_act=4 n_pre=2 n_ref_event=0 n_req=262 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=572 bw_util=0.0005123
n_activity=1388 dram_eff=0.4236
bk0: 8a 1147211i bk1: 8a 1147335i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991870
Bank_Level_Parallism = 1.055062
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.952813
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.000512 
total_CMD = 1147736 
util_bw = 588 
Wasted_Col = 517 
Wasted_Row = 21 
Idle = 1146610 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147142 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 572 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 262 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 588 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00209194
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1147736 n_nop=1147146 n_act=4 n_pre=2 n_ref_event=0 n_req=260 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=568 bw_util=0.0005088
n_activity=1408 dram_eff=0.4148
bk0: 8a 1147220i bk1: 8a 1147335i bk2: 0a 1147736i bk3: 0a 1147736i bk4: 0a 1147736i bk5: 0a 1147736i bk6: 0a 1147736i bk7: 0a 1147736i bk8: 0a 1147736i bk9: 0a 1147736i bk10: 0a 1147736i bk11: 0a 1147736i bk12: 0a 1147736i bk13: 0a 1147736i bk14: 0a 1147736i bk15: 0a 1147736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991803
Bank_Level_Parallism = 1.057502
Bank_Level_Parallism_Col = 1.055096
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.952250
GrpLevelPara = 1.055096 

BW Util details:
bwutil = 0.000509 
total_CMD = 1147736 
util_bw = 584 
Wasted_Col = 508 
Wasted_Row = 21 
Idle = 1146623 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 475 
rwq = 0 
CCDLc_limit_alone = 475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1147736 
n_nop = 1147146 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 568 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 260 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 584 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00180268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 21504
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23552
icnt_total_pkts_simt_to_mem=23552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23552
Req_Network_cycles = 1528515
Req_Network_injected_packets_per_cycle =       0.0154 
Req_Network_conflicts_per_cycle =       0.0044
Req_Network_conflicts_per_cycle_util =       0.8586
Req_Bank_Level_Parallism =       2.9782
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0048
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 23552
Reply_Network_cycles = 1528515
Reply_Network_injected_packets_per_cycle =        0.0154
Reply_Network_conflicts_per_cycle =        0.1629
Reply_Network_conflicts_per_cycle_util =      29.1926
Reply_Bank_Level_Parallism =       2.7608
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0549
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 22 sec (3982 sec)
gpgpu_simulation_rate = 69498 (inst/sec)
gpgpu_simulation_rate = 383 (cycle/sec)
gpgpu_silicon_slowdown = 2955613x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198488..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffdd4198540..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198470..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198468..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffdd4198464..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1528027
gpu_sim_insn = 276744192
gpu_ipc =     181.1121
gpu_tot_sim_cycle = 3056542
gpu_tot_sim_insn = 553488384
gpu_tot_ipc =     181.0832
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4933% 
gpu_tot_occupancy = 12.4932% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0154
partiton_level_parallism_total  =       0.0154
partiton_level_parallism_util =       2.9722
partiton_level_parallism_util_total  =       2.9752
L2_BW  =       0.5583 GB/Sec
L2_BW_total  =       0.5582 GB/Sec
gpu_total_sim_rate=66757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546816
	L1D_total_cache_misses = 22528
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267328, 267328, 267328, 267328, 267328, 267328, 267328, 267328, 
gpgpu_n_tot_thrd_icount = 553779200
gpgpu_n_tot_w_icount = 17305600
gpgpu_n_stall_shd_mem = 1499648
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 40960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 38912
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 23872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61625	W0_Idle:87790	W0_Scoreboard:31481585	W1:0	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17100800
single_issue_nums: WS0:4277248	WS1:4277248	WS2:4277248	WS3:4277248	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 917504 {8:22528,40:18432,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 327680 {8:40960,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 2104 
max_icnt2mem_latency = 357 
maxmrqlatency = 79 
max_icnt2sh_latency = 1407 
averagemflatency = 484 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 218 
mrq_lat_table:2432 	2256 	2726 	4055 	5290 	1803 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10717 	18226 	16596 	1563 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14390 	3721 	2036 	16214 	3667 	1846 	3879 	1351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8801 	1555 	2016 	2692 	3594 	5275 	6946 	9383 	6622 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	21 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516715   1516907         0         0   1523145   1522667         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1516734   1516931         0         0   1522010   1523269         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516982   1517184         0         0   1521998   1523264         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517004   1517205         0         0   1521989   1523256         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516912   1516550         0         0   1521982   1523249         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517604   1516573         0         0   1521978   1522686         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517509   1516479         0         0   1522638   1522678         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517530   1516500         0         0   1522630   1522670         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517438   1516414         0         0   1522623   1522663         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517828   1516864         0         0   1522615   1522659         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1517562   1516252         0         0   1522979   1522730         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1517586   1516278         0         0   1522971   1522727         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1517606   1516305         0         0   1522964   1522726         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1517631   1516330         0         0   1522956   1522723         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1518092   1516417         0         0   1522955   1522722         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1518115   1516442         0         0   1523328   1522718         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1517485   1515816         0         0   1523321   1522715         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1517509   1515845         0         0   1523313   1522714         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516690   1516106         0         0   1523308   1522711         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516714   1516133         0         0   1522229   1522710         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516622   1516037         0         0   1522225   1522706         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516649   1516064         0         0   1522221   1522703         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516558   1515976         0         0   1522220   1522702         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516583   1516506         0         0   1522216   1522699         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516495   1516421         0         0   1522212   1523172         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516519   1516445         0         0   1522208   1523168         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516260   1516183         0         0   1522205   1523165         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516779   1516208         0         0   1522204   1523161         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516799   1516233         0         0   1522691   1523157         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516819   1516257         0         0   1522683   1523153         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516900   1516341         0         0   1522675   1523152         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516926   1516366         0         0   1522670   1523148         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 117.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 99.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 99.000000 66.500000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 66.500000      -nan      -nan 191.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 99.000000 64.500000      -nan      -nan 192.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 99.500000 65.500000      -nan      -nan 192.000000 124.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.000000 65.000000      -nan      -nan 192.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 99.500000 65.000000      -nan      -nan 191.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 99.500000 65.500000      -nan      -nan 192.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 65.500000      -nan      -nan 192.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 65.000000      -nan      -nan 129.000000 124.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.500000 66.000000      -nan      -nan 128.000000 123.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 67.500000 65.500000      -nan      -nan 127.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 67.500000 67.000000      -nan      -nan 127.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 67.500000 67.500000      -nan      -nan 127.000000 124.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 67.500000 64.500000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 64.000000      -nan      -nan 127.000000 120.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 65.000000      -nan      -nan 127.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.500000 64.500000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 64.500000      -nan      -nan 127.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 64.500000      -nan      -nan 126.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 64.500000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 63.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 67.500000 62.500000      -nan      -nan 128.000000 116.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18651/192 = 97.140625
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       488       320         0         0       260       292         0         0         0         0         0         0         0         0         0         0 
dram[1]:       488       324         0         0       482       296         0         0         0         0         0         0         0         0         0         0 
dram[2]:       482       296         0         0       480       296         0         0         0         0         0         0         0         0         0         0 
dram[3]:       490       294         0         0       478       297         0         0         0         0         0         0         0         0         0         0 
dram[4]:       483       319         0         0       480       296         0         0         0         0         0         0         0         0         0         0 
dram[5]:       490       320         0         0       481       329         0         0         0         0         0         0         0         0         0         0 
dram[6]:       486       324         0         0       480       336         0         0         0         0         0         0         0         0         0         0 
dram[7]:       450       320         0         0       484       332         0         0         0         0         0         0         0         0         0         0 
dram[8]:       450       319         0         0       453       336         0         0         0         0         0         0         0         0         0         0 
dram[9]:       449       306         0         0       450       329         0         0         0         0         0         0         0         0         0         0 
dram[10]:       452       263         0         0       446       304         0         0         0         0         0         0         0         0         0         0 
dram[11]:       449       225         0         0       452       262         0         0         0         0         0         0         0         0         0         0 
dram[12]:       452       237         0         0       445       233         0         0         0         0         0         0         0         0         0         0 
dram[13]:       448       225         0         0       454       228         0         0         0         0         0         0         0         0         0         0 
dram[14]:       448       231         0         0       444       229         0         0         0         0         0         0         0         0         0         0 
dram[15]:       452       232         0         0       452       224         0         0         0         0         0         0         0         0         0         0 
dram[16]:       305       224         0         0       448       229         0         0         0         0         0         0         0         0         0         0 
dram[17]:       302       231         0         0       297       231         0         0         0         0         0         0         0         0         0         0 
dram[18]:       278       235         0         0       296       227         0         0         0         0         0         0         0         0         0         0 
dram[19]:       255       232         0         0       284       230         0         0         0         0         0         0         0         0         0         0 
dram[20]:       250       239         0         0       253       236         0         0         0         0         0         0         0         0         0         0 
dram[21]:       256       235         0         0       260       235         0         0         0         0         0         0         0         0         0         0 
dram[22]:       251       243         0         0       258       239         0         0         0         0         0         0         0         0         0         0 
dram[23]:       259       279         0         0       258       238         0         0         0         0         0         0         0         0         0         0 
dram[24]:       254       283         0         0       256       291         0         0         0         0         0         0         0         0         0         0 
dram[25]:       242       276         0         0       256       284         0         0         0         0         0         0         0         0         0         0 
dram[26]:       237       290         0         0       238       283         0         0         0         0         0         0         0         0         0         0 
dram[27]:       295       279         0         0       239       285         0         0         0         0         0         0         0         0         0         0 
dram[28]:       320       291         0         0       271       301         0         0         0         0         0         0         0         0         0         0 
dram[29]:       322       277         0         0       296       285         0         0         0         0         0         0         0         0         0         0 
dram[30]:       320       252         0         0       296       291         0         0         0         0         0         0         0         0         0         0 
dram[31]:       318       250         0         0       296       256         0         0         0         0         0         0         0         0         0         0 
total dram writes = 41075
min_bank_accesses = 0!
chip skew: 1626/978 = 1.66
average mf latency per bank:
dram[0]:       1299       470    none      none         523       217    none      none      none      none      none      none      none      none      none      none  
dram[1]:        558       423    none      none        1042       220    none      none      none      none      none      none      none      none      none      none  
dram[2]:        496       499    none      none         265       246    none      none      none      none      none      none      none      none      none      none  
dram[3]:        521       479    none      none         248       212    none      none      none      none      none      none      none      none      none      none  
dram[4]:        451       579    none      none         281       225    none      none      none      none      none      none      none      none      none      none  
dram[5]:        570       572    none      none         255       331    none      none      none      none      none      none      none      none      none      none  
dram[6]:        584       574    none      none         334       336    none      none      none      none      none      none      none      none      none      none  
dram[7]:        564       553    none      none         354       328    none      none      none      none      none      none      none      none      none      none  
dram[8]:        492       677    none      none         243       316    none      none      none      none      none      none      none      none      none      none  
dram[9]:        841      1093    none      none         315       421    none      none      none      none      none      none      none      none      none      none  
dram[10]:        763      1150    none      none         345       572    none      none      none      none      none      none      none      none      none      none  
dram[11]:        720      1325    none      none         575       765    none      none      none      none      none      none      none      none      none      none  
dram[12]:        621       659    none      none         524       662    none      none      none      none      none      none      none      none      none      none  
dram[13]:        668      1048    none      none         301       863    none      none      none      none      none      none      none      none      none      none  
dram[14]:        894       960    none      none         558       475    none      none      none      none      none      none      none      none      none      none  
dram[15]:        568       685    none      none         589       757    none      none      none      none      none      none      none      none      none      none  
dram[16]:        717       893    none      none         762       677    none      none      none      none      none      none      none      none      none      none  
dram[17]:        676       593    none      none         347       402    none      none      none      none      none      none      none      none      none      none  
dram[18]:        524       640    none      none         424       559    none      none      none      none      none      none      none      none      none      none  
dram[19]:        567       727    none      none         224       362    none      none      none      none      none      none      none      none      none      none  
dram[20]:        602       576    none      none         272       394    none      none      none      none      none      none      none      none      none      none  
dram[21]:        665       618    none      none         374       415    none      none      none      none      none      none      none      none      none      none  
dram[22]:        642       656    none      none         235       294    none      none      none      none      none      none      none      none      none      none  
dram[23]:        641       904    none      none         387       467    none      none      none      none      none      none      none      none      none      none  
dram[24]:        569       882    none      none         243       550    none      none      none      none      none      none      none      none      none      none  
dram[25]:        714       836    none      none         317       596    none      none      none      none      none      none      none      none      none      none  
dram[26]:        606       993    none      none         285       559    none      none      none      none      none      none      none      none      none      none  
dram[27]:        518       813    none      none         339       492    none      none      none      none      none      none      none      none      none      none  
dram[28]:        442       964    none      none         234       573    none      none      none      none      none      none      none      none      none      none  
dram[29]:        441       700    none      none         217       396    none      none      none      none      none      none      none      none      none      none  
dram[30]:        429       806    none      none         211       479    none      none      none      none      none      none      none      none      none      none  
dram[31]:        463       934    none      none         214       576    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1501      1032         0         0       796       410         0         0         0         0         0         0         0         0         0         0
dram[1]:       1481      1005         0         0       925       450         0         0         0         0         0         0         0         0         0         0
dram[2]:       1271      1005         0         0       793       465         0         0         0         0         0         0         0         0         0         0
dram[3]:       1273      1008         0         0       638       431         0         0         0         0         0         0         0         0         0         0
dram[4]:       1227      1025         0         0       723       454         0         0         0         0         0         0         0         0         0         0
dram[5]:       1373      1014         0         0       714       960         0         0         0         0         0         0         0         0         0         0
dram[6]:       1375      1033         0         0       734       968         0         0         0         0         0         0         0         0         0         0
dram[7]:       1355      1016         0         0       777       902         0         0         0         0         0         0         0         0         0         0
dram[8]:       1289      1370         0         0       584       746         0         0         0         0         0         0         0         0         0         0
dram[9]:       1731      2104         0         0       856       895         0         0         0         0         0         0         0         0         0         0
dram[10]:       1535      1724         0         0       626      1015         0         0         0         0         0         0         0         0         0         0
dram[11]:       1580      1772         0         0      1075      1158         0         0         0         0         0         0         0         0         0         0
dram[12]:       1439      1307         0         0       897      1036         0         0         0         0         0         0         0         0         0         0
dram[13]:       1296      1623         0         0       567      1153         0         0         0         0         0         0         0         0         0         0
dram[14]:       1797      1503         0         0       947       701         0         0         0         0         0         0         0         0         0         0
dram[15]:       1515      1515         0         0      1170      1270         0         0         0         0         0         0         0         0         0         0
dram[16]:       1882      1395         0         0      1394       881         0         0         0         0         0         0         0         0         0         0
dram[17]:       1421      1105         0         0       711       841         0         0         0         0         0         0         0         0         0         0
dram[18]:       1367      1550         0         0       865      1333         0         0         0         0         0         0         0         0         0         0
dram[19]:       1056      1249         0         0       371       558         0         0         0         0         0         0         0         0         0         0
dram[20]:       1017      1110         0         0       428       891         0         0         0         0         0         0         0         0         0         0
dram[21]:       1210      1102         0         0       706       733         0         0         0         0         0         0         0         0         0         0
dram[22]:       1136      1060         0         0       406       461         0         0         0         0         0         0         0         0         0         0
dram[23]:       1219      1559         0         0       718       807         0         0         0         0         0         0         0         0         0         0
dram[24]:       1027      1509         0         0       373       896         0         0         0         0         0         0         0         0         0         0
dram[25]:       1265      1459         0         0       597       987         0         0         0         0         0         0         0         0         0         0
dram[26]:       1043      1742         0         0       472       907         0         0         0         0         0         0         0         0         0         0
dram[27]:       1098      1419         0         0       633       779         0         0         0         0         0         0         0         0         0         0
dram[28]:        960      1793         0         0       423       918         0         0         0         0         0         0         0         0         0         0
dram[29]:       1021      1381         0         0       475       790         0         0         0         0         0         0         0         0         0         0
dram[30]:        947      1314         0         0       434       766         0         0         0         0         0         0         0         0         0         0
dram[31]:       1028      1501         0         0       483      1016         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293722 n_act=6 n_pre=2 n_ref_event=0 n_req=579 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.0005995
n_activity=3081 dram_eff=0.4466
bk0: 8a 2294314i bk1: 8a 2294575i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294718i bk5: 0a 2294665i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989637
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992895
Bank_Level_Parallism = 1.063473
Bank_Level_Parallism_Col = 1.064224
Bank_Level_Parallism_Ready = 1.005814
write_to_read_ratio_blp_rw_average = 0.979511
GrpLevelPara = 1.064224 

BW Util details:
bwutil = 0.000600 
total_CMD = 2295106 
util_bw = 1376 
Wasted_Col = 1168 
Wasted_Row = 24 
Idle = 2292538 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 579 
total_req = 1376 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1376 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00247309
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293492 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1590 bw_util=0.0006997
n_activity=3455 dram_eff=0.4648
bk0: 8a 2294315i bk1: 8a 2294569i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294356i bk5: 0a 2294648i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.071884
Bank_Level_Parallism_Col = 1.072616
Bank_Level_Parallism_Ready = 1.004981
write_to_read_ratio_blp_rw_average = 0.982355
GrpLevelPara = 1.072616 

BW Util details:
bwutil = 0.000700 
total_CMD = 2295106 
util_bw = 1606 
Wasted_Col = 1347 
Wasted_Row = 24 
Idle = 2292129 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1287 
rwq = 0 
CCDLc_limit_alone = 1287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293492 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1590 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 1606 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1606 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000700 
Either_Row_CoL_Bus_Util = 0.000703 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00317981
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293528 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1554 bw_util=0.0006841
n_activity=3394 dram_eff=0.4626
bk0: 8a 2294333i bk1: 8a 2294619i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294362i bk5: 0a 2294647i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.074431
Bank_Level_Parallism_Col = 1.075209
Bank_Level_Parallism_Ready = 1.007006
write_to_read_ratio_blp_rw_average = 0.981894
GrpLevelPara = 1.075209 

BW Util details:
bwutil = 0.000684 
total_CMD = 2295106 
util_bw = 1570 
Wasted_Col = 1308 
Wasted_Row = 24 
Idle = 2292204 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293528 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1554 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 1570 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1570 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000688 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00306435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293523 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1559 bw_util=0.0006862
n_activity=3378 dram_eff=0.4663
bk0: 8a 2294309i bk1: 8a 2294625i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294372i bk5: 0a 2294653i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.082957
Bank_Level_Parallism_Col = 1.083830
Bank_Level_Parallism_Ready = 1.005079
write_to_read_ratio_blp_rw_average = 0.981761
GrpLevelPara = 1.083830 

BW Util details:
bwutil = 0.000686 
total_CMD = 2295106 
util_bw = 1575 
Wasted_Col = 1282 
Wasted_Row = 24 
Idle = 2292225 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1222 
rwq = 0 
CCDLc_limit_alone = 1222 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293523 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1559 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 1575 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1575 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000686 
Either_Row_CoL_Bus_Util = 0.000690 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00296936
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293504 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1578 bw_util=0.0006945
n_activity=3293 dram_eff=0.4841
bk0: 8a 2294335i bk1: 8a 2294572i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294361i bk5: 0a 2294646i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.122297
Bank_Level_Parallism_Col = 1.123612
Bank_Level_Parallism_Ready = 1.009410
write_to_read_ratio_blp_rw_average = 0.981369
GrpLevelPara = 1.123612 

BW Util details:
bwutil = 0.000695 
total_CMD = 2295106 
util_bw = 1594 
Wasted_Col = 1203 
Wasted_Row = 24 
Idle = 2292285 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1143 
rwq = 0 
CCDLc_limit_alone = 1143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293504 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1578 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1594 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1594 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000695 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00339854
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293462 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1620 bw_util=0.0007128
n_activity=3134 dram_eff=0.522
bk0: 8a 2294312i bk1: 8a 2294566i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294367i bk5: 0a 2294579i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.193986
Bank_Level_Parallism_Col = 1.190845
Bank_Level_Parallism_Ready = 1.009780
write_to_read_ratio_blp_rw_average = 0.980805
GrpLevelPara = 1.190845 

BW Util details:
bwutil = 0.000713 
total_CMD = 2295106 
util_bw = 1636 
Wasted_Col = 1078 
Wasted_Row = 13 
Idle = 2292379 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1027 
rwq = 0 
CCDLc_limit_alone = 1027 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293462 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1620 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1636 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1636 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000713 
Either_Row_CoL_Bus_Util = 0.000716 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00393184
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293458 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1626 bw_util=0.0007154
n_activity=3010 dram_eff=0.5455
bk0: 8a 2294315i bk1: 8a 2294556i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294360i bk5: 0a 2294563i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.229790
Bank_Level_Parallism_Col = 1.225904
Bank_Level_Parallism_Ready = 1.012789
write_to_read_ratio_blp_rw_average = 0.980422
GrpLevelPara = 1.225904 

BW Util details:
bwutil = 0.000715 
total_CMD = 2295106 
util_bw = 1642 
Wasted_Col = 1018 
Wasted_Row = 12 
Idle = 2292434 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 976 
rwq = 0 
CCDLc_limit_alone = 976 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293458 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1626 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1642 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1642 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000715 
Either_Row_CoL_Bus_Util = 0.000718 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001214 
queue_avg = 0.004370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00437017
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293498 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1586 bw_util=0.000698
n_activity=3053 dram_eff=0.5247
bk0: 8a 2294384i bk1: 8a 2294568i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294354i bk5: 0a 2294574i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.181248
Bank_Level_Parallism_Col = 1.177126
Bank_Level_Parallism_Ready = 1.008739
write_to_read_ratio_blp_rw_average = 0.980691
GrpLevelPara = 1.177126 

BW Util details:
bwutil = 0.000698 
total_CMD = 2295106 
util_bw = 1602 
Wasted_Col = 1095 
Wasted_Row = 12 
Idle = 2292397 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 27 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1053 
rwq = 0 
CCDLc_limit_alone = 1053 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293498 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1586 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1602 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1602 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000698 
Either_Row_CoL_Bus_Util = 0.000701 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001244 
queue_avg = 0.004402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00440154
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293526 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1558 bw_util=0.0006858
n_activity=3151 dram_eff=0.4995
bk0: 8a 2294386i bk1: 8a 2294581i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294415i bk5: 0a 2294564i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.154328
Bank_Level_Parallism_Col = 1.150056
Bank_Level_Parallism_Ready = 1.011436
write_to_read_ratio_blp_rw_average = 0.980734
GrpLevelPara = 1.150056 

BW Util details:
bwutil = 0.000686 
total_CMD = 2295106 
util_bw = 1574 
Wasted_Col = 1129 
Wasted_Row = 12 
Idle = 2292391 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 28 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1085 
rwq = 0 
CCDLc_limit_alone = 1085 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293526 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1558 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1574 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1574 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000686 
Either_Row_CoL_Bus_Util = 0.000688 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001266 
queue_avg = 0.003360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00336019
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293549 n_act=6 n_pre=2 n_ref_event=0 n_req=651 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1534 bw_util=0.0006754
n_activity=3254 dram_eff=0.4763
bk0: 8a 2294384i bk1: 8a 2294607i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294419i bk5: 0a 2294601i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990783
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993701
Bank_Level_Parallism = 1.113777
Bank_Level_Parallism_Col = 1.114622
Bank_Level_Parallism_Ready = 1.007097
write_to_read_ratio_blp_rw_average = 0.980896
GrpLevelPara = 1.114622 

BW Util details:
bwutil = 0.000675 
total_CMD = 2295106 
util_bw = 1550 
Wasted_Col = 1177 
Wasted_Row = 24 
Idle = 2292355 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1124 
rwq = 0 
CCDLc_limit_alone = 1124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293549 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1534 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 651 
total_req = 1550 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1550 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000675 
Either_Row_CoL_Bus_Util = 0.000678 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000642 
queue_avg = 0.002617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00261687
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293617 n_act=6 n_pre=2 n_ref_event=0 n_req=650 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1465 bw_util=0.0006453
n_activity=3314 dram_eff=0.4469
bk0: 8a 2294380i bk1: 8a 2294704i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294426i bk5: 0a 2294650i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990769
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.081663
Bank_Level_Parallism_Col = 1.081365
Bank_Level_Parallism_Ready = 1.008778
write_to_read_ratio_blp_rw_average = 0.980502
GrpLevelPara = 1.081365 

BW Util details:
bwutil = 0.000645 
total_CMD = 2295106 
util_bw = 1481 
Wasted_Col = 1192 
Wasted_Row = 21 
Idle = 2292412 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1133 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293617 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1465 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 650 
total_req = 1481 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1481 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00250228
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293695 n_act=6 n_pre=2 n_ref_event=0 n_req=640 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1388 bw_util=0.0006117
n_activity=3191 dram_eff=0.44
bk0: 8a 2294389i bk1: 8a 2294768i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294416i bk5: 0a 2294737i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990625
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993590
Bank_Level_Parallism = 1.075361
Bank_Level_Parallism_Col = 1.075405
Bank_Level_Parallism_Ready = 1.007835
write_to_read_ratio_blp_rw_average = 0.979471
GrpLevelPara = 1.075405 

BW Util details:
bwutil = 0.000612 
total_CMD = 2295106 
util_bw = 1404 
Wasted_Col = 1134 
Wasted_Row = 23 
Idle = 2292545 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1080 
rwq = 0 
CCDLc_limit_alone = 1080 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293695 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1388 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 640 
total_req = 1404 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1404 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000612 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000709 
queue_avg = 0.002485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00248529
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293715 n_act=6 n_pre=2 n_ref_event=0 n_req=646 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1367 bw_util=0.0006026
n_activity=3134 dram_eff=0.4413
bk0: 8a 2294377i bk1: 8a 2294751i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294436i bk5: 0a 2294789i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990712
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.062573
Bank_Level_Parallism_Col = 1.063316
Bank_Level_Parallism_Ready = 1.009400
write_to_read_ratio_blp_rw_average = 0.979422
GrpLevelPara = 1.063316 

BW Util details:
bwutil = 0.000603 
total_CMD = 2295106 
util_bw = 1383 
Wasted_Col = 1150 
Wasted_Row = 24 
Idle = 2292549 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1093 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293715 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1367 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 646 
total_req = 1383 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1383 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000603 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00264955
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293727 n_act=6 n_pre=2 n_ref_event=0 n_req=642 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1355 bw_util=0.0005974
n_activity=3145 dram_eff=0.4359
bk0: 8a 2294389i bk1: 8a 2294771i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294409i bk5: 0a 2294794i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990654
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.055859
Bank_Level_Parallism_Col = 1.056522
Bank_Level_Parallism_Ready = 1.006564
write_to_read_ratio_blp_rw_average = 0.979447
GrpLevelPara = 1.056522 

BW Util details:
bwutil = 0.000597 
total_CMD = 2295106 
util_bw = 1371 
Wasted_Col = 1165 
Wasted_Row = 24 
Idle = 2292546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1111 
rwq = 0 
CCDLc_limit_alone = 1111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293727 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1355 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 642 
total_req = 1371 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1371 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00274584
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293730 n_act=6 n_pre=2 n_ref_event=0 n_req=642 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.0005961
n_activity=3143 dram_eff=0.4353
bk0: 8a 2294387i bk1: 8a 2294761i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294432i bk5: 0a 2294790i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990654
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.059748
Bank_Level_Parallism_Col = 1.060461
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.979316
GrpLevelPara = 1.060461 

BW Util details:
bwutil = 0.000596 
total_CMD = 2295106 
util_bw = 1368 
Wasted_Col = 1152 
Wasted_Row = 24 
Idle = 2292562 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1092 
rwq = 0 
CCDLc_limit_alone = 1092 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293730 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 642 
total_req = 1368 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1368 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00274323
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293722 n_act=6 n_pre=2 n_ref_event=0 n_req=644 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.0005995
n_activity=3133 dram_eff=0.4392
bk0: 8a 2294380i bk1: 8a 2294757i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294412i bk5: 0a 2294804i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990683
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.058067
Bank_Level_Parallism_Col = 1.058754
Bank_Level_Parallism_Ready = 1.007994
write_to_read_ratio_blp_rw_average = 0.979495
GrpLevelPara = 1.058754 

BW Util details:
bwutil = 0.000600 
total_CMD = 2295106 
util_bw = 1376 
Wasted_Col = 1166 
Wasted_Row = 24 
Idle = 2292540 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1106 
rwq = 0 
CCDLc_limit_alone = 1106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293722 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 644 
total_req = 1376 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1376 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00278941
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293876 n_act=6 n_pre=2 n_ref_event=0 n_req=582 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1206 bw_util=0.0005324
n_activity=2942 dram_eff=0.4154
bk0: 8a 2294612i bk1: 8a 2294784i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294422i bk5: 0a 2294795i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989691
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992933
Bank_Level_Parallism = 1.039531
Bank_Level_Parallism_Col = 1.039138
Bank_Level_Parallism_Ready = 1.007365
write_to_read_ratio_blp_rw_average = 0.977133
GrpLevelPara = 1.039138 

BW Util details:
bwutil = 0.000532 
total_CMD = 2295106 
util_bw = 1222 
Wasted_Col = 1058 
Wasted_Row = 22 
Idle = 2292804 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 998 
rwq = 0 
CCDLc_limit_alone = 998 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293876 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1206 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 582 
total_req = 1222 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1222 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00219249
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294021 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1061 bw_util=0.0004693
n_activity=2648 dram_eff=0.4067
bk0: 8a 2294616i bk1: 8a 2294762i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294656i bk5: 0a 2294806i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.041089
Bank_Level_Parallism_Col = 1.038577
Bank_Level_Parallism_Ready = 1.007428
write_to_read_ratio_blp_rw_average = 0.973948
GrpLevelPara = 1.038577 

BW Util details:
bwutil = 0.000469 
total_CMD = 2295106 
util_bw = 1077 
Wasted_Col = 925 
Wasted_Row = 18 
Idle = 2293086 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 865 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294021 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1061 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 1077 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1077 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00179817
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294046 n_act=6 n_pre=2 n_ref_event=0 n_req=518 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1036 bw_util=0.0004584
n_activity=2594 dram_eff=0.4056
bk0: 8a 2294672i bk1: 8a 2294760i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294654i bk5: 0a 2294801i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988417
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.033183
Bank_Level_Parallism_Col = 1.033691
Bank_Level_Parallism_Ready = 1.004753
write_to_read_ratio_blp_rw_average = 0.973456
GrpLevelPara = 1.033691 

BW Util details:
bwutil = 0.000458 
total_CMD = 2295106 
util_bw = 1052 
Wasted_Col = 913 
Wasted_Row = 24 
Idle = 2293117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 853 
rwq = 0 
CCDLc_limit_alone = 853 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294046 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1036 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 518 
total_req = 1052 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1052 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00178554
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294081 n_act=6 n_pre=2 n_ref_event=0 n_req=515 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1001 bw_util=0.0004431
n_activity=2571 dram_eff=0.3956
bk0: 8a 2294718i bk1: 8a 2294760i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294691i bk5: 0a 2294789i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988349
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991984
Bank_Level_Parallism = 1.038804
Bank_Level_Parallism_Col = 1.039425
Bank_Level_Parallism_Ready = 1.006883
write_to_read_ratio_blp_rw_average = 0.972296
GrpLevelPara = 1.039425 

BW Util details:
bwutil = 0.000443 
total_CMD = 2295106 
util_bw = 1017 
Wasted_Col = 866 
Wasted_Row = 24 
Idle = 2293199 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 806 
rwq = 0 
CCDLc_limit_alone = 806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294081 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1001 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 515 
total_req = 1017 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1017 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130277
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294104 n_act=6 n_pre=2 n_ref_event=0 n_req=521 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=978 bw_util=0.0004331
n_activity=2503 dram_eff=0.3971
bk0: 8a 2294727i bk1: 8a 2294749i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294752i bk5: 0a 2294781i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988484
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992079
Bank_Level_Parallism = 1.049892
Bank_Level_Parallism_Col = 1.050717
Bank_Level_Parallism_Ready = 1.010060
write_to_read_ratio_blp_rw_average = 0.971334
GrpLevelPara = 1.050717 

BW Util details:
bwutil = 0.000433 
total_CMD = 2295106 
util_bw = 994 
Wasted_Col = 826 
Wasted_Row = 24 
Idle = 2293262 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 766 
rwq = 0 
CCDLc_limit_alone = 766 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294104 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 978 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 521 
total_req = 994 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 994 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130277
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294096 n_act=6 n_pre=2 n_ref_event=0 n_req=521 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=986 bw_util=0.0004366
n_activity=2511 dram_eff=0.399
bk0: 8a 2294716i bk1: 8a 2294756i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294740i bk5: 0a 2294788i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988484
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992079
Bank_Level_Parallism = 1.068094
Bank_Level_Parallism_Col = 1.069235
Bank_Level_Parallism_Ready = 1.009980
write_to_read_ratio_blp_rw_average = 0.970966
GrpLevelPara = 1.069235 

BW Util details:
bwutil = 0.000437 
total_CMD = 2295106 
util_bw = 1002 
Wasted_Col = 795 
Wasted_Row = 24 
Idle = 2293285 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294096 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 986 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 521 
total_req = 1002 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1002 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.001308
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294091 n_act=6 n_pre=2 n_ref_event=0 n_req=527 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=991 bw_util=0.0004388
n_activity=2499 dram_eff=0.403
bk0: 8a 2294726i bk1: 8a 2294736i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294743i bk5: 0a 2294783i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988615
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992172
Bank_Level_Parallism = 1.067428
Bank_Level_Parallism_Col = 1.068546
Bank_Level_Parallism_Ready = 1.011917
write_to_read_ratio_blp_rw_average = 0.971255
GrpLevelPara = 1.068546 

BW Util details:
bwutil = 0.000439 
total_CMD = 2295106 
util_bw = 1007 
Wasted_Col = 808 
Wasted_Row = 24 
Idle = 2293267 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 748 
rwq = 0 
CCDLc_limit_alone = 748 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294091 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 991 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 527 
total_req = 1007 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1007 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000439 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00136987
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294048 n_act=6 n_pre=2 n_ref_event=0 n_req=519 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1034 bw_util=0.0004575
n_activity=2520 dram_eff=0.4167
bk0: 8a 2294712i bk1: 8a 2294649i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294743i bk5: 0a 2294780i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988439
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992048
Bank_Level_Parallism = 1.077446
Bank_Level_Parallism_Col = 1.078682
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.972355
GrpLevelPara = 1.078682 

BW Util details:
bwutil = 0.000457 
total_CMD = 2295106 
util_bw = 1050 
Wasted_Col = 837 
Wasted_Row = 24 
Idle = 2293195 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 777 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294048 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1034 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 519 
total_req = 1050 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1050 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00145048
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293998 n_act=6 n_pre=2 n_ref_event=0 n_req=511 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1084 bw_util=0.0004793
n_activity=2588 dram_eff=0.425
bk0: 8a 2294721i bk1: 8a 2294642i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294745i bk5: 0a 2294657i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988258
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991919
Bank_Level_Parallism = 1.072664
Bank_Level_Parallism_Col = 1.073758
Bank_Level_Parallism_Ready = 1.008182
write_to_read_ratio_blp_rw_average = 0.973909
GrpLevelPara = 1.073758 

BW Util details:
bwutil = 0.000479 
total_CMD = 2295106 
util_bw = 1100 
Wasted_Col = 899 
Wasted_Row = 24 
Idle = 2293083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 839 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293998 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1084 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 511 
total_req = 1100 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1100 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00149579
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294024 n_act=6 n_pre=2 n_ref_event=0 n_req=514 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1058 bw_util=0.000468
n_activity=2535 dram_eff=0.4237
bk0: 8a 2294742i bk1: 8a 2294663i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294749i bk5: 0a 2294672i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988327
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.076453
Bank_Level_Parallism_Col = 1.077640
Bank_Level_Parallism_Ready = 1.007449
write_to_read_ratio_blp_rw_average = 0.973085
GrpLevelPara = 1.077640 

BW Util details:
bwutil = 0.000468 
total_CMD = 2295106 
util_bw = 1074 
Wasted_Col = 864 
Wasted_Row = 24 
Idle = 2293144 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 804 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294024 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1058 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 514 
total_req = 1074 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1074 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00135549
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2294034 n_act=6 n_pre=2 n_ref_event=0 n_req=513 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1048 bw_util=0.0004636
n_activity=2569 dram_eff=0.4142
bk0: 8a 2294759i bk1: 8a 2294625i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294782i bk5: 0a 2294680i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988304
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991952
Bank_Level_Parallism = 1.073409
Bank_Level_Parallism_Col = 1.074557
Bank_Level_Parallism_Ready = 1.009398
write_to_read_ratio_blp_rw_average = 0.972888
GrpLevelPara = 1.074557 

BW Util details:
bwutil = 0.000464 
total_CMD = 2295106 
util_bw = 1064 
Wasted_Col = 860 
Wasted_Row = 24 
Idle = 2293158 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 803 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2294034 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1048 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 513 
total_req = 1064 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1064 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00130756
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293984 n_act=6 n_pre=2 n_ref_event=0 n_req=511 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1098 bw_util=0.0004854
n_activity=2625 dram_eff=0.4244
bk0: 8a 2294637i bk1: 8a 2294649i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294787i bk5: 0a 2294666i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988258
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991919
Bank_Level_Parallism = 1.071220
Bank_Level_Parallism_Col = 1.072277
Bank_Level_Parallism_Ready = 1.008977
write_to_read_ratio_blp_rw_average = 0.974257
GrpLevelPara = 1.072277 

BW Util details:
bwutil = 0.000485 
total_CMD = 2295106 
util_bw = 1114 
Wasted_Col = 912 
Wasted_Row = 24 
Idle = 2293056 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1098 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 511 
total_req = 1114 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1114 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.001596
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293899 n_act=6 n_pre=2 n_ref_event=0 n_req=512 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.0005224
n_activity=2747 dram_eff=0.4365
bk0: 8a 2294580i bk1: 8a 2294626i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294712i bk5: 0a 2294637i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988281
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.058222
Bank_Level_Parallism_Col = 1.059009
Bank_Level_Parallism_Ready = 1.006672
write_to_read_ratio_blp_rw_average = 0.976577
GrpLevelPara = 1.059009 

BW Util details:
bwutil = 0.000522 
total_CMD = 2295106 
util_bw = 1199 
Wasted_Col = 1027 
Wasted_Row = 24 
Idle = 2292856 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 974 
rwq = 0 
CCDLc_limit_alone = 974 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293899 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 512 
total_req = 1199 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1199 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000522 
Either_Row_CoL_Bus_Util = 0.000526 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00202736
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293902 n_act=6 n_pre=2 n_ref_event=0 n_req=514 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1180 bw_util=0.0005211
n_activity=2694 dram_eff=0.4439
bk0: 8a 2294577i bk1: 8a 2294653i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294656i bk5: 0a 2294669i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988327
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.059582
Bank_Level_Parallism_Col = 1.059433
Bank_Level_Parallism_Ready = 1.005853
write_to_read_ratio_blp_rw_average = 0.976587
GrpLevelPara = 1.059433 

BW Util details:
bwutil = 0.000521 
total_CMD = 2295106 
util_bw = 1196 
Wasted_Col = 1030 
Wasted_Row = 23 
Idle = 2292857 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 979 
rwq = 0 
CCDLc_limit_alone = 979 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293902 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1180 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 514 
total_req = 1196 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1196 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00216156
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293923 n_act=6 n_pre=2 n_ref_event=0 n_req=511 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1159 bw_util=0.000512
n_activity=2685 dram_eff=0.4376
bk0: 8a 2294581i bk1: 8a 2294705i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294656i bk5: 0a 2294660i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988258
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991919
Bank_Level_Parallism = 1.053273
Bank_Level_Parallism_Col = 1.052079
Bank_Level_Parallism_Ready = 1.004255
write_to_read_ratio_blp_rw_average = 0.976245
GrpLevelPara = 1.052079 

BW Util details:
bwutil = 0.000512 
total_CMD = 2295106 
util_bw = 1175 
Wasted_Col = 1019 
Wasted_Row = 21 
Idle = 2292891 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 968 
rwq = 0 
CCDLc_limit_alone = 968 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293923 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1159 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 511 
total_req = 1175 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1175 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00206962
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2295106 n_nop=2293962 n_act=6 n_pre=2 n_ref_event=0 n_req=504 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1120 bw_util=0.000495
n_activity=2638 dram_eff=0.4306
bk0: 8a 2294590i bk1: 8a 2294705i bk2: 0a 2295106i bk3: 0a 2295106i bk4: 0a 2294656i bk5: 0a 2294727i bk6: 0a 2295106i bk7: 0a 2295106i bk8: 0a 2295106i bk9: 0a 2295106i bk10: 0a 2295106i bk11: 0a 2295106i bk12: 0a 2295106i bk13: 0a 2295106i bk14: 0a 2295106i bk15: 0a 2295106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991803
Bank_Level_Parallism = 1.064333
Bank_Level_Parallism_Col = 1.063218
Bank_Level_Parallism_Ready = 1.004401
write_to_read_ratio_blp_rw_average = 0.975096
GrpLevelPara = 1.063218 

BW Util details:
bwutil = 0.000495 
total_CMD = 2295106 
util_bw = 1136 
Wasted_Col = 957 
Wasted_Row = 21 
Idle = 2292992 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 906 
rwq = 0 
CCDLc_limit_alone = 906 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2295106 
n_nop = 2293962 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1120 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 504 
total_req = 1136 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000495 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00186397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1726, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1854, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 706, Miss = 8, Miss_rate = 0.011, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 578, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 43008
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0119
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=47104
icnt_total_pkts_simt_to_mem=47104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 47104
Req_Network_cycles = 3056542
Req_Network_injected_packets_per_cycle =       0.0154 
Req_Network_conflicts_per_cycle =       0.0044
Req_Network_conflicts_per_cycle_util =       0.8581
Req_Bank_Level_Parallism =       2.9752
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0057
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 47104
Reply_Network_cycles = 3056542
Reply_Network_injected_packets_per_cycle =        0.0154
Reply_Network_conflicts_per_cycle =        0.1612
Reply_Network_conflicts_per_cycle_util =      28.9522
Reply_Bank_Level_Parallism =       2.7685
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0520
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 11 sec (8291 sec)
gpgpu_simulation_rate = 66757 (inst/sec)
gpgpu_simulation_rate = 368 (cycle/sec)
gpgpu_silicon_slowdown = 3076086x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198488..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffdd4198540..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198478..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198470..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdd4198468..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffdd4198464..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1528033
gpu_sim_insn = 276744192
gpu_ipc =     181.1114
gpu_tot_sim_cycle = 4584575
gpu_tot_sim_insn = 830232576
gpu_tot_ipc =     181.0926
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4933% 
gpu_tot_occupancy = 12.4932% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0154
partiton_level_parallism_total  =       0.0154
partiton_level_parallism_util =       2.9503
partiton_level_parallism_util_total  =       2.9669
L2_BW  =       0.5583 GB/Sec
L2_BW_total  =       0.5583 GB/Sec
gpu_total_sim_rate=67520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820224
	L1D_total_cache_misses = 33792
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267328, 267328, 267328, 267328, 267328, 267328, 267328, 267328, 
gpgpu_n_tot_thrd_icount = 830668800
gpgpu_n_tot_w_icount = 25958400
gpgpu_n_stall_shd_mem = 2249472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 61440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 58368
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:92889	W0_Idle:130707	W0_Scoreboard:47218392	W1:0	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25651200
single_issue_nums: WS0:6415872	WS1:6415872	WS2:6415872	WS3:6415872	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1376256 {8:33792,40:27648,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 491520 {8:61440,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 2104 
max_icnt2mem_latency = 357 
maxmrqlatency = 79 
max_icnt2sh_latency = 1407 
averagemflatency = 478 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 214 
mrq_lat_table:3622 	3409 	4048 	5885 	8008 	2657 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16179 	27657 	24693 	2125 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21729 	5471 	3216 	24223 	4945 	2548 	6480 	2044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13291 	2266 	3003 	4031 	5382 	7999 	10600 	14185 	9607 	292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	32 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516715   1516907         0         0   1523145   1522667         0         0   1523148   1522670         0         0         0         0         0         0 
dram[1]:   1516734   1516931         0         0   1522010   1523269         0         0   1523145   1522667         0         0         0         0         0         0 
dram[2]:   1516982   1517184         0         0   1521998   1523264         0         0   1522010   1523269         0         0         0         0         0         0 
dram[3]:   1517004   1517205         0         0   1521989   1523256         0         0   1521998   1523261         0         0         0         0         0         0 
dram[4]:   1516912   1516550         0         0   1521982   1523249         0         0   1521989   1523256         0         0         0         0         0         0 
dram[5]:   1517604   1516573         0         0   1521978   1522686         0         0   1521982   1523248         0         0         0         0         0         0 
dram[6]:   1517509   1516479         0         0   1522638   1522678         0         0   1521978   1522686         0         0         0         0         0         0 
dram[7]:   1517530   1516500         0         0   1522630   1522670         0         0   1522638   1522678         0         0         0         0         0         0 
dram[8]:   1517438   1516414         0         0   1522623   1522663         0         0   1522630   1522670         0         0         0         0         0         0 
dram[9]:   1517828   1516864         0         0   1522615   1522659         0         0   1522623   1522663         0         0         0         0         0         0 
dram[10]:   1517562   1516252         0         0   1522979   1522730         0         0   1522615   1522659         0         0         0         0         0         0 
dram[11]:   1517586   1516278         0         0   1522971   1522727         0         0   1522979   1522730         0         0         0         0         0         0 
dram[12]:   1517606   1516305         0         0   1522964   1522726         0         0   1522971   1522727         0         0         0         0         0         0 
dram[13]:   1517631   1516330         0         0   1522956   1522723         0         0   1522964   1522726         0         0         0         0         0         0 
dram[14]:   1518092   1516417         0         0   1522955   1522722         0         0   1522956   1522723         0         0         0         0         0         0 
dram[15]:   1518115   1516442         0         0   1523328   1522718         0         0   1522955   1522722         0         0         0         0         0         0 
dram[16]:   1517485   1515816         0         0   1523321   1522715         0         0   1523328   1522718         0         0         0         0         0         0 
dram[17]:   1517509   1515845         0         0   1523313   1522714         0         0   1523321   1522715         0         0         0         0         0         0 
dram[18]:   1516690   1516106         0         0   1523308   1522711         0         0   1523313   1522714         0         0         0         0         0         0 
dram[19]:   1516714   1516133         0         0   1522229   1522710         0         0   1523308   1522711         0         0         0         0         0         0 
dram[20]:   1516622   1516037         0         0   1522225   1522706         0         0   1522229   1522710         0         0         0         0         0         0 
dram[21]:   1516649   1516064         0         0   1522221   1522703         0         0   1522225   1522706         0         0         0         0         0         0 
dram[22]:   1516558   1515976         0         0   1522220   1522702         0         0   1522221   1522703         0         0         0         0         0         0 
dram[23]:   1516583   1516506         0         0   1522216   1522699         0         0   1522220   1522702         0         0         0         0         0         0 
dram[24]:   1516495   1516421         0         0   1522212   1523172         0         0   1522216   1522699         0         0         0         0         0         0 
dram[25]:   1516519   1516445         0         0   1522208   1523168         0         0   1522212   1523172         0         0         0         0         0         0 
dram[26]:   1516260   1516183         0         0   1522205   1523165         0         0   1522208   1523168         0         0         0         0         0         0 
dram[27]:   1516779   1516208         0         0   1522204   1523161         0         0   1522205   1523165         0         0         0         0         0         0 
dram[28]:   1516799   1516233         0         0   1522691   1523157         0         0   1522204   1523161         0         0         0         0         0         0 
dram[29]:   1516819   1516257         0         0   1522683   1523153         0         0   1522691   1523157         0         0         0         0         0         0 
dram[30]:   1516900   1516341         0         0   1522675   1523152         0         0   1522683   1523153         0         0         0         0         0         0 
dram[31]:   1516926   1516366         0         0   1522670   1523148         0         0   1522675   1523152         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 117.000000 127.000000      -nan      -nan 116.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 117.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 99.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 99.000000 66.500000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 66.500000      -nan      -nan 191.000000 126.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 99.000000 64.500000      -nan      -nan 192.000000 121.000000      -nan      -nan 191.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 99.500000 65.500000      -nan      -nan 192.000000 124.000000      -nan      -nan 192.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 99.000000 65.000000      -nan      -nan 192.000000 122.000000      -nan      -nan 192.000000 124.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 99.500000 65.000000      -nan      -nan 191.000000 122.000000      -nan      -nan 192.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 99.500000 65.500000      -nan      -nan 192.000000 122.000000      -nan      -nan 191.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 65.500000      -nan      -nan 192.000000 122.000000      -nan      -nan 192.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 65.000000      -nan      -nan 129.000000 124.000000      -nan      -nan 192.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.500000 66.000000      -nan      -nan 128.000000 123.000000      -nan      -nan 129.000000 124.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 67.500000 65.500000      -nan      -nan 127.000000 122.000000      -nan      -nan 128.000000 123.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 67.500000 67.000000      -nan      -nan 127.000000 125.000000      -nan      -nan 127.000000 122.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 67.500000 67.500000      -nan      -nan 127.000000 124.000000      -nan      -nan 127.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 127.000000 124.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 67.500000 64.500000      -nan      -nan 127.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 64.000000      -nan      -nan 127.000000 120.000000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 65.000000      -nan      -nan 127.000000 121.000000      -nan      -nan 127.000000 120.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 67.500000 64.500000      -nan      -nan 128.000000 121.000000      -nan      -nan 127.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 64.500000      -nan      -nan 127.000000 121.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 64.500000      -nan      -nan 126.000000 121.000000      -nan      -nan 127.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 64.500000      -nan      -nan 128.000000 121.000000      -nan      -nan 126.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 63.000000      -nan      -nan 128.000000 121.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 67.500000 62.500000      -nan      -nan 128.000000 116.000000      -nan      -nan 128.000000 121.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 27722/256 = 108.289062
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       488       320         0         0       260       292         0         0       256       296         0         0         0         0         0         0 
dram[1]:       488       324         0         0       482       296         0         0       260       292         0         0         0         0         0         0 
dram[2]:       482       296         0         0       480       296         0         0       482       296         0         0         0         0         0         0 
dram[3]:       490       294         0         0       478       297         0         0       480       296         0         0         0         0         0         0 
dram[4]:       483       319         0         0       480       296         0         0       478       297         0         0         0         0         0         0 
dram[5]:       490       320         0         0       481       329         0         0       480       296         0         0         0         0         0         0 
dram[6]:       486       324         0         0       480       336         0         0       481       329         0         0         0         0         0         0 
dram[7]:       450       320         0         0       484       332         0         0       480       336         0         0         0         0         0         0 
dram[8]:       450       319         0         0       453       336         0         0       484       332         0         0         0         0         0         0 
dram[9]:       449       306         0         0       450       329         0         0       453       336         0         0         0         0         0         0 
dram[10]:       452       263         0         0       446       304         0         0       450       329         0         0         0         0         0         0 
dram[11]:       449       225         0         0       452       262         0         0       446       303         0         0         0         0         0         0 
dram[12]:       452       237         0         0       445       233         0         0       452       262         0         0         0         0         0         0 
dram[13]:       448       225         0         0       454       228         0         0       448       233         0         0         0         0         0         0 
dram[14]:       448       231         0         0       444       229         0         0       454       228         0         0         0         0         0         0 
dram[15]:       452       232         0         0       452       224         0         0       444       229         0         0         0         0         0         0 
dram[16]:       305       224         0         0       448       229         0         0       452       224         0         0         0         0         0         0 
dram[17]:       302       231         0         0       297       231         0         0       448       229         0         0         0         0         0         0 
dram[18]:       278       235         0         0       296       227         0         0       297       231         0         0         0         0         0         0 
dram[19]:       255       232         0         0       284       230         0         0       296       227         0         0         0         0         0         0 
dram[20]:       250       239         0         0       253       236         0         0       284       230         0         0         0         0         0         0 
dram[21]:       256       235         0         0       260       235         0         0       253       236         0         0         0         0         0         0 
dram[22]:       251       243         0         0       258       239         0         0       260       235         0         0         0         0         0         0 
dram[23]:       259       279         0         0       258       238         0         0       258       239         0         0         0         0         0         0 
dram[24]:       254       283         0         0       256       291         0         0       258       238         0         0         0         0         0         0 
dram[25]:       242       276         0         0       256       284         0         0       256       291         0         0         0         0         0         0 
dram[26]:       237       290         0         0       238       283         0         0       256       284         0         0         0         0         0         0 
dram[27]:       295       279         0         0       239       285         0         0       238       283         0         0         0         0         0         0 
dram[28]:       320       291         0         0       271       301         0         0       239       285         0         0         0         0         0         0 
dram[29]:       322       277         0         0       296       285         0         0       271       301         0         0         0         0         0         0 
dram[30]:       320       252         0         0       296       291         0         0       296       285         0         0         0         0         0         0 
dram[31]:       318       250         0         0       296       256         0         0       296       291         0         0         0         0         0         0 
total dram writes = 61560
min_bank_accesses = 0!
chip skew: 2436/1475 = 1.65
average mf latency per bank:
dram[0]:       1384       586    none      none         523       217    none      none         639       210    none      none      none      none      none      none  
dram[1]:        640       535    none      none        1042       220    none      none         538       218    none      none      none      none      none      none  
dram[2]:        568       625    none      none         265       246    none      none        1058       220    none      none      none      none      none      none  
dram[3]:        588       603    none      none         248       212    none      none         299       236    none      none      none      none      none      none  
dram[4]:        521       695    none      none         281       225    none      none         248       210    none      none      none      none      none      none  
dram[5]:        639       686    none      none         255       331    none      none         271       223    none      none      none      none      none      none  
dram[6]:        656       688    none      none         334       336    none      none         235       335    none      none      none      none      none      none  
dram[7]:        643       667    none      none         354       328    none      none         321       333    none      none      none      none      none      none  
dram[8]:        578       793    none      none         243       316    none      none         358       324    none      none      none      none      none      none  
dram[9]:        921      1213    none      none         315       421    none      none         300       321    none      none      none      none      none      none  
dram[10]:        856      1301    none      none         345       572    none      none         292       394    none      none      none      none      none      none  
dram[11]:        814      1507    none      none         575       765    none      none         338       566    none      none      none      none      none      none  
dram[12]:        722       837    none      none         524       662    none      none         530       753    none      none      none      none      none      none  
dram[13]:        766      1223    none      none         301       863    none      none         496       704    none      none      none      none      none      none  
dram[14]:        982      1141    none      none         558       475    none      none         359       852    none      none      none      none      none      none  
dram[15]:        661       845    none      none         589       757    none      none         557       481    none      none      none      none      none      none  
dram[16]:        857      1072    none      none         762       677    none      none         599       791    none      none      none      none      none      none  
dram[17]:        825       767    none      none         347       402    none      none         751       696    none      none      none      none      none      none  
dram[18]:        663       795    none      none         424       559    none      none         339       404    none      none      none      none      none      none  
dram[19]:        721       886    none      none         224       362    none      none         430       561    none      none      none      none      none      none  
dram[20]:        748       728    none      none         272       394    none      none         232       363    none      none      none      none      none      none  
dram[21]:        806       771    none      none         374       415    none      none         270       394    none      none      none      none      none      none  
dram[22]:        794       806    none      none         235       294    none      none         369       370    none      none      none      none      none      none  
dram[23]:        779      1031    none      none         387       467    none      none         237       280    none      none      none      none      none      none  
dram[24]:        721      1013    none      none         243       550    none      none         392       458    none      none      none      none      none      none  
dram[25]:        862       977    none      none         317       596    none      none         249       550    none      none      none      none      none      none  
dram[26]:        763      1130    none      none         285       559    none      none         310       569    none      none      none      none      none      none  
dram[27]:        641       952    none      none         339       492    none      none         274       548    none      none      none      none      none      none  
dram[28]:        560      1098    none      none         234       573    none      none         323       505    none      none      none      none      none      none  
dram[29]:        555       843    none      none         217       396    none      none         231       602    none      none      none      none      none      none  
dram[30]:        546       959    none      none         211       479    none      none         216       477    none      none      none      none      none      none  
dram[31]:        578      1087    none      none         214       576    none      none         208       506    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1580      1032         0         0       796       410         0         0      1012       450         0         0         0         0         0         0
dram[1]:       1481      1005         0         0       925       450         0         0       885       408         0         0         0         0         0         0
dram[2]:       1381      1005         0         0       793       465         0         0      1022       413         0         0         0         0         0         0
dram[3]:       1278      1008         0         0       638       431         0         0       845       460         0         0         0         0         0         0
dram[4]:       1227      1025         0         0       723       454         0         0       649       403         0         0         0         0         0         0
dram[5]:       1373      1033         0         0       714       960         0         0       695       459         0         0         0         0         0         0
dram[6]:       1375      1033         0         0       734       968         0         0       715       960         0         0         0         0         0         0
dram[7]:       1355      1027         0         0       777       902         0         0       720       968         0         0         0         0         0         0
dram[8]:       1314      1370         0         0       584       746         0         0       780       902         0         0         0         0         0         0
dram[9]:       1731      2104         0         0       856       895         0         0       607       746         0         0         0         0         0         0
dram[10]:       1535      1724         0         0       626      1015         0         0       863       799         0         0         0         0         0         0
dram[11]:       1580      1772         0         0      1075      1158         0         0       602       994         0         0         0         0         0         0
dram[12]:       1474      1634         0         0       897      1036         0         0       924      1150         0         0         0         0         0         0
dram[13]:       1357      1623         0         0       567      1153         0         0       852      1037         0         0         0         0         0         0
dram[14]:       1797      1562         0         0       947       701         0         0       618      1154         0         0         0         0         0         0
dram[15]:       1515      1515         0         0      1170      1270         0         0       970       701         0         0         0         0         0         0
dram[16]:       1882      1515         0         0      1394       881         0         0      1182      1272         0         0         0         0         0         0
dram[17]:       1840      1424         0         0       711       841         0         0      1337       942         0         0         0         0         0         0
dram[18]:       1367      1550         0         0       865      1333         0         0       650       842         0         0         0         0         0         0
dram[19]:       1415      1541         0         0       371       558         0         0       890      1336         0         0         0         0         0         0
dram[20]:       1017      1110         0         0       428       891         0         0       393       558         0         0         0         0         0         0
dram[21]:       1210      1112         0         0       706       733         0         0       439       892         0         0         0         0         0         0
dram[22]:       1227      1060         0         0       406       461         0         0       713       733         0         0         0         0         0         0
dram[23]:       1219      1559         0         0       718       807         0         0       376       461         0         0         0         0         0         0
dram[24]:       1210      1509         0         0       373       896         0         0       721       807         0         0         0         0         0         0
dram[25]:       1265      1459         0         0       597       987         0         0       410       902         0         0         0         0         0         0
dram[26]:       1043      1742         0         0       472       907         0         0       526       845         0         0         0         0         0         0
dram[27]:       1098      1431         0         0       633       779         0         0       432       920         0         0         0         0         0         0
dram[28]:       1096      1793         0         0       423       918         0         0       560       799         0         0         0         0         0         0
dram[29]:       1021      1517         0         0       475       790         0         0       391       966         0         0         0         0         0         0
dram[30]:        999      1354         0         0       434       766         0         0       456       793         0         0         0         0         0         0
dram[31]:       1028      1501         0         0       483      1016         0         0       411       847         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440542 n_act=8 n_pre=2 n_ref_event=0 n_req=823 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1912 bw_util=0.0005601
n_activity=4315 dram_eff=0.4468
bk0: 8a 3441688i bk1: 8a 3441949i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442092i bk5: 0a 3442039i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442101i bk9: 0a 3442027i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990279
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992565
Bank_Level_Parallism = 1.065491
Bank_Level_Parallism_Col = 1.066083
Bank_Level_Parallism_Ready = 1.005705
write_to_read_ratio_blp_rw_average = 0.985315
GrpLevelPara = 1.066083 

BW Util details:
bwutil = 0.000560 
total_CMD = 3442480 
util_bw = 1928 
Wasted_Col = 1621 
Wasted_Row = 24 
Idle = 3438907 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1543 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440542 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1912 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 823 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1928 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00229805
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440312 n_act=8 n_pre=2 n_ref_event=0 n_req=899 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2142 bw_util=0.0006269
n_activity=4717 dram_eff=0.4575
bk0: 8a 3441689i bk1: 8a 3441943i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441730i bk5: 0a 3442022i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442092i bk9: 0a 3442039i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991101
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993205
Bank_Level_Parallism = 1.069476
Bank_Level_Parallism_Col = 1.070038
Bank_Level_Parallism_Ready = 1.006024
write_to_read_ratio_blp_rw_average = 0.986852
GrpLevelPara = 1.070038 

BW Util details:
bwutil = 0.000627 
total_CMD = 3442480 
util_bw = 2158 
Wasted_Col = 1805 
Wasted_Row = 24 
Idle = 3438493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1727 
rwq = 0 
CCDLc_limit_alone = 1727 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440312 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2142 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 899 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2158 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00271142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440122 n_act=8 n_pre=2 n_ref_event=0 n_req=974 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2332 bw_util=0.0006821
n_activity=5020 dram_eff=0.4677
bk0: 8a 3441707i bk1: 8a 3441993i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441736i bk5: 0a 3442021i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441730i bk9: 0a 3442023i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991786
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993737
Bank_Level_Parallism = 1.075996
Bank_Level_Parallism_Col = 1.076564
Bank_Level_Parallism_Ready = 1.006814
write_to_read_ratio_blp_rw_average = 0.987862
GrpLevelPara = 1.076564 

BW Util details:
bwutil = 0.000682 
total_CMD = 3442480 
util_bw = 2348 
Wasted_Col = 1944 
Wasted_Row = 24 
Idle = 3438164 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1866 
rwq = 0 
CCDLc_limit_alone = 1866 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440122 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2332 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 974 
total_req = 2348 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2348 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000682 
Either_Row_CoL_Bus_Util = 0.000685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00306523
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440119 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2335 bw_util=0.0006829
n_activity=5025 dram_eff=0.4679
bk0: 8a 3441683i bk1: 8a 3441999i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441746i bk5: 0a 3442027i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441736i bk9: 0a 3442021i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.077762
Bank_Level_Parallism_Col = 1.078344
Bank_Level_Parallism_Ready = 1.005955
write_to_read_ratio_blp_rw_average = 0.987839
GrpLevelPara = 1.078344 

BW Util details:
bwutil = 0.000683 
total_CMD = 3442480 
util_bw = 2351 
Wasted_Col = 1933 
Wasted_Row = 24 
Idle = 3438172 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1855 
rwq = 0 
CCDLc_limit_alone = 1855 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440119 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2335 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 2351 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2351 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000683 
Either_Row_CoL_Bus_Util = 0.000686 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00303647
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440101 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2353 bw_util=0.0006882
n_activity=4960 dram_eff=0.4776
bk0: 8a 3441709i bk1: 8a 3441946i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441735i bk5: 0a 3442020i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441746i bk9: 0a 3442026i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.105512
Bank_Level_Parallism_Col = 1.106317
Bank_Level_Parallism_Ready = 1.008865
write_to_read_ratio_blp_rw_average = 0.987604
GrpLevelPara = 1.106317 

BW Util details:
bwutil = 0.000688 
total_CMD = 3442480 
util_bw = 2369 
Wasted_Col = 1834 
Wasted_Row = 24 
Idle = 3438253 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1756 
rwq = 0 
CCDLc_limit_alone = 1756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440101 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2353 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 2369 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2369 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000688 
Either_Row_CoL_Bus_Util = 0.000691 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00314831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440058 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2396 bw_util=0.0007007
n_activity=4726 dram_eff=0.5104
bk0: 8a 3441686i bk1: 8a 3441940i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441741i bk5: 0a 3441953i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441736i bk9: 0a 3442021i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.163340
Bank_Level_Parallism_Col = 1.161204
Bank_Level_Parallism_Ready = 1.010365
write_to_read_ratio_blp_rw_average = 0.987280
GrpLevelPara = 1.161204 

BW Util details:
bwutil = 0.000701 
total_CMD = 3442480 
util_bw = 2412 
Wasted_Col = 1683 
Wasted_Row = 13 
Idle = 3438372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1614 
rwq = 0 
CCDLc_limit_alone = 1614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440058 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2396 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 2412 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2412 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000701 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00361948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440020 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2436 bw_util=0.0007123
n_activity=4578 dram_eff=0.5356
bk0: 8a 3441689i bk1: 8a 3441930i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441734i bk5: 0a 3441937i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441741i bk9: 0a 3441952i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.213699
Bank_Level_Parallism_Col = 1.211158
Bank_Level_Parallism_Ready = 1.012235
write_to_read_ratio_blp_rw_average = 0.986990
GrpLevelPara = 1.211158 

BW Util details:
bwutil = 0.000712 
total_CMD = 3442480 
util_bw = 2452 
Wasted_Col = 1551 
Wasted_Row = 12 
Idle = 3438465 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1491 
rwq = 0 
CCDLc_limit_alone = 1491 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440020 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2436 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 2452 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2452 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000712 
Either_Row_CoL_Bus_Util = 0.000715 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000813 
queue_avg = 0.003940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0039396
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440054 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2402 bw_util=0.0007024
n_activity=4492 dram_eff=0.5383
bk0: 8a 3441758i bk1: 8a 3441942i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441728i bk5: 0a 3441948i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441734i bk9: 0a 3441937i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.202851
Bank_Level_Parallism_Col = 1.199950
Bank_Level_Parallism_Ready = 1.009926
write_to_read_ratio_blp_rw_average = 0.986938
GrpLevelPara = 1.199950 

BW Util details:
bwutil = 0.000702 
total_CMD = 3442480 
util_bw = 2418 
Wasted_Col = 1568 
Wasted_Row = 12 
Idle = 3438482 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1517 
rwq = 0 
CCDLc_limit_alone = 1517 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440054 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2402 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 2418 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2418 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000702 
Either_Row_CoL_Bus_Util = 0.000705 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000824 
queue_avg = 0.004284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00428412
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440082 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2374 bw_util=0.0006943
n_activity=4622 dram_eff=0.5171
bk0: 8a 3441760i bk1: 8a 3441955i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441789i bk5: 0a 3441938i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441727i bk9: 0a 3441947i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.176763
Bank_Level_Parallism_Col = 1.173772
Bank_Level_Parallism_Ready = 1.011297
write_to_read_ratio_blp_rw_average = 0.987036
GrpLevelPara = 1.173772 

BW Util details:
bwutil = 0.000694 
total_CMD = 3442480 
util_bw = 2390 
Wasted_Col = 1626 
Wasted_Row = 12 
Idle = 3438452 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 42 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1573 
rwq = 0 
CCDLc_limit_alone = 1573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440082 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2374 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 2390 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2390 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.000697 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000834 
queue_avg = 0.003536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00353611
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440132 n_act=8 n_pre=2 n_ref_event=0 n_req=971 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2323 bw_util=0.0006795
n_activity=4706 dram_eff=0.497
bk0: 8a 3441758i bk1: 8a 3441981i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441793i bk5: 0a 3441975i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441789i bk9: 0a 3441938i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991761
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993717
Bank_Level_Parallism = 1.148793
Bank_Level_Parallism_Col = 1.149411
Bank_Level_Parallism_Ready = 1.008123
write_to_read_ratio_blp_rw_average = 0.986964
GrpLevelPara = 1.149411 

BW Util details:
bwutil = 0.000679 
total_CMD = 3442480 
util_bw = 2339 
Wasted_Col = 1656 
Wasted_Row = 24 
Idle = 3438461 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 46 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1594 
rwq = 0 
CCDLc_limit_alone = 1594 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440132 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2323 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 971 
total_req = 2339 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2339 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000679 
Either_Row_CoL_Bus_Util = 0.000682 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000426 
queue_avg = 0.002976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00297576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440211 n_act=8 n_pre=2 n_ref_event=0 n_req=970 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2244 bw_util=0.0006565
n_activity=4860 dram_eff=0.465
bk0: 8a 3441754i bk1: 8a 3442078i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441800i bk5: 0a 3442024i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441793i bk9: 0a 3441971i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991753
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.107223
Bank_Level_Parallism_Col = 1.106972
Bank_Level_Parallism_Ready = 1.009735
write_to_read_ratio_blp_rw_average = 0.986912
GrpLevelPara = 1.106972 

BW Util details:
bwutil = 0.000657 
total_CMD = 3442480 
util_bw = 2260 
Wasted_Col = 1720 
Wasted_Row = 21 
Idle = 3438479 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1650 
rwq = 0 
CCDLc_limit_alone = 1650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440211 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2244 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 970 
total_req = 2260 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2260 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000441 
queue_avg = 0.002481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00248077
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440318 n_act=8 n_pre=2 n_ref_event=0 n_req=957 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2137 bw_util=0.0006254
n_activity=4809 dram_eff=0.4477
bk0: 8a 3441763i bk1: 8a 3442142i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441790i bk5: 0a 3442111i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441800i bk9: 0a 3442027i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991641
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993624
Bank_Level_Parallism = 1.087429
Bank_Level_Parallism_Col = 1.087591
Bank_Level_Parallism_Ready = 1.009289
write_to_read_ratio_blp_rw_average = 0.986444
GrpLevelPara = 1.087591 

BW Util details:
bwutil = 0.000625 
total_CMD = 3442480 
util_bw = 2153 
Wasted_Col = 1690 
Wasted_Row = 23 
Idle = 3438614 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1619 
rwq = 0 
CCDLc_limit_alone = 1619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440318 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2137 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 957 
total_req = 2153 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2153 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000463 
queue_avg = 0.002406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0024064
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440373 n_act=8 n_pre=2 n_ref_event=0 n_req=959 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2081 bw_util=0.0006092
n_activity=4706 dram_eff=0.4456
bk0: 8a 3441751i bk1: 8a 3442125i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441810i bk5: 0a 3442163i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441790i bk9: 0a 3442109i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991658
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993637
Bank_Level_Parallism = 1.074035
Bank_Level_Parallism_Col = 1.074662
Bank_Level_Parallism_Ready = 1.009537
write_to_read_ratio_blp_rw_average = 0.986232
GrpLevelPara = 1.074662 

BW Util details:
bwutil = 0.000609 
total_CMD = 3442480 
util_bw = 2097 
Wasted_Col = 1688 
Wasted_Row = 24 
Idle = 3438671 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1614 
rwq = 0 
CCDLc_limit_alone = 1614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440373 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2081 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 959 
total_req = 2097 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2097 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00252638
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440418 n_act=8 n_pre=2 n_ref_event=0 n_req=958 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2036 bw_util=0.0005961
n_activity=4689 dram_eff=0.4376
bk0: 8a 3441763i bk1: 8a 3442145i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441783i bk5: 0a 3442168i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441804i bk9: 0a 3442162i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991649
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.054388
Bank_Level_Parallism_Col = 1.054849
Bank_Level_Parallism_Ready = 1.008285
write_to_read_ratio_blp_rw_average = 0.986222
GrpLevelPara = 1.054849 

BW Util details:
bwutil = 0.000596 
total_CMD = 3442480 
util_bw = 2052 
Wasted_Col = 1730 
Wasted_Row = 24 
Idle = 3438674 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1658 
rwq = 0 
CCDLc_limit_alone = 1658 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440418 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2036 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 958 
total_req = 2052 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2052 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0026539
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440420 n_act=8 n_pre=2 n_ref_event=0 n_req=956 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2034 bw_util=0.0005955
n_activity=4668 dram_eff=0.4392
bk0: 8a 3441761i bk1: 8a 3442135i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441806i bk5: 0a 3442164i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441783i bk9: 0a 3442168i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991632
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993617
Bank_Level_Parallism = 1.063509
Bank_Level_Parallism_Col = 1.064051
Bank_Level_Parallism_Ready = 1.006829
write_to_read_ratio_blp_rw_average = 0.986122
GrpLevelPara = 1.064051 

BW Util details:
bwutil = 0.000596 
total_CMD = 3442480 
util_bw = 2050 
Wasted_Col = 1705 
Wasted_Row = 24 
Idle = 3438701 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1627 
rwq = 0 
CCDLc_limit_alone = 1627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440420 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2034 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 956 
total_req = 2050 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2050 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00277155
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440421 n_act=8 n_pre=2 n_ref_event=0 n_req=957 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2033 bw_util=0.0005952
n_activity=4658 dram_eff=0.4399
bk0: 8a 3441754i bk1: 8a 3442131i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441786i bk5: 0a 3442178i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441806i bk9: 0a 3442164i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991641
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993624
Bank_Level_Parallism = 1.062120
Bank_Level_Parallism_Col = 1.062650
Bank_Level_Parallism_Ready = 1.007809
write_to_read_ratio_blp_rw_average = 0.986137
GrpLevelPara = 1.062650 

BW Util details:
bwutil = 0.000595 
total_CMD = 3442480 
util_bw = 2049 
Wasted_Col = 1710 
Wasted_Row = 24 
Idle = 3438697 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1632 
rwq = 0 
CCDLc_limit_alone = 1632 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440421 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2033 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 957 
total_req = 2049 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2049 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00274802
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440572 n_act=8 n_pre=2 n_ref_event=0 n_req=896 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1882 bw_util=0.0005513
n_activity=4445 dram_eff=0.427
bk0: 8a 3441986i bk1: 8a 3442158i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3441796i bk5: 0a 3442169i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441786i bk9: 0a 3442176i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991071
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993182
Bank_Level_Parallism = 1.049278
Bank_Level_Parallism_Col = 1.049129
Bank_Level_Parallism_Ready = 1.008430
write_to_read_ratio_blp_rw_average = 0.985147
GrpLevelPara = 1.049129 

BW Util details:
bwutil = 0.000551 
total_CMD = 3442480 
util_bw = 1898 
Wasted_Col = 1611 
Wasted_Row = 22 
Idle = 3438949 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1533 
rwq = 0 
CCDLc_limit_alone = 1533 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440572 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1882 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 896 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1898 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0023759
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440716 n_act=8 n_pre=2 n_ref_event=0 n_req=833 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1738 bw_util=0.0005095
n_activity=4162 dram_eff=0.4214
bk0: 8a 3441990i bk1: 8a 3442136i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442030i bk5: 0a 3442180i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3441796i bk9: 0a 3442168i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990396
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992656
Bank_Level_Parallism = 1.049831
Bank_Level_Parallism_Col = 1.048372
Bank_Level_Parallism_Ready = 1.007982
write_to_read_ratio_blp_rw_average = 0.983876
GrpLevelPara = 1.048372 

BW Util details:
bwutil = 0.000510 
total_CMD = 3442480 
util_bw = 1754 
Wasted_Col = 1479 
Wasted_Row = 18 
Idle = 3439229 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1401 
rwq = 0 
CCDLc_limit_alone = 1401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440716 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1738 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 833 
total_req = 1754 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1754 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00211621
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440890 n_act=8 n_pre=2 n_ref_event=0 n_req=771 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1564 bw_util=0.000459
n_activity=3885 dram_eff=0.4067
bk0: 8a 3442046i bk1: 8a 3442134i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442028i bk5: 0a 3442175i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442029i bk9: 0a 3442180i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989624
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992053
Bank_Level_Parallism = 1.032400
Bank_Level_Parallism_Col = 1.032753
Bank_Level_Parallism_Ready = 1.006329
write_to_read_ratio_blp_rw_average = 0.982259
GrpLevelPara = 1.032753 

BW Util details:
bwutil = 0.000459 
total_CMD = 3442480 
util_bw = 1580 
Wasted_Col = 1359 
Wasted_Row = 24 
Idle = 3439517 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1281 
rwq = 0 
CCDLc_limit_alone = 1281 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440890 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1564 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 771 
total_req = 1580 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1580 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000462 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0017499
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440930 n_act=8 n_pre=2 n_ref_event=0 n_req=766 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1524 bw_util=0.0004474
n_activity=3786 dram_eff=0.4068
bk0: 8a 3442092i bk1: 8a 3442134i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442065i bk5: 0a 3442163i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442028i bk9: 0a 3442174i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989556
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.043630
Bank_Level_Parallism_Col = 1.044123
Bank_Level_Parallism_Ready = 1.006493
write_to_read_ratio_blp_rw_average = 0.981645
GrpLevelPara = 1.044123 

BW Util details:
bwutil = 0.000447 
total_CMD = 3442480 
util_bw = 1540 
Wasted_Col = 1301 
Wasted_Row = 24 
Idle = 3439615 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1223 
rwq = 0 
CCDLc_limit_alone = 1223 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440930 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1524 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 766 
total_req = 1540 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1540 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00157067
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440962 n_act=8 n_pre=2 n_ref_event=0 n_req=770 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1492 bw_util=0.0004381
n_activity=3768 dram_eff=0.4002
bk0: 8a 3442101i bk1: 8a 3442123i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442126i bk5: 0a 3442155i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442065i bk9: 0a 3442163i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992042
Bank_Level_Parallism = 1.045520
Bank_Level_Parallism_Col = 1.046048
Bank_Level_Parallism_Ready = 1.009947
write_to_read_ratio_blp_rw_average = 0.981146
GrpLevelPara = 1.046048 

BW Util details:
bwutil = 0.000438 
total_CMD = 3442480 
util_bw = 1508 
Wasted_Col = 1258 
Wasted_Row = 24 
Idle = 3439690 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440962 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1492 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 770 
total_req = 1508 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1508 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130778
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440979 n_act=8 n_pre=2 n_ref_event=0 n_req=773 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1475 bw_util=0.0004331
n_activity=3715 dram_eff=0.4013
bk0: 8a 3442090i bk1: 8a 3442130i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442114i bk5: 0a 3442162i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442126i bk9: 0a 3442154i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989651
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992074
Bank_Level_Parallism = 1.062800
Bank_Level_Parallism_Col = 1.063551
Bank_Level_Parallism_Ready = 1.010731
write_to_read_ratio_blp_rw_average = 0.980561
GrpLevelPara = 1.063551 

BW Util details:
bwutil = 0.000433 
total_CMD = 3442480 
util_bw = 1491 
Wasted_Col = 1192 
Wasted_Row = 24 
Idle = 3439773 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1114 
rwq = 0 
CCDLc_limit_alone = 1114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440979 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1475 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 773 
total_req = 1491 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1491 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00127844
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440968 n_act=8 n_pre=2 n_ref_event=0 n_req=778 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1486 bw_util=0.0004363
n_activity=3714 dram_eff=0.4044
bk0: 8a 3442100i bk1: 8a 3442110i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442117i bk5: 0a 3442157i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442114i bk9: 0a 3442163i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989717
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.070980
Bank_Level_Parallism_Col = 1.071829
Bank_Level_Parallism_Ready = 1.011318
write_to_read_ratio_blp_rw_average = 0.980546
GrpLevelPara = 1.071829 

BW Util details:
bwutil = 0.000436 
total_CMD = 3442480 
util_bw = 1502 
Wasted_Col = 1179 
Wasted_Row = 24 
Idle = 3439775 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1101 
rwq = 0 
CCDLc_limit_alone = 1101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440968 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1486 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 778 
total_req = 1502 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1502 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000436 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00134177
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440923 n_act=8 n_pre=2 n_ref_event=0 n_req=775 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1531 bw_util=0.0004494
n_activity=3718 dram_eff=0.4161
bk0: 8a 3442086i bk1: 8a 3442023i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442117i bk5: 0a 3442154i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442117i bk9: 0a 3442156i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989677
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.077917
Bank_Level_Parallism_Col = 1.078823
Bank_Level_Parallism_Ready = 1.009696
write_to_read_ratio_blp_rw_average = 0.981112
GrpLevelPara = 1.078823 

BW Util details:
bwutil = 0.000449 
total_CMD = 3442480 
util_bw = 1547 
Wasted_Col = 1214 
Wasted_Row = 24 
Idle = 3439695 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1136 
rwq = 0 
CCDLc_limit_alone = 1136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440923 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1531 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 775 
total_req = 1547 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1547 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00139202
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440874 n_act=8 n_pre=2 n_ref_event=0 n_req=766 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1580 bw_util=0.0004636
n_activity=3755 dram_eff=0.425
bk0: 8a 3442095i bk1: 8a 3442016i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442119i bk5: 0a 3442031i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442116i bk9: 0a 3442154i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989556
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992000
Bank_Level_Parallism = 1.082349
Bank_Level_Parallism_Col = 1.083275
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.981729
GrpLevelPara = 1.083275 

BW Util details:
bwutil = 0.000464 
total_CMD = 3442480 
util_bw = 1596 
Wasted_Col = 1258 
Wasted_Row = 24 
Idle = 3439602 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1180 
rwq = 0 
CCDLc_limit_alone = 1180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440874 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1580 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 766 
total_req = 1596 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1596 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00144082
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440849 n_act=8 n_pre=2 n_ref_event=0 n_req=761 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1605 bw_util=0.0004709
n_activity=3762 dram_eff=0.4309
bk0: 8a 3442116i bk1: 8a 3442037i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442123i bk5: 0a 3442046i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442119i bk9: 0a 3442032i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989488
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991946
Bank_Level_Parallism = 1.083447
Bank_Level_Parallism_Col = 1.084371
Bank_Level_Parallism_Ready = 1.007403
write_to_read_ratio_blp_rw_average = 0.982019
GrpLevelPara = 1.084371 

BW Util details:
bwutil = 0.000471 
total_CMD = 3442480 
util_bw = 1621 
Wasted_Col = 1279 
Wasted_Row = 24 
Idle = 3439556 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1201 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440849 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1605 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 761 
total_req = 1621 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1621 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00138127
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440866 n_act=8 n_pre=2 n_ref_event=0 n_req=761 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1588 bw_util=0.0004659
n_activity=3779 dram_eff=0.4245
bk0: 8a 3442133i bk1: 8a 3441999i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442156i bk5: 0a 3442054i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442122i bk9: 0a 3442047i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989488
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991946
Bank_Level_Parallism = 1.082296
Bank_Level_Parallism_Col = 1.083217
Bank_Level_Parallism_Ready = 1.007481
write_to_read_ratio_blp_rw_average = 0.981818
GrpLevelPara = 1.083217 

BW Util details:
bwutil = 0.000466 
total_CMD = 3442480 
util_bw = 1604 
Wasted_Col = 1264 
Wasted_Row = 24 
Idle = 3439588 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1189 
rwq = 0 
CCDLc_limit_alone = 1189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440866 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1588 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 761 
total_req = 1604 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1604 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00134293
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440835 n_act=8 n_pre=2 n_ref_event=0 n_req=760 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1619 bw_util=0.0004749
n_activity=3845 dram_eff=0.4252
bk0: 8a 3442011i bk1: 8a 3442023i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442161i bk5: 0a 3442040i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442156i bk9: 0a 3442054i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989474
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.076120
Bank_Level_Parallism_Col = 1.076949
Bank_Level_Parallism_Ready = 1.008563
write_to_read_ratio_blp_rw_average = 0.982295
GrpLevelPara = 1.076949 

BW Util details:
bwutil = 0.000475 
total_CMD = 3442480 
util_bw = 1635 
Wasted_Col = 1310 
Wasted_Row = 24 
Idle = 3439511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1237 
rwq = 0 
CCDLc_limit_alone = 1237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440835 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1619 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 760 
total_req = 1635 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1635 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00142078
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440747 n_act=8 n_pre=2 n_ref_event=0 n_req=760 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1707 bw_util=0.0005005
n_activity=3992 dram_eff=0.4316
bk0: 8a 3441954i bk1: 8a 3442000i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442086i bk5: 0a 3442011i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442161i bk9: 0a 3442042i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989474
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.058125
Bank_Level_Parallism_Col = 1.058712
Bank_Level_Parallism_Ready = 1.007545
write_to_read_ratio_blp_rw_average = 0.983586
GrpLevelPara = 1.058712 

BW Util details:
bwutil = 0.000501 
total_CMD = 3442480 
util_bw = 1723 
Wasted_Col = 1453 
Wasted_Row = 24 
Idle = 3439280 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1382 
rwq = 0 
CCDLc_limit_alone = 1382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440747 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1707 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 760 
total_req = 1723 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1723 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00181294
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440702 n_act=8 n_pre=2 n_ref_event=0 n_req=761 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1752 bw_util=0.0005136
n_activity=4009 dram_eff=0.441
bk0: 8a 3441951i bk1: 8a 3442027i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442030i bk5: 0a 3442043i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442086i bk9: 0a 3442012i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989488
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991946
Bank_Level_Parallism = 1.055304
Bank_Level_Parallism_Col = 1.055200
Bank_Level_Parallism_Ready = 1.005090
write_to_read_ratio_blp_rw_average = 0.984142
GrpLevelPara = 1.055200 

BW Util details:
bwutil = 0.000514 
total_CMD = 3442480 
util_bw = 1768 
Wasted_Col = 1518 
Wasted_Row = 23 
Idle = 3439171 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1449 
rwq = 0 
CCDLc_limit_alone = 1449 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440702 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1752 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 761 
total_req = 1768 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1768 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00199711
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440714 n_act=8 n_pre=2 n_ref_event=0 n_req=760 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1740 bw_util=0.0005101
n_activity=3976 dram_eff=0.4416
bk0: 8a 3441955i bk1: 8a 3442079i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442030i bk5: 0a 3442034i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442030i bk9: 0a 3442043i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989474
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991935
Bank_Level_Parallism = 1.050894
Bank_Level_Parallism_Col = 1.050107
Bank_Level_Parallism_Ready = 1.004556
write_to_read_ratio_blp_rw_average = 0.984112
GrpLevelPara = 1.050107 

BW Util details:
bwutil = 0.000510 
total_CMD = 3442480 
util_bw = 1756 
Wasted_Col = 1524 
Wasted_Row = 21 
Idle = 3439179 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1455 
rwq = 0 
CCDLc_limit_alone = 1455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440714 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1740 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 760 
total_req = 1756 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1756 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00207641
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3442480 n_nop=3440747 n_act=8 n_pre=2 n_ref_event=0 n_req=753 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1707 bw_util=0.0005005
n_activity=3932 dram_eff=0.4382
bk0: 8a 3441964i bk1: 8a 3442079i bk2: 0a 3442480i bk3: 0a 3442480i bk4: 0a 3442030i bk5: 0a 3442101i bk6: 0a 3442480i bk7: 0a 3442480i bk8: 0a 3442030i bk9: 0a 3442032i bk10: 0a 3442480i bk11: 0a 3442480i bk12: 0a 3442480i bk13: 0a 3442480i bk14: 0a 3442480i bk15: 0a 3442480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989376
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991859
Bank_Level_Parallism = 1.060568
Bank_Level_Parallism_Col = 1.059842
Bank_Level_Parallism_Ready = 1.004643
write_to_read_ratio_blp_rw_average = 0.983622
GrpLevelPara = 1.059842 

BW Util details:
bwutil = 0.000501 
total_CMD = 3442480 
util_bw = 1723 
Wasted_Col = 1459 
Wasted_Row = 21 
Idle = 3439277 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1390 
rwq = 0 
CCDLc_limit_alone = 1390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3442480 
n_nop = 3440747 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1707 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 753 
total_req = 1723 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1723 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000501 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00192565

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2014, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 2142, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 2270, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 1122, Miss = 8, Miss_rate = 0.007, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 994, Miss = 8, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 866, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 64512
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0079
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 55296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=70656
icnt_total_pkts_simt_to_mem=70656
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 70656
Req_Network_cycles = 4584575
Req_Network_injected_packets_per_cycle =       0.0154 
Req_Network_conflicts_per_cycle =       0.0044
Req_Network_conflicts_per_cycle_util =       0.8553
Req_Bank_Level_Parallism =       2.9669
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0060
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 70656
Reply_Network_cycles = 4584575
Reply_Network_injected_packets_per_cycle =        0.0154
Reply_Network_conflicts_per_cycle =        0.1604
Reply_Network_conflicts_per_cycle_util =      28.7708
Reply_Bank_Level_Parallism =       2.7640
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0512
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 24 min, 56 sec (12296 sec)
gpgpu_simulation_rate = 67520 (inst/sec)
gpgpu_simulation_rate = 372 (cycle/sec)
gpgpu_silicon_slowdown = 3043010x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
