{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685487419435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685487419436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 23:56:59 2023 " "Processing started: Tue May 30 23:56:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685487419436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487419436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjFinal -c ProjFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjFinal -c ProjFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487419436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685487419902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685487419903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projfinal.vhd 0 0 " "Found 0 design units, including 0 entities, in source file projfinal.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deccounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deccounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecCounter-Behavior " "Found design unit 1: DecCounter-Behavior" {  } { { "DecCounter.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/DecCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429820 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecCounter " "Found entity 1: DecCounter" {  } { { "DecCounter.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/DecCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGen-Behavioral " "Found design unit 1: PulseGen-Behavioral" {  } { { "PulseGen.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/PulseGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429822 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGen " "Found entity 1: PulseGen" {  } { { "PulseGen.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/PulseGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Debouncer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429825 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Debouncer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Block2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timertsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timertsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerTSM-Behavioral " "Found design unit 1: TimerTSM-Behavioral" {  } { { "TimerTSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/TimerTSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429829 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerTSM " "Found entity 1: TimerTSM" {  } { { "TimerTSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/TimerTSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlomaquinafsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlomaquinafsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControloMaquinaFSM-Behavioral " "Found design unit 1: ControloMaquinaFSM-Behavioral" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429832 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControloMaquinaFSM " "Found entity 1: ControloMaquinaFSM" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Behavioral " "Found design unit 1: Registro-Behavioral" {  } { { "Registro.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Registro.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Registro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schematic " "Found entity 1: Schematic" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintodec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintodec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToDec7Seg-Behavioral " "Found design unit 1: BinToDec7Seg-Behavioral" {  } { { "BinToDec7Seg.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec7Seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429838 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToDec7Seg " "Found entity 1: BinToDec7Seg" {  } { { "BinToDec7Seg.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintodec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintodec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToDec-Behavioral " "Found design unit 1: BinToDec-Behavioral" {  } { { "BinToDec.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429840 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToDec " "Found entity 1: BinToDec" {  } { { "BinToDec.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/binto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/binto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinTo7Seg-Behavioral " "Found design unit 1: BinTo7Seg-Behavioral" {  } { { "output_files/BinTo7Seg.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/output_files/BinTo7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429842 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinTo7Seg " "Found entity 1: BinTo7Seg" {  } { { "output_files/BinTo7Seg.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/output_files/BinTo7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487429842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487429842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Schematic " "Elaborating entity \"Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685487429905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinTo7Seg BinTo7Seg:BinTo7Seg0 " "Elaborating entity \"BinTo7Seg\" for hierarchy \"BinTo7Seg:BinTo7Seg0\"" {  } { { "Schematic.bdf" "BinTo7Seg0" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 432 1304 1488 512 "BinTo7Seg0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487429917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToDec BinToDec:BinToDec " "Elaborating entity \"BinToDec\" for hierarchy \"BinToDec:BinToDec\"" {  } { { "Schematic.bdf" "BinToDec" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 432 1000 1192 512 "BinToDec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487429918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControloMaquinaFSM ControloMaquinaFSM:ControloMaquinaFSM " "Elaborating entity \"ControloMaquinaFSM\" for hierarchy \"ControloMaquinaFSM:ControloMaquinaFSM\"" {  } { { "Schematic.bdf" "ControloMaquinaFSM" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 264 680 936 440 "ControloMaquinaFSM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487429920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_time ControloMaquinaFSM.vhd(13) " "VHDL Signal Declaration warning at ControloMaquinaFSM.vhd(13): used implicit default value for signal \"new_time\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685487429922 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_enable ControloMaquinaFSM.vhd(14) " "VHDL Signal Declaration warning at ControloMaquinaFSM.vhd(14): used implicit default value for signal \"time_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685487429922 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_value ControloMaquinaFSM.vhd(15) " "VHDL Signal Declaration warning at ControloMaquinaFSM.vhd(15): used implicit default value for signal \"time_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685487429922 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display_selec ControloMaquinaFSM.vhd(16) " "VHDL Signal Declaration warning at ControloMaquinaFSM.vhd(16): used implicit default value for signal \"display_selec\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685487429922 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR ControloMaquinaFSM.vhd(17) " "VHDL Signal Declaration warning at ControloMaquinaFSM.vhd(17): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685487429922 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_time ControloMaquinaFSM.vhd(25) " "Verilog HDL or VHDL warning at ControloMaquinaFSM.vhd(25): object \"display_time\" assigned a value but never read" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685487429922 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total_time ControloMaquinaFSM.vhd(45) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(45): signal \"total_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429923 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ControloMaquinaFSM.vhd(52) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(52): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429923 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ControloMaquinaFSM.vhd(61) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(61): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429923 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ControloMaquinaFSM.vhd(70) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(70): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429923 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_repouso ControloMaquinaFSM.vhd(78) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(78): signal \"time_repouso\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429923 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ControloMaquinaFSM.vhd(79) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(79): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429924 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ControloMaquinaFSM.vhd(88) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(88): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685487429924 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total_time ControloMaquinaFSM.vhd(38) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(38): inferring latch(es) for signal or variable \"total_time\", which holds its previous value in one or more paths through the process" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685487429924 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter ControloMaquinaFSM.vhd(38) " "VHDL Process Statement warning at ControloMaquinaFSM.vhd(38): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "ControloMaquinaFSM.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/ControloMaquinaFSM.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685487429924 "|Schematic|ControloMaquinaFSM:ControloMaquinaFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:Registro " "Elaborating entity \"Registro\" for hierarchy \"Registro:Registro\"" {  } { { "Schematic.bdf" "Registro" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 328 224 440 440 "Registro" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487429934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerTSM TimerTSM:TimerTSM " "Elaborating entity \"TimerTSM\" for hierarchy \"TimerTSM:TimerTSM\"" {  } { { "Schematic.bdf" "TimerTSM" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 192 1032 1216 336 "TimerTSM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487429936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGen PulseGen:PulseGen " "Elaborating entity \"PulseGen\" for hierarchy \"PulseGen:PulseGen\"" {  } { { "Schematic.bdf" "PulseGen" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 184 736 888 264 "PulseGen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487429937 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToDec:BinToDec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToDec:BinToDec\|Mod0\"" {  } { { "BinToDec.vhd" "Mod0" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487430213 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToDec:BinToDec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToDec:BinToDec\|Div0\"" {  } { { "BinToDec.vhd" "Div0" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487430213 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685487430213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToDec:BinToDec\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToDec:BinToDec\|lpm_divide:Mod0\"" {  } { { "BinToDec.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487430274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToDec:BinToDec\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToDec:BinToDec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430274 ""}  } { { "BinToDec.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685487430274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/lpm_divide_o9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToDec:BinToDec\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToDec:BinToDec\|lpm_divide:Div0\"" {  } { { "BinToDec.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487430469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToDec:BinToDec\|lpm_divide:Div0 " "Instantiated megafunction \"BinToDec:BinToDec\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685487430470 ""}  } { { "BinToDec.vhd" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/BinToDec.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685487430470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685487430547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487430547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 456 1488 1664 472 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 552 1488 1664 568 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 584 992 1168 600 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685487430770 "|Schematic|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685487430770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685487430777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685487430974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685487430974 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 400 48 216 416 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 400 48 216 416 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 400 48 216 416 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 400 48 216 416 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[7\] " "No output dependent on input pin \"time_repouso\[7\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[6\] " "No output dependent on input pin \"time_repouso\[6\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[5\] " "No output dependent on input pin \"time_repouso\[5\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[4\] " "No output dependent on input pin \"time_repouso\[4\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[3\] " "No output dependent on input pin \"time_repouso\[3\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[2\] " "No output dependent on input pin \"time_repouso\[2\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[1\] " "No output dependent on input pin \"time_repouso\[1\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "time_repouso\[0\] " "No output dependent on input pin \"time_repouso\[0\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 480 440 640 496 "time_repouso" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|time_repouso[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 232 -344 -176 248 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 216 -344 -176 232 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Schematic.bdf" "" { Schematic "C:/Users/Joaoa/CT/1_ano/2_semestre/LSD/ProjFinal/Schematic.bdf" { { 384 56 224 400 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685487431015 "|Schematic|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685487431015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685487431016 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685487431016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685487431016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685487431043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 23:57:11 2023 " "Processing ended: Tue May 30 23:57:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685487431043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685487431043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685487431043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685487431043 ""}
