Simulator report for Lab2
Thu Sep 17 12:54:33 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 us       ;
; Simulation Netlist Size     ; 125 nodes    ;
; Simulation Coverage         ;      79.70 % ;
; Total Number of Transitions ; 14473        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.70 % ;
; Total nodes checked                                 ; 125          ;
; Total output ports checked                          ; 133          ;
; Total output ports with complete 1/0-value coverage ; 106          ;
; Total output ports with no 1/0-value coverage       ; 19           ;
; Total output ports with no 1-value coverage         ; 22           ;
; Total output ports with no 0-value coverage         ; 24           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                             ; Output Port Name                                                                                                         ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|CLK_in                                                                                                          ; |main|CLK_in                                                                                                             ; pin_out          ;
; |main|CLK                                                                                                             ; |main|CLK                                                                                                                ; out              ;
; |main|CLK_D                                                                                                           ; |main|CLK_D                                                                                                              ; pin_out          ;
; |main|Dc[10]                                                                                                          ; |main|Dc[10]                                                                                                             ; pin_out          ;
; |main|Dc[9]                                                                                                           ; |main|Dc[9]                                                                                                              ; pin_out          ;
; |main|Dc[8]                                                                                                           ; |main|Dc[8]                                                                                                              ; pin_out          ;
; |main|Dc[7]                                                                                                           ; |main|Dc[7]                                                                                                              ; pin_out          ;
; |main|Dc[6]                                                                                                           ; |main|Dc[6]                                                                                                              ; pin_out          ;
; |main|Dc[5]                                                                                                           ; |main|Dc[5]                                                                                                              ; pin_out          ;
; |main|Dc[4]                                                                                                           ; |main|Dc[4]                                                                                                              ; pin_out          ;
; |main|Dc[3]                                                                                                           ; |main|Dc[3]                                                                                                              ; pin_out          ;
; |main|Dc[2]                                                                                                           ; |main|Dc[2]                                                                                                              ; pin_out          ;
; |main|Dc[1]                                                                                                           ; |main|Dc[1]                                                                                                              ; pin_out          ;
; |main|Block3:inst2|inst9[10]                                                                                          ; |main|Block3:inst2|inst9[10]                                                                                             ; out0             ;
; |main|Block3:inst2|inst9[9]                                                                                           ; |main|Block3:inst2|inst9[9]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[8]                                                                                           ; |main|Block3:inst2|inst9[8]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[7]                                                                                           ; |main|Block3:inst2|inst9[7]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[6]                                                                                           ; |main|Block3:inst2|inst9[6]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[5]                                                                                           ; |main|Block3:inst2|inst9[5]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[4]                                                                                           ; |main|Block3:inst2|inst9[4]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[3]                                                                                           ; |main|Block3:inst2|inst9[3]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[2]                                                                                           ; |main|Block3:inst2|inst9[2]                                                                                              ; out0             ;
; |main|Block3:inst2|inst9[1]                                                                                           ; |main|Block3:inst2|inst9[1]                                                                                              ; out0             ;
; |main|Block3:inst2|74669:inst|15                                                                                      ; |main|Block3:inst2|74669:inst|15                                                                                         ; regout           ;
; |main|Block3:inst2|74669:inst|91                                                                                      ; |main|Block3:inst2|74669:inst|91                                                                                         ; out0             ;
; |main|Block3:inst2|74669:inst|29                                                                                      ; |main|Block3:inst2|74669:inst|29                                                                                         ; regout           ;
; |main|Block3:inst2|74669:inst|118                                                                                     ; |main|Block3:inst2|74669:inst|118                                                                                        ; out0             ;
; |main|Block3:inst2|74669:inst|121                                                                                     ; |main|Block3:inst2|74669:inst|121                                                                                        ; out0             ;
; |main|Block3:inst2|74669:inst|99                                                                                      ; |main|Block3:inst2|74669:inst|99                                                                                         ; out0             ;
; |main|Block3:inst2|74669:inst|122                                                                                     ; |main|Block3:inst2|74669:inst|122                                                                                        ; out0             ;
; |main|Block3:inst2|74669:inst|125                                                                                     ; |main|Block3:inst2|74669:inst|125                                                                                        ; out0             ;
; |main|Block3:inst2|74669:inst|124                                                                                     ; |main|Block3:inst2|74669:inst|124                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|31                                                                                     ; |main|Block3:inst2|74154:inst1|31                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|30                                                                                     ; |main|Block3:inst2|74154:inst1|30                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|29                                                                                     ; |main|Block3:inst2|74154:inst1|29                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|28                                                                                     ; |main|Block3:inst2|74154:inst1|28                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|27                                                                                     ; |main|Block3:inst2|74154:inst1|27                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|26                                                                                     ; |main|Block3:inst2|74154:inst1|26                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|25                                                                                     ; |main|Block3:inst2|74154:inst1|25                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|24                                                                                     ; |main|Block3:inst2|74154:inst1|24                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|23                                                                                     ; |main|Block3:inst2|74154:inst1|23                                                                                        ; out0             ;
; |main|Block3:inst2|74154:inst1|22                                                                                     ; |main|Block3:inst2|74154:inst1|22                                                                                        ; out0             ;
; |main|Block2:inst1|inst36                                                                                             ; |main|Block2:inst1|inst36                                                                                                ; out0             ;
; |main|Block2:inst1|inst32                                                                                             ; |main|Block2:inst1|inst32                                                                                                ; out0             ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita3    ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita3       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[2]  ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]                ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[1]  ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]                ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[0]  ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]                ; regout           ;
; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int~0            ; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int~0               ; out0             ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita3   ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[3] ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]               ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[2] ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]               ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[1] ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]               ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[0] ; |main|Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]               ; regout           ;
; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int~0            ; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int~0               ; out0             ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|_~2                   ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|_~2                      ; out0             ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita3    ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_comb_bita3       ; sumout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[2]  ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]                ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[1]  ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]                ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[0]  ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]                ; regout           ;
; |main|Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|aneb_result_wire[0]  ; |main|Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|aneb_result_wire[0]     ; out0             ;
; |main|Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|data_wire[1]         ; |main|Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|data_wire[1]            ; out0             ;
; |main|Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|data_wire[0]         ; |main|Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|data_wire[0]            ; out0             ;
; |main|Lab2:inst|inst20                                                                                                ; |main|Lab2:inst|inst20                                                                                                   ; regout           ;
; |main|Lab2:inst|inst23                                                                                                ; |main|Lab2:inst|inst23                                                                                                   ; out0             ;
; |main|Lab2:inst|inst22                                                                                                ; |main|Lab2:inst|inst22                                                                                                   ; out0             ;
; |main|Lab2:inst|inst24                                                                                                ; |main|Lab2:inst|inst24                                                                                                   ; out0             ;
; |main|Lab2:inst|inst31                                                                                                ; |main|Lab2:inst|inst31                                                                                                   ; out0             ;
; |main|Lab2:inst|74669:inst|3                                                                                          ; |main|Lab2:inst|74669:inst|3                                                                                             ; regout           ;
; |main|Lab2:inst|74669:inst|8                                                                                          ; |main|Lab2:inst|74669:inst|8                                                                                             ; out0             ;
; |main|Lab2:inst|74669:inst|15                                                                                         ; |main|Lab2:inst|74669:inst|15                                                                                            ; regout           ;
; |main|Lab2:inst|74669:inst|11                                                                                         ; |main|Lab2:inst|74669:inst|11                                                                                            ; out0             ;
; |main|Lab2:inst|74669:inst|91                                                                                         ; |main|Lab2:inst|74669:inst|91                                                                                            ; out0             ;
; |main|Lab2:inst|74669:inst|29                                                                                         ; |main|Lab2:inst|74669:inst|29                                                                                            ; regout           ;
; |main|Lab2:inst|74669:inst|27                                                                                         ; |main|Lab2:inst|74669:inst|27                                                                                            ; out0             ;
; |main|Lab2:inst|74669:inst|118                                                                                        ; |main|Lab2:inst|74669:inst|118                                                                                           ; out0             ;
; |main|Lab2:inst|74669:inst|121                                                                                        ; |main|Lab2:inst|74669:inst|121                                                                                           ; out0             ;
; |main|Lab2:inst|74669:inst|50                                                                                         ; |main|Lab2:inst|74669:inst|50                                                                                            ; out0             ;
; |main|Lab2:inst|74669:inst|99                                                                                         ; |main|Lab2:inst|74669:inst|99                                                                                            ; out0             ;
; |main|Lab2:inst|74669:inst|122                                                                                        ; |main|Lab2:inst|74669:inst|122                                                                                           ; out0             ;
; |main|Lab2:inst|74669:inst|125                                                                                        ; |main|Lab2:inst|74669:inst|125                                                                                           ; out0             ;
; |main|Lab2:inst|74669:inst|124                                                                                        ; |main|Lab2:inst|74669:inst|124                                                                                           ; out0             ;
; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~0               ; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~0                  ; out0             ;
; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~1               ; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~1                  ; out0             ;
; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~2               ; |main|Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~2                  ; out0             ;
; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~0               ; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~0                  ; out0             ;
; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~1               ; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~1                  ; out0             ;
; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~2               ; |main|Block2:inst1|lpm_compare1:inst35|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|op_1~2                  ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                          ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |main|Dc[15]                                                                                                         ; |main|Dc[15]                                                                                              ; pin_out          ;
; |main|Dc[14]                                                                                                         ; |main|Dc[14]                                                                                              ; pin_out          ;
; |main|Dc[13]                                                                                                         ; |main|Dc[13]                                                                                              ; pin_out          ;
; |main|Dc[12]                                                                                                         ; |main|Dc[12]                                                                                              ; pin_out          ;
; |main|Dc[11]                                                                                                         ; |main|Dc[11]                                                                                              ; pin_out          ;
; |main|mod[1]                                                                                                         ; |main|mod[1]                                                                                              ; out              ;
; |main|mod[0]                                                                                                         ; |main|mod[0]                                                                                              ; out              ;
; |main|Block3:inst2|inst9[15]                                                                                         ; |main|Block3:inst2|inst9[15]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[14]                                                                                         ; |main|Block3:inst2|inst9[14]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[13]                                                                                         ; |main|Block3:inst2|inst9[13]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[12]                                                                                         ; |main|Block3:inst2|inst9[12]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[11]                                                                                         ; |main|Block3:inst2|inst9[11]                                                                              ; out0             ;
; |main|Block3:inst2|inst7                                                                                             ; |main|Block3:inst2|inst7                                                                                  ; out0             ;
; |main|Block3:inst2|74154:inst1|32                                                                                    ; |main|Block3:inst2|74154:inst1|32                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|20                                                                                    ; |main|Block3:inst2|74154:inst1|20                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|19                                                                                    ; |main|Block3:inst2|74154:inst1|19                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|18                                                                                    ; |main|Block3:inst2|74154:inst1|18                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|17                                                                                    ; |main|Block3:inst2|74154:inst1|17                                                                         ; out0             ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[3] ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[3] ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; regout           ;
; |main|Lab2:inst|74669:inst|49                                                                                        ; |main|Lab2:inst|74669:inst|49                                                                             ; regout           ;
; |main|Lab2:inst|74669:inst|100                                                                                       ; |main|Lab2:inst|74669:inst|100                                                                            ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                          ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |main|Dc[15]                                                                                                         ; |main|Dc[15]                                                                                              ; pin_out          ;
; |main|Dc[14]                                                                                                         ; |main|Dc[14]                                                                                              ; pin_out          ;
; |main|Dc[13]                                                                                                         ; |main|Dc[13]                                                                                              ; pin_out          ;
; |main|Dc[12]                                                                                                         ; |main|Dc[12]                                                                                              ; pin_out          ;
; |main|Dc[0]                                                                                                          ; |main|Dc[0]                                                                                               ; pin_out          ;
; |main|mod[1]                                                                                                         ; |main|mod[1]                                                                                              ; out              ;
; |main|mod[0]                                                                                                         ; |main|mod[0]                                                                                              ; out              ;
; |main|Block3:inst2|inst9[15]                                                                                         ; |main|Block3:inst2|inst9[15]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[14]                                                                                         ; |main|Block3:inst2|inst9[14]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[13]                                                                                         ; |main|Block3:inst2|inst9[13]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[12]                                                                                         ; |main|Block3:inst2|inst9[12]                                                                              ; out0             ;
; |main|Block3:inst2|inst9[0]                                                                                          ; |main|Block3:inst2|inst9[0]                                                                               ; out0             ;
; |main|Block3:inst2|inst7                                                                                             ; |main|Block3:inst2|inst7                                                                                  ; out0             ;
; |main|Block3:inst2|74669:inst|49                                                                                     ; |main|Block3:inst2|74669:inst|49                                                                          ; regout           ;
; |main|Block3:inst2|74669:inst|100                                                                                    ; |main|Block3:inst2|74669:inst|100                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|21                                                                                    ; |main|Block3:inst2|74154:inst1|21                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|20                                                                                    ; |main|Block3:inst2|74154:inst1|20                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|19                                                                                    ; |main|Block3:inst2|74154:inst1|19                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|18                                                                                    ; |main|Block3:inst2|74154:inst1|18                                                                         ; out0             ;
; |main|Block3:inst2|74154:inst1|17                                                                                    ; |main|Block3:inst2|74154:inst1|17                                                                         ; out0             ;
; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[3] ; |main|Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; regout           ;
; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|counter_reg_bit1a[3] ; |main|Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; regout           ;
; |main|Lab2:inst|74669:inst|49                                                                                        ; |main|Lab2:inst|74669:inst|49                                                                             ; regout           ;
; |main|Lab2:inst|74669:inst|100                                                                                       ; |main|Lab2:inst|74669:inst|100                                                                            ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 17 12:54:33 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Info: Using vector source file "D:/5 sem/SiFO/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called Lab2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 75.0 ns on register "|main|Lab2:inst|inst20"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      79.70 %
Info: Number of transitions in simulation is 14473
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Thu Sep 17 12:54:33 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


