

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1031_2'
================================================================
* Date:           Tue Jun 18 12:24:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.776 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      129|  10.000 ns|  0.645 us|    2|  129|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_1031_2  |        0|      127|         1|          1|          1|  0 ~ 127|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ci = alloca i32 1"   --->   Operation 4 'alloca' 'ci' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cmp13_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp13_i"   --->   Operation 5 'read' 'cmp13_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_jinfo_num_components_load_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %p_jinfo_num_components_load"   --->   Operation 6 'read' 'p_jinfo_num_components_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %ci"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ci_load = load i7 %ci" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 9 'load' 'ci_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln1031 = icmp_ult  i7 %ci_load, i7 %p_jinfo_num_components_load_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 10 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%add_ln1031 = add i7 %ci_load, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 11 'add' 'add_ln1031' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%br_ln1031 = br i1 %icmp_ln1031, void %for.end.loopexit.i.loopexit.exitStub, void %for.body7.i.split" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 12 'br' 'br_ln1031' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln1010 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 13 'specpipeline' 'specpipeline_ln1010' <Predicate = (icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1010 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 63" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1010->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln1010' <Predicate = (icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln1031 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 15 'specloopname' 'specloopname_ln1031' <Predicate = (icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%br_ln1036 = br i1 %cmp13_i_read, void %for.inc.i21, void %for.end.loopexit.i.loopexit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1036->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 16 'br' 'br_ln1036' <Predicate = (icmp_ln1031)> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln1031 = store i7 %add_ln1031, i7 %ci" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 17 'store' 'store_ln1031' <Predicate = (icmp_ln1031 & !cmp13_i_read)> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1031 = br void %for.body7.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188]   --->   Operation 18 'br' 'br_ln1031' <Predicate = (icmp_ln1031 & !cmp13_i_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body7.i, i1 0, void %for.body7.i.split"   --->   Operation 19 'phi' 'merge' <Predicate = (cmp13_i_read) | (!icmp_ln1031)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (cmp13_i_read) | (!icmp_ln1031)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.776ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'ci' [6]  (0.460 ns)
	'load' operation 7 bit ('ci_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188) on local variable 'ci' [9]  (0.000 ns)
	'add' operation 7 bit ('add_ln1031', benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188) [11]  (0.856 ns)
	'store' operation 0 bit ('store_ln1031', benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188) of variable 'add_ln1031', benchmarks/chstone/jpeg/src/jpeg_decode.c:1031->benchmarks/chstone/jpeg/src/jpeg_decode.c:1188 on local variable 'ci' [19]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
