/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  reg [3:0] _03_;
  reg [8:0] _04_;
  wire [12:0] _05_;
  reg [9:0] _06_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [26:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [13:0] celloutsig_0_41z;
  wire celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [10:0] celloutsig_0_73z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[83]);
  assign celloutsig_0_16z = ~(celloutsig_0_3z & celloutsig_0_6z);
  assign celloutsig_0_27z = ~(celloutsig_0_5z[1] & celloutsig_0_11z[4]);
  assign celloutsig_0_55z = ~(celloutsig_0_13z | celloutsig_0_51z);
  assign celloutsig_0_72z = ~(celloutsig_0_18z[14] | celloutsig_0_11z[8]);
  assign celloutsig_1_4z = ~(in_data[146] | celloutsig_1_3z);
  assign celloutsig_0_31z = ~celloutsig_0_3z;
  assign celloutsig_1_14z = ~celloutsig_1_5z;
  assign celloutsig_0_13z = ~celloutsig_0_11z[1];
  assign celloutsig_0_12z = _01_ | celloutsig_0_7z[3];
  assign celloutsig_0_30z = celloutsig_0_14z[7] | celloutsig_0_27z;
  reg [17:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 18'h00000;
    else _18_ <= in_data[66:49];
  assign { _02_[17:15], _01_, _02_[13:0] } = _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_2z[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z };
  reg [12:0] _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 13'h0000;
    else _21_ <= { _04_[7], celloutsig_0_14z, celloutsig_0_6z };
  assign { _05_[12:3], _00_, _05_[1:0] } = _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 10'h000;
    else _06_ <= { celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_73z = { in_data[84:81], celloutsig_0_5z, celloutsig_0_3z } & { celloutsig_0_21z[7], celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_63z, celloutsig_0_0z, celloutsig_0_39z, celloutsig_0_16z, celloutsig_0_55z };
  assign celloutsig_0_20z = celloutsig_0_18z[26:23] & { celloutsig_0_2z[2], celloutsig_0_2z };
  assign celloutsig_0_35z = { celloutsig_0_32z[0], celloutsig_0_2z, celloutsig_0_24z } == { celloutsig_0_7z[5:2], celloutsig_0_12z };
  assign celloutsig_0_25z = celloutsig_0_2z == { celloutsig_0_18z[1:0], celloutsig_0_16z };
  assign celloutsig_1_7z = { in_data[181:176], celloutsig_1_4z } >= { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_9z[3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, _03_, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_0z } >= { in_data[159:150], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_14z } >= { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_22z = { celloutsig_0_5z[5:1], celloutsig_0_12z, celloutsig_0_0z } >= { _02_[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[42:36] > in_data[47:41];
  assign celloutsig_0_8z = { _02_[15], _01_, _02_[13:9] } > celloutsig_0_7z[7:1];
  assign celloutsig_0_3z = ! { in_data[57:51], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_37z = ! _05_[8:6];
  assign celloutsig_0_38z = ! { celloutsig_0_14z[6:3], celloutsig_0_14z };
  assign celloutsig_0_6z = ! { in_data[18:10], celloutsig_0_1z };
  assign celloutsig_1_1z = ! { in_data[170:162], celloutsig_1_0z };
  assign celloutsig_1_11z = ! { _03_[3:2], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_51z = { celloutsig_0_7z[10], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_0z } || celloutsig_0_21z[6:0];
  assign celloutsig_0_63z = celloutsig_0_21z || { celloutsig_0_41z[9:6], celloutsig_0_40z, celloutsig_0_51z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[175:167] || in_data[150:142];
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_12z } || celloutsig_1_9z[3:0];
  assign celloutsig_1_18z = celloutsig_1_15z[11:2] || { celloutsig_1_15z[9:3], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_2z } || { celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_5z = { _02_[13:11], celloutsig_0_2z } % { 1'h1, _02_[5:1] };
  assign celloutsig_0_9z = celloutsig_0_5z[4:2] % { 1'h1, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z[12:3], celloutsig_0_1z } % { 1'h1, celloutsig_0_11z[6:1], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_26z = { _06_[8:6], celloutsig_0_11z } % { 1'h1, celloutsig_0_21z[6:4], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_29z = { in_data[34:31], celloutsig_0_20z } % { 1'h1, celloutsig_0_26z[7:1] };
  assign celloutsig_0_32z = { in_data[16:15], celloutsig_0_29z } * { _02_[17:15], _01_, _02_[13:8] };
  assign celloutsig_0_7z = in_data[92:80] * { in_data[40:31], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_0z } * { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_7z, _03_, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } * { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_41z = - { celloutsig_0_3z, celloutsig_0_1z, _04_, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_22z, _04_, celloutsig_0_8z, celloutsig_0_17z } !== { celloutsig_0_29z[7:6], celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_35z };
  assign celloutsig_0_39z = { celloutsig_0_5z[5:2], celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_31z } !== { celloutsig_0_17z[3:1], celloutsig_0_37z, _06_ };
  assign celloutsig_1_5z = { in_data[131:126], celloutsig_1_3z } !== { in_data[109:105], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[142:140] };
  assign celloutsig_1_3z = | { celloutsig_1_1z, in_data[142:140], in_data[110:103] };
  assign celloutsig_0_11z = { celloutsig_0_5z[3:2], celloutsig_0_0z, celloutsig_0_5z } >> { celloutsig_0_7z[8:1], celloutsig_0_6z };
  assign celloutsig_0_33z = celloutsig_0_5z[5:2] - celloutsig_0_32z[3:0];
  assign celloutsig_1_9z = { _03_[3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } - { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_17z = { celloutsig_0_11z[5:3], celloutsig_0_3z } - { _04_[0], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_18z = { _02_[16:15], _01_, _02_[13:8], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z } - { in_data[89:65], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_7z[12:4] - in_data[51:43];
  assign celloutsig_0_40z = ~((celloutsig_0_37z & celloutsig_0_9z[2]) | (celloutsig_0_36z & celloutsig_0_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_1z) | (in_data[153] & celloutsig_1_4z));
  assign celloutsig_1_10z = ~((_03_[1] & celloutsig_1_1z) | (celloutsig_1_3z & celloutsig_1_5z));
  assign celloutsig_1_17z = ~((_03_[3] & celloutsig_1_14z) | (celloutsig_1_2z & celloutsig_1_3z));
  assign celloutsig_0_24z = ~((celloutsig_0_13z & celloutsig_0_7z[4]) | (_01_ & celloutsig_0_8z));
  assign _02_[14] = _01_;
  assign _05_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
