- ğŸ‘‹ Hi, Iâ€™m @duyf09
- ğŸ‘€ Iâ€™m interested in hardware design using Xilinx FPGA
- ğŸŒ± Iâ€™m currently learning verilog and Zynq Soc programmming
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
duyf09/duyf09 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
