-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity to_double is
port (
    p_x_V_0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_0_ap_vld : OUT STD_LOGIC;
    p_y_V_0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_0_ap_vld : OUT STD_LOGIC;
    p_z_V_0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_0_ap_vld : OUT STD_LOGIC;
    p_vx_V_0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_0_ap_vld : OUT STD_LOGIC;
    p_vy_V_0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_0_ap_vld : OUT STD_LOGIC;
    p_vz_V_0 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_0_ap_vld : OUT STD_LOGIC;
    p_x_V_1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_1_ap_vld : OUT STD_LOGIC;
    p_y_V_1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_1_ap_vld : OUT STD_LOGIC;
    p_z_V_1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_1_ap_vld : OUT STD_LOGIC;
    p_vx_V_1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_1_ap_vld : OUT STD_LOGIC;
    p_vy_V_1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_1_ap_vld : OUT STD_LOGIC;
    p_vz_V_1 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_1_ap_vld : OUT STD_LOGIC;
    p_x_V_2 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_2_ap_vld : OUT STD_LOGIC;
    p_y_V_2 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_2_ap_vld : OUT STD_LOGIC;
    p_z_V_2 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_2_ap_vld : OUT STD_LOGIC;
    p_vx_V_2 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_2_ap_vld : OUT STD_LOGIC;
    p_vy_V_2 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_2_ap_vld : OUT STD_LOGIC;
    p_vz_V_2 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_2_ap_vld : OUT STD_LOGIC;
    p_x_V_3 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_3_ap_vld : OUT STD_LOGIC;
    p_y_V_3 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_3_ap_vld : OUT STD_LOGIC;
    p_z_V_3 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_3_ap_vld : OUT STD_LOGIC;
    p_vx_V_3 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_3_ap_vld : OUT STD_LOGIC;
    p_vy_V_3 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_3_ap_vld : OUT STD_LOGIC;
    p_vz_V_3 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_3_ap_vld : OUT STD_LOGIC;
    p_x_V_4 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_4_ap_vld : OUT STD_LOGIC;
    p_y_V_4 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_4_ap_vld : OUT STD_LOGIC;
    p_z_V_4 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_4_ap_vld : OUT STD_LOGIC;
    p_vx_V_4 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_4_ap_vld : OUT STD_LOGIC;
    p_vy_V_4 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_4_ap_vld : OUT STD_LOGIC;
    p_vz_V_4 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_4_ap_vld : OUT STD_LOGIC;
    p_x_V_5 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_5_ap_vld : OUT STD_LOGIC;
    p_y_V_5 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_5_ap_vld : OUT STD_LOGIC;
    p_z_V_5 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_5_ap_vld : OUT STD_LOGIC;
    p_vx_V_5 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_5_ap_vld : OUT STD_LOGIC;
    p_vy_V_5 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_5_ap_vld : OUT STD_LOGIC;
    p_vz_V_5 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_5_ap_vld : OUT STD_LOGIC;
    p_x_V_6 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_6_ap_vld : OUT STD_LOGIC;
    p_y_V_6 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_6_ap_vld : OUT STD_LOGIC;
    p_z_V_6 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_6_ap_vld : OUT STD_LOGIC;
    p_vx_V_6 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_6_ap_vld : OUT STD_LOGIC;
    p_vy_V_6 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_6_ap_vld : OUT STD_LOGIC;
    p_vz_V_6 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_6_ap_vld : OUT STD_LOGIC;
    p_x_V_7 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_7_ap_vld : OUT STD_LOGIC;
    p_y_V_7 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_7_ap_vld : OUT STD_LOGIC;
    p_z_V_7 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_7_ap_vld : OUT STD_LOGIC;
    p_vx_V_7 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_7_ap_vld : OUT STD_LOGIC;
    p_vy_V_7 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_7_ap_vld : OUT STD_LOGIC;
    p_vz_V_7 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_7_ap_vld : OUT STD_LOGIC;
    p_x_V_8 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_x_V_8_ap_vld : OUT STD_LOGIC;
    p_y_V_8 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_y_V_8_ap_vld : OUT STD_LOGIC;
    p_z_V_8 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_z_V_8_ap_vld : OUT STD_LOGIC;
    p_vx_V_8 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vx_V_8_ap_vld : OUT STD_LOGIC;
    p_vy_V_8 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vy_V_8_ap_vld : OUT STD_LOGIC;
    p_vz_V_8 : OUT STD_LOGIC_VECTOR (26 downto 0);
    p_vz_V_8_ap_vld : OUT STD_LOGIC );
end;


architecture behav of to_double is 
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';



begin



    p_vx_V_0 <= ap_const_lv27_0;
    p_vx_V_0_ap_vld <= ap_const_logic_1;
    p_vx_V_1 <= ap_const_lv27_0;
    p_vx_V_1_ap_vld <= ap_const_logic_1;
    p_vx_V_2 <= ap_const_lv27_0;
    p_vx_V_2_ap_vld <= ap_const_logic_1;
    p_vx_V_3 <= ap_const_lv27_0;
    p_vx_V_3_ap_vld <= ap_const_logic_1;
    p_vx_V_4 <= ap_const_lv27_0;
    p_vx_V_4_ap_vld <= ap_const_logic_1;
    p_vx_V_5 <= ap_const_lv27_0;
    p_vx_V_5_ap_vld <= ap_const_logic_1;
    p_vx_V_6 <= ap_const_lv27_0;
    p_vx_V_6_ap_vld <= ap_const_logic_1;
    p_vx_V_7 <= ap_const_lv27_0;
    p_vx_V_7_ap_vld <= ap_const_logic_1;
    p_vx_V_8 <= ap_const_lv27_0;
    p_vx_V_8_ap_vld <= ap_const_logic_1;
    p_vy_V_0 <= ap_const_lv27_0;
    p_vy_V_0_ap_vld <= ap_const_logic_1;
    p_vy_V_1 <= ap_const_lv27_0;
    p_vy_V_1_ap_vld <= ap_const_logic_1;
    p_vy_V_2 <= ap_const_lv27_0;
    p_vy_V_2_ap_vld <= ap_const_logic_1;
    p_vy_V_3 <= ap_const_lv27_0;
    p_vy_V_3_ap_vld <= ap_const_logic_1;
    p_vy_V_4 <= ap_const_lv27_0;
    p_vy_V_4_ap_vld <= ap_const_logic_1;
    p_vy_V_5 <= ap_const_lv27_0;
    p_vy_V_5_ap_vld <= ap_const_logic_1;
    p_vy_V_6 <= ap_const_lv27_0;
    p_vy_V_6_ap_vld <= ap_const_logic_1;
    p_vy_V_7 <= ap_const_lv27_0;
    p_vy_V_7_ap_vld <= ap_const_logic_1;
    p_vy_V_8 <= ap_const_lv27_0;
    p_vy_V_8_ap_vld <= ap_const_logic_1;
    p_vz_V_0 <= ap_const_lv27_0;
    p_vz_V_0_ap_vld <= ap_const_logic_1;
    p_vz_V_1 <= ap_const_lv27_0;
    p_vz_V_1_ap_vld <= ap_const_logic_1;
    p_vz_V_2 <= ap_const_lv27_0;
    p_vz_V_2_ap_vld <= ap_const_logic_1;
    p_vz_V_3 <= ap_const_lv27_0;
    p_vz_V_3_ap_vld <= ap_const_logic_1;
    p_vz_V_4 <= ap_const_lv27_0;
    p_vz_V_4_ap_vld <= ap_const_logic_1;
    p_vz_V_5 <= ap_const_lv27_0;
    p_vz_V_5_ap_vld <= ap_const_logic_1;
    p_vz_V_6 <= ap_const_lv27_0;
    p_vz_V_6_ap_vld <= ap_const_logic_1;
    p_vz_V_7 <= ap_const_lv27_0;
    p_vz_V_7_ap_vld <= ap_const_logic_1;
    p_vz_V_8 <= ap_const_lv27_0;
    p_vz_V_8_ap_vld <= ap_const_logic_1;
    p_x_V_0 <= ap_const_lv27_0;
    p_x_V_0_ap_vld <= ap_const_logic_1;
    p_x_V_1 <= ap_const_lv27_0;
    p_x_V_1_ap_vld <= ap_const_logic_1;
    p_x_V_2 <= ap_const_lv27_0;
    p_x_V_2_ap_vld <= ap_const_logic_1;
    p_x_V_3 <= ap_const_lv27_0;
    p_x_V_3_ap_vld <= ap_const_logic_1;
    p_x_V_4 <= ap_const_lv27_0;
    p_x_V_4_ap_vld <= ap_const_logic_1;
    p_x_V_5 <= ap_const_lv27_0;
    p_x_V_5_ap_vld <= ap_const_logic_1;
    p_x_V_6 <= ap_const_lv27_0;
    p_x_V_6_ap_vld <= ap_const_logic_1;
    p_x_V_7 <= ap_const_lv27_0;
    p_x_V_7_ap_vld <= ap_const_logic_1;
    p_x_V_8 <= ap_const_lv27_0;
    p_x_V_8_ap_vld <= ap_const_logic_1;
    p_y_V_0 <= ap_const_lv27_0;
    p_y_V_0_ap_vld <= ap_const_logic_1;
    p_y_V_1 <= ap_const_lv27_0;
    p_y_V_1_ap_vld <= ap_const_logic_1;
    p_y_V_2 <= ap_const_lv27_0;
    p_y_V_2_ap_vld <= ap_const_logic_1;
    p_y_V_3 <= ap_const_lv27_0;
    p_y_V_3_ap_vld <= ap_const_logic_1;
    p_y_V_4 <= ap_const_lv27_0;
    p_y_V_4_ap_vld <= ap_const_logic_1;
    p_y_V_5 <= ap_const_lv27_0;
    p_y_V_5_ap_vld <= ap_const_logic_1;
    p_y_V_6 <= ap_const_lv27_0;
    p_y_V_6_ap_vld <= ap_const_logic_1;
    p_y_V_7 <= ap_const_lv27_0;
    p_y_V_7_ap_vld <= ap_const_logic_1;
    p_y_V_8 <= ap_const_lv27_0;
    p_y_V_8_ap_vld <= ap_const_logic_1;
    p_z_V_0 <= ap_const_lv27_0;
    p_z_V_0_ap_vld <= ap_const_logic_1;
    p_z_V_1 <= ap_const_lv27_0;
    p_z_V_1_ap_vld <= ap_const_logic_1;
    p_z_V_2 <= ap_const_lv27_0;
    p_z_V_2_ap_vld <= ap_const_logic_1;
    p_z_V_3 <= ap_const_lv27_0;
    p_z_V_3_ap_vld <= ap_const_logic_1;
    p_z_V_4 <= ap_const_lv27_0;
    p_z_V_4_ap_vld <= ap_const_logic_1;
    p_z_V_5 <= ap_const_lv27_0;
    p_z_V_5_ap_vld <= ap_const_logic_1;
    p_z_V_6 <= ap_const_lv27_0;
    p_z_V_6_ap_vld <= ap_const_logic_1;
    p_z_V_7 <= ap_const_lv27_0;
    p_z_V_7_ap_vld <= ap_const_logic_1;
    p_z_V_8 <= ap_const_lv27_0;
    p_z_V_8_ap_vld <= ap_const_logic_1;
end behav;
