{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693848234501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693848234501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 14:23:54 2023 " "Processing started: Mon Sep  4 14:23:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693848234501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848234501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848234501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693848234782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693848234783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11communication.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11Communication " "Found entity 1: DHT11Communication" {  } { { "DHT11Communication.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/DHT11Communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(58) " "Verilog HDL information at uart_rx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_rx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693848242483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 TriState " "Found entity 1: TriState" {  } { { "TriState.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/TriState.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242488 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DHT11_teste.v " "Can't analyze file -- file DHT11_teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693848242491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexaosensor.v 1 1 " "Found 1 design units, including 1 entities, in source file conexaosensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 conexaoSensor " "Found entity 1: conexaoSensor" {  } { { "conexaoSensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/conexaoSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693848242493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "request_command FPGAImplementation.v(46) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(46): created implicit net for \"request_command\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "request_address FPGAImplementation.v(50) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(50): created implicit net for \"request_address\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "response_command FPGAImplementation.v(52) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(52): created implicit net for \"response_command\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "response_value FPGAImplementation.v(52) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(52): created implicit net for \"response_value\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hold conexaoSensor.v(14) " "Verilog HDL Implicit Net warning at conexaoSensor.v(14): created implicit net for \"hold\"" {  } { { "conexaoSensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/conexaoSensor.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error conexaoSensor.v(14) " "Verilog HDL Implicit Net warning at conexaoSensor.v(14): created implicit net for \"error\"" {  } { { "conexaoSensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/conexaoSensor.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242493 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(39) " "Verilog HDL Instantiation warning at FPGAImplementation.v(39): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693848242497 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "conexaoSensor.v(14) " "Verilog HDL Instantiation warning at conexaoSensor.v(14): instance has no name" {  } { { "conexaoSensor.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/conexaoSensor.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693848242498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(54) " "Verilog HDL Instantiation warning at FPGAImplementation.v(54): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693848242498 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FPGAImplementation.v(60) " "Verilog HDL Instantiation warning at FPGAImplementation.v(60): instance has no name" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1693848242498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAImplementation " "Elaborating entity \"FPGAImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693848242541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FPGAImplementation.v(46) " "Verilog HDL assignment warning at FPGAImplementation.v(46): truncated value with size 8 to match size of target (1)" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242541 "|FPGAImplementation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 FPGAImplementation.v(50) " "Verilog HDL assignment warning at FPGAImplementation.v(50): truncated value with size 8 to match size of target (1)" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242541 "|FPGAImplementation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:comb_3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:comb_3\"" {  } { { "FPGAImplementation.v" "comb_3" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(143) " "Verilog HDL assignment warning at uart_rx.v(143): truncated value with size 32 to match size of target (13)" {  } { { "uart_rx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_rx.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242543 "|FPGAImplementation|uart_rx:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conexaoSensor conexaoSensor:inst " "Elaborating entity \"conexaoSensor\" for hierarchy \"conexaoSensor:inst\"" {  } { { "FPGAImplementation.v" "inst" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11Communication conexaoSensor:inst\|DHT11Communication:comb_3 " "Elaborating entity \"DHT11Communication\" for hierarchy \"conexaoSensor:inst\|DHT11Communication:comb_3\"" {  } { { "conexaoSensor.v" "comb_3" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/conexaoSensor.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "checksum DHT11Communication.v(22) " "Verilog HDL or VHDL warning at DHT11Communication.v(22): object \"checksum\" assigned a value but never read" {  } { { "DHT11Communication.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/DHT11Communication.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693848242545 "|FPGAImplementation|conexaoSensor:inst|DHT11Communication:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_reg DHT11Communication.v(24) " "Verilog HDL or VHDL warning at DHT11Communication.v(24): object \"debug_reg\" assigned a value but never read" {  } { { "DHT11Communication.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/DHT11Communication.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693848242546 "|FPGAImplementation|conexaoSensor:inst|DHT11Communication:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriState conexaoSensor:inst\|DHT11Communication:comb_3\|TriState:TS0 " "Elaborating entity \"TriState\" for hierarchy \"conexaoSensor:inst\|DHT11Communication:comb_3\|TriState:TS0\"" {  } { { "DHT11Communication.v" "TS0" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/DHT11Communication.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_6 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_6\"" {  } { { "FPGAImplementation.v" "comb_6" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242577 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.v(10) " "Verilog HDL Always Construct warning at decoder.v(10): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.v(10) " "Inferred latch for \"display\[0\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.v(10) " "Inferred latch for \"display\[1\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.v(10) " "Inferred latch for \"display\[2\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.v(10) " "Inferred latch for \"display\[3\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.v(10) " "Inferred latch for \"display\[4\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.v(10) " "Inferred latch for \"display\[5\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242578 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.v(10) " "Inferred latch for \"display\[6\]\" at decoder.v(10)" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848242579 "|FPGAImplementation|decoder:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:comb_8 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:comb_8\"" {  } { { "FPGAImplementation.v" "comb_8" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848242579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242580 "|FPGAImplementation|uart_tx:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242581 "|FPGAImplementation|uart_tx:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(125) " "Verilog HDL assignment warning at uart_tx.v(125): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_tx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242581 "|FPGAImplementation|uart_tx:comb_23"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(146) " "Verilog HDL assignment warning at uart_tx.v(146): truncated value with size 32 to match size of target (13)" {  } { { "uart_tx.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/uart_tx.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693848242581 "|FPGAImplementation|uart_tx:comb_23"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_6\|display\[1\] " "LATCH primitive \"decoder:comb_6\|display\[1\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693848242670 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_6\|display\[0\] " "LATCH primitive \"decoder:comb_6\|display\[0\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693848242671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_6\|display\[4\] " "LATCH primitive \"decoder:comb_6\|display\[4\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693848242671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_6\|display\[5\] " "LATCH primitive \"decoder:comb_6\|display\[5\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693848242671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_6\|display\[6\] " "LATCH primitive \"decoder:comb_6\|display\[6\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693848242671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:comb_6\|display\[2\] " "LATCH primitive \"decoder:comb_6\|display\[2\]\" is permanently disabled" {  } { { "decoder.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/decoder.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1693848242671 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693848243080 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "conexaoSensor:inst\|DHT11Communication:comb_3\|TriState:TS0\|read conexaoSensor:inst\|DHT11Communication:comb_3\|always0 " "Converted the fan-out from the tri-state buffer \"conexaoSensor:inst\|DHT11Communication:comb_3\|TriState:TS0\|read\" to the node \"conexaoSensor:inst\|DHT11Communication:comb_3\|always0\" into an OR gate" {  } { { "TriState.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/TriState.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1693848243086 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1693848243086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] GND " "Pin \"display\[4\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] GND " "Pin \"display\[5\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693848243201 "|FPGAImplementation|display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693848243201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693848243267 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1693848243768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/output_files/FPGAImplementation.map.smsg " "Generated suppressed messages file C:/Users/LESS/Documents/GitHub/interface-entrada-saida/fpgaImplementation/output_files/FPGAImplementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848243801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693848243903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693848243903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693848243961 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693848243961 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1693848243961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693848243961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693848243961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693848243980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 14:24:03 2023 " "Processing ended: Mon Sep  4 14:24:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693848243980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693848243980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693848243980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693848243980 ""}
