/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [20:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_28z[4] ? celloutsig_0_19z[0] : celloutsig_0_14z[2];
  assign celloutsig_1_18z = ~(celloutsig_1_15z[10] & celloutsig_1_4z);
  assign celloutsig_0_0z = !(in_data[24] ? in_data[10] : in_data[6]);
  assign celloutsig_0_35z = !(celloutsig_0_28z[6] ? celloutsig_0_24z : celloutsig_0_28z[3]);
  assign celloutsig_0_9z = !(celloutsig_0_5z ? in_data[27] : in_data[44]);
  assign celloutsig_0_11z = ~((celloutsig_0_2z[11] | celloutsig_0_1z) & celloutsig_0_4z[4]);
  assign celloutsig_1_11z = ~(celloutsig_1_8z[9] ^ in_data[164]);
  reg [3:0] _10_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 4'h0;
    else _10_ <= { in_data[187:185], celloutsig_1_4z };
  assign { _01_[3:1], _00_ } = _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_0_2z[3], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_2z[3:0] === { celloutsig_0_4z[2:0], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[43:35] > { in_data[20:13], celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[3:1] <= celloutsig_1_2z[2:0];
  assign celloutsig_1_4z = ! in_data[166:164];
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_6z, 1'h1 } % { 1'h1, celloutsig_1_6z[3:0], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_3z = celloutsig_0_2z[11:5] !== { in_data[22:20], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[121:110] !== in_data[144:133];
  assign celloutsig_1_2z = celloutsig_1_1z | in_data[115:111];
  assign celloutsig_0_12z = { celloutsig_0_4z[3:2], celloutsig_0_1z, celloutsig_0_1z } | { celloutsig_0_6z[6:4], celloutsig_0_0z };
  assign celloutsig_0_19z = in_data[53:33] | { celloutsig_0_2z[9:3], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_25z = { in_data[55:52], celloutsig_0_0z } | { celloutsig_0_8z[2:0], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_13z = | celloutsig_0_12z;
  assign celloutsig_1_9z = ~^ { celloutsig_1_8z[10:3], celloutsig_1_4z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_12z[2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_1_19z = celloutsig_1_2z[4:2] >> { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[9:4], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_2z[9:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_2z[5:1] >> celloutsig_0_2z[12:8];
  assign celloutsig_1_8z = { in_data[119:111], celloutsig_1_2z } <<< { celloutsig_1_2z[2:0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_6z = { _01_[2], _01_[3:1], _00_ } - { in_data[161:158], celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[86:76], celloutsig_0_0z, celloutsig_0_1z } - { in_data[11:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[165:162], celloutsig_1_0z } ~^ in_data[106:102];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } ~^ celloutsig_0_2z[9:5];
  assign celloutsig_0_7z = in_data[31:25] ~^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_8z[4:2], celloutsig_0_11z } ~^ in_data[72:69];
  assign celloutsig_0_28z = { celloutsig_0_25z[4:3], celloutsig_0_7z } ~^ celloutsig_0_6z[8:0];
  assign celloutsig_0_36z = ~((celloutsig_0_12z[0] & _02_[0]) | celloutsig_0_30z);
  assign celloutsig_0_16z = ~((in_data[87] & celloutsig_0_8z[4]) | celloutsig_0_7z[0]);
  assign celloutsig_0_24z = ~((celloutsig_0_6z[5] & celloutsig_0_1z) | celloutsig_0_2z[12]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
