Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 18:29:31 2023
| Host         : Dell-G5-SE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      3 |            4 |
|      4 |            3 |
|      6 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------+---------------------------------------+------------------+----------------+
|        Clock Signal       |                   Enable Signal                  |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------------+---------------------------------------+------------------+----------------+
|  PC_0/D_FF1/Q_reg[3]_0    |                                                  | PC_0/D_FF2/Q_reg[3]_0                 |                1 |              1 |
|  PC_0/D_FF2/E[0]          |                                                  | PC_0/D_FF1/Q_reg[1][0]                |                1 |              1 |
|  PC_0/D_FF1/Q_reg_1       |                                                  | RegBank_A/Reg_2/Q_reg[0]              |                1 |              1 |
|  PC_0/D_FF1/Q_reg[1][0]   |                                                  |                                       |                2 |              2 |
|  PC_0/Slow_Clk0/Q_reg     |                                                  |                                       |                1 |              3 |
|  PC_0/D_FF2/E[0]          |                                                  |                                       |                1 |              3 |
|  PC_0/D_FF1/Q_reg[3]_1[0] |                                                  |                                       |                1 |              3 |
|  RegBank_A/Reg_2/Q_reg[0] |                                                  |                                       |                1 |              3 |
|  RegBank_A/SlowClock/CLK  | PC_0/D_FF0/Q_reg[3][0]                           | Reset_IBUF                            |                2 |              4 |
|  RegBank_A/SlowClock/CLK  | RegBank_A/Decoder3to8/Decoder_2_to_4_0/RegEnS[0] | Reset_IBUF                            |                2 |              4 |
|  RegBank_A/SlowClock/CLK  | RegBank_A/Decoder3to8/Decoder_2_to_4_0/RegEnS[1] | Reset_IBUF                            |                1 |              4 |
|  Clk_IBUF_BUFG            |                                                  |                                       |                4 |              6 |
|  Clk_IBUF_BUFG            |                                                  | PC_0/Slow_Clk0/count[31]_i_1__0_n_0   |                8 |             31 |
|  Clk_IBUF_BUFG            |                                                  | RegBank_A/SlowClock/count[31]_i_1_n_0 |                8 |             31 |
+---------------------------+--------------------------------------------------+---------------------------------------+------------------+----------------+


