{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479365733362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479365733362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 01:55:33 2016 " "Processing started: Thu Nov 17 01:55:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479365733362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365733362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365733362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479365734909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479365734909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760064 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760074 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-arch " "Found design unit 1: in_FSM-arch" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760094 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/in_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main_FSM.v " "Can't analyze file -- file main_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479365760094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760094 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "input_fsm.vhd " "Can't analyze file -- file input_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1479365760094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760094 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760104 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479365760104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760104 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock out_FSM_tester.v(13) " "Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for \"clock\"" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479365760104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "out_FSM_tester " "Elaborating entity \"out_FSM_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479365760404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_FSM out_FSM:out_FSM " "Elaborating entity \"out_FSM\" for hierarchy \"out_FSM:out_FSM\"" {  } { { "out_FSM_tester.v" "out_FSM" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479365760404 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren out_FSM.vhd(27) " "VHDL Signal Declaration warning at out_FSM.vhd(27): used explicit default value for signal \"wren\" because signal was never assigned a value" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_empty out_FSM.vhd(28) " "Verilog HDL or VHDL warning at out_FSM.vhd(28): object \"is_empty\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_full out_FSM.vhd(29) " "Verilog HDL or VHDL warning at out_FSM.vhd(29): object \"is_full\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "length_fifo out_FSM.vhd(31) " "Verilog HDL or VHDL warning at out_FSM.vhd(31): object \"length_fifo\" assigned a value but never read" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_phy_2 out_FSM.vhd(75) " "VHDL Process Statement warning at out_FSM.vhd(75): signal \"clk_phy_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "my_state out_FSM.vhd(159) " "VHDL Process Statement warning at out_FSM.vhd(159): signal \"my_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rden out_FSM.vhd(170) " "VHDL Process Statement warning at out_FSM.vhd(170): signal \"rden\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count out_FSM.vhd(182) " "VHDL Process Statement warning at out_FSM.vhd(182): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_even out_FSM.vhd(188) " "VHDL Process Statement warning at out_FSM.vhd(188): signal \"is_even\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(189) " "VHDL Process Statement warning at out_FSM.vhd(189): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(191) " "VHDL Process Statement warning at out_FSM.vhd(191): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "is_even out_FSM.vhd(194) " "VHDL Process Statement warning at out_FSM.vhd(194): signal \"is_even\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(195) " "VHDL Process Statement warning at out_FSM.vhd(195): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_fifo out_FSM.vhd(197) " "VHDL Process Statement warning at out_FSM.vhd(197): signal \"data_out_fifo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 "|out_FSM_tester|out_FSM:out_FSM"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "xmit_done_out out_FSM.vhd(203) " "Can't infer register for \"xmit_done_out\" at out_FSM.vhd(203) because it does not hold its value outside the clock edge" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 203 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "out_FSM.vhd(206) " "HDL error at out_FSM.vhd(206): couldn't implement registers for assignments on this clock edge" {  } { { "out_FSM.vhd" "" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM.vhd" 206 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1479365760414 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "out_FSM:out_FSM " "Can't elaborate user hierarchy \"out_FSM:out_FSM\"" {  } { { "out_FSM_tester.v" "out_FSM" { Text "C:/Users/User/OneDrive/Duke/7_Fall_2016/ECE_559/Ethernet_switch/xlit/Xmit/out_FSM_tester.v" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479365760424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479365760899 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 17 01:56:00 2016 " "Processing ended: Thu Nov 17 01:56:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479365760899 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479365760899 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479365760899 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479365760899 ""}
