INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/16bitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/8bitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Molecule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Molecule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/PixelPosition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelPosition
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/PixelProcesssor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Lab6Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6Top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/SimLab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimLab6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/simProvidedTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/PixPosTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimPixPos
