<stg><name>matrixmul</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="22">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="4">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i = phi i2 [ 0, %0 ], [ %i_1, %8 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond2 = icmp eq i2 %i, -1

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_1 = add i2 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %9, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="5" op_0_bw="2">
<![CDATA[
:2  %tmp_trn5_cast = zext i2 %i to i5

]]></node>
<StgValue><ssdm name="tmp_trn5_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:3  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="5" op_0_bw="4">
<![CDATA[
:4  %p_shl_cast = zext i4 %tmp to i5

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %p_addr7 = sub i5 %p_shl_cast, %tmp_trn5_cast

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="5">
<![CDATA[
:6  %p_addr7_cast = sext i5 %p_addr7 to i6

]]></node>
<StgValue><ssdm name="p_addr7_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %j = phi i2 [ 0, %2 ], [ %j_1, %7 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond1 = icmp eq i2 %j, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %j_1 = add i2 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %8, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="2">
<![CDATA[
:2  %tmp_2_trn6_cast = zext i2 %j to i6

]]></node>
<StgValue><ssdm name="tmp_2_trn6_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %p_addr8 = add i6 %tmp_2_trn6_cast, %p_addr7_cast

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="6">
<![CDATA[
:4  %p_addr8_cast = sext i6 %p_addr8 to i32

]]></node>
<StgValue><ssdm name="p_addr8_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_2 = zext i32 %p_addr8_cast to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]

]]></node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %k = phi i2 [ 0, %4 ], [ %k_1, %6 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:2  store i16 %res_load, i16* %res_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond = icmp eq i2 %k, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %k_1 = add i2 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="2">
<![CDATA[
:1  %tmp_4_trn_cast1 = zext i2 %k to i6

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="5" op_0_bw="2">
<![CDATA[
:2  %tmp_4_trn_cast = zext i2 %k to i5

]]></node>
<StgValue><ssdm name="tmp_4_trn_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %p_addr1 = add i6 %p_addr7_cast, %tmp_4_trn_cast1

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="6">
<![CDATA[
:4  %p_addr1_cast = sext i6 %p_addr1 to i32

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_4 = zext i32 %p_addr1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="4">
<![CDATA[
:7  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9  %tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="5" op_0_bw="4">
<![CDATA[
:10  %p_shl9_cast = zext i4 %tmp_9 to i5

]]></node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %p_addr3 = sub i5 %p_shl9_cast, %tmp_4_trn_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="5">
<![CDATA[
:12  %p_addr3_cast = sext i5 %p_addr3 to i6

]]></node>
<StgValue><ssdm name="p_addr3_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %p_addr4 = add i6 %p_addr3_cast, %tmp_2_trn6_cast

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="6">
<![CDATA[
:14  %p_addr4_cast = sext i6 %p_addr4 to i32

]]></node>
<StgValue><ssdm name="p_addr4_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_s = zext i32 %p_addr4_cast to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="4">
<![CDATA[
:17  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="4">
<![CDATA[
:7  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="8">
<![CDATA[
:8  %tmp_5 = sext i8 %a_load to i16

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="4">
<![CDATA[
:17  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="16" op_0_bw="8">
<![CDATA[
:18  %tmp_6 = sext i8 %b_load to i16

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_7 = mul i16 %tmp_6, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %tmp_8 = add i16 %tmp_7, %res_load

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="84" toId="6">
</dataflow>
<dataflow id="86" from="a" to="stg_6" fromId="81" toId="6">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="84" toId="7">
</dataflow>
<dataflow id="88" from="b" to="stg_7" fromId="82" toId="7">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="84" toId="8">
</dataflow>
<dataflow id="90" from="res" to="stg_8" fromId="83" toId="8">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="str" to="stg_9" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="stg_95" to="i" fromId="95" toId="11">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="stg_10" to="i" fromId="10" toId="11">
</dataflow>
<dataflow id="98" from="i_1" to="i" fromId="14" toId="11">
<BackEdge/>
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="stg_39" to="i" fromId="39" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="100" from="i" to="exitcond2" fromId="11" toId="12">
</dataflow>
<dataflow id="102" from="stg_101" to="exitcond2" fromId="101" toId="12">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="13">
</dataflow>
<dataflow id="106" from="stg_105" to="empty" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="stg_105" to="empty" fromId="105" toId="13">
</dataflow>
<dataflow id="108" from="stg_105" to="empty" fromId="105" toId="13">
</dataflow>
<dataflow id="109" from="i" to="i_1" fromId="11" toId="14">
</dataflow>
<dataflow id="111" from="stg_110" to="i_1" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="exitcond2" to="stg_15" fromId="12" toId="15">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopName" to="stg_16" fromId="113" toId="16">
</dataflow>
<dataflow id="116" from="p_str" to="stg_16" fromId="115" toId="16">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="117" toId="17">
</dataflow>
<dataflow id="119" from="p_str" to="tmp_1" fromId="115" toId="17">
</dataflow>
<dataflow id="120" from="i" to="tmp_trn5_cast" fromId="11" toId="18">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="i" to="tmp" fromId="11" toId="19">
</dataflow>
<dataflow id="124" from="stg_95" to="tmp" fromId="95" toId="19">
</dataflow>
<dataflow id="125" from="tmp" to="p_shl_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="126" from="p_shl_cast" to="p_addr7" fromId="20" toId="21">
</dataflow>
<dataflow id="127" from="tmp_trn5_cast" to="p_addr7" fromId="18" toId="21">
</dataflow>
<dataflow id="128" from="p_addr7" to="p_addr7_cast" fromId="21" toId="22">
</dataflow>
<dataflow id="129" from="stg_95" to="j" fromId="95" toId="25">
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="stg_23" to="j" fromId="23" toId="25">
</dataflow>
<dataflow id="131" from="j_1" to="j" fromId="28" toId="25">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="stg_64" to="j" fromId="64" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="133" from="j" to="exitcond1" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="stg_101" to="exitcond1" fromId="101" toId="26">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="103" toId="27">
</dataflow>
<dataflow id="136" from="stg_105" to="empty_2" fromId="105" toId="27">
</dataflow>
<dataflow id="137" from="stg_105" to="empty_2" fromId="105" toId="27">
</dataflow>
<dataflow id="138" from="stg_105" to="empty_2" fromId="105" toId="27">
</dataflow>
<dataflow id="139" from="j" to="j_1" fromId="25" toId="28">
</dataflow>
<dataflow id="140" from="stg_110" to="j_1" fromId="110" toId="28">
</dataflow>
<dataflow id="141" from="exitcond1" to="stg_29" fromId="26" toId="29">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopName" to="stg_30" fromId="113" toId="30">
</dataflow>
<dataflow id="144" from="p_str1" to="stg_30" fromId="143" toId="30">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecRegionBegin" to="tmp_3" fromId="117" toId="31">
</dataflow>
<dataflow id="146" from="p_str1" to="tmp_3" fromId="143" toId="31">
</dataflow>
<dataflow id="147" from="j" to="tmp_2_trn6_cast" fromId="25" toId="32">
</dataflow>
<dataflow id="148" from="tmp_2_trn6_cast" to="p_addr8" fromId="32" toId="33">
</dataflow>
<dataflow id="149" from="p_addr7_cast" to="p_addr8" fromId="22" toId="33">
</dataflow>
<dataflow id="150" from="p_addr8" to="p_addr8_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="151" from="p_addr8_cast" to="tmp_2" fromId="34" toId="35">
</dataflow>
<dataflow id="152" from="res" to="res_addr" fromId="83" toId="36">
</dataflow>
<dataflow id="154" from="stg_153" to="res_addr" fromId="153" toId="36">
</dataflow>
<dataflow id="155" from="tmp_2" to="res_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecRegionEnd" to="empty_5" fromId="156" toId="38">
</dataflow>
<dataflow id="158" from="p_str" to="empty_5" fromId="115" toId="38">
</dataflow>
<dataflow id="159" from="tmp_1" to="empty_5" fromId="17" toId="38">
</dataflow>
<dataflow id="161" from="stg_160" to="res_load" fromId="160" toId="40">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="stg_37" to="res_load" fromId="37" toId="40">
</dataflow>
<dataflow id="163" from="tmp_8" to="res_load" fromId="71" toId="40">
<BackEdge/>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="stg_72" to="res_load" fromId="72" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="165" from="stg_95" to="k" fromId="95" toId="41">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="stg_37" to="k" fromId="37" toId="41">
</dataflow>
<dataflow id="167" from="k_1" to="k" fromId="45" toId="41">
<BackEdge/>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="stg_72" to="k" fromId="72" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="169" from="res_load" to="stg_42" fromId="40" toId="42">
</dataflow>
<dataflow id="170" from="res_addr" to="stg_42" fromId="36" toId="42">
</dataflow>
<dataflow id="171" from="k" to="exitcond" fromId="41" toId="43">
</dataflow>
<dataflow id="172" from="stg_101" to="exitcond" fromId="101" toId="43">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="103" toId="44">
</dataflow>
<dataflow id="174" from="stg_105" to="empty_3" fromId="105" toId="44">
</dataflow>
<dataflow id="175" from="stg_105" to="empty_3" fromId="105" toId="44">
</dataflow>
<dataflow id="176" from="stg_105" to="empty_3" fromId="105" toId="44">
</dataflow>
<dataflow id="177" from="k" to="k_1" fromId="41" toId="45">
</dataflow>
<dataflow id="178" from="stg_110" to="k_1" fromId="110" toId="45">
</dataflow>
<dataflow id="179" from="exitcond" to="stg_46" fromId="43" toId="46">
</dataflow>
<dataflow id="180" from="k" to="tmp_4_trn_cast1" fromId="41" toId="47">
</dataflow>
<dataflow id="181" from="k" to="tmp_4_trn_cast" fromId="41" toId="48">
</dataflow>
<dataflow id="182" from="p_addr7_cast" to="p_addr1" fromId="22" toId="49">
</dataflow>
<dataflow id="183" from="tmp_4_trn_cast1" to="p_addr1" fromId="47" toId="49">
</dataflow>
<dataflow id="184" from="p_addr1" to="p_addr1_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="185" from="p_addr1_cast" to="tmp_4" fromId="50" toId="51">
</dataflow>
<dataflow id="186" from="a" to="a_addr" fromId="81" toId="52">
</dataflow>
<dataflow id="187" from="stg_153" to="a_addr" fromId="153" toId="52">
</dataflow>
<dataflow id="188" from="tmp_4" to="a_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="189" from="a_addr" to="a_load" fromId="52" toId="53">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp_9" fromId="121" toId="54">
</dataflow>
<dataflow id="191" from="k" to="tmp_9" fromId="41" toId="54">
</dataflow>
<dataflow id="192" from="stg_95" to="tmp_9" fromId="95" toId="54">
</dataflow>
<dataflow id="193" from="tmp_9" to="p_shl9_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="194" from="p_shl9_cast" to="p_addr3" fromId="55" toId="56">
</dataflow>
<dataflow id="195" from="tmp_4_trn_cast" to="p_addr3" fromId="48" toId="56">
</dataflow>
<dataflow id="196" from="p_addr3" to="p_addr3_cast" fromId="56" toId="57">
</dataflow>
<dataflow id="197" from="p_addr3_cast" to="p_addr4" fromId="57" toId="58">
</dataflow>
<dataflow id="198" from="tmp_2_trn6_cast" to="p_addr4" fromId="32" toId="58">
</dataflow>
<dataflow id="199" from="p_addr4" to="p_addr4_cast" fromId="58" toId="59">
</dataflow>
<dataflow id="200" from="p_addr4_cast" to="tmp_s" fromId="59" toId="60">
</dataflow>
<dataflow id="201" from="b" to="b_addr" fromId="82" toId="61">
</dataflow>
<dataflow id="202" from="stg_153" to="b_addr" fromId="153" toId="61">
</dataflow>
<dataflow id="203" from="tmp_s" to="b_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="204" from="b_addr" to="b_load" fromId="61" toId="62">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="156" toId="63">
</dataflow>
<dataflow id="206" from="p_str1" to="empty_4" fromId="143" toId="63">
</dataflow>
<dataflow id="207" from="tmp_3" to="empty_4" fromId="31" toId="63">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecLoopName" to="stg_65" fromId="113" toId="65">
</dataflow>
<dataflow id="210" from="p_str2" to="stg_65" fromId="209" toId="65">
</dataflow>
<dataflow id="211" from="a_addr" to="a_load" fromId="52" toId="66">
</dataflow>
<dataflow id="212" from="a_load" to="tmp_5" fromId="66" toId="67">
</dataflow>
<dataflow id="213" from="b_addr" to="b_load" fromId="61" toId="68">
</dataflow>
<dataflow id="214" from="b_load" to="tmp_6" fromId="68" toId="69">
</dataflow>
<dataflow id="215" from="tmp_6" to="tmp_7" fromId="69" toId="70">
</dataflow>
<dataflow id="216" from="tmp_5" to="tmp_7" fromId="67" toId="70">
</dataflow>
<dataflow id="217" from="tmp_7" to="tmp_8" fromId="70" toId="71">
</dataflow>
<dataflow id="218" from="res_load" to="tmp_8" fromId="40" toId="71">
</dataflow>
<dataflow id="219" from="exitcond2" to="stg_2" fromId="12" toId="2">
</dataflow>
<dataflow id="220" from="exitcond1" to="stg_3" fromId="26" toId="3">
</dataflow>
<dataflow id="221" from="exitcond" to="stg_4" fromId="43" toId="4">
</dataflow>
</dataflows>


</stg>
