(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VP (VBN implemented)) (CC and) (VP (VBN designed) (NP (NP (DT a) (VBG sorting) (NN network)) (PP (IN for) (NP (JJ reversible) (NN logic) (NNS circuits))))) (NP (NN synthesis)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NP (NN n)) (PP (SYM *) (NP (NN n) (NNP Toffoli) (NNS gates))))))))) (. .))
(S (NP (DT The) (NN algorithm)) (VP (VBN presented) (PP (IN in) (NP (NP (DT this) (NN paper) (NNS constructs)) (NP (DT a) (NNP Toffoli) (NNP Network)))) (PP (VBN based) (PP (IN on) (S (VP (VBG swapping) (NP (NN bit) (NNS strings))))))) (. .))
(S (NP (NN Reduction) (NNS rules)) (VP (VBP are) (ADVP (RB then)) (VP (VP (VBN applied) (PP (IN by) (NP (JJ simple) (NN template) (NN matching)))) (CC and) (VP (VBG removing) (NP (JJ useless) (NNS gates)) (PP (IN from) (NP (DT the) (NN network)))))) (. .))
(S (NP (NP (NP (NNP Random) (NN selection)) (PP (IN of) (NP (NN bit) (NNS strings)))) (CC and) (NP (NP (NN reduction)) (PP (IN of) (NP (NN control) (NNS inputs))))) (VP (VBP are) (VP (VBN used) (S (VP (TO to) (VP (VB minimize) (NP (CC both) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NNS gates)))) (CC and) (NP (NN gate) (NN width)))))))) (. .))
(S (NP (DT The) (NN method)) (VP (VBZ produces) (PP (IN near) (NP (JJ optimal) (NNS results))) (PP (IN for) (ADVP (RB up) (PP (IN to) (NP (NML (CD 3) (HYPH -) (NN input)) (NML (CD 3) (HYPH -) (NN output)) (NNS circuits)))))) (. .))
