// Seed: 1355973293
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output tri   id_3,
    input  wor   id_4,
    output wor   id_5
);
  logic id_7;
  ;
  wire id_8;
  logic [1 : -1 'b0] id_9, id_10;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output wor id_3,
    inout supply0 id_4,
    input supply1 id_5
    , id_25,
    input wor id_6,
    input supply0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15,
    input tri1 id_16,
    input tri1 id_17,
    output supply0 id_18,
    output wor id_19,
    input wand id_20
    , id_26,
    input wor id_21,
    output supply0 id_22,
    output wor id_23
);
  module_0 modCall_1 (
      id_22,
      id_10,
      id_5,
      id_12,
      id_8,
      id_18
  );
  assign modCall_1.id_1 = 0;
  logic id_27, id_28, id_29;
endmodule
