Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_memory_behav xil_defaultlib.test_memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 12 for port 'SPRITE_PORTA_0_addr' [C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v:43]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 512 for port 'SPRITE_PORTA_0_din' [C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v:45]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 12 for port 'SPRITE_PORTB_0_addr' [C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v:48]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 512 for port 'SPRITE_PORTB_0_dout' [C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.gen/sources_1/bd/sprite_mem/hdl/sprite_mem_wrapper.v:50]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'h_shift' [C:/Users/jabilio.000/Documents/git/Sprite_Machine/VDP/VDP.srcs/sources_1/new/vdp.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.buffer_rams_blk_mem_gen_0_1
Compiling module xil_defaultlib.buffer_rams_blk_mem_gen_0_3
Compiling module xil_defaultlib.buffer_rams_blk_mem_gen_0_0
Compiling module xil_defaultlib.buffer_rams
Compiling module xil_defaultlib.buffer_rams_wrapper
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.frame_buffer_blk_mem_gen_0_0
Compiling module xil_defaultlib.frame_buffer
Compiling module xil_defaultlib.frame_buffer_wrapper
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.sprite_mem_blk_mem_gen_0_0
Compiling module xil_defaultlib.sprite_mem
Compiling module xil_defaultlib.sprite_mem_wrapper
Compiling module xil_defaultlib.matrix_operations
Compiling module xil_defaultlib.write_enable
Compiling module xil_defaultlib.memory_manager
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_memory_behav
