# Bunch of circuits in Verilog and in Clash to learn and compare them

## Combinational
- [8-bit ripple carry adder](https://github.com/Bipinoli/VeriClash/tree/main/combinational/EightBitAdder)
- [8-to-3 Bit Priority Encoder](https://github.com/Bipinoli/VeriClash/tree/main/combinational/PriorityEncoder)

## Sequential
- [4-bit counter](https://github.com/Bipinoli/VeriClash/tree/main/sequential/FourBitCounter)
- [Bidirectional Shift Register](https://github.com/Bipinoli/VeriClash/tree/main/sequential/BidirectionalShiftRegister)

## Memory
- [Ring buffer](https://github.com/Bipinoli/VeriClash/tree/main/memory/RingBuffer)

<!-- ## Communication Protocol
- [UART - Universal asynchronous receiver-transmitter protocol](https://github.com/Bipinoli/VeriClash/tree/main/communication_protocol/UART) -->

