(SAIFILE
(SAIFVERSION "2.0")
(DIRECTION "backward")
(DESIGN )
(DATE "Fri Jan 31 03:26:43 2020")
(VENDOR "Synopsys, Inc")
(PROGRAM_NAME "vcd2saif")
(VERSION "F-2011.09-SP3")
(DIVIDER / )
(TIMESCALE 1 ns)
(DURATION 26040)
(INSTANCE test
  (INSTANCE dp_inst
    (NET
      (N100
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N103
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N104
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N105
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N106
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (N107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N109
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N110
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N111
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N113
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N114
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N115
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N116
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N117
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (N118
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N119
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N120
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N121
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N122
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N123
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N124
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N125
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N40
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (N41
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N42
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N43
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N44
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N45
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N46
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N47
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N48
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N49
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N50
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (N51
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N52
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N53
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N54
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N55
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N56
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N57
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N58
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N59
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N71
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N72
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N73
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N74
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N75
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (N76
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N77
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N78
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N79
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N80
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N91
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N92
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N93
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N94
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N95
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (N96
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N97
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N98
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (N99
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[1\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[2\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[3\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[4\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_544_2_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[1\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[2\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[3\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[4\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_1_root_add_546_2_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_538_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_539_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_553_n1
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (add_554_n1
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ckg\[0\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ckg\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ckg\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_i_tile\[0\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_i_tile\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ifmaps\[0\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ifmaps\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ifmaps\[2\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_k\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_k\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_k\[2\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_o_tile\[0\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_o_tile\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[0\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[1\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[2\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (arv_ofmaps\[3\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (ck
        (T0 13020) (T1 13020) (TX 0)
        (TC 26040) (IG 0)
      )
      (ctrl_en_hmode
        (T0 6840) (T1 19200) (TX 0)
        (TC 640) (IG 0)
      )
      (ctrl_en_npu
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (ctrl_en_p
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (ctrl_en_vmode
        (T0 22968) (T1 3072) (TX 0)
        (TC 512) (IG 0)
      )
      (ctrl_ldh_v_n
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (ctrl_wr_mem
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (ctrl_wr_pipe
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (hmode_cnt_inst_N10
        (T0 11520) (T1 14520) (TX 0)
        (TC 1280) (IG 0)
      )
      (hmode_cnt_inst_N12
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n1
        (T0 3840) (T1 22200) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n10
        (T0 3840) (T1 22200) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n11
        (T0 7680) (T1 18360) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n12
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (hmode_cnt_inst_n2
        (T0 18360) (T1 7680) (TX 0)
        (TC 1280) (IG 0)
      )
      (hmode_cnt_inst_n4
        (T0 18360) (T1 7680) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n5
        (T0 3840) (T1 22200) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n6
        (T0 7680) (T1 18360) (TX 0)
        (TC 1280) (IG 0)
      )
      (hmode_cnt_inst_n7
        (T0 7680) (T1 18360) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n8
        (T0 18360) (T1 7680) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_n9
        (T0 3840) (T1 22200) (TX 0)
        (TC 640) (IG 0)
      )
      (hmode_cnt_inst_net2939
        (T0 24440) (T1 1600) (TX 0)
        (TC 3200) (IG 0)
      )
      (i_acth\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[10\]
        (T0 25714) (T1 326) (TX 0)
        (TC 226) (IG 0)
      )
      (i_acth\[11\]
        (T0 25780) (T1 260) (TX 0)
        (TC 226) (IG 0)
      )
      (i_acth\[12\]
        (T0 25846) (T1 194) (TX 0)
        (TC 162) (IG 0)
      )
      (i_acth\[13\]
        (T0 25650) (T1 390) (TX 0)
        (TC 322) (IG 0)
      )
      (i_acth\[14\]
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (i_acth\[15\]
        (T0 25554) (T1 486) (TX 0)
        (TC 418) (IG 0)
      )
      (i_acth\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_acth\[8\]
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (i_acth\[9\]
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (i_actv\[0\]
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (i_actv\[10\]
        (T0 25622) (T1 418) (TX 0)
        (TC 322) (IG 0)
      )
      (i_actv\[11\]
        (T0 23663) (T1 2377) (TX 0)
        (TC 325) (IG 0)
      )
      (i_actv\[12\]
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (i_actv\[13\]
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (i_actv\[14\]
        (T0 25624) (T1 416) (TX 0)
        (TC 352) (IG 0)
      )
      (i_actv\[15\]
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (i_actv\[1\]
        (T0 24466) (T1 1574) (TX 0)
        (TC 482) (IG 0)
      )
      (i_actv\[2\]
        (T0 23632) (T1 2408) (TX 0)
        (TC 356) (IG 0)
      )
      (i_actv\[3\]
        (T0 23668) (T1 2372) (TX 0)
        (TC 354) (IG 0)
      )
      (i_actv\[4\]
        (T0 23696) (T1 2344) (TX 0)
        (TC 292) (IG 0)
      )
      (i_actv\[5\]
        (T0 22450) (T1 3590) (TX 0)
        (TC 258) (IG 0)
      )
      (i_actv\[6\]
        (T0 24626) (T1 1414) (TX 0)
        (TC 198) (IG 0)
      )
      (i_actv\[7\]
        (T0 23536) (T1 2504) (TX 0)
        (TC 196) (IG 0)
      )
      (i_actv\[8\]
        (T0 24651) (T1 1389) (TX 0)
        (TC 295) (IG 0)
      )
      (i_actv\[9\]
        (T0 24718) (T1 1322) (TX 0)
        (TC 260) (IG 0)
      )
      (i_data_ev_odd_n
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr\[0\]
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_even_addr\[1\]
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_even_addr\[2\]
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_even_addr\[3\]
        (T0 14629) (T1 11411) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_even_addr\[4\]
        (T0 13221) (T1 12819) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_even_addr\[5\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_even_addr\[6\]
        (T0 16952) (T1 9088) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr\[7\]
        (T0 18936) (T1 7104) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N10
        (T0 3096) (T1 22944) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_even_addr_gen_inst_N11
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_even_addr_gen_inst_N12
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_even_addr_gen_inst_N13
        (T0 14627) (T1 11413) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_even_addr_gen_inst_N14
        (T0 13219) (T1 12821) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_even_addr_gen_inst_N15
        (T0 13048) (T1 12992) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_even_addr_gen_inst_N16
        (T0 16920) (T1 9120) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_N17
        (T0 18904) (T1 7136) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_N18
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N19
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N20
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N21
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N22
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N23
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N24
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N25
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_N26
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_N27
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N28
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N29
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N40
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_N55
        (T0 3096) (T1 22944) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_even_addr_gen_inst_N56
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_even_addr_gen_inst_N57
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_even_addr_gen_inst_N58
        (T0 14627) (T1 11413) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_even_addr_gen_inst_N59
        (T0 13219) (T1 12821) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_even_addr_gen_inst_N60
        (T0 18168) (T1 7872) (TX 0)
        (TC 128) (IG 0)
      )
      (i_data_even_addr_gen_inst_N61
        (T0 19576) (T1 6464) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_N62
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N63
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N64
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_N65
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[6\]
        (T0 22136) (T1 3904) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[7\]
        (T0 18936) (T1 7104) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_32_n2
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[2\]
        (T0 24492) (T1 1548) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[3\]
        (T0 25266) (T1 774) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[4\]
        (T0 25654) (T1 386) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[5\]
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[6\]
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[7\]
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_44_n2
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_46_n2
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[2\]
        (T0 24492) (T1 1548) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[3\]
        (T0 25266) (T1 774) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[4\]
        (T0 25654) (T1 386) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[5\]
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[6\]
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_add_61_n1
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_2_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_3_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_4_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_5_
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_6_
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_7_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_8_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_base_addr_9_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_0_
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_1_
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_2_
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_3_
        (T0 14629) (T1 11411) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_4_
        (T0 13221) (T1 12819) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_5_
        (T0 18232) (T1 7808) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_6_
        (T0 19640) (T1 6400) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_7_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_8_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_int_offs_addr_9_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n18
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n20
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_n21
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_n22
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n23
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n24
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n25
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n26
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_n27
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_n28
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_n32
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n33
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_n34
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_n35
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n36
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n37
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_n38
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_even_addr_gen_inst_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n40
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n41
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n42
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n43
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_n5
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_even_addr_gen_inst_n6
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_even_addr_gen_inst_n7
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_n8
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_even_addr_gen_inst_net2803
        (T0 26008) (T1 32) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_even_addr_gen_inst_net2809
        (T0 22944) (T1 3096) (TX 0)
        (TC 6192) (IG 0)
      )
      (i_data_npu_cnt_inst_N10
        (T0 10776) (T1 15264) (TX 0)
        (TC 516) (IG 0)
      )
      (i_data_npu_cnt_inst_N12
        (T0 14633) (T1 11407) (TX 0)
        (TC 129) (IG 0)
      )
      (i_data_npu_cnt_inst_n1
        (T0 10776) (T1 15264) (TX 0)
        (TC 516) (IG 0)
      )
      (i_data_npu_cnt_inst_n10
        (T0 768) (T1 25272) (TX 0)
        (TC 128) (IG 0)
      )
      (i_data_npu_cnt_inst_n11
        (T0 10776) (T1 15264) (TX 0)
        (TC 258) (IG 0)
      )
      (i_data_npu_cnt_inst_n12
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_npu_cnt_inst_n2
        (T0 7555) (T1 18485) (TX 0)
        (TC 129) (IG 0)
      )
      (i_data_npu_cnt_inst_n4
        (T0 10776) (T1 15264) (TX 0)
        (TC 516) (IG 0)
      )
      (i_data_npu_cnt_inst_n5
        (T0 7555) (T1 18485) (TX 0)
        (TC 129) (IG 0)
      )
      (i_data_npu_cnt_inst_n6
        (T0 10776) (T1 15264) (TX 0)
        (TC 258) (IG 0)
      )
      (i_data_npu_cnt_inst_n7
        (T0 10776) (T1 15264) (TX 0)
        (TC 258) (IG 0)
      )
      (i_data_npu_cnt_inst_n8
        (T0 20652) (T1 5388) (TX 0)
        (TC 258) (IG 0)
      )
      (i_data_npu_cnt_inst_n9
        (T0 4620) (T1 21420) (TX 0)
        (TC 130) (IG 0)
      )
      (i_data_npu_cnt_inst_net2885
        (T0 25524) (T1 516) (TX 0)
        (TC 1032) (IG 0)
      )
      (i_data_odd_addr\[0\]
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_odd_addr\[1\]
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_odd_addr\[2\]
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_odd_addr\[3\]
        (T0 14629) (T1 11411) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_odd_addr\[4\]
        (T0 13221) (T1 12819) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_odd_addr\[5\]
        (T0 18232) (T1 7808) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr\[6\]
        (T0 19640) (T1 6400) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N10
        (T0 3096) (T1 22944) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N11
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N12
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N13
        (T0 14627) (T1 11413) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N14
        (T0 13219) (T1 12821) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N15
        (T0 18168) (T1 7872) (TX 0)
        (TC 128) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N16
        (T0 19576) (T1 6464) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N17
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N18
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N19
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N20
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N21
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N22
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N23
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N24
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N25
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N26
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N27
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N28
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N29
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N40
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N55
        (T0 3096) (T1 22944) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N56
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N57
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N58
        (T0 14627) (T1 11413) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N59
        (T0 13219) (T1 12821) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N60
        (T0 18168) (T1 7872) (TX 0)
        (TC 128) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N61
        (T0 19576) (T1 6464) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N62
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N63
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N64
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_N65
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_32_n2
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[2\]
        (T0 24492) (T1 1548) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[3\]
        (T0 25266) (T1 774) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[4\]
        (T0 25654) (T1 386) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[5\]
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[6\]
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_44_n2
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_46_n2
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[2\]
        (T0 24492) (T1 1548) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[3\]
        (T0 25266) (T1 774) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[4\]
        (T0 25654) (T1 386) (TX 0)
        (TC 386) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[5\]
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[6\]
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_add_61_n1
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_2_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_3_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_4_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_5_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_6_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_7_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_8_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_base_addr_9_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_0_
        (T0 22944) (T1 3096) (TX 0)
        (TC 3096) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_1_
        (T0 15264) (T1 10776) (TX 0)
        (TC 1548) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_2_
        (T0 15264) (T1 10776) (TX 0)
        (TC 774) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_3_
        (T0 14629) (T1 11411) (TX 0)
        (TC 387) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_4_
        (T0 13221) (T1 12819) (TX 0)
        (TC 193) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_5_
        (T0 18232) (T1 7808) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_6_
        (T0 19640) (T1 6400) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_7_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_8_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_int_offs_addr_9_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n18
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n20
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n21
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n22
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n23
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n24
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n25
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n26
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n27
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n28
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n32
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n33
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n34
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n35
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n36
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n38
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n40
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n41
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n42
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n43
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n5
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n6
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n7
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_n8
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_odd_addr_gen_inst_net2780
        (T0 26024) (T1 16) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_odd_addr_gen_inst_net2786
        (T0 22944) (T1 3096) (TX 0)
        (TC 6192) (IG 0)
      )
      (i_data_tileh_cnt_inst_n1
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_tileh_cnt_inst_n10
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n16
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tileh_cnt_inst_n17
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n18
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n19
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tileh_cnt_inst_n2
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n20
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n21
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tileh_cnt_inst_n22
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n23
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_data_tileh_cnt_inst_n24
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tileh_cnt_inst_n3
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tileh_cnt_inst_n6
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tileh_cnt_inst_n8
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n1
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n11
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n12
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n13
        (T0 13184) (T1 12856) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n14
        (T0 13184) (T1 12856) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n15
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n17
        (T0 12856) (T1 13184) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n2
        (T0 13184) (T1 12856) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n3
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_data_tilev_cnt_inst_n4
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n5
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n6
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n7
        (T0 13184) (T1 12856) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_n8
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_n9
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_data_tilev_cnt_inst_q_0_
        (T0 12856) (T1 13184) (TX 0)
        (TC 64) (IG 0)
      )
      (i_data_tilev_cnt_inst_q_1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight\[0\]
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (i_weight\[1\]
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (i_weight_addr\[0\]
        (T0 16440) (T1 9600) (TX 0)
        (TC 9600) (IG 0)
      )
      (i_weight_addr\[10\]
        (T0 14928) (T1 11112) (TX 0)
        (TC 14) (IG 0)
      )
      (i_weight_addr\[11\]
        (T0 22285) (T1 3755) (TX 0)
        (TC 7) (IG 0)
      )
      (i_weight_addr\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[15\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr\[1\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 4848) (IG 0)
      )
      (i_weight_addr\[2\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 2424) (IG 0)
      )
      (i_weight_addr\[3\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 1236) (IG 0)
      )
      (i_weight_addr\[4\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 630) (IG 0)
      )
      (i_weight_addr\[5\]
        (T0 13733) (T1 12307) (TX 0)
        (TC 333) (IG 0)
      )
      (i_weight_addr\[6\]
        (T0 13365) (T1 12675) (TX 0)
        (TC 163) (IG 0)
      )
      (i_weight_addr\[7\]
        (T0 13432) (T1 12608) (TX 0)
        (TC 114) (IG 0)
      )
      (i_weight_addr\[8\]
        (T0 13877) (T1 12163) (TX 0)
        (TC 63) (IG 0)
      )
      (i_weight_addr\[9\]
        (T0 15112) (T1 10928) (TX 0)
        (TC 28) (IG 0)
      )
      (i_weight_addr_gen_inst_N10
        (T0 16440) (T1 9600) (TX 0)
        (TC 9600) (IG 0)
      )
      (i_weight_addr_gen_inst_N11
        (T0 13048) (T1 12992) (TX 0)
        (TC 4848) (IG 0)
      )
      (i_weight_addr_gen_inst_N12
        (T0 13048) (T1 12992) (TX 0)
        (TC 2424) (IG 0)
      )
      (i_weight_addr_gen_inst_N13
        (T0 13048) (T1 12992) (TX 0)
        (TC 1236) (IG 0)
      )
      (i_weight_addr_gen_inst_N14
        (T0 13048) (T1 12992) (TX 0)
        (TC 630) (IG 0)
      )
      (i_weight_addr_gen_inst_N15
        (T0 13733) (T1 12307) (TX 0)
        (TC 333) (IG 0)
      )
      (i_weight_addr_gen_inst_N16
        (T0 13365) (T1 12675) (TX 0)
        (TC 163) (IG 0)
      )
      (i_weight_addr_gen_inst_N17
        (T0 13432) (T1 12608) (TX 0)
        (TC 114) (IG 0)
      )
      (i_weight_addr_gen_inst_N18
        (T0 13877) (T1 12163) (TX 0)
        (TC 63) (IG 0)
      )
      (i_weight_addr_gen_inst_N19
        (T0 15112) (T1 10928) (TX 0)
        (TC 28) (IG 0)
      )
      (i_weight_addr_gen_inst_N20
        (T0 14928) (T1 11112) (TX 0)
        (TC 14) (IG 0)
      )
      (i_weight_addr_gen_inst_N21
        (T0 22285) (T1 3755) (TX 0)
        (TC 7) (IG 0)
      )
      (i_weight_addr_gen_inst_N22
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N23
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N24
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N25
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N26
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N27
        (T0 13048) (T1 12992) (TX 0)
        (TC 16) (IG 0)
      )
      (i_weight_addr_gen_inst_N28
        (T0 13048) (T1 12992) (TX 0)
        (TC 8) (IG 0)
      )
      (i_weight_addr_gen_inst_N29
        (T0 13048) (T1 12992) (TX 0)
        (TC 12) (IG 0)
      )
      (i_weight_addr_gen_inst_N30
        (T0 13048) (T1 12992) (TX 0)
        (TC 10) (IG 0)
      )
      (i_weight_addr_gen_inst_N31
        (T0 17917) (T1 8123) (TX 0)
        (TC 11) (IG 0)
      )
      (i_weight_addr_gen_inst_N32
        (T0 14669) (T1 11371) (TX 0)
        (TC 5) (IG 0)
      )
      (i_weight_addr_gen_inst_N33
        (T0 13048) (T1 12992) (TX 0)
        (TC 14) (IG 0)
      )
      (i_weight_addr_gen_inst_N34
        (T0 14669) (T1 11371) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_N35
        (T0 16296) (T1 9744) (TX 0)
        (TC 4) (IG 0)
      )
      (i_weight_addr_gen_inst_N36
        (T0 14672) (T1 11368) (TX 0)
        (TC 2) (IG 0)
      )
      (i_weight_addr_gen_inst_N37
        (T0 22789) (T1 3251) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_N38
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N39
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N40
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N41
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N58
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_N79
        (T0 9600) (T1 16440) (TX 0)
        (TC 9600) (IG 0)
      )
      (i_weight_addr_gen_inst_N80
        (T0 14264) (T1 11776) (TX 0)
        (TC 4864) (IG 0)
      )
      (i_weight_addr_gen_inst_N81
        (T0 14264) (T1 11776) (TX 0)
        (TC 2432) (IG 0)
      )
      (i_weight_addr_gen_inst_N82
        (T0 13752) (T1 12288) (TX 0)
        (TC 1152) (IG 0)
      )
      (i_weight_addr_gen_inst_N83
        (T0 13240) (T1 12800) (TX 0)
        (TC 640) (IG 0)
      )
      (i_weight_addr_gen_inst_N84
        (T0 16312) (T1 9728) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_N85
        (T0 16312) (T1 9728) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_N86
        (T0 22456) (T1 3584) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_N87
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N88
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N89
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N90
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N91
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N92
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N93
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N94
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_N95
        (T0 6712) (T1 19328) (TX 0)
        (TC 768) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_10_
        (T0 25288) (T1 752) (TX 0)
        (TC 16) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_11_
        (T0 25536) (T1 504) (TX 0)
        (TC 8) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_12_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_13_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_14_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_15_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_2_
        (T0 20216) (T1 5824) (TX 0)
        (TC 2432) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_3_
        (T0 17304) (T1 8736) (TX 0)
        (TC 1824) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_4_
        (T0 15528) (T1 10512) (TX 0)
        (TC 1056) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_5_
        (T0 14448) (T1 11592) (TX 0)
        (TC 568) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_6_
        (T0 17472) (T1 8568) (TX 0)
        (TC 280) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_7_
        (T0 17544) (T1 8496) (TX 0)
        (TC 136) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_8_
        (T0 19872) (T1 6168) (TX 0)
        (TC 72) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_carry_9_
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n1
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n10
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n11
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n12
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n13
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n14
        (T0 13048) (T1 12992) (TX 0)
        (TC 114) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n15
        (T0 4408) (T1 21632) (TX 0)
        (TC 72) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n16
        (T0 176) (T1 25864) (TX 0)
        (TC 16) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n17
        (T0 1728) (T1 24312) (TX 0)
        (TC 64) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n18
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n19
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n2
        (T0 13453) (T1 12587) (TX 0)
        (TC 133) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n20
        (T0 14669) (T1 11371) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n21
        (T0 2688) (T1 23352) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n22
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n23
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n24
        (T0 22789) (T1 3251) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n25
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n26
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n27
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n28
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n29
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n3
        (T0 3552) (T1 22488) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n30
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n31
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n32
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n33
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n4
        (T0 4016) (T1 22024) (TX 0)
        (TC 120) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n5
        (T0 4256) (T1 21784) (TX 0)
        (TC 56) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n6
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n7
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n8
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_32_n9
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[15\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_44_n2
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[15\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_46_n2
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[15\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[2\]
        (T0 21304) (T1 4736) (TX 0)
        (TC 4736) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[3\]
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[4\]
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[5\]
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[6\]
        (T0 25784) (T1 256) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[7\]
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_carry\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_add_61_n1
        (T0 16440) (T1 9600) (TX 0)
        (TC 9600) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_10_
        (T0 14672) (T1 11368) (TX 0)
        (TC 2) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_11_
        (T0 22789) (T1 3251) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_12_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_13_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_14_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_15_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_1_
        (T0 13048) (T1 12992) (TX 0)
        (TC 16) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_2_
        (T0 13048) (T1 12992) (TX 0)
        (TC 8) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_3_
        (T0 13048) (T1 12992) (TX 0)
        (TC 12) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_4_
        (T0 13048) (T1 12992) (TX 0)
        (TC 10) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_5_
        (T0 17917) (T1 8123) (TX 0)
        (TC 11) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_6_
        (T0 14669) (T1 11371) (TX 0)
        (TC 5) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_7_
        (T0 13048) (T1 12992) (TX 0)
        (TC 14) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_8_
        (T0 14669) (T1 11371) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_int_base_addr_9_
        (T0 16296) (T1 9744) (TX 0)
        (TC 4) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_10_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_11_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_12_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_13_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_14_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_15_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_1_
        (T0 14392) (T1 11648) (TX 0)
        (TC 4864) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_2_
        (T0 14392) (T1 11648) (TX 0)
        (TC 2432) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_3_
        (T0 13752) (T1 12288) (TX 0)
        (TC 1152) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_4_
        (T0 13368) (T1 12672) (TX 0)
        (TC 640) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_5_
        (T0 16312) (T1 9728) (TX 0)
        (TC 256) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_6_
        (T0 16312) (T1 9728) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_7_
        (T0 22584) (T1 3456) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_8_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_int_offs_addr_9_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n24
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n26
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n27
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n28
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n29
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n30
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n31
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n32
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n33
        (T0 22787) (T1 3253) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n34
        (T0 14672) (T1 11368) (TX 0)
        (TC 2) (IG 0)
      )
      (i_weight_addr_gen_inst_n35
        (T0 16296) (T1 9744) (TX 0)
        (TC 4) (IG 0)
      )
      (i_weight_addr_gen_inst_n36
        (T0 14667) (T1 11373) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_n37
        (T0 13048) (T1 12992) (TX 0)
        (TC 14) (IG 0)
      )
      (i_weight_addr_gen_inst_n38
        (T0 14667) (T1 11373) (TX 0)
        (TC 5) (IG 0)
      )
      (i_weight_addr_gen_inst_n39
        (T0 17915) (T1 8125) (TX 0)
        (TC 11) (IG 0)
      )
      (i_weight_addr_gen_inst_n40
        (T0 13048) (T1 12992) (TX 0)
        (TC 10) (IG 0)
      )
      (i_weight_addr_gen_inst_n41
        (T0 13048) (T1 12992) (TX 0)
        (TC 12) (IG 0)
      )
      (i_weight_addr_gen_inst_n42
        (T0 13048) (T1 12992) (TX 0)
        (TC 8) (IG 0)
      )
      (i_weight_addr_gen_inst_n43
        (T0 13048) (T1 12992) (TX 0)
        (TC 16) (IG 0)
      )
      (i_weight_addr_gen_inst_n44
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n45
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_n46
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_n47
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n48
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n49
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n5
        (T0 16440) (T1 9600) (TX 0)
        (TC 9600) (IG 0)
      )
      (i_weight_addr_gen_inst_n50
        (T0 3253) (T1 22787) (TX 0)
        (TC 1) (IG 0)
      )
      (i_weight_addr_gen_inst_n51
        (T0 11368) (T1 14672) (TX 0)
        (TC 2) (IG 0)
      )
      (i_weight_addr_gen_inst_n52
        (T0 9744) (T1 16296) (TX 0)
        (TC 4) (IG 0)
      )
      (i_weight_addr_gen_inst_n53
        (T0 11373) (T1 14667) (TX 0)
        (TC 9) (IG 0)
      )
      (i_weight_addr_gen_inst_n54
        (T0 12992) (T1 13048) (TX 0)
        (TC 14) (IG 0)
      )
      (i_weight_addr_gen_inst_n55
        (T0 11373) (T1 14667) (TX 0)
        (TC 5) (IG 0)
      )
      (i_weight_addr_gen_inst_n56
        (T0 8125) (T1 17915) (TX 0)
        (TC 11) (IG 0)
      )
      (i_weight_addr_gen_inst_n57
        (T0 12992) (T1 13048) (TX 0)
        (TC 10) (IG 0)
      )
      (i_weight_addr_gen_inst_n58
        (T0 12992) (T1 13048) (TX 0)
        (TC 12) (IG 0)
      )
      (i_weight_addr_gen_inst_n59
        (T0 12992) (T1 13048) (TX 0)
        (TC 8) (IG 0)
      )
      (i_weight_addr_gen_inst_n6
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n60
        (T0 12992) (T1 13048) (TX 0)
        (TC 16) (IG 0)
      )
      (i_weight_addr_gen_inst_n61
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n62
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n63
        (T0 128) (T1 25912) (TX 0)
        (TC 128) (IG 0)
      )
      (i_weight_addr_gen_inst_n64
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_n7
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_n8
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (i_weight_addr_gen_inst_net2826
        (T0 26024) (T1 16) (TX 0)
        (TC 32) (IG 0)
      )
      (i_weight_addr_gen_inst_net2832
        (T0 16376) (T1 9664) (TX 0)
        (TC 19328) (IG 0)
      )
      (ifmaps_cnt_inst_N10
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (ifmaps_cnt_inst_N12
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_n1
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_n10
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_n11
        (T0 12696) (T1 13344) (TX 0)
        (TC 8464) (IG 0)
      )
      (ifmaps_cnt_inst_n12
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (ifmaps_cnt_inst_n2
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (ifmaps_cnt_inst_n4
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_n6
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (ifmaps_cnt_inst_n7
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_n8
        (T0 17576) (T1 8464) (TX 0)
        (TC 8464) (IG 0)
      )
      (ifmaps_cnt_inst_n9
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (ifmaps_cnt_inst_net2867
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (int_arv_res\[0\]
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (int_arv_res\[1\]
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (int_arv_res\[2\]
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (int_c_i_en_even
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (int_c_i_en_odd
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (int_c_i_en_weight_addr
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[2\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[3\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[4\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[5\]
        (T0 0) (T1 0) (TX 0) (TZ 26040)
        (TC 0) (IG 0)
      )
      (int_ckg_cmask\[6\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_cmask\[7\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (int_ckg_rmask\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[2\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (int_ckg_rmask\[3\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (int_ckg_rmask\[4\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (int_ckg_rmask\[5\]
        (T0 0) (T1 0) (TX 0) (TZ 26040)
        (TC 0) (IG 0)
      )
      (int_ckg_rmask\[6\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (int_ckg_rmask\[7\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (int_d_tc\[0\]
        (T0 24416) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (int_d_tc\[1\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (int_d_tc\[2\]
        (T0 12856) (T1 13184) (TX 0)
        (TC 64) (IG 0)
      )
      (int_en_hmode
        (T0 22840) (T1 3200) (TX 0)
        (TC 3200) (IG 0)
      )
      (int_en_npu_ptr
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (int_en_ofmaps_ptr
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (int_en_tilev_ptr
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (int_en_vmode
        (T0 25400) (T1 640) (TX 0)
        (TC 640) (IG 0)
      )
      (int_hmode_cnt\[0\]
        (T0 18360) (T1 7680) (TX 0)
        (TC 1280) (IG 0)
      )
      (int_hmode_cnt\[1\]
        (T0 18360) (T1 7680) (TX 0)
        (TC 640) (IG 0)
      )
      (int_hmode_cnt\[2\]
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (int_i_data_h_npu\[0\]
        (T0 24888) (T1 1152) (TX 0)
        (TC 928) (IG 0)
      )
      (int_i_data_h_npu\[10\]
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (int_i_data_h_npu\[11\]
        (T0 23992) (T1 2048) (TX 0)
        (TC 1504) (IG 0)
      )
      (int_i_data_h_npu\[12\]
        (T0 24504) (T1 1536) (TX 0)
        (TC 1120) (IG 0)
      )
      (int_i_data_h_npu\[13\]
        (T0 24376) (T1 1664) (TX 0)
        (TC 1376) (IG 0)
      )
      (int_i_data_h_npu\[14\]
        (T0 24726) (T1 1314) (TX 0)
        (TC 1122) (IG 0)
      )
      (int_i_data_h_npu\[15\]
        (T0 24498) (T1 1542) (TX 0)
        (TC 1250) (IG 0)
      )
      (int_i_data_h_npu\[1\]
        (T0 24536) (T1 1504) (TX 0)
        (TC 1216) (IG 0)
      )
      (int_i_data_h_npu\[2\]
        (T0 24856) (T1 1184) (TX 0)
        (TC 992) (IG 0)
      )
      (int_i_data_h_npu\[3\]
        (T0 24728) (T1 1312) (TX 0)
        (TC 1248) (IG 0)
      )
      (int_i_data_h_npu\[4\]
        (T0 24856) (T1 1184) (TX 0)
        (TC 992) (IG 0)
      )
      (int_i_data_h_npu\[5\]
        (T0 24568) (T1 1472) (TX 0)
        (TC 1408) (IG 0)
      )
      (int_i_data_h_npu\[6\]
        (T0 24536) (T1 1504) (TX 0)
        (TC 1280) (IG 0)
      )
      (int_i_data_h_npu\[7\]
        (T0 24472) (T1 1568) (TX 0)
        (TC 1504) (IG 0)
      )
      (int_i_data_h_npu\[8\]
        (T0 24248) (T1 1792) (TX 0)
        (TC 1312) (IG 0)
      )
      (int_i_data_h_npu\[9\]
        (T0 24088) (T1 1952) (TX 0)
        (TC 1664) (IG 0)
      )
      (int_i_data_v_npu\[0\]
        (T0 24662) (T1 1378) (TX 0)
        (TC 354) (IG 0)
      )
      (int_i_data_v_npu\[10\]
        (T0 25622) (T1 418) (TX 0)
        (TC 322) (IG 0)
      )
      (int_i_data_v_npu\[11\]
        (T0 24625) (T1 1415) (TX 0)
        (TC 325) (IG 0)
      )
      (int_i_data_v_npu\[12\]
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (int_i_data_v_npu\[13\]
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (int_i_data_v_npu\[14\]
        (T0 24664) (T1 1376) (TX 0)
        (TC 352) (IG 0)
      )
      (int_i_data_v_npu\[15\]
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (int_i_data_v_npu\[1\]
        (T0 23506) (T1 2534) (TX 0)
        (TC 482) (IG 0)
      )
      (int_i_data_v_npu\[2\]
        (T0 23632) (T1 2408) (TX 0)
        (TC 356) (IG 0)
      )
      (int_i_data_v_npu\[3\]
        (T0 23668) (T1 2372) (TX 0)
        (TC 354) (IG 0)
      )
      (int_i_data_v_npu\[4\]
        (T0 24656) (T1 1384) (TX 0)
        (TC 292) (IG 0)
      )
      (int_i_data_v_npu\[5\]
        (T0 22450) (T1 3590) (TX 0)
        (TC 258) (IG 0)
      )
      (int_i_data_v_npu\[6\]
        (T0 25842) (T1 198) (TX 0)
        (TC 198) (IG 0)
      )
      (int_i_data_v_npu\[7\]
        (T0 24496) (T1 1544) (TX 0)
        (TC 196) (IG 0)
      )
      (int_i_data_v_npu\[8\]
        (T0 25678) (T1 362) (TX 0)
        (TC 294) (IG 0)
      )
      (int_i_data_v_npu\[9\]
        (T0 24653) (T1 1387) (TX 0)
        (TC 259) (IG 0)
      )
      (int_ifmaps_ptr\[0\]
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (int_ifmaps_ptr\[1\]
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (int_ifmaps_ptr\[2\]
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (int_npu_ptr\[0\]
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (int_npu_ptr\[1\]
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (int_npu_ptr\[2\]
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (int_o_data_even_base_addr\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_base_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_even_offs_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_npu\[0\]
        (T0 22200) (T1 3840) (TX 0)
        (TC 224) (IG 0)
      )
      (int_o_data_npu\[10\]
        (T0 21562) (T1 4478) (TX 0)
        (TC 256) (IG 0)
      )
      (int_o_data_npu\[11\]
        (T0 22514) (T1 3526) (TX 0)
        (TC 154) (IG 0)
      )
      (int_o_data_npu\[12\]
        (T0 22244) (T1 3796) (TX 0)
        (TC 110) (IG 0)
      )
      (int_o_data_npu\[13\]
        (T0 22394) (T1 3646) (TX 0)
        (TC 90) (IG 0)
      )
      (int_o_data_npu\[14\]
        (T0 22394) (T1 3646) (TX 0)
        (TC 90) (IG 0)
      )
      (int_o_data_npu\[15\]
        (T0 22394) (T1 3646) (TX 0)
        (TC 90) (IG 0)
      )
      (int_o_data_npu\[16\]
        (T0 21822) (T1 4218) (TX 0)
        (TC 306) (IG 0)
      )
      (int_o_data_npu\[17\]
        (T0 21924) (T1 4116) (TX 0)
        (TC 354) (IG 0)
      )
      (int_o_data_npu\[18\]
        (T0 21908) (T1 4132) (TX 0)
        (TC 266) (IG 0)
      )
      (int_o_data_npu\[19\]
        (T0 22026) (T1 4014) (TX 0)
        (TC 170) (IG 0)
      )
      (int_o_data_npu\[1\]
        (T0 22100) (T1 3940) (TX 0)
        (TC 266) (IG 0)
      )
      (int_o_data_npu\[20\]
        (T0 22018) (T1 4022) (TX 0)
        (TC 132) (IG 0)
      )
      (int_o_data_npu\[21\]
        (T0 22108) (T1 3932) (TX 0)
        (TC 112) (IG 0)
      )
      (int_o_data_npu\[22\]
        (T0 22108) (T1 3932) (TX 0)
        (TC 112) (IG 0)
      )
      (int_o_data_npu\[23\]
        (T0 22108) (T1 3932) (TX 0)
        (TC 112) (IG 0)
      )
      (int_o_data_npu\[24\]
        (T0 22012) (T1 4028) (TX 0)
        (TC 306) (IG 0)
      )
      (int_o_data_npu\[25\]
        (T0 21618) (T1 4422) (TX 0)
        (TC 386) (IG 0)
      )
      (int_o_data_npu\[26\]
        (T0 22276) (T1 3764) (TX 0)
        (TC 294) (IG 0)
      )
      (int_o_data_npu\[27\]
        (T0 21774) (T1 4266) (TX 0)
        (TC 190) (IG 0)
      )
      (int_o_data_npu\[28\]
        (T0 21924) (T1 4116) (TX 0)
        (TC 140) (IG 0)
      )
      (int_o_data_npu\[29\]
        (T0 21668) (T1 4372) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[2\]
        (T0 21650) (T1 4390) (TX 0)
        (TC 200) (IG 0)
      )
      (int_o_data_npu\[30\]
        (T0 21668) (T1 4372) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[31\]
        (T0 21668) (T1 4372) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[32\]
        (T0 21966) (T1 4074) (TX 0)
        (TC 306) (IG 0)
      )
      (int_o_data_npu\[33\]
        (T0 22240) (T1 3800) (TX 0)
        (TC 380) (IG 0)
      )
      (int_o_data_npu\[34\]
        (T0 21812) (T1 4228) (TX 0)
        (TC 256) (IG 0)
      )
      (int_o_data_npu\[35\]
        (T0 22540) (T1 3500) (TX 0)
        (TC 182) (IG 0)
      )
      (int_o_data_npu\[36\]
        (T0 22496) (T1 3544) (TX 0)
        (TC 108) (IG 0)
      )
      (int_o_data_npu\[37\]
        (T0 22382) (T1 3658) (TX 0)
        (TC 102) (IG 0)
      )
      (int_o_data_npu\[38\]
        (T0 22382) (T1 3658) (TX 0)
        (TC 102) (IG 0)
      )
      (int_o_data_npu\[39\]
        (T0 22382) (T1 3658) (TX 0)
        (TC 102) (IG 0)
      )
      (int_o_data_npu\[3\]
        (T0 21802) (T1 4238) (TX 0)
        (TC 152) (IG 0)
      )
      (int_o_data_npu\[40\]
        (T0 22038) (T1 4002) (TX 0)
        (TC 300) (IG 0)
      )
      (int_o_data_npu\[41\]
        (T0 22204) (T1 3836) (TX 0)
        (TC 350) (IG 0)
      )
      (int_o_data_npu\[42\]
        (T0 22148) (T1 3892) (TX 0)
        (TC 272) (IG 0)
      )
      (int_o_data_npu\[43\]
        (T0 22826) (T1 3214) (TX 0)
        (TC 176) (IG 0)
      )
      (int_o_data_npu\[44\]
        (T0 22762) (T1 3278) (TX 0)
        (TC 124) (IG 0)
      )
      (int_o_data_npu\[45\]
        (T0 22718) (T1 3322) (TX 0)
        (TC 118) (IG 0)
      )
      (int_o_data_npu\[46\]
        (T0 22718) (T1 3322) (TX 0)
        (TC 118) (IG 0)
      )
      (int_o_data_npu\[47\]
        (T0 22718) (T1 3322) (TX 0)
        (TC 118) (IG 0)
      )
      (int_o_data_npu\[48\]
        (T0 19426) (T1 6614) (TX 0)
        (TC 374) (IG 0)
      )
      (int_o_data_npu\[49\]
        (T0 18846) (T1 7194) (TX 0)
        (TC 404) (IG 0)
      )
      (int_o_data_npu\[4\]
        (T0 21892) (T1 4148) (TX 0)
        (TC 110) (IG 0)
      )
      (int_o_data_npu\[50\]
        (T0 19528) (T1 6512) (TX 0)
        (TC 322) (IG 0)
      )
      (int_o_data_npu\[51\]
        (T0 19900) (T1 6140) (TX 0)
        (TC 224) (IG 0)
      )
      (int_o_data_npu\[52\]
        (T0 19756) (T1 6284) (TX 0)
        (TC 166) (IG 0)
      )
      (int_o_data_npu\[53\]
        (T0 19744) (T1 6296) (TX 0)
        (TC 164) (IG 0)
      )
      (int_o_data_npu\[54\]
        (T0 19744) (T1 6296) (TX 0)
        (TC 164) (IG 0)
      )
      (int_o_data_npu\[55\]
        (T0 19744) (T1 6296) (TX 0)
        (TC 164) (IG 0)
      )
      (int_o_data_npu\[56\]
        (T0 20002) (T1 6038) (TX 0)
        (TC 308) (IG 0)
      )
      (int_o_data_npu\[57\]
        (T0 20300) (T1 5740) (TX 0)
        (TC 398) (IG 0)
      )
      (int_o_data_npu\[58\]
        (T0 20604) (T1 5436) (TX 0)
        (TC 292) (IG 0)
      )
      (int_o_data_npu\[59\]
        (T0 21360) (T1 4680) (TX 0)
        (TC 224) (IG 0)
      )
      (int_o_data_npu\[5\]
        (T0 21928) (T1 4112) (TX 0)
        (TC 96) (IG 0)
      )
      (int_o_data_npu\[60\]
        (T0 21138) (T1 4902) (TX 0)
        (TC 170) (IG 0)
      )
      (int_o_data_npu\[61\]
        (T0 21110) (T1 4930) (TX 0)
        (TC 162) (IG 0)
      )
      (int_o_data_npu\[62\]
        (T0 21110) (T1 4930) (TX 0)
        (TC 162) (IG 0)
      )
      (int_o_data_npu\[63\]
        (T0 21110) (T1 4930) (TX 0)
        (TC 162) (IG 0)
      )
      (int_o_data_npu\[6\]
        (T0 21928) (T1 4112) (TX 0)
        (TC 96) (IG 0)
      )
      (int_o_data_npu\[7\]
        (T0 21928) (T1 4112) (TX 0)
        (TC 96) (IG 0)
      )
      (int_o_data_npu\[8\]
        (T0 21572) (T1 4468) (TX 0)
        (TC 292) (IG 0)
      )
      (int_o_data_npu\[9\]
        (T0 22082) (T1 3958) (TX 0)
        (TC 296) (IG 0)
      )
      (int_o_data_odd_base_addr\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_base_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_odd_offs_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (int_o_data_p\[0\]
        (T0 20000) (T1 6040) (TX 0)
        (TC 60) (IG 0)
      )
      (int_o_data_p\[10\]
        (T0 22362) (T1 3678) (TX 0)
        (TC 68) (IG 0)
      )
      (int_o_data_p\[11\]
        (T0 22394) (T1 3646) (TX 0)
        (TC 32) (IG 0)
      )
      (int_o_data_p\[12\]
        (T0 17919) (T1 8121) (TX 0)
        (TC 113) (IG 0)
      )
      (int_o_data_p\[13\]
        (T0 19109) (T1 6931) (TX 0)
        (TC 119) (IG 0)
      )
      (int_o_data_p\[14\]
        (T0 17916) (T1 8124) (TX 0)
        (TC 112) (IG 0)
      )
      (int_o_data_p\[15\]
        (T0 20341) (T1 5699) (TX 0)
        (TC 51) (IG 0)
      )
      (int_o_data_p\[1\]
        (T0 22764) (T1 3276) (TX 0)
        (TC 74) (IG 0)
      )
      (int_o_data_p\[2\]
        (T0 23532) (T1 2508) (TX 0)
        (TC 58) (IG 0)
      )
      (int_o_data_p\[3\]
        (T0 20014) (T1 6026) (TX 0)
        (TC 32) (IG 0)
      )
      (int_o_data_p\[4\]
        (T0 22772) (T1 3268) (TX 0)
        (TC 56) (IG 0)
      )
      (int_o_data_p\[5\]
        (T0 21964) (T1 4076) (TX 0)
        (TC 82) (IG 0)
      )
      (int_o_data_p\[6\]
        (T0 21572) (T1 4468) (TX 0)
        (TC 66) (IG 0)
      )
      (int_o_data_p\[7\]
        (T0 22802) (T1 3238) (TX 0)
        (TC 40) (IG 0)
      )
      (int_o_data_p\[8\]
        (T0 23168) (T1 2872) (TX 0)
        (TC 58) (IG 0)
      )
      (int_o_data_p\[9\]
        (T0 21562) (T1 4478) (TX 0)
        (TC 86) (IG 0)
      )
      (int_tileh_ptr_1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n16
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n19
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (n21
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (n26
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n31
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n32
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (n33
        (T0 12960) (T1 13080) (TX 0)
        (TC 32) (IG 0)
      )
      (n34
        (T0 512) (T1 25528) (TX 0)
        (TC 512) (IG 0)
      )
      (n35
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n36
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n38
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n40
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (n41
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n42
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (n43
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (n44
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (n45
        (T0 32) (T1 26008) (TX 0)
        (TC 32) (IG 0)
      )
      (n46
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (n47
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (n48
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (n49
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (n50
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (n51
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (n52
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (n53
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (n54
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (n55
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (n56
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (n57
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (n58
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n59
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (n60
        (T0 128) (T1 25912) (TX 0)
        (TC 128) (IG 0)
      )
      (n61
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n62
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n63
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (n64
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (n65
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n66
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (n67
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (n68
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (net2747
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (net2753
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (net2758
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (net2763
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[0\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[10\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[11\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[12\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[13\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[14\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[15\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[16\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[17\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[18\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[19\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[1\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[20\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[21\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[22\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[23\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[24\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[25\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[26\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[27\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[28\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[29\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[2\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[30\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[31\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[32\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[33\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[34\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[35\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[36\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[37\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[38\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[39\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[3\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[40\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[41\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[42\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[43\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[44\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[45\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[46\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[47\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[48\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[49\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[4\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[50\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[51\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[52\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[53\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[54\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[55\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[56\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[57\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[58\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[59\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[5\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[60\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[61\]
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[62\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[63\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_int_ckg\[6\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[7\]
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_ckg\[8\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_ckg\[9\]
        (T0 6648) (T1 19392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_1__0__0_
        (T0 20958) (T1 5082) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_int_data_res_1__0__1_
        (T0 18770) (T1 7270) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_int_data_res_1__0__2_
        (T0 19596) (T1 6444) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_res_1__0__3_
        (T0 20312) (T1 5728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_res_1__0__4_
        (T0 20678) (T1 5362) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_1__0__5_
        (T0 20586) (T1 5454) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_1__0__6_
        (T0 20586) (T1 5454) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_1__0__7_
        (T0 20586) (T1 5454) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_1__1__0_
        (T0 19346) (T1 6694) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_int_data_res_1__1__1_
        (T0 18552) (T1 7488) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_int_data_res_1__1__2_
        (T0 19186) (T1 6854) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_int_data_res_1__1__3_
        (T0 18466) (T1 7574) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_res_1__1__4_
        (T0 18984) (T1 7056) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_1__1__5_
        (T0 18934) (T1 7106) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_1__1__6_
        (T0 18934) (T1 7106) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_1__1__7_
        (T0 18934) (T1 7106) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_int_data_res_1__2__0_
        (T0 21190) (T1 4850) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_int_data_res_1__2__1_
        (T0 22032) (T1 4008) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_int_data_res_1__2__2_
        (T0 20898) (T1 5142) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_int_data_res_1__2__3_
        (T0 20868) (T1 5172) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_1__2__4_
        (T0 21310) (T1 4730) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_1__2__5_
        (T0 21228) (T1 4812) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_1__2__6_
        (T0 21228) (T1 4812) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_1__2__7_
        (T0 21228) (T1 4812) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_1__3__0_
        (T0 20980) (T1 5060) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_int_data_res_1__3__1_
        (T0 21644) (T1 4396) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_int_data_res_1__3__2_
        (T0 20888) (T1 5152) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_int_data_res_1__3__3_
        (T0 20832) (T1 5208) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_int_data_res_1__3__4_
        (T0 20816) (T1 5224) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_int_data_res_1__3__5_
        (T0 20644) (T1 5396) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__3__6_
        (T0 20644) (T1 5396) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__3__7_
        (T0 20644) (T1 5396) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__4__0_
        (T0 21054) (T1 4986) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_int_data_res_1__4__1_
        (T0 21606) (T1 4434) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_int_data_res_1__4__2_
        (T0 21570) (T1 4470) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_int_data_res_1__4__3_
        (T0 21616) (T1 4424) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_1__4__4_
        (T0 21706) (T1 4334) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_1__4__5_
        (T0 21572) (T1 4468) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__4__6_
        (T0 21572) (T1 4468) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__4__7_
        (T0 21572) (T1 4468) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_1__5__0_
        (T0 21548) (T1 4492) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_int_data_res_1__5__1_
        (T0 21928) (T1 4112) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_int_data_res_1__5__2_
        (T0 21418) (T1 4622) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_int_data_res_1__5__3_
        (T0 22012) (T1 4028) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_1__5__4_
        (T0 21768) (T1 4272) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_1__5__5_
        (T0 22040) (T1 4000) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_1__5__6_
        (T0 22040) (T1 4000) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_1__5__7_
        (T0 22040) (T1 4000) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_1__6__0_
        (T0 22390) (T1 3650) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_int_data_res_1__6__1_
        (T0 22162) (T1 3878) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_res_1__6__2_
        (T0 21672) (T1 4368) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_int_data_res_1__6__3_
        (T0 21856) (T1 4184) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_1__6__4_
        (T0 21702) (T1 4338) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_1__6__5_
        (T0 21900) (T1 4140) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_1__6__6_
        (T0 21900) (T1 4140) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_1__6__7_
        (T0 21900) (T1 4140) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_1__7__0_
        (T0 21638) (T1 4402) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_int_data_res_1__7__1_
        (T0 22750) (T1 3290) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_int_data_res_1__7__2_
        (T0 21940) (T1 4100) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_int_data_res_1__7__3_
        (T0 21904) (T1 4136) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_1__7__4_
        (T0 22400) (T1 3640) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_1__7__5_
        (T0 22312) (T1 3728) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_1__7__6_
        (T0 22312) (T1 3728) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_1__7__7_
        (T0 22312) (T1 3728) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_2__0__0_
        (T0 21138) (T1 4902) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_int_data_res_2__0__1_
        (T0 22064) (T1 3976) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_int_data_res_2__0__2_
        (T0 21008) (T1 5032) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_int_data_res_2__0__3_
        (T0 21230) (T1 4810) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_2__0__4_
        (T0 21070) (T1 4970) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_2__0__5_
        (T0 21164) (T1 4876) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__0__6_
        (T0 21164) (T1 4876) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__0__7_
        (T0 21164) (T1 4876) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__1__0_
        (T0 21630) (T1 4410) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_int_data_res_2__1__1_
        (T0 21020) (T1 5020) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_int_data_res_2__1__2_
        (T0 22082) (T1 3958) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_int_data_res_2__1__3_
        (T0 21370) (T1 4670) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_2__1__4_
        (T0 21552) (T1 4488) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__1__5_
        (T0 21492) (T1 4548) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__1__6_
        (T0 21492) (T1 4548) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__1__7_
        (T0 21492) (T1 4548) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_2__2__0_
        (T0 23246) (T1 2794) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_int_data_res_2__2__1_
        (T0 23022) (T1 3018) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_int_data_res_2__2__2_
        (T0 22826) (T1 3214) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_2__2__3_
        (T0 23920) (T1 2120) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_2__2__4_
        (T0 23474) (T1 2566) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_2__2__5_
        (T0 23466) (T1 2574) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_2__2__6_
        (T0 23466) (T1 2574) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_2__2__7_
        (T0 23466) (T1 2574) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_2__3__0_
        (T0 22346) (T1 3694) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_int_data_res_2__3__1_
        (T0 23224) (T1 2816) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_int_data_res_2__3__2_
        (T0 22886) (T1 3154) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_int_data_res_2__3__3_
        (T0 24276) (T1 1764) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__3__4_
        (T0 23706) (T1 2334) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_2__3__5_
        (T0 23698) (T1 2342) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__3__6_
        (T0 23698) (T1 2342) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__3__7_
        (T0 23698) (T1 2342) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__4__0_
        (T0 23460) (T1 2580) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_int_data_res_2__4__1_
        (T0 22974) (T1 3066) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_2__4__2_
        (T0 23002) (T1 3038) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_int_data_res_2__4__3_
        (T0 23788) (T1 2252) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__4__4_
        (T0 23354) (T1 2686) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_2__4__5_
        (T0 23336) (T1 2704) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__4__6_
        (T0 23336) (T1 2704) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__4__7_
        (T0 23336) (T1 2704) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_2__5__0_
        (T0 23386) (T1 2654) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_2__5__1_
        (T0 23384) (T1 2656) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_int_data_res_2__5__2_
        (T0 23388) (T1 2652) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_int_data_res_2__5__3_
        (T0 23396) (T1 2644) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_2__5__4_
        (T0 23476) (T1 2564) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_2__5__5_
        (T0 23474) (T1 2566) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__5__6_
        (T0 23474) (T1 2566) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__5__7_
        (T0 23474) (T1 2566) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__6__0_
        (T0 23070) (T1 2970) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_int_data_res_2__6__1_
        (T0 23760) (T1 2280) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_int_data_res_2__6__2_
        (T0 23660) (T1 2380) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_2__6__3_
        (T0 23446) (T1 2594) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_2__6__4_
        (T0 23518) (T1 2522) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__6__5_
        (T0 23524) (T1 2516) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_2__6__6_
        (T0 23524) (T1 2516) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_2__6__7_
        (T0 23524) (T1 2516) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_2__7__0_
        (T0 23690) (T1 2350) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_2__7__1_
        (T0 23974) (T1 2066) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_int_data_res_2__7__2_
        (T0 23614) (T1 2426) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_2__7__3_
        (T0 24428) (T1 1612) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_2__7__4_
        (T0 24132) (T1 1908) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_2__7__5_
        (T0 24132) (T1 1908) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_2__7__6_
        (T0 24132) (T1 1908) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_2__7__7_
        (T0 24132) (T1 1908) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_3__0__0_
        (T0 21464) (T1 4576) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_int_data_res_3__0__1_
        (T0 21060) (T1 4980) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_int_data_res_3__0__2_
        (T0 20264) (T1 5776) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_int_data_res_3__0__3_
        (T0 20096) (T1 5944) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_int_data_res_3__0__4_
        (T0 19662) (T1 6378) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_3__0__5_
        (T0 19664) (T1 6376) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__0__6_
        (T0 19664) (T1 6376) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__0__7_
        (T0 19664) (T1 6376) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__1__0_
        (T0 20850) (T1 5190) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_int_data_res_3__1__1_
        (T0 20526) (T1 5514) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_int_data_res_3__1__2_
        (T0 20416) (T1 5624) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_int_data_res_3__1__3_
        (T0 20036) (T1 6004) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_3__1__4_
        (T0 20196) (T1 5844) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_int_data_res_3__1__5_
        (T0 19904) (T1 6136) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_3__1__6_
        (T0 19904) (T1 6136) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_3__1__7_
        (T0 19904) (T1 6136) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_3__2__0_
        (T0 22706) (T1 3334) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_3__2__1_
        (T0 24282) (T1 1758) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_3__2__2_
        (T0 23280) (T1 2760) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_3__2__3_
        (T0 23526) (T1 2514) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_3__2__4_
        (T0 23184) (T1 2856) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_3__2__5_
        (T0 22886) (T1 3154) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__2__6_
        (T0 22886) (T1 3154) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__2__7_
        (T0 22886) (T1 3154) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__3__0_
        (T0 23600) (T1 2440) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_3__3__1_
        (T0 23244) (T1 2796) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_int_data_res_3__3__2_
        (T0 22980) (T1 3060) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_3__3__3_
        (T0 24008) (T1 2032) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_3__3__4_
        (T0 22610) (T1 3430) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_3__3__5_
        (T0 22602) (T1 3438) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__3__6_
        (T0 22602) (T1 3438) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__3__7_
        (T0 22602) (T1 3438) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_3__4__0_
        (T0 23092) (T1 2948) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_int_data_res_3__4__1_
        (T0 23682) (T1 2358) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_int_data_res_3__4__2_
        (T0 23370) (T1 2670) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_3__4__3_
        (T0 23918) (T1 2122) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_3__4__4_
        (T0 22838) (T1 3202) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__4__5_
        (T0 22636) (T1 3404) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__4__6_
        (T0 22636) (T1 3404) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__4__7_
        (T0 22636) (T1 3404) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_3__5__0_
        (T0 23432) (T1 2608) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_int_data_res_3__5__1_
        (T0 23218) (T1 2822) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_int_data_res_3__5__2_
        (T0 23286) (T1 2754) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_int_data_res_3__5__3_
        (T0 23630) (T1 2410) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_3__5__4_
        (T0 22940) (T1 3100) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_3__5__5_
        (T0 22620) (T1 3420) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_3__5__6_
        (T0 22620) (T1 3420) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_3__5__7_
        (T0 22620) (T1 3420) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_int_data_res_3__6__0_
        (T0 23358) (T1 2682) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_int_data_res_3__6__1_
        (T0 23530) (T1 2510) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_int_data_res_3__6__2_
        (T0 23182) (T1 2858) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_int_data_res_3__6__3_
        (T0 23648) (T1 2392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_int_data_res_3__6__4_
        (T0 22634) (T1 3406) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_3__6__5_
        (T0 22540) (T1 3500) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__6__6_
        (T0 22540) (T1 3500) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__6__7_
        (T0 22540) (T1 3500) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__7__0_
        (T0 23242) (T1 2798) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_int_data_res_3__7__1_
        (T0 23524) (T1 2516) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_res_3__7__2_
        (T0 23330) (T1 2710) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_int_data_res_3__7__3_
        (T0 23878) (T1 2162) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_int_data_res_3__7__4_
        (T0 22856) (T1 3184) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_3__7__5_
        (T0 22796) (T1 3244) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__7__6_
        (T0 22796) (T1 3244) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_3__7__7_
        (T0 22796) (T1 3244) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_4__0__0_
        (T0 20674) (T1 5366) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_int_data_res_4__0__1_
        (T0 20094) (T1 5946) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_int_data_res_4__0__2_
        (T0 20300) (T1 5740) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_int_data_res_4__0__3_
        (T0 20486) (T1 5554) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_4__0__4_
        (T0 20694) (T1 5346) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_4__0__5_
        (T0 20648) (T1 5392) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__0__6_
        (T0 20648) (T1 5392) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__0__7_
        (T0 20648) (T1 5392) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_4__1__0_
        (T0 19990) (T1 6050) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_int_data_res_4__1__1_
        (T0 20398) (T1 5642) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_4__1__2_
        (T0 20778) (T1 5262) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_4__1__3_
        (T0 20238) (T1 5802) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_4__1__4_
        (T0 20490) (T1 5550) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_4__1__5_
        (T0 20490) (T1 5550) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_4__1__6_
        (T0 20490) (T1 5550) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_4__1__7_
        (T0 20490) (T1 5550) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_4__2__0_
        (T0 22836) (T1 3204) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_4__2__1_
        (T0 21916) (T1 4124) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_int_data_res_4__2__2_
        (T0 23380) (T1 2660) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_4__2__3_
        (T0 23056) (T1 2984) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_4__2__4_
        (T0 22758) (T1 3282) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_4__2__5_
        (T0 22752) (T1 3288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_4__2__6_
        (T0 22752) (T1 3288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_4__2__7_
        (T0 22752) (T1 3288) (TX 0)
        (TC 36) (IG 0)
      )
      (npu_inst_int_data_res_4__3__0_
        (T0 23532) (T1 2508) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_4__3__1_
        (T0 23462) (T1 2578) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_4__3__2_
        (T0 22688) (T1 3352) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_4__3__3_
        (T0 23080) (T1 2960) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_4__3__4_
        (T0 22644) (T1 3396) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_4__3__5_
        (T0 22618) (T1 3422) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__3__6_
        (T0 22618) (T1 3422) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__3__7_
        (T0 22618) (T1 3422) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__4__0_
        (T0 23682) (T1 2358) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_int_data_res_4__4__1_
        (T0 23360) (T1 2680) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_4__4__2_
        (T0 23416) (T1 2624) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_4__4__3_
        (T0 23124) (T1 2916) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_4__4__4_
        (T0 22726) (T1 3314) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_4__4__5_
        (T0 22662) (T1 3378) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__4__6_
        (T0 22662) (T1 3378) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__4__7_
        (T0 22662) (T1 3378) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_4__5__0_
        (T0 23448) (T1 2592) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_int_data_res_4__5__1_
        (T0 23518) (T1 2522) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_res_4__5__2_
        (T0 23290) (T1 2750) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_int_data_res_4__5__3_
        (T0 23318) (T1 2722) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_4__5__4_
        (T0 23174) (T1 2866) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_4__5__5_
        (T0 23074) (T1 2966) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__5__6_
        (T0 23074) (T1 2966) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__5__7_
        (T0 23074) (T1 2966) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__6__0_
        (T0 22824) (T1 3216) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_int_data_res_4__6__1_
        (T0 23156) (T1 2884) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_int_data_res_4__6__2_
        (T0 23388) (T1 2652) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_int_data_res_4__6__3_
        (T0 23528) (T1 2512) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_int_data_res_4__6__4_
        (T0 22896) (T1 3144) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_4__6__5_
        (T0 22696) (T1 3344) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__6__6_
        (T0 22696) (T1 3344) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__6__7_
        (T0 22696) (T1 3344) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_4__7__0_
        (T0 23324) (T1 2716) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_int_data_res_4__7__1_
        (T0 23358) (T1 2682) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_int_data_res_4__7__2_
        (T0 23142) (T1 2898) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_int_data_res_4__7__3_
        (T0 23346) (T1 2694) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_int_data_res_4__7__4_
        (T0 23380) (T1 2660) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_4__7__5_
        (T0 23078) (T1 2962) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_4__7__6_
        (T0 23078) (T1 2962) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_4__7__7_
        (T0 23078) (T1 2962) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_5__0__0_
        (T0 23686) (T1 2354) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_5__0__1_
        (T0 23372) (T1 2668) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_int_data_res_5__0__2_
        (T0 23096) (T1 2944) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_5__0__3_
        (T0 23526) (T1 2514) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_5__0__4_
        (T0 23708) (T1 2332) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_5__0__5_
        (T0 23768) (T1 2272) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_5__0__6_
        (T0 23768) (T1 2272) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_5__0__7_
        (T0 23768) (T1 2272) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_5__1__0_
        (T0 22860) (T1 3180) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_5__1__1_
        (T0 23124) (T1 2916) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_int_data_res_5__1__2_
        (T0 23394) (T1 2646) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_5__1__3_
        (T0 22958) (T1 3082) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_5__1__4_
        (T0 23202) (T1 2838) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_5__1__5_
        (T0 23202) (T1 2838) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_5__1__6_
        (T0 23202) (T1 2838) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_5__1__7_
        (T0 23202) (T1 2838) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_int_data_res_5__2__0_
        (T0 25402) (T1 638) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_5__2__1_
        (T0 25470) (T1 570) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_5__2__2_
        (T0 25208) (T1 832) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_int_data_res_5__2__3_
        (T0 25254) (T1 786) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_5__2__4_
        (T0 25236) (T1 804) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_5__2__5_
        (T0 25230) (T1 810) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__2__6_
        (T0 25230) (T1 810) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__2__7_
        (T0 25230) (T1 810) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_int_data_res_5__3__0_
        (T0 24514) (T1 1526) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_int_data_res_5__3__1_
        (T0 24414) (T1 1626) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_5__3__2_
        (T0 24284) (T1 1756) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_5__3__3_
        (T0 24278) (T1 1762) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_5__3__4_
        (T0 24078) (T1 1962) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_5__3__5_
        (T0 24058) (T1 1982) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__3__6_
        (T0 24058) (T1 1982) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__3__7_
        (T0 24058) (T1 1982) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__4__0_
        (T0 23734) (T1 2306) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_int_data_res_5__4__1_
        (T0 24104) (T1 1936) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_int_data_res_5__4__2_
        (T0 23934) (T1 2106) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_5__4__3_
        (T0 24156) (T1 1884) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_int_data_res_5__4__4_
        (T0 24256) (T1 1784) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__4__5_
        (T0 24164) (T1 1876) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__4__6_
        (T0 24164) (T1 1876) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__4__7_
        (T0 24164) (T1 1876) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_5__5__0_
        (T0 23764) (T1 2276) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_int_data_res_5__5__1_
        (T0 23640) (T1 2400) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_int_data_res_5__5__2_
        (T0 23698) (T1 2342) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_5__5__3_
        (T0 23750) (T1 2290) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_5__5__4_
        (T0 23630) (T1 2410) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_5__5__5_
        (T0 23602) (T1 2438) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_5__5__6_
        (T0 23602) (T1 2438) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_5__5__7_
        (T0 23602) (T1 2438) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_5__6__0_
        (T0 23602) (T1 2438) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_5__6__1_
        (T0 23802) (T1 2238) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_int_data_res_5__6__2_
        (T0 23554) (T1 2486) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_int_data_res_5__6__3_
        (T0 23318) (T1 2722) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_5__6__4_
        (T0 23220) (T1 2820) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_5__6__5_
        (T0 23004) (T1 3036) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_5__6__6_
        (T0 23004) (T1 3036) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_5__6__7_
        (T0 23004) (T1 3036) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_5__7__0_
        (T0 23278) (T1 2762) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_5__7__1_
        (T0 23188) (T1 2852) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_int_data_res_5__7__2_
        (T0 23496) (T1 2544) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_5__7__3_
        (T0 23510) (T1 2530) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_5__7__4_
        (T0 23530) (T1 2510) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_5__7__5_
        (T0 23610) (T1 2430) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_5__7__6_
        (T0 23610) (T1 2430) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_5__7__7_
        (T0 23610) (T1 2430) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__0__0_
        (T0 23378) (T1 2662) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_6__0__1_
        (T0 23024) (T1 3016) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_int_data_res_6__0__2_
        (T0 23220) (T1 2820) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_6__0__3_
        (T0 22510) (T1 3530) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__0__4_
        (T0 22820) (T1 3220) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_6__0__5_
        (T0 22958) (T1 3082) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__0__6_
        (T0 22958) (T1 3082) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__0__7_
        (T0 22958) (T1 3082) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__1__0_
        (T0 22380) (T1 3660) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_6__1__1_
        (T0 22786) (T1 3254) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_int_data_res_6__1__2_
        (T0 22610) (T1 3430) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_6__1__3_
        (T0 22932) (T1 3108) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_6__1__4_
        (T0 22932) (T1 3108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__1__5_
        (T0 22932) (T1 3108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__1__6_
        (T0 22932) (T1 3108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__1__7_
        (T0 22932) (T1 3108) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__2__0_
        (T0 25114) (T1 926) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_6__2__1_
        (T0 24804) (T1 1236) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_int_data_res_6__2__2_
        (T0 24772) (T1 1268) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_int_data_res_6__2__3_
        (T0 24836) (T1 1204) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_6__2__4_
        (T0 24584) (T1 1456) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__2__5_
        (T0 24568) (T1 1472) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__2__6_
        (T0 24568) (T1 1472) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__2__7_
        (T0 24568) (T1 1472) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__3__0_
        (T0 23124) (T1 2916) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_int_data_res_6__3__1_
        (T0 23898) (T1 2142) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_int_data_res_6__3__2_
        (T0 23752) (T1 2288) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_int_data_res_6__3__3_
        (T0 23864) (T1 2176) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_6__3__4_
        (T0 23662) (T1 2378) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_6__3__5_
        (T0 23650) (T1 2390) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__3__6_
        (T0 23650) (T1 2390) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__3__7_
        (T0 23650) (T1 2390) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__4__0_
        (T0 23836) (T1 2204) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_int_data_res_6__4__1_
        (T0 23314) (T1 2726) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_int_data_res_6__4__2_
        (T0 23440) (T1 2600) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_6__4__3_
        (T0 23324) (T1 2716) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_6__4__4_
        (T0 23574) (T1 2466) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__4__5_
        (T0 23472) (T1 2568) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__4__6_
        (T0 23472) (T1 2568) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__4__7_
        (T0 23472) (T1 2568) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__5__0_
        (T0 23682) (T1 2358) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_int_data_res_6__5__1_
        (T0 23616) (T1 2424) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_int_data_res_6__5__2_
        (T0 23022) (T1 3018) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_6__5__3_
        (T0 23072) (T1 2968) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_int_data_res_6__5__4_
        (T0 22954) (T1 3086) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_6__5__5_
        (T0 22790) (T1 3250) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__5__6_
        (T0 22790) (T1 3250) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__5__7_
        (T0 22790) (T1 3250) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_6__6__0_
        (T0 23244) (T1 2796) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_int_data_res_6__6__1_
        (T0 23332) (T1 2708) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_int_data_res_6__6__2_
        (T0 23638) (T1 2402) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_int_data_res_6__6__3_
        (T0 23266) (T1 2774) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_int_data_res_6__6__4_
        (T0 23360) (T1 2680) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_int_data_res_6__6__5_
        (T0 23362) (T1 2678) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__6__6_
        (T0 23362) (T1 2678) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__6__7_
        (T0 23362) (T1 2678) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_6__7__0_
        (T0 22812) (T1 3228) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_int_data_res_6__7__1_
        (T0 23248) (T1 2792) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_int_data_res_6__7__2_
        (T0 23176) (T1 2864) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_int_data_res_6__7__3_
        (T0 23828) (T1 2212) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_6__7__4_
        (T0 23826) (T1 2214) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_6__7__5_
        (T0 23906) (T1 2134) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__7__6_
        (T0 23906) (T1 2134) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_6__7__7_
        (T0 23906) (T1 2134) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_int_data_res_7__0__0_
        (T0 23606) (T1 2434) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_int_data_res_7__0__1_
        (T0 23278) (T1 2762) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_int_data_res_7__0__2_
        (T0 23268) (T1 2772) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_int_data_res_7__0__3_
        (T0 22924) (T1 3116) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__0__4_
        (T0 23162) (T1 2878) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_7__0__5_
        (T0 23162) (T1 2878) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_7__0__6_
        (T0 23162) (T1 2878) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_7__0__7_
        (T0 23162) (T1 2878) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_int_data_res_7__1__0_
        (T0 22516) (T1 3524) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_int_data_res_7__1__1_
        (T0 22608) (T1 3432) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_int_data_res_7__1__2_
        (T0 22546) (T1 3494) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_7__1__3_
        (T0 23416) (T1 2624) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_int_data_res_7__1__4_
        (T0 23122) (T1 2918) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__1__5_
        (T0 23122) (T1 2918) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__1__6_
        (T0 23122) (T1 2918) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__1__7_
        (T0 23122) (T1 2918) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__2__0_
        (T0 24494) (T1 1546) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_7__2__1_
        (T0 24172) (T1 1868) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_int_data_res_7__2__2_
        (T0 24024) (T1 2016) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_int_data_res_7__2__3_
        (T0 24234) (T1 1806) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_7__2__4_
        (T0 24136) (T1 1904) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__2__5_
        (T0 24054) (T1 1986) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__2__6_
        (T0 24054) (T1 1986) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__2__7_
        (T0 24054) (T1 1986) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__3__0_
        (T0 23652) (T1 2388) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_7__3__1_
        (T0 23730) (T1 2310) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_int_data_res_7__3__2_
        (T0 23946) (T1 2094) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_int_data_res_7__3__3_
        (T0 23618) (T1 2422) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_int_data_res_7__3__4_
        (T0 23996) (T1 2044) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__3__5_
        (T0 23948) (T1 2092) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__3__6_
        (T0 23948) (T1 2092) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__3__7_
        (T0 23948) (T1 2092) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__4__0_
        (T0 23936) (T1 2104) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_int_data_res_7__4__1_
        (T0 23844) (T1 2196) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_int_data_res_7__4__2_
        (T0 23482) (T1 2558) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_int_data_res_7__4__3_
        (T0 23440) (T1 2600) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_int_data_res_7__4__4_
        (T0 23482) (T1 2558) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_int_data_res_7__4__5_
        (T0 23314) (T1 2726) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__4__6_
        (T0 23314) (T1 2726) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__4__7_
        (T0 23314) (T1 2726) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__5__0_
        (T0 23346) (T1 2694) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_int_data_res_7__5__1_
        (T0 23508) (T1 2532) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_int_data_res_7__5__2_
        (T0 23852) (T1 2188) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_int_data_res_7__5__3_
        (T0 23642) (T1 2398) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_int_data_res_7__5__4_
        (T0 23182) (T1 2858) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_int_data_res_7__5__5_
        (T0 23170) (T1 2870) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__5__6_
        (T0 23170) (T1 2870) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__5__7_
        (T0 23170) (T1 2870) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__6__0_
        (T0 23676) (T1 2364) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_int_data_res_7__6__1_
        (T0 23488) (T1 2552) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_int_data_res_7__6__2_
        (T0 23496) (T1 2544) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_int_data_res_7__6__3_
        (T0 23470) (T1 2570) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_int_data_res_7__6__4_
        (T0 23462) (T1 2578) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_int_data_res_7__6__5_
        (T0 23738) (T1 2302) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__6__6_
        (T0 23738) (T1 2302) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__6__7_
        (T0 23738) (T1 2302) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_int_data_res_7__7__0_
        (T0 23602) (T1 2438) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_int_data_res_7__7__1_
        (T0 22754) (T1 3286) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_int_data_res_7__7__2_
        (T0 22794) (T1 3246) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_int_data_res_7__7__3_
        (T0 23134) (T1 2906) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_int_data_res_7__7__4_
        (T0 23298) (T1 2742) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_int_data_res_7__7__5_
        (T0 23358) (T1 2682) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__7__6_
        (T0 23358) (T1 2682) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_res_7__7__7_
        (T0 23358) (T1 2682) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_int_data_x_0__1__0_
        (T0 24184) (T1 1856) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_int_data_x_0__1__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_int_data_x_0__2__0_
        (T0 24024) (T1 2016) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_int_data_x_0__2__1_
        (T0 23704) (T1 2336) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_int_data_x_0__3__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_int_data_x_0__3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_int_data_x_0__4__0_
        (T0 24344) (T1 1696) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_int_data_x_0__4__1_
        (T0 23832) (T1 2208) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_int_data_x_0__5__0_
        (T0 24344) (T1 1696) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_0__5__1_
        (T0 24024) (T1 2016) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_int_data_x_0__6__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_int_data_x_0__6__1_
        (T0 24344) (T1 1696) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_0__7__0_
        (T0 24728) (T1 1312) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_int_data_x_0__7__1_
        (T0 24376) (T1 1664) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_1__1__0_
        (T0 24152) (T1 1888) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_int_data_x_1__1__1_
        (T0 23896) (T1 2144) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_int_data_x_1__2__0_
        (T0 24024) (T1 2016) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_int_data_x_1__2__1_
        (T0 23832) (T1 2208) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_int_data_x_1__3__0_
        (T0 23960) (T1 2080) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_int_data_x_1__3__1_
        (T0 23896) (T1 2144) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_int_data_x_1__4__0_
        (T0 24472) (T1 1568) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_1__4__1_
        (T0 23992) (T1 2048) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_int_data_x_1__5__0_
        (T0 24472) (T1 1568) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_int_data_x_1__5__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_int_data_x_1__6__0_
        (T0 24728) (T1 1312) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_int_data_x_1__6__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_int_data_x_1__7__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_int_data_x_1__7__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_int_data_x_2__1__0_
        (T0 24280) (T1 1760) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_int_data_x_2__1__1_
        (T0 23992) (T1 2048) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_int_data_x_2__2__0_
        (T0 23896) (T1 2144) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_int_data_x_2__2__1_
        (T0 24024) (T1 2016) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_int_data_x_2__3__0_
        (T0 24280) (T1 1760) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_int_data_x_2__3__1_
        (T0 23832) (T1 2208) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_int_data_x_2__4__0_
        (T0 24472) (T1 1568) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_int_data_x_2__4__1_
        (T0 24184) (T1 1856) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_int_data_x_2__5__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_2__5__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_int_data_x_2__6__0_
        (T0 24472) (T1 1568) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_2__6__1_
        (T0 24280) (T1 1760) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_int_data_x_2__7__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_2__7__1_
        (T0 23864) (T1 2176) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_int_data_x_3__1__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_int_data_x_3__1__1_
        (T0 24152) (T1 1888) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_int_data_x_3__2__0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_int_data_x_3__2__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_int_data_x_3__3__0_
        (T0 24280) (T1 1760) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_int_data_x_3__3__1_
        (T0 24216) (T1 1824) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_3__4__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_int_data_x_3__4__1_
        (T0 24216) (T1 1824) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_int_data_x_3__5__0_
        (T0 24344) (T1 1696) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_3__5__1_
        (T0 24152) (T1 1888) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_int_data_x_3__6__0_
        (T0 24376) (T1 1664) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_3__6__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_int_data_x_3__7__0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_3__7__1_
        (T0 23960) (T1 2080) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_int_data_x_4__1__0_
        (T0 25176) (T1 864) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_int_data_x_4__1__1_
        (T0 24664) (T1 1376) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_int_data_x_4__2__0_
        (T0 24920) (T1 1120) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_int_data_x_4__2__1_
        (T0 24568) (T1 1472) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_int_data_x_4__3__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_int_data_x_4__3__1_
        (T0 24728) (T1 1312) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_int_data_x_4__4__0_
        (T0 24920) (T1 1120) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_int_data_x_4__4__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_int_data_x_4__5__0_
        (T0 24536) (T1 1504) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_int_data_x_4__5__1_
        (T0 24408) (T1 1632) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_int_data_x_4__6__0_
        (T0 24472) (T1 1568) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_int_data_x_4__6__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_int_data_x_4__7__0_
        (T0 24536) (T1 1504) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_int_data_x_4__7__1_
        (T0 24344) (T1 1696) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_int_data_x_5__1__0_
        (T0 25144) (T1 896) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_int_data_x_5__1__1_
        (T0 24920) (T1 1120) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_int_data_x_5__2__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_int_data_x_5__2__1_
        (T0 24984) (T1 1056) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_int_data_x_5__3__0_
        (T0 24984) (T1 1056) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_int_data_x_5__3__1_
        (T0 24792) (T1 1248) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_int_data_x_5__4__0_
        (T0 25048) (T1 992) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_int_data_x_5__4__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_int_data_x_5__5__0_
        (T0 24760) (T1 1280) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_int_data_x_5__5__1_
        (T0 24408) (T1 1632) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_5__6__0_
        (T0 24760) (T1 1280) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_int_data_x_5__6__1_
        (T0 24568) (T1 1472) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_5__7__0_
        (T0 24856) (T1 1184) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_int_data_x_5__7__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_int_data_x_6__1__0_
        (T0 24794) (T1 1246) (TX 0)
        (TC 766) (IG 0)
      )
      (npu_inst_int_data_x_6__1__1_
        (T0 25112) (T1 928) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_int_data_x_6__2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_int_data_x_6__2__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_int_data_x_6__3__0_
        (T0 24594) (T1 1446) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_int_data_x_6__3__1_
        (T0 24600) (T1 1440) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_int_data_x_6__4__0_
        (T0 24692) (T1 1348) (TX 0)
        (TC 1092) (IG 0)
      )
      (npu_inst_int_data_x_6__4__1_
        (T0 24502) (T1 1538) (TX 0)
        (TC 1282) (IG 0)
      )
      (npu_inst_int_data_x_6__5__0_
        (T0 24596) (T1 1444) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_int_data_x_6__5__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_6__6__0_
        (T0 24790) (T1 1250) (TX 0)
        (TC 1026) (IG 0)
      )
      (npu_inst_int_data_x_6__6__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_int_data_x_6__7__0_
        (T0 24856) (T1 1184) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_int_data_x_6__7__1_
        (T0 24600) (T1 1440) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_int_data_x_7__1__0_
        (T0 24574) (T1 1466) (TX 0)
        (TC 1086) (IG 0)
      )
      (npu_inst_int_data_x_7__1__1_
        (T0 24316) (T1 1724) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_int_data_x_7__2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_x_7__2__1_
        (T0 23992) (T1 2048) (TX 0)
        (TC 1474) (IG 0)
      )
      (npu_inst_int_data_x_7__3__0_
        (T0 24336) (T1 1704) (TX 0)
        (TC 1316) (IG 0)
      )
      (npu_inst_int_data_x_7__3__1_
        (T0 23924) (T1 2116) (TX 0)
        (TC 1538) (IG 0)
      )
      (npu_inst_int_data_x_7__4__0_
        (T0 24532) (T1 1508) (TX 0)
        (TC 1188) (IG 0)
      )
      (npu_inst_int_data_x_7__4__1_
        (T0 23926) (T1 2114) (TX 0)
        (TC 1538) (IG 0)
      )
      (npu_inst_int_data_x_7__5__0_
        (T0 24502) (T1 1538) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_int_data_x_7__5__1_
        (T0 24054) (T1 1986) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_int_data_x_7__6__0_
        (T0 24818) (T1 1222) (TX 0)
        (TC 962) (IG 0)
      )
      (npu_inst_int_data_x_7__6__1_
        (T0 24376) (T1 1664) (TX 0)
        (TC 1310) (IG 0)
      )
      (npu_inst_int_data_x_7__7__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_int_data_x_7__7__1_
        (T0 24408) (T1 1632) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_int_data_y_1__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_1__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_1__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_1__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_1__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_1__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_1__3__0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_1__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_1__4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_1__4__1_
        (T0 25720) (T1 320) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_1__5__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_1__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_1__6__0_
        (T0 25560) (T1 480) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_1__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_1__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_1__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_int_data_y_2__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_2__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_2__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_2__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_2__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_2__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_2__3__0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_2__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_2__4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_2__4__1_
        (T0 25720) (T1 320) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_2__5__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_2__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_2__6__0_
        (T0 25560) (T1 480) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_2__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_2__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_2__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_int_data_y_3__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_3__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_3__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_3__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_3__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_3__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_3__3__0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_3__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_3__4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_3__4__1_
        (T0 25720) (T1 320) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_3__5__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_3__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_3__6__0_
        (T0 25560) (T1 480) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_3__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_3__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_3__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_int_data_y_4__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_4__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_4__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_4__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_4__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_4__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_4__3__0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_4__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_4__4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_4__4__1_
        (T0 25720) (T1 320) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_4__5__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_4__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_4__6__0_
        (T0 25560) (T1 480) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_4__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_4__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_4__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_int_data_y_5__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_5__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_5__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_5__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_5__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_5__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_5__3__0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_5__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_5__4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_5__4__1_
        (T0 25720) (T1 320) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_int_data_y_5__5__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_5__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_5__6__0_
        (T0 25560) (T1 480) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_int_data_y_5__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_5__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_5__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_int_data_y_6__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_6__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_6__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_6__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_6__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_6__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_6__3__0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_6__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_6__4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_6__4__1_
        (T0 25720) (T1 320) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_int_data_y_6__5__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_6__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_int_data_y_6__6__0_
        (T0 25560) (T1 480) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_6__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_6__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_6__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_int_data_y_7__0__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_7__0__1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_int_data_y_7__1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_int_data_y_7__1__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_7__2__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_7__2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_7__3__0_
        (T0 25682) (T1 358) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_int_data_y_7__3__1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_int_data_y_7__4__0_
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_int_data_y_7__4__1_
        (T0 25718) (T1 322) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_int_data_y_7__5__0_
        (T0 25620) (T1 420) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_int_data_y_7__5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_int_data_y_7__6__0_
        (T0 25558) (T1 482) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_int_data_y_7__6__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_7__7__0_
        (T0 25624) (T1 416) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_int_data_y_7__7__1_
        (T0 25432) (T1 608) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n10
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n100
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (npu_inst_n101
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (npu_inst_n102
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n103
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n104
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n105
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n106
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n107
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n108
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n109
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_n11
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n110
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n111
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n112
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n113
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_n114
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n115
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n116
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n117
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n118
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n119
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n12
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n120
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n121
        (T0 12992) (T1 13048) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_n122
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n123
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n124
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n125
        (T0 12800) (T1 13240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_n13
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n14
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n15
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n16
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n17
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n18
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n19
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n2
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n20
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n21
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n22
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n23
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n24
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n25
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n26
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n27
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n28
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n29
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n3
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n30
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n31
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n32
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n33
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n34
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n35
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n36
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n37
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n38
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n39
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n4
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n40
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n41
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n42
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_n43
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n44
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n45
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n46
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n47
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n48
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n49
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_n5
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n50
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_n51
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_n52
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_n53
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_n54
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_n55
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n56
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n57
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n58
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n59
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n6
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n60
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n61
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n62
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n63
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n64
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n65
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n66
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n67
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n68
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n69
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n7
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n70
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n71
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n72
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n73
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n74
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n75
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n76
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n77
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n78
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n79
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n8
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n80
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n81
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n82
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n83
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n84
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n85
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n86
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n87
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n88
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n89
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_n9
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_n90
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (npu_inst_n91
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (npu_inst_n92
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (npu_inst_n93
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (npu_inst_n94
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (npu_inst_n95
        (T0 21789) (T1 4208) (TX 43)
        (TC 2634) (IG 3)
      )
      (npu_inst_n96
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (npu_inst_n97
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (npu_inst_n98
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (npu_inst_n99
        (T0 17797) (T1 8200) (TX 43)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_0_N65
        (T0 19810) (T1 6230) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_0_N66
        (T0 20044) (T1 5990) (TX 6)
        (TC 666) (IG 0)
      )
      (npu_inst_pe_1_0_0_N67
        (T0 20250) (T1 5786) (TX 4)
        (TC 628) (IG 1)
      )
      (npu_inst_pe_1_0_0_N68
        (T0 20912) (T1 5126) (TX 2)
        (TC 524) (IG 1)
      )
      (npu_inst_pe_1_0_0_N69
        (T0 20668) (T1 5370) (TX 2)
        (TC 460) (IG 1)
      )
      (npu_inst_pe_1_0_0_N70
        (T0 20638) (T1 5400) (TX 2)
        (TC 452) (IG 1)
      )
      (npu_inst_pe_1_0_0_N71
        (T0 20638) (T1 5400) (TX 2)
        (TC 452) (IG 1)
      )
      (npu_inst_pe_1_0_0_N72
        (T0 20638) (T1 5400) (TX 2)
        (TC 452) (IG 1)
      )
      (npu_inst_pe_1_0_0_N73
        (T0 19810) (T1 6230) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_0_N74
        (T0 20116) (T1 5918) (TX 6)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_0_0_N75
        (T0 20650) (T1 5388) (TX 2)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_0_0_N76
        (T0 21454) (T1 4586) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_0_N77
        (T0 21276) (T1 4764) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_0_N78
        (T0 21250) (T1 4790) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_0_N79
        (T0 21250) (T1 4790) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_0_N80
        (T0 21250) (T1 4790) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_0_N84
        (T0 19367) (T1 6672) (TX 1)
        (TC 4351) (IG 0)
      )
      (npu_inst_pe_1_0_0_N93
        (T0 24346) (T1 1694) (TX 0)
        (TC 1470) (IG 0)
      )
      (npu_inst_pe_1_0_0_N94
        (T0 24120) (T1 1920) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_1_
        (T0 25870) (T1 170) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_2_
        (T0 25706) (T1 332) (TX 2)
        (TC 292) (IG 1)
      )
      (npu_inst_pe_1_0_0_add_79_carry_3_
        (T0 25850) (T1 190) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_4_
        (T0 25898) (T1 142) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_5_
        (T0 25900) (T1 140) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_6_
        (T0 25900) (T1 140) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_0_add_79_carry_7_
        (T0 25900) (T1 140) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_data_0_
        (T0 25508) (T1 532) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_data_1_
        (T0 25360) (T1 674) (TX 6)
        (TC 574) (IG 1)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_0__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_2__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_4__0_
        (T0 22904) (T1 3136) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_4__1_
        (T0 22712) (T1 3328) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_5__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_0__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_1__0_
        (T0 22523) (T1 3517) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_1__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_2__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_2__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_4__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_4__1_
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_0_n1
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_0_n10
        (T0 532) (T1 25508) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_0_0_n100
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n101
        (T0 24312) (T1 1728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n102
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n103
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n104
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n105
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n106
        (T0 22521) (T1 3519) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_0_0_n107
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_n108
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n109
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n11
        (T0 674) (T1 25360) (TX 6)
        (TC 574) (IG 1)
      )
      (npu_inst_pe_1_0_0_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n111
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n12
        (T0 23960) (T1 2080) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_0_0_n13
        (T0 24216) (T1 1824) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_0_n14
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_0_n15
        (T0 24536) (T1 1504) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_0_n16
        (T0 23576) (T1 2464) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_0_0_n17
        (T0 23864) (T1 2176) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_0_0_n18
        (T0 24344) (T1 1696) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_0_n19
        (T0 24184) (T1 1856) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_0_n2
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_0_n20
        (T0 23288) (T1 2752) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_0_0_n21
        (T0 24600) (T1 1440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_0_n22
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_0_0_n23
        (T0 24344) (T1 1696) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_0_0_n24
        (T0 24440) (T1 1600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_0_n25
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_0_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_0_n28
        (T0 24122) (T1 1918) (TX 0)
        (TC 1918) (IG 0)
      )
      (npu_inst_pe_1_0_0_n29
        (T0 24154) (T1 1886) (TX 0)
        (TC 1694) (IG 0)
      )
      (npu_inst_pe_1_0_0_n3
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_0_n30
        (T0 20990) (T1 5048) (TX 2)
        (TC 278) (IG 1)
      )
      (npu_inst_pe_1_0_0_n31
        (T0 20990) (T1 5048) (TX 2)
        (TC 278) (IG 1)
      )
      (npu_inst_pe_1_0_0_n32
        (T0 20990) (T1 5048) (TX 2)
        (TC 278) (IG 1)
      )
      (npu_inst_pe_1_0_0_n33
        (T0 21018) (T1 5020) (TX 2)
        (TC 286) (IG 1)
      )
      (npu_inst_pe_1_0_0_n34
        (T0 21234) (T1 4804) (TX 2)
        (TC 342) (IG 1)
      )
      (npu_inst_pe_1_0_0_n35
        (T0 20480) (T1 5558) (TX 2)
        (TC 426) (IG 1)
      )
      (npu_inst_pe_1_0_0_n36
        (T0 20130) (T1 5908) (TX 2)
        (TC 590) (IG 1)
      )
      (npu_inst_pe_1_0_0_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_0_n4
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n41
        (T0 2560) (T1 23480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n43
        (T0 5248) (T1 20792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n49
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n51
        (T0 1728) (T1 24312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n53
        (T0 3519) (T1 22521) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_0_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n55
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_0_n59
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_n6
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_0_n61
        (T0 1728) (T1 24312) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_0_n62
        (T0 864) (T1 25176) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_n63
        (T0 1984) (T1 24056) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_0_0_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n65
        (T0 2624) (T1 23416) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_0_0_n66
        (T0 2816) (T1 23224) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_0_0_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_0_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_0_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n70
        (T0 2304) (T1 23736) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_0_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_0_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_0_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_0_n75
        (T0 5048) (T1 20990) (TX 2)
        (TC 278) (IG 1)
      )
      (npu_inst_pe_1_0_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_0_n78
        (T0 5048) (T1 20990) (TX 2)
        (TC 278) (IG 1)
      )
      (npu_inst_pe_1_0_0_n79
        (T0 5048) (T1 20990) (TX 2)
        (TC 278) (IG 1)
      )
      (npu_inst_pe_1_0_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n80
        (T0 5020) (T1 21018) (TX 2)
        (TC 286) (IG 1)
      )
      (npu_inst_pe_1_0_0_n81
        (T0 4804) (T1 21234) (TX 2)
        (TC 342) (IG 1)
      )
      (npu_inst_pe_1_0_0_n82
        (T0 5558) (T1 20480) (TX 2)
        (TC 426) (IG 1)
      )
      (npu_inst_pe_1_0_0_n83
        (T0 5908) (T1 20130) (TX 2)
        (TC 590) (IG 1)
      )
      (npu_inst_pe_1_0_0_n84
        (T0 6164) (T1 19876) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_0_n85
        (T0 19767) (T1 6232) (TX 41)
        (TC 4288) (IG 3)
      )
      (npu_inst_pe_1_0_0_n86
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_0_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_n88
        (T0 22904) (T1 3136) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_0_n89
        (T0 22712) (T1 3328) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_0_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_0_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_0_n93
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_0_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_0_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_0_n98
        (T0 19876) (T1 6164) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_0_n99
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_0_net4478
        (T0 22704) (T1 3336) (TX 0)
        (TC 6672) (IG 0)
      )
      (npu_inst_pe_1_0_0_net4484
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_h_0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_h_1_
        (T0 23992) (T1 2048) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_v_0_
        (T0 25626) (T1 414) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_0_0_o_data_v_1_
        (T0 25560) (T1 480) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_1_
        (T0 362) (T1 25678) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_2_
        (T0 644) (T1 25392) (TX 4)
        (TC 552) (IG 1)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_3_
        (T0 498) (T1 25540) (TX 2)
        (TC 422) (IG 1)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_4_
        (T0 472) (T1 25566) (TX 2)
        (TC 400) (IG 1)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_5_
        (T0 470) (T1 25568) (TX 2)
        (TC 398) (IG 1)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_6_
        (T0 470) (T1 25568) (TX 2)
        (TC 398) (IG 1)
      )
      (npu_inst_pe_1_0_0_sub_77_carry_7_
        (T0 470) (T1 25568) (TX 2)
        (TC 398) (IG 1)
      )
      (npu_inst_pe_1_0_1_N65
        (T0 19282) (T1 6758) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_1_N66
        (T0 18640) (T1 7400) (TX 0)
        (TC 714) (IG 0)
      )
      (npu_inst_pe_1_0_1_N67
        (T0 19256) (T1 6784) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_0_1_N68
        (T0 19524) (T1 6516) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_0_1_N69
        (T0 19348) (T1 6692) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_0_1_N70
        (T0 19334) (T1 6706) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_1_N71
        (T0 19334) (T1 6706) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_1_N72
        (T0 19334) (T1 6706) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_1_N73
        (T0 19282) (T1 6758) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_1_N74
        (T0 18752) (T1 7288) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_0_1_N75
        (T0 19546) (T1 6494) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_0_1_N76
        (T0 20018) (T1 6022) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_0_1_N77
        (T0 19916) (T1 6124) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_1_N78
        (T0 19906) (T1 6134) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_1_N79
        (T0 19906) (T1 6134) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_1_N80
        (T0 19906) (T1 6134) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_0_1_N84
        (T0 19367) (T1 6672) (TX 1)
        (TC 4351) (IG 0)
      )
      (npu_inst_pe_1_0_1_N93
        (T0 25208) (T1 832) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_0_1_N94
        (T0 24536) (T1 1504) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_1_
        (T0 25814) (T1 226) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_2_
        (T0 25638) (T1 402) (TX 0)
        (TC 374) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_3_
        (T0 25830) (T1 210) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_4_
        (T0 25876) (T1 164) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_5_
        (T0 25878) (T1 162) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_6_
        (T0 25878) (T1 162) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_1_add_79_carry_7_
        (T0 25878) (T1 162) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_data_0_
        (T0 25444) (T1 596) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_data_1_
        (T0 25368) (T1 672) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_0__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_1__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_1__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_2__0_
        (T0 23096) (T1 2944) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_4__1_
        (T0 22072) (T1 3968) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_h_5__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_1__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_2__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_2__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_4__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_4__1_
        (T0 22904) (T1 3136) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_n10
        (T0 596) (T1 25444) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_0_1_n100
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n101
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n102
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n103
        (T0 22904) (T1 3136) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n104
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n105
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n106
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_1_n107
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n108
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n109
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n11
        (T0 672) (T1 25368) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_0_1_n110
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n111
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n12
        (T0 23832) (T1 2208) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_0_1_n13
        (T0 23672) (T1 2368) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_1_n14
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_1_n15
        (T0 24504) (T1 1536) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_1_n16
        (T0 23032) (T1 3008) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_0_1_n17
        (T0 23928) (T1 2112) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_1_n18
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_1_n19
        (T0 24312) (T1 1728) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_0_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_1_n20
        (T0 24344) (T1 1696) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_1_n21
        (T0 23960) (T1 2080) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_0_1_n22
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_1_n23
        (T0 24600) (T1 1440) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_1_n24
        (T0 25208) (T1 832) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_0_1_n25
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_0_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_1_n28
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_1_n29
        (T0 24984) (T1 1056) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_0_1_n3
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_1_n30
        (T0 19672) (T1 6368) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_1_n31
        (T0 19672) (T1 6368) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_1_n32
        (T0 19672) (T1 6368) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_1_n33
        (T0 19684) (T1 6356) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_1_n34
        (T0 19834) (T1 6206) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_0_1_n35
        (T0 19440) (T1 6600) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_0_1_n36
        (T0 18724) (T1 7316) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_0_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n4
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n41
        (T0 1408) (T1 24632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n43
        (T0 3136) (T1 22904) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n49
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n51
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n53
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n55
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_n6
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_1_n61
        (T0 1856) (T1 24184) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_1_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_1_n63
        (T0 2112) (T1 23928) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_0_1_n64
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_n65
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_0_1_n66
        (T0 3360) (T1 22680) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_0_1_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_1_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_1_n69
        (T0 2496) (T1 23544) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_1_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n70
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_1_n71
        (T0 1184) (T1 24856) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n72
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_n74
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_1_n75
        (T0 6368) (T1 19672) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_1_n78
        (T0 6368) (T1 19672) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_1_n79
        (T0 6368) (T1 19672) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n80
        (T0 6356) (T1 19684) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_1_n81
        (T0 6206) (T1 19834) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_0_1_n82
        (T0 6600) (T1 19440) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_0_1_n83
        (T0 7316) (T1 18724) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_0_1_n84
        (T0 6686) (T1 19354) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_1_n85
        (T0 19767) (T1 6232) (TX 41)
        (TC 4288) (IG 3)
      )
      (npu_inst_pe_1_0_1_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_n87
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_n88
        (T0 22584) (T1 3456) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_1_n89
        (T0 22072) (T1 3968) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_1_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_1_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_1_n92
        (T0 23096) (T1 2944) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_n93
        (T0 23352) (T1 2688) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_1_n94
        (T0 24632) (T1 1408) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_1_n95
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_1_n97
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_1_n98
        (T0 19354) (T1 6686) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_0_1_n99
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_1_net4455
        (T0 22704) (T1 3336) (TX 0)
        (TC 6672) (IG 0)
      )
      (npu_inst_pe_1_0_1_net4461
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_1_o_data_v_0_
        (T0 25848) (T1 192) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_1_o_data_v_1_
        (T0 25656) (T1 384) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_1_
        (T0 370) (T1 25670) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_2_
        (T0 624) (T1 25416) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_3_
        (T0 448) (T1 25592) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_4_
        (T0 412) (T1 25628) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_5_
        (T0 410) (T1 25630) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_6_
        (T0 410) (T1 25630) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_1_sub_77_carry_7_
        (T0 410) (T1 25630) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_2_N65
        (T0 21854) (T1 4186) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_0_2_N66
        (T0 21968) (T1 4072) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_0_2_N67
        (T0 21876) (T1 4164) (TX 0)
        (TC 680) (IG 0)
      )
      (npu_inst_pe_1_0_2_N68
        (T0 22494) (T1 3546) (TX 0)
        (TC 518) (IG 0)
      )
      (npu_inst_pe_1_0_2_N69
        (T0 22358) (T1 3682) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_0_2_N70
        (T0 22312) (T1 3728) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_0_2_N71
        (T0 22312) (T1 3728) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_0_2_N72
        (T0 22312) (T1 3728) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_0_2_N73
        (T0 21854) (T1 4186) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_0_2_N74
        (T0 22016) (T1 4024) (TX 0)
        (TC 654) (IG 0)
      )
      (npu_inst_pe_1_0_2_N75
        (T0 22120) (T1 3920) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_0_2_N76
        (T0 22876) (T1 3164) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_2_N77
        (T0 22874) (T1 3166) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_2_N78
        (T0 22832) (T1 3208) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_2_N79
        (T0 22832) (T1 3208) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_2_N80
        (T0 22832) (T1 3208) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_0_2_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_0_2_N93
        (T0 24184) (T1 1856) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_2_N94
        (T0 24120) (T1 1920) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_1_
        (T0 25820) (T1 220) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_2_
        (T0 25648) (T1 392) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_3_
        (T0 25858) (T1 182) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_4_
        (T0 25924) (T1 116) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_5_
        (T0 25926) (T1 114) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_6_
        (T0 25926) (T1 114) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_2_add_79_carry_7_
        (T0 25926) (T1 114) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_data_0_
        (T0 25416) (T1 624) (TX 0)
        (TC 586) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_data_1_
        (T0 25288) (T1 752) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_0__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_1__0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_1__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_2__0_
        (T0 22904) (T1 3136) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_4__0_
        (T0 22136) (T1 3904) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_4__1_
        (T0 21752) (T1 4288) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_h_5__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_0__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_1__0_
        (T0 23160) (T1 2880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_1__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_2__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_3__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_4__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_4__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_5__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n100
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n101
        (T0 24056) (T1 1984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n102
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n104
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n105
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n107
        (T0 23160) (T1 2880) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_n108
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_n109
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n11
        (T0 624) (T1 25416) (TX 0)
        (TC 586) (IG 0)
      )
      (npu_inst_pe_1_0_2_n110
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_n111
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n12
        (T0 752) (T1 25288) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_0_2_n13
        (T0 23576) (T1 2464) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_0_2_n14
        (T0 23576) (T1 2464) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_2_n15
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_2_n16
        (T0 24344) (T1 1696) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_0_2_n17
        (T0 22808) (T1 3232) (TX 0)
        (TC 2080) (IG 0)
      )
      (npu_inst_pe_1_0_2_n18
        (T0 23928) (T1 2112) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_2_n19
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_0_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_2_n20
        (T0 24056) (T1 1984) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_0_2_n21
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_0_2_n22
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_2_n23
        (T0 23768) (T1 2272) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_0_2_n24
        (T0 24056) (T1 1984) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_2_n25
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_0_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_2_n28
        (T0 23480) (T1 2560) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_0_2_n29
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_2_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_2_n31
        (T0 22610) (T1 3430) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n32
        (T0 22610) (T1 3430) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n33
        (T0 22610) (T1 3430) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n34
        (T0 22654) (T1 3386) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_0_2_n35
        (T0 22726) (T1 3314) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_0_2_n36
        (T0 22008) (T1 4032) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_2_n37
        (T0 1408) (T1 24632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n41
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n43
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n45
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n49
        (T0 2560) (T1 23480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n53
        (T0 2880) (T1 23160) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n55
        (T0 1984) (T1 24056) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_2_n59
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_2_n6
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_2_n61
        (T0 2016) (T1 24024) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_0_2_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_2_n63
        (T0 2336) (T1 23704) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_2_n64
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_n65
        (T0 3264) (T1 22776) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_2_n66
        (T0 3616) (T1 22424) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_0_2_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_2_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_2_n69
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_2_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n70
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_2_n71
        (T0 1504) (T1 24536) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_n72
        (T0 1504) (T1 24536) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n74
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_2_n75
        (T0 3430) (T1 22610) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_2_n78
        (T0 3430) (T1 22610) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n79
        (T0 3430) (T1 22610) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n80
        (T0 3386) (T1 22654) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_0_2_n81
        (T0 3314) (T1 22726) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_0_2_n82
        (T0 4032) (T1 22008) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_2_n83
        (T0 3988) (T1 22052) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_0_2_n84
        (T0 4148) (T1 21892) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_0_2_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_0_2_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_2_n87
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n88
        (T0 22136) (T1 3904) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_2_n89
        (T0 21752) (T1 4288) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_2_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_2_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_2_n92
        (T0 22904) (T1 3136) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_2_n93
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n94
        (T0 24248) (T1 1792) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_2_n95
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_2_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_2_n97
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_2_n98
        (T0 22052) (T1 3988) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_0_2_n99
        (T0 21892) (T1 4148) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_0_2_net4432
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_0_2_net4438
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_2_o_data_v_0_
        (T0 25624) (T1 416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_2_o_data_v_1_
        (T0 25656) (T1 384) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_1_
        (T0 404) (T1 25636) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_2_
        (T0 696) (T1 25344) (TX 0)
        (TC 662) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_3_
        (T0 484) (T1 25556) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_4_
        (T0 408) (T1 25632) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_5_
        (T0 406) (T1 25634) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_6_
        (T0 406) (T1 25634) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_0_2_sub_77_carry_7_
        (T0 406) (T1 25634) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_0_3_N65
        (T0 21866) (T1 4174) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_3_N66
        (T0 22086) (T1 3954) (TX 0)
        (TC 644) (IG 0)
      )
      (npu_inst_pe_1_0_3_N67
        (T0 21676) (T1 4364) (TX 0)
        (TC 564) (IG 0)
      )
      (npu_inst_pe_1_0_3_N68
        (T0 22356) (T1 3684) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_0_3_N69
        (T0 22232) (T1 3808) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_0_3_N70
        (T0 22112) (T1 3928) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_3_N71
        (T0 22112) (T1 3928) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_3_N72
        (T0 22112) (T1 3928) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_3_N73
        (T0 21866) (T1 4174) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_3_N74
        (T0 22154) (T1 3886) (TX 0)
        (TC 606) (IG 0)
      )
      (npu_inst_pe_1_0_3_N75
        (T0 21826) (T1 4214) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_0_3_N76
        (T0 22518) (T1 3522) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_0_3_N77
        (T0 22588) (T1 3452) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_3_N78
        (T0 22478) (T1 3562) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_3_N79
        (T0 22478) (T1 3562) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_3_N80
        (T0 22478) (T1 3562) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_3_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_0_3_N93
        (T0 23992) (T1 2048) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_3_N94
        (T0 24248) (T1 1792) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_1_
        (T0 25800) (T1 240) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_2_
        (T0 25610) (T1 430) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_3_
        (T0 25818) (T1 222) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_4_
        (T0 25940) (T1 100) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_5_
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_6_
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_add_79_carry_7_
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_data_0_
        (T0 25460) (T1 580) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_data_1_
        (T0 25334) (T1 706) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_1__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_1__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_2__0_
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_4__0_
        (T0 21944) (T1 4096) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_4__1_
        (T0 21560) (T1 4480) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_h_5__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_0__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_1__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_1__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_2__0_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_4__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_4__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n100
        (T0 21900) (T1 4140) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_3_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n102
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n104
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n105
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n107
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n108
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n109
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n111
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n12
        (T0 580) (T1 25460) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_0_3_n13
        (T0 706) (T1 25334) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_0_3_n14
        (T0 23480) (T1 2560) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_0_3_n15
        (T0 23672) (T1 2368) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_0_3_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_3_n17
        (T0 24440) (T1 1600) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_0_3_n18
        (T0 22808) (T1 3232) (TX 0)
        (TC 2080) (IG 0)
      )
      (npu_inst_pe_1_0_3_n19
        (T0 23928) (T1 2112) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_0_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_3_n20
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_0_3_n21
        (T0 24120) (T1 1920) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_0_3_n22
        (T0 24056) (T1 1984) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_0_3_n23
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_0_3_n24
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_0_3_n25
        (T0 24184) (T1 1856) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_0_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_3_n28
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_0_3_n29
        (T0 23480) (T1 2560) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_3_n30
        (T0 24536) (T1 1504) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_3_n31
        (T0 24184) (T1 1856) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_3_n32
        (T0 22328) (T1 3712) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n33
        (T0 22328) (T1 3712) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n34
        (T0 22328) (T1 3712) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n35
        (T0 22442) (T1 3598) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_3_n36
        (T0 22484) (T1 3556) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n41
        (T0 3648) (T1 22392) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n43
        (T0 2560) (T1 23480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n49
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n53
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n55
        (T0 2944) (T1 23096) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n57
        (T0 1408) (T1 24632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_3_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n61
        (T0 1920) (T1 24120) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_0_3_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_3_n63
        (T0 2304) (T1 23736) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_0_3_n64
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_n65
        (T0 3456) (T1 22584) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_3_n66
        (T0 3776) (T1 22264) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_0_3_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_n69
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_3_n70
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_3_n71
        (T0 1344) (T1 24696) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_n72
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_3_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_n75
        (T0 3712) (T1 22328) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_3_n78
        (T0 3712) (T1 22328) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n79
        (T0 3712) (T1 22328) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n80
        (T0 3598) (T1 22442) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_3_n81
        (T0 3556) (T1 22484) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_0_3_n82
        (T0 4284) (T1 21756) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_0_3_n83
        (T0 3892) (T1 22148) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_0_3_n84
        (T0 4140) (T1 21900) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_0_3_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_0_3_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_n87
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_n88
        (T0 21944) (T1 4096) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_0_3_n89
        (T0 21560) (T1 4480) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_3_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_3_n92
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_n93
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n94
        (T0 24440) (T1 1600) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_n95
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_3_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_3_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_3_n98
        (T0 21756) (T1 4284) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_0_3_n99
        (T0 22148) (T1 3892) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_0_3_net4409
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_0_3_net4415
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_3_o_data_v_0_
        (T0 25688) (T1 352) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_3_o_data_v_1_
        (T0 25688) (T1 352) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_1_
        (T0 340) (T1 25700) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_2_
        (T0 600) (T1 25440) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_3_
        (T0 368) (T1 25672) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_4_
        (T0 276) (T1 25764) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_5_
        (T0 270) (T1 25770) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_6_
        (T0 270) (T1 25770) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_0_3_sub_77_carry_7_
        (T0 270) (T1 25770) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_0_4_N65
        (T0 21962) (T1 4078) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_0_4_N66
        (T0 21516) (T1 4524) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_0_4_N67
        (T0 22172) (T1 3868) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_0_4_N68
        (T0 21628) (T1 4412) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_0_4_N69
        (T0 21726) (T1 4314) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_0_4_N70
        (T0 21452) (T1 4588) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_4_N71
        (T0 21452) (T1 4588) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_4_N72
        (T0 21452) (T1 4588) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_4_N73
        (T0 21962) (T1 4078) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_0_4_N74
        (T0 21558) (T1 4482) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_0_4_N75
        (T0 22274) (T1 3766) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_0_4_N76
        (T0 21826) (T1 4214) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_0_4_N77
        (T0 22034) (T1 4006) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_0_4_N78
        (T0 21790) (T1 4250) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_4_N79
        (T0 21790) (T1 4250) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_4_N80
        (T0 21790) (T1 4250) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_4_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_0_4_N93
        (T0 24824) (T1 1216) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_4_N94
        (T0 24216) (T1 1824) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_1_
        (T0 25810) (T1 230) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_2_
        (T0 25606) (T1 434) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_3_
        (T0 25824) (T1 216) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_4_
        (T0 25906) (T1 134) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_5_
        (T0 25918) (T1 122) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_6_
        (T0 25918) (T1 122) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_4_add_79_carry_7_
        (T0 25918) (T1 122) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_data_0_
        (T0 25530) (T1 510) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_data_1_
        (T0 25342) (T1 698) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_2__1_
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_4__0_
        (T0 22520) (T1 3520) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_4__1_
        (T0 21560) (T1 4480) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_h_5__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_0__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_0__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_2__1_
        (T0 23672) (T1 2368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_4__0_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_4__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_reg_v_5__1_
        (T0 23672) (T1 2368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n100
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n102
        (T0 23672) (T1 2368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n103
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n105
        (T0 23672) (T1 2368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n106
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n109
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n11
        (T0 510) (T1 25530) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_0_4_n110
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n111
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n12
        (T0 698) (T1 25342) (TX 0)
        (TC 634) (IG 0)
      )
      (npu_inst_pe_1_0_4_n13
        (T0 23768) (T1 2272) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_0_4_n14
        (T0 24216) (T1 1824) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_4_n15
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_4_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_0_4_n17
        (T0 22904) (T1 3136) (TX 0)
        (TC 2176) (IG 0)
      )
      (npu_inst_pe_1_0_4_n18
        (T0 23672) (T1 2368) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_0_4_n19
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_4_n20
        (T0 24248) (T1 1792) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_4_n21
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_4_n22
        (T0 23672) (T1 2368) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_4_n23
        (T0 24728) (T1 1312) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_4_n24
        (T0 24376) (T1 1664) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_4_n25
        (T0 24056) (T1 1984) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_4_n28
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_4_n29
        (T0 25400) (T1 640) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_0_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_4_n30
        (T0 25208) (T1 832) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_0_4_n31
        (T0 21652) (T1 4388) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_4_n32
        (T0 21652) (T1 4388) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_4_n33
        (T0 21652) (T1 4388) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_4_n34
        (T0 21908) (T1 4132) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_4_n35
        (T0 21758) (T1 4282) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_4_n36
        (T0 22248) (T1 3792) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_0_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n39
        (T0 2368) (T1 23672) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n41
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n43
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n51
        (T0 2368) (T1 23672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n57
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_4_n59
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_4_n6
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_4_n61
        (T0 1696) (T1 24344) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_4_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_4_n63
        (T0 2208) (T1 23832) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_4_n64
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n65
        (T0 2976) (T1 23064) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_0_4_n66
        (T0 3776) (T1 22264) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_0_4_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_4_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n70
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_4_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_4_n75
        (T0 4388) (T1 21652) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_4_n78
        (T0 4388) (T1 21652) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_4_n79
        (T0 4388) (T1 21652) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n80
        (T0 4132) (T1 21908) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_0_4_n81
        (T0 4282) (T1 21758) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_0_4_n82
        (T0 3792) (T1 22248) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_0_4_n83
        (T0 4444) (T1 21596) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_4_n84
        (T0 4040) (T1 22000) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_0_4_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_0_4_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_4_n87
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_n88
        (T0 22520) (T1 3520) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_4_n89
        (T0 21560) (T1 4480) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_4_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_4_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_n93
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_4_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_4_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_4_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_4_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_n98
        (T0 21596) (T1 4444) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_0_4_n99
        (T0 22000) (T1 4040) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_0_4_net4386
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_0_4_net4392
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_4_o_data_v_0_
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_4_o_data_v_1_
        (T0 25720) (T1 320) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_1_
        (T0 280) (T1 25760) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_2_
        (T0 540) (T1 25500) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_3_
        (T0 322) (T1 25718) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_4_
        (T0 234) (T1 25806) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_5_
        (T0 216) (T1 25824) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_6_
        (T0 216) (T1 25824) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_4_sub_77_carry_7_
        (T0 216) (T1 25824) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_5_N65
        (T0 21788) (T1 4252) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_5_N66
        (T0 21856) (T1 4184) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_0_5_N67
        (T0 21818) (T1 4222) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_0_5_N68
        (T0 21906) (T1 4134) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_5_N69
        (T0 21838) (T1 4202) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_0_5_N70
        (T0 21916) (T1 4124) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_5_N71
        (T0 21916) (T1 4124) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_5_N72
        (T0 21916) (T1 4124) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_0_5_N73
        (T0 21788) (T1 4252) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_5_N74
        (T0 21886) (T1 4154) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_0_5_N75
        (T0 21904) (T1 4136) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_0_5_N76
        (T0 22040) (T1 4000) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_0_5_N77
        (T0 22104) (T1 3936) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_N78
        (T0 22206) (T1 3834) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_5_N79
        (T0 22206) (T1 3834) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_5_N80
        (T0 22206) (T1 3834) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_0_5_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_0_5_N93
        (T0 23544) (T1 2496) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_0_5_N94
        (T0 23288) (T1 2752) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_1_
        (T0 25790) (T1 250) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_2_
        (T0 25624) (T1 416) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_3_
        (T0 25834) (T1 206) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_4_
        (T0 25930) (T1 110) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_5_
        (T0 25942) (T1 98) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_6_
        (T0 25942) (T1 98) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_add_79_carry_7_
        (T0 25942) (T1 98) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_data_0_
        (T0 25506) (T1 534) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_data_1_
        (T0 25420) (T1 620) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_1__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_2__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_3__0_
        (T0 24056) (T1 1984) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_4__0_
        (T0 22904) (T1 3136) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_4__1_
        (T0 21368) (T1 4672) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_0__1_
        (T0 22520) (T1 3520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_2__1_
        (T0 21368) (T1 4672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_4__0_
        (T0 20216) (T1 5824) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_4__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_5__0_
        (T0 23672) (T1 2368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_reg_v_5__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n100
        (T0 21806) (T1 4234) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_5_n101
        (T0 22520) (T1 3520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n103
        (T0 21368) (T1 4672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n105
        (T0 22328) (T1 3712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n106
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n111
        (T0 20216) (T1 5824) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_n112
        (T0 23672) (T1 2368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n12
        (T0 534) (T1 25506) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_5_n13
        (T0 620) (T1 25420) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_0_5_n14
        (T0 23960) (T1 2080) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_5_n15
        (T0 24120) (T1 1920) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_5_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_0_5_n17
        (T0 24504) (T1 1536) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_5_n18
        (T0 23000) (T1 3040) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_0_5_n19
        (T0 24216) (T1 1824) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_0_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_5_n20
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_5_n21
        (T0 24472) (T1 1568) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_5_n22
        (T0 22328) (T1 3712) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_0_5_n23
        (T0 23096) (T1 2944) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_0_5_n24
        (T0 24248) (T1 1792) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_5_n25
        (T0 23864) (T1 2176) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_0_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_5_n28
        (T0 21944) (T1 4096) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_0_5_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_0_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_5_n30
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_5_n31
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_5_n32
        (T0 22082) (T1 3958) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_5_n33
        (T0 22082) (T1 3958) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_5_n34
        (T0 22082) (T1 3958) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_5_n35
        (T0 21992) (T1 4048) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_5_n36
        (T0 22000) (T1 4040) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_5_n37
        (T0 2368) (T1 23672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n39
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n41
        (T0 5824) (T1 20216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n43
        (T0 3712) (T1 22328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n51
        (T0 4672) (T1 21368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_5_n59
        (T0 3520) (T1 22520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n61
        (T0 1696) (T1 24344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_0_5_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_5_n63
        (T0 2016) (T1 24024) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_5_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n65
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_5_n66
        (T0 3936) (T1 22104) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_0_5_n67
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_5_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n69
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_5_n70
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_5_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_5_n72
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_5_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_5_n74
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n75
        (T0 3958) (T1 22082) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_5_n78
        (T0 3958) (T1 22082) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_5_n79
        (T0 3958) (T1 22082) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_0_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n80
        (T0 4048) (T1 21992) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_0_5_n81
        (T0 4040) (T1 22000) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_5_n82
        (T0 4182) (T1 21858) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_0_5_n83
        (T0 4130) (T1 21910) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_5_n84
        (T0 4234) (T1 21806) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_0_5_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_0_5_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_5_n88
        (T0 22904) (T1 3136) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_5_n89
        (T0 21368) (T1 4672) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_5_n90
        (T0 24056) (T1 1984) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_5_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_5_n92
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n93
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_5_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_5_n95
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_5_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_5_n97
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_5_n98
        (T0 21858) (T1 4182) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_0_5_n99
        (T0 21910) (T1 4130) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_5_net4363
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_0_5_net4369
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_5_o_data_v_0_
        (T0 25624) (T1 416) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_5_o_data_v_1_
        (T0 25592) (T1 448) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_1_
        (T0 284) (T1 25756) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_2_
        (T0 486) (T1 25554) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_3_
        (T0 288) (T1 25752) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_4_
        (T0 204) (T1 25836) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_5_
        (T0 192) (T1 25848) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_6_
        (T0 192) (T1 25848) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_5_sub_77_carry_7_
        (T0 192) (T1 25848) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_6_N65
        (T0 21522) (T1 4518) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_6_N66
        (T0 22050) (T1 3990) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_0_6_N67
        (T0 21544) (T1 4496) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_0_6_N68
        (T0 22404) (T1 3636) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_0_6_N69
        (T0 22100) (T1 3940) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_0_6_N70
        (T0 22244) (T1 3796) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_6_N71
        (T0 22244) (T1 3796) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_6_N72
        (T0 22244) (T1 3796) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_0_6_N73
        (T0 21522) (T1 4518) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_6_N74
        (T0 22040) (T1 4000) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_0_6_N75
        (T0 21614) (T1 4426) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_6_N76
        (T0 22530) (T1 3510) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_0_6_N77
        (T0 22318) (T1 3722) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_0_6_N78
        (T0 22482) (T1 3558) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_6_N79
        (T0 22482) (T1 3558) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_6_N80
        (T0 22482) (T1 3558) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_0_6_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_0_6_N93
        (T0 23160) (T1 2880) (TX 0)
        (TC 1952) (IG 0)
      )
      (npu_inst_pe_1_0_6_N94
        (T0 23352) (T1 2688) (TX 0)
        (TC 1952) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_1_
        (T0 25852) (T1 188) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_2_
        (T0 25716) (T1 324) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_3_
        (T0 25852) (T1 188) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_4_
        (T0 25938) (T1 102) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_5_
        (T0 25952) (T1 88) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_6_
        (T0 25952) (T1 88) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_6_add_79_carry_7_
        (T0 25952) (T1 88) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_data_0_
        (T0 25614) (T1 426) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_data_1_
        (T0 25538) (T1 502) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_0__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_1__0_
        (T0 23672) (T1 2368) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_1__1_
        (T0 23672) (T1 2368) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_2__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_4__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_4__1_
        (T0 21752) (T1 4288) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_h_5__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_1__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_2__0_
        (T0 21176) (T1 4864) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_2__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_4__0_
        (T0 21432) (T1 4608) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_4__1_
        (T0 18808) (T1 7232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n100
        (T0 21560) (T1 4480) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_6_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n103
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n105
        (T0 18808) (T1 7232) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n108
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n109
        (T0 21176) (T1 4864) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n111
        (T0 21432) (T1 4608) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n12
        (T0 426) (T1 25614) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_0_6_n13
        (T0 502) (T1 25538) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_0_6_n14
        (T0 24792) (T1 1248) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_0_6_n15
        (T0 24504) (T1 1536) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_0_6_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_6_n17
        (T0 24696) (T1 1344) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_0_6_n18
        (T0 23480) (T1 2560) (TX 0)
        (TC 1888) (IG 0)
      )
      (npu_inst_pe_1_0_6_n19
        (T0 24600) (T1 1440) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_0_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_6_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_6_n21
        (T0 24664) (T1 1376) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_6_n22
        (T0 21112) (T1 4928) (TX 0)
        (TC 3424) (IG 0)
      )
      (npu_inst_pe_1_0_6_n23
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_0_6_n24
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_0_6_n25
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_0_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_6_n28
        (T0 22584) (T1 3456) (TX 0)
        (TC 2272) (IG 0)
      )
      (npu_inst_pe_1_0_6_n29
        (T0 22328) (T1 3712) (TX 0)
        (TC 2272) (IG 0)
      )
      (npu_inst_pe_1_0_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_6_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_0_6_n31
        (T0 23736) (T1 2304) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_0_6_n32
        (T0 22384) (T1 3656) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_6_n33
        (T0 22384) (T1 3656) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_6_n34
        (T0 22384) (T1 3656) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_6_n35
        (T0 22234) (T1 3806) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_6_n36
        (T0 22500) (T1 3540) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_6_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n41
        (T0 4608) (T1 21432) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n43
        (T0 7232) (T1 18808) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n49
        (T0 4864) (T1 21176) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n51
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n53
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_0_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_6_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n61
        (T0 1344) (T1 24696) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_0_6_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n63
        (T0 1696) (T1 24344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_6_n64
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n65
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_6_n66
        (T0 3616) (T1 22424) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_0_6_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_6_n70
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_6_n71
        (T0 2016) (T1 24024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_6_n72
        (T0 2016) (T1 24024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_6_n73
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n74
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n75
        (T0 3656) (T1 22384) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_6_n78
        (T0 3656) (T1 22384) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_6_n79
        (T0 3656) (T1 22384) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_0_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n80
        (T0 3806) (T1 22234) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_0_6_n81
        (T0 3540) (T1 22500) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_0_6_n82
        (T0 4488) (T1 21552) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_6_n83
        (T0 3966) (T1 22074) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_0_6_n84
        (T0 4480) (T1 21560) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_0_6_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_0_6_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n87
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n88
        (T0 23928) (T1 2112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_0_6_n89
        (T0 21752) (T1 4288) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_6_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_6_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_6_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_n93
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_6_n94
        (T0 23672) (T1 2368) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_6_n95
        (T0 23672) (T1 2368) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_0_6_n96
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n97
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_6_n98
        (T0 21552) (T1 4488) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_0_6_n99
        (T0 22074) (T1 3966) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_0_6_net4340
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_0_6_net4346
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_6_o_data_v_0_
        (T0 25560) (T1 480) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_6_o_data_v_1_
        (T0 25592) (T1 448) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_1_
        (T0 238) (T1 25802) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_2_
        (T0 386) (T1 25654) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_3_
        (T0 202) (T1 25838) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_4_
        (T0 156) (T1 25884) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_5_
        (T0 150) (T1 25890) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_6_
        (T0 150) (T1 25890) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_6_sub_77_carry_7_
        (T0 150) (T1 25890) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_0_7_N65
        (T0 22074) (T1 3966) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_7_N66
        (T0 21994) (T1 4046) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_0_7_N67
        (T0 21484) (T1 4556) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_0_7_N68
        (T0 21594) (T1 4446) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_0_7_N69
        (T0 21644) (T1 4396) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_N70
        (T0 21676) (T1 4364) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_7_N71
        (T0 21676) (T1 4364) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_7_N72
        (T0 21676) (T1 4364) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_0_7_N73
        (T0 22074) (T1 3966) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_7_N74
        (T0 22024) (T1 4016) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_0_7_N75
        (T0 21690) (T1 4350) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_0_7_N76
        (T0 21842) (T1 4198) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_0_7_N77
        (T0 21974) (T1 4066) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_0_7_N78
        (T0 22020) (T1 4020) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_7_N79
        (T0 22020) (T1 4020) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_7_N80
        (T0 22020) (T1 4020) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_0_7_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_0_7_N93
        (T0 24504) (T1 1536) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_0_7_N94
        (T0 23032) (T1 3008) (TX 0)
        (TC 2240) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_1_
        (T0 25888) (T1 152) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_2_
        (T0 25752) (T1 288) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_3_
        (T0 25876) (T1 164) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_4_
        (T0 25938) (T1 102) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_5_
        (T0 25948) (T1 92) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_6_
        (T0 25948) (T1 92) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_7_add_79_carry_7_
        (T0 25948) (T1 92) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_data_0_
        (T0 25610) (T1 430) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_data_1_
        (T0 25540) (T1 500) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_1__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_1__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_2__0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_4__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_4__1_
        (T0 22136) (T1 3904) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_1__0_
        (T0 23672) (T1 2368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_1__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_2__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_2__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_4__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_4__1_
        (T0 18872) (T1 7168) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_reg_v_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_0_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n100
        (T0 22096) (T1 3944) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_7_n101
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n102
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n103
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n105
        (T0 18872) (T1 7168) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n106
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n107
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n108
        (T0 23672) (T1 2368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n109
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n111
        (T0 23480) (T1 2560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_n112
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n12
        (T0 430) (T1 25610) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_0_7_n13
        (T0 500) (T1 25540) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_0_7_n14
        (T0 24632) (T1 1408) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_0_7_n15
        (T0 24440) (T1 1600) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_0_7_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_0_7_n17
        (T0 24632) (T1 1408) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_7_n18
        (T0 23768) (T1 2272) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_0_7_n19
        (T0 24696) (T1 1344) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_0_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_0_7_n20
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_0_7_n21
        (T0 24504) (T1 1536) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_0_7_n22
        (T0 21656) (T1 4384) (TX 0)
        (TC 2944) (IG 0)
      )
      (npu_inst_pe_1_0_7_n23
        (T0 23640) (T1 2400) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_0_7_n24
        (T0 23544) (T1 2496) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_0_7_n25
        (T0 23576) (T1 2464) (TX 0)
        (TC 2272) (IG 0)
      )
      (npu_inst_pe_1_0_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_0_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_0_7_n28
        (T0 24536) (T1 1504) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_0_7_n29
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_0_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_7_n30
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_0_7_n31
        (T0 24536) (T1 1504) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_0_7_n32
        (T0 21864) (T1 4176) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_n33
        (T0 21864) (T1 4176) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_n34
        (T0 21864) (T1 4176) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_n35
        (T0 21828) (T1 4212) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_7_n36
        (T0 21718) (T1 4322) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_7_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n39
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_0_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n41
        (T0 2560) (T1 23480) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n43
        (T0 7168) (T1 18872) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n49
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n51
        (T0 3648) (T1 22392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n53
        (T0 2368) (T1 23672) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n55
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_0_7_n59
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n61
        (T0 1312) (T1 24728) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_0_7_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n63
        (T0 1664) (T1 24376) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_0_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n65
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_0_7_n66
        (T0 3296) (T1 22744) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_0_7_n67
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_n69
        (T0 1536) (T1 24504) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_0_7_n70
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n71
        (T0 2144) (T1 23896) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_0_7_n72
        (T0 2400) (T1 23640) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_0_7_n73
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n74
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_0_7_n75
        (T0 4176) (T1 21864) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_0_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_0_7_n78
        (T0 4176) (T1 21864) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_n79
        (T0 4176) (T1 21864) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_0_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n80
        (T0 4212) (T1 21828) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_0_7_n81
        (T0 4322) (T1 21718) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_0_7_n82
        (T0 4432) (T1 21608) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_0_7_n83
        (T0 3996) (T1 22044) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_7_n84
        (T0 3944) (T1 22096) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_0_7_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_0_7_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n88
        (T0 23864) (T1 2176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n89
        (T0 22136) (T1 3904) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_0_7_n90
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_0_7_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n92
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_0_7_n93
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_0_7_n94
        (T0 23480) (T1 2560) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n95
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_n96
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n97
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_0_7_n98
        (T0 21608) (T1 4432) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_0_7_n99
        (T0 22044) (T1 3996) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_0_7_net4317
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_0_7_net4323
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_0_7_o_data_v_0_
        (T0 25624) (T1 416) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_0_7_o_data_v_1_
        (T0 25432) (T1 608) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_1_
        (T0 278) (T1 25762) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_2_
        (T0 442) (T1 25598) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_3_
        (T0 304) (T1 25736) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_4_
        (T0 256) (T1 25784) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_5_
        (T0 252) (T1 25788) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_6_
        (T0 252) (T1 25788) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_0_7_sub_77_carry_7_
        (T0 252) (T1 25788) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_1_0_N65
        (T0 20776) (T1 5264) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_0_N66
        (T0 18564) (T1 7476) (TX 0)
        (TC 646) (IG 0)
      )
      (npu_inst_pe_1_1_0_N67
        (T0 19280) (T1 6760) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_0_N68
        (T0 19936) (T1 6104) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_1_0_N69
        (T0 20260) (T1 5780) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_1_0_N70
        (T0 20166) (T1 5874) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_1_0_N71
        (T0 20166) (T1 5874) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_1_0_N72
        (T0 20166) (T1 5874) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_1_0_N73
        (T0 20776) (T1 5264) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_0_N74
        (T0 18618) (T1 7422) (TX 0)
        (TC 628) (IG 0)
      )
      (npu_inst_pe_1_1_0_N75
        (T0 19618) (T1 6422) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_1_0_N76
        (T0 20386) (T1 5654) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_1_0_N77
        (T0 20792) (T1 5248) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_0_N78
        (T0 20708) (T1 5332) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_0_N79
        (T0 20708) (T1 5332) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_0_N80
        (T0 20708) (T1 5332) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_1_0_N84
        (T0 19367) (T1 6672) (TX 1)
        (TC 4351) (IG 0)
      )
      (npu_inst_pe_1_1_0_N93
        (T0 24248) (T1 1792) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_1_0_N94
        (T0 24120) (T1 1920) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_1_
        (T0 25868) (T1 172) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_2_
        (T0 25690) (T1 350) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_3_
        (T0 25854) (T1 186) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_4_
        (T0 25910) (T1 130) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_5_
        (T0 25918) (T1 122) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_6_
        (T0 25918) (T1 122) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_0_add_79_carry_7_
        (T0 25918) (T1 122) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_data_0_
        (T0 25514) (T1 526) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_data_1_
        (T0 25360) (T1 680) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_0__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_2__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_4__0_
        (T0 22776) (T1 3264) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_0__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_0__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_1__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_2__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_4__1_
        (T0 22008) (T1 4032) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n100
        (T0 20822) (T1 5218) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_0_n101
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n102
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n103
        (T0 23096) (T1 2944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n105
        (T0 22008) (T1 4032) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n107
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n108
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n109
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n111
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n112
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n12
        (T0 526) (T1 25514) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_1_0_n13
        (T0 680) (T1 25360) (TX 0)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_1_0_n14
        (T0 23928) (T1 2112) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_1_0_n15
        (T0 24216) (T1 1824) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_0_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_0_n17
        (T0 24536) (T1 1504) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_0_n18
        (T0 23640) (T1 2400) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_0_n19
        (T0 23832) (T1 2208) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_0_n20
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_0_n21
        (T0 24088) (T1 1952) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_1_0_n22
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_1_0_n23
        (T0 23864) (T1 2176) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_1_0_n24
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_0_n25
        (T0 24184) (T1 1856) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_1_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_0_n28
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_0_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_0_n30
        (T0 23864) (T1 2176) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_1_0_n31
        (T0 24056) (T1 1984) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_1_0_n32
        (T0 20486) (T1 5554) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_0_n33
        (T0 20486) (T1 5554) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_0_n34
        (T0 20486) (T1 5554) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_0_n35
        (T0 20578) (T1 5462) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_1_0_n36
        (T0 20206) (T1 5834) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_0_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n41
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n43
        (T0 4032) (T1 22008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n49
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n51
        (T0 2944) (T1 23096) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n53
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n55
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n57
        (T0 1600) (T1 24440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_0_n59
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_0_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n61
        (T0 1760) (T1 24280) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_0_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_n63
        (T0 2144) (T1 23896) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_1_0_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n65
        (T0 2720) (T1 23320) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_1_0_n66
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_1_0_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_0_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_1_0_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_0_n70
        (T0 2400) (T1 23640) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_1_0_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_0_n72
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_0_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n74
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_0_n75
        (T0 5554) (T1 20486) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_0_n78
        (T0 5554) (T1 20486) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_0_n79
        (T0 5554) (T1 20486) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n80
        (T0 5462) (T1 20578) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_1_0_n81
        (T0 5834) (T1 20206) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_0_n82
        (T0 6548) (T1 19492) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_1_0_n83
        (T0 7386) (T1 18654) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_1_0_n84
        (T0 5218) (T1 20822) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_1_0_n85
        (T0 19767) (T1 6232) (TX 41)
        (TC 4288) (IG 3)
      )
      (npu_inst_pe_1_1_0_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_0_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_n88
        (T0 22776) (T1 3264) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_0_n89
        (T0 22584) (T1 3456) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_0_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_0_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_0_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_0_n93
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_0_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n95
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_0_n97
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_0_n98
        (T0 19492) (T1 6548) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_1_0_n99
        (T0 18654) (T1 7386) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_1_0_net4294
        (T0 22704) (T1 3336) (TX 0)
        (TC 6672) (IG 0)
      )
      (npu_inst_pe_1_1_0_net4300
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_0_o_data_h_0_
        (T0 24280) (T1 1760) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_0_o_data_h_1_
        (T0 23896) (T1 2144) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_1_
        (T0 354) (T1 25686) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_2_
        (T0 620) (T1 25420) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_3_
        (T0 468) (T1 25572) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_4_
        (T0 422) (T1 25618) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_5_
        (T0 420) (T1 25620) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_6_
        (T0 420) (T1 25620) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_0_sub_77_carry_7_
        (T0 420) (T1 25620) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_1_1_N65
        (T0 19266) (T1 6774) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_1_1_N66
        (T0 18384) (T1 7656) (TX 0)
        (TC 642) (IG 0)
      )
      (npu_inst_pe_1_1_1_N67
        (T0 18982) (T1 7058) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_1_1_N68
        (T0 18232) (T1 7808) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_1_1_N69
        (T0 18678) (T1 7362) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_1_1_N70
        (T0 18624) (T1 7416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_N71
        (T0 18624) (T1 7416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_N72
        (T0 18624) (T1 7416) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_N73
        (T0 19266) (T1 6774) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_1_1_N74
        (T0 18420) (T1 7620) (TX 0)
        (TC 602) (IG 0)
      )
      (npu_inst_pe_1_1_1_N75
        (T0 19248) (T1 6792) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_1_1_N76
        (T0 18546) (T1 7494) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_1_1_N77
        (T0 19130) (T1 6910) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_1_1_N78
        (T0 19084) (T1 6956) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_1_N79
        (T0 19084) (T1 6956) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_1_N80
        (T0 19084) (T1 6956) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_1_N84
        (T0 19367) (T1 6672) (TX 1)
        (TC 4351) (IG 0)
      )
      (npu_inst_pe_1_1_1_N93
        (T0 25368) (T1 672) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_1_N94
        (T0 24376) (T1 1664) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_1_
        (T0 25794) (T1 246) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_2_
        (T0 25646) (T1 394) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_3_
        (T0 25812) (T1 228) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_4_
        (T0 25886) (T1 154) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_5_
        (T0 25890) (T1 150) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_6_
        (T0 25890) (T1 150) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_1_add_79_carry_7_
        (T0 25890) (T1 150) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_data_0_
        (T0 25468) (T1 572) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_data_1_
        (T0 25366) (T1 674) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_0__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_2__0_
        (T0 23352) (T1 2688) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_4__1_
        (T0 22200) (T1 3840) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_h_5__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_2__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_2__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_4__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_4__1_
        (T0 21944) (T1 4096) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n100
        (T0 19312) (T1 6728) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_1_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n102
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n103
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n105
        (T0 21944) (T1 4096) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n108
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_n109
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n111
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n12
        (T0 572) (T1 25468) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_1_1_n13
        (T0 674) (T1 25366) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_1_1_n14
        (T0 23832) (T1 2208) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_1_1_n15
        (T0 23928) (T1 2112) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_1_1_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_1_n17
        (T0 24440) (T1 1600) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_1_n18
        (T0 23352) (T1 2688) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_1_1_n19
        (T0 24024) (T1 2016) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_1_n20
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_1_n21
        (T0 24216) (T1 1824) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_1_1_n22
        (T0 23864) (T1 2176) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_1_1_n23
        (T0 23480) (T1 2560) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_1_n24
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_1_1_n25
        (T0 24760) (T1 1280) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_1_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_1_n28
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_1_1_n29
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_1_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_1_n30
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_1_1_n31
        (T0 25304) (T1 736) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_1_1_n32
        (T0 18898) (T1 7142) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_1_n33
        (T0 18898) (T1 7142) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_1_n34
        (T0 18898) (T1 7142) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_1_n35
        (T0 18948) (T1 7092) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_1_n36
        (T0 18422) (T1 7618) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n41
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n43
        (T0 4096) (T1 21944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n49
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n51
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n53
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n55
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n61
        (T0 1888) (T1 24152) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_1_1_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_n63
        (T0 2144) (T1 23896) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_1_n64
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_n65
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_1_1_n66
        (T0 3200) (T1 22840) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_1_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_n69
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_1_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_1_n70
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_1_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_1_n74
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_n75
        (T0 7142) (T1 18898) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_1_n78
        (T0 7142) (T1 18898) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_1_n79
        (T0 7142) (T1 18898) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n80
        (T0 7092) (T1 18948) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_1_n81
        (T0 7618) (T1 18422) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_1_n82
        (T0 6874) (T1 19166) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_1_1_n83
        (T0 7578) (T1 18462) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_1_1_n84
        (T0 6728) (T1 19312) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_1_1_n85
        (T0 19767) (T1 6232) (TX 41)
        (TC 4288) (IG 3)
      )
      (npu_inst_pe_1_1_1_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_n87
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_n88
        (T0 22584) (T1 3456) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_n89
        (T0 22200) (T1 3840) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_1_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_1_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_1_n92
        (T0 23352) (T1 2688) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_1_n93
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_1_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_1_n97
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_1_n98
        (T0 19166) (T1 6874) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_1_1_n99
        (T0 18462) (T1 7578) (TX 0)
        (TC 524) (IG 0)
      )
      (npu_inst_pe_1_1_1_net4271
        (T0 22704) (T1 3336) (TX 0)
        (TC 6672) (IG 0)
      )
      (npu_inst_pe_1_1_1_net4277
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_1_
        (T0 326) (T1 25714) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_2_
        (T0 584) (T1 25456) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_3_
        (T0 394) (T1 25646) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_4_
        (T0 314) (T1 25726) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_5_
        (T0 310) (T1 25730) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_6_
        (T0 310) (T1 25730) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_1_sub_77_carry_7_
        (T0 310) (T1 25730) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_2_N65
        (T0 21036) (T1 5004) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_1_2_N66
        (T0 21796) (T1 4244) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_1_2_N67
        (T0 20652) (T1 5388) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_1_2_N68
        (T0 20632) (T1 5408) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_1_2_N69
        (T0 20982) (T1 5058) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_1_2_N70
        (T0 20894) (T1 5146) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_1_2_N71
        (T0 20894) (T1 5146) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_1_2_N72
        (T0 20894) (T1 5146) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_1_2_N73
        (T0 21036) (T1 5004) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_1_2_N74
        (T0 21870) (T1 4170) (TX 0)
        (TC 598) (IG 0)
      )
      (npu_inst_pe_1_1_2_N75
        (T0 20960) (T1 5080) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_1_2_N76
        (T0 20934) (T1 5106) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_1_2_N77
        (T0 21410) (T1 4630) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_2_N78
        (T0 21348) (T1 4692) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_2_N79
        (T0 21348) (T1 4692) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_2_N80
        (T0 21348) (T1 4692) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_1_2_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_1_2_N93
        (T0 24184) (T1 1856) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_1_2_N94
        (T0 24056) (T1 1984) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_1_
        (T0 25818) (T1 222) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_2_
        (T0 25674) (T1 366) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_3_
        (T0 25826) (T1 214) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_4_
        (T0 25900) (T1 140) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_5_
        (T0 25920) (T1 120) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_6_
        (T0 25920) (T1 120) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_2_add_79_carry_7_
        (T0 25920) (T1 120) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_data_0_
        (T0 25442) (T1 598) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_data_1_
        (T0 25368) (T1 672) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_0__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_1__1_
        (T0 23864) (T1 2176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_2__0_
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_4__0_
        (T0 22200) (T1 3840) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_4__1_
        (T0 22200) (T1 3840) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_h_5__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_1__0_
        (T0 22904) (T1 3136) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_1__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_4__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n100
        (T0 21070) (T1 4970) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_1_2_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n102
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n105
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n108
        (T0 22904) (T1 3136) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n111
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_n112
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n12
        (T0 598) (T1 25442) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_1_2_n13
        (T0 672) (T1 25368) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_1_2_n14
        (T0 23640) (T1 2400) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_1_2_n15
        (T0 23928) (T1 2112) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_1_2_n16
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_1_2_n17
        (T0 24312) (T1 1728) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_2_n18
        (T0 23352) (T1 2688) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_2_n19
        (T0 24120) (T1 1920) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_1_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_2_n20
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_1_2_n21
        (T0 24056) (T1 1984) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_2_n22
        (T0 23480) (T1 2560) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_1_2_n23
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_2_n24
        (T0 23544) (T1 2496) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_1_2_n25
        (T0 23992) (T1 2048) (TX 0)
        (TC 2048) (IG 0)
      )
      (npu_inst_pe_1_1_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_2_n28
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_2_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_1_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_2_n30
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_2_n31
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_2_n32
        (T0 21132) (T1 4908) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_2_n33
        (T0 21132) (T1 4908) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_2_n34
        (T0 21132) (T1 4908) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_2_n35
        (T0 21214) (T1 4826) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_2_n36
        (T0 20780) (T1 5260) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_1_2_n37
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n43
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n53
        (T0 3136) (T1 22904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n55
        (T0 2944) (T1 23096) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_2_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n61
        (T0 2272) (T1 23768) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_2_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_n63
        (T0 2208) (T1 23832) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_1_2_n64
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_n65
        (T0 3200) (T1 22840) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_2_n66
        (T0 3200) (T1 22840) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_2_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_n69
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_1_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_2_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_1_2_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_2_n72
        (T0 1824) (T1 24216) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_2_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n74
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_2_n75
        (T0 4908) (T1 21132) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_2_n78
        (T0 4908) (T1 21132) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_2_n79
        (T0 4908) (T1 21132) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n80
        (T0 4826) (T1 21214) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_2_n81
        (T0 5260) (T1 20780) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_1_2_n82
        (T0 5248) (T1 20792) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_1_2_n83
        (T0 4186) (T1 21854) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_1_2_n84
        (T0 4970) (T1 21070) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_1_2_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_1_2_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_2_n87
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_n88
        (T0 22200) (T1 3840) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_2_n89
        (T0 22200) (T1 3840) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_2_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_2_n92
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_2_n95
        (T0 23864) (T1 2176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_2_n96
        (T0 24632) (T1 1408) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_2_n97
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_2_n98
        (T0 20792) (T1 5248) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_1_2_n99
        (T0 21854) (T1 4186) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_1_2_net4248
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_1_2_net4254
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_1_
        (T0 376) (T1 25664) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_2_
        (T0 642) (T1 25398) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_3_
        (T0 444) (T1 25596) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_4_
        (T0 340) (T1 25700) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_5_
        (T0 334) (T1 25706) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_6_
        (T0 334) (T1 25706) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_1_2_sub_77_carry_7_
        (T0 334) (T1 25706) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_1_3_N65
        (T0 20884) (T1 5138) (TX 18)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_1_3_N66
        (T0 21490) (T1 4536) (TX 14)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_1_3_N67
        (T0 20718) (T1 5314) (TX 8)
        (TC 514) (IG 1)
      )
      (npu_inst_pe_1_1_3_N68
        (T0 20628) (T1 5404) (TX 8)
        (TC 386) (IG 1)
      )
      (npu_inst_pe_1_1_3_N69
        (T0 20558) (T1 5476) (TX 6)
        (TC 280) (IG 1)
      )
      (npu_inst_pe_1_1_3_N70
        (T0 20370) (T1 5664) (TX 6)
        (TC 264) (IG 1)
      )
      (npu_inst_pe_1_1_3_N71
        (T0 20370) (T1 5664) (TX 6)
        (TC 264) (IG 1)
      )
      (npu_inst_pe_1_1_3_N72
        (T0 20370) (T1 5664) (TX 6)
        (TC 264) (IG 1)
      )
      (npu_inst_pe_1_1_3_N73
        (T0 20884) (T1 5138) (TX 18)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_1_3_N74
        (T0 21550) (T1 4486) (TX 4)
        (TC 588) (IG 0)
      )
      (npu_inst_pe_1_1_3_N75
        (T0 20936) (T1 5102) (TX 2)
        (TC 398) (IG 1)
      )
      (npu_inst_pe_1_1_3_N76
        (T0 20910) (T1 5130) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_1_3_N77
        (T0 20956) (T1 5084) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_3_N78
        (T0 20792) (T1 5248) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_3_N79
        (T0 20792) (T1 5248) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_3_N80
        (T0 20792) (T1 5248) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_3_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_1_3_N93
        (T0 23928) (T1 2112) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_3_N94
        (T0 24088) (T1 1952) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_1_
        (T0 25770) (T1 266) (TX 4)
        (TC 248) (IG 2)
      )
      (npu_inst_pe_1_1_3_add_79_carry_2_
        (T0 25620) (T1 418) (TX 2)
        (TC 388) (IG 1)
      )
      (npu_inst_pe_1_1_3_add_79_carry_3_
        (T0 25806) (T1 234) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_4_
        (T0 25884) (T1 156) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_5_
        (T0 25892) (T1 148) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_6_
        (T0 25892) (T1 148) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_3_add_79_carry_7_
        (T0 25892) (T1 148) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_data_0_
        (T0 25408) (T1 614) (TX 18)
        (TC 506) (IG 1)
      )
      (npu_inst_pe_1_1_3_int_data_1_
        (T0 25378) (T1 662) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_0__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_1__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_1__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_2__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_4__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_4__1_
        (T0 22200) (T1 3840) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_1__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_1__1_
        (T0 22136) (T1 3904) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_2__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_4__0_
        (T0 21176) (T1 4864) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_4__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n100
        (T0 20932) (T1 5106) (TX 2)
        (TC 374) (IG 1)
      )
      (npu_inst_pe_1_1_3_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n102
        (T0 22136) (T1 3904) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n104
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n105
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n108
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n109
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n111
        (T0 21176) (T1 4864) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n12
        (T0 614) (T1 25408) (TX 18)
        (TC 506) (IG 1)
      )
      (npu_inst_pe_1_1_3_n13
        (T0 662) (T1 25378) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_3_n14
        (T0 23832) (T1 2208) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_1_3_n15
        (T0 24120) (T1 1920) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_1_3_n16
        (T0 24440) (T1 1600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_3_n17
        (T0 24248) (T1 1792) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_3_n18
        (T0 23448) (T1 2592) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_1_3_n19
        (T0 23768) (T1 2272) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_1_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_3_n20
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_3_n21
        (T0 24152) (T1 1888) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_3_n22
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_1_3_n23
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_1_3_n24
        (T0 23640) (T1 2400) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_1_3_n25
        (T0 23864) (T1 2176) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_3_n28
        (T0 23480) (T1 2560) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_1_3_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_3_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_3_n31
        (T0 24120) (T1 1920) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_3_n32
        (T0 20600) (T1 5438) (TX 2)
        (TC 158) (IG 1)
      )
      (npu_inst_pe_1_1_3_n33
        (T0 20600) (T1 5438) (TX 2)
        (TC 158) (IG 1)
      )
      (npu_inst_pe_1_1_3_n34
        (T0 20600) (T1 5438) (TX 2)
        (TC 158) (IG 1)
      )
      (npu_inst_pe_1_1_3_n35
        (T0 20772) (T1 5266) (TX 2)
        (TC 166) (IG 1)
      )
      (npu_inst_pe_1_1_3_n36
        (T0 20780) (T1 5258) (TX 2)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_1_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n41
        (T0 4864) (T1 21176) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n43
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n49
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n53
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n55
        (T0 3904) (T1 22136) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_3_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n61
        (T0 1824) (T1 24216) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_1_3_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_3_n63
        (T0 2144) (T1 23896) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_1_3_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n65
        (T0 3040) (T1 23000) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_1_3_n66
        (T0 3200) (T1 22840) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_3_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_3_n69
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_3_n70
        (T0 2336) (T1 23704) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_3_n71
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n72
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_3_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_3_n75
        (T0 5438) (T1 20600) (TX 2)
        (TC 158) (IG 1)
      )
      (npu_inst_pe_1_1_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_3_n78
        (T0 5438) (T1 20600) (TX 2)
        (TC 158) (IG 1)
      )
      (npu_inst_pe_1_1_3_n79
        (T0 5438) (T1 20600) (TX 2)
        (TC 158) (IG 1)
      )
      (npu_inst_pe_1_1_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n80
        (T0 5266) (T1 20772) (TX 2)
        (TC 166) (IG 1)
      )
      (npu_inst_pe_1_1_3_n81
        (T0 5258) (T1 20780) (TX 2)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_1_3_n82
        (T0 5186) (T1 20852) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_1_3_n83
        (T0 4466) (T1 21572) (TX 2)
        (TC 474) (IG 1)
      )
      (npu_inst_pe_1_1_3_n84
        (T0 5106) (T1 20932) (TX 2)
        (TC 374) (IG 1)
      )
      (npu_inst_pe_1_1_3_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_1_3_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_3_n88
        (T0 22392) (T1 3648) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_3_n89
        (T0 22200) (T1 3840) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_3_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_3_n92
        (T0 23544) (T1 2496) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n93
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_3_n94
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_3_n95
        (T0 23928) (T1 2112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_3_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_3_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_3_n98
        (T0 20852) (T1 5186) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_1_3_n99
        (T0 21572) (T1 4466) (TX 2)
        (TC 474) (IG 1)
      )
      (npu_inst_pe_1_1_3_net4225
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_1_3_net4231
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_1_
        (T0 348) (T1 25678) (TX 14)
        (TC 318) (IG 2)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_2_
        (T0 578) (T1 25454) (TX 8)
        (TC 542) (IG 2)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_3_
        (T0 370) (T1 25662) (TX 8)
        (TC 358) (IG 2)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_4_
        (T0 284) (T1 25750) (TX 6)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_5_
        (T0 268) (T1 25766) (TX 6)
        (TC 256) (IG 2)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_6_
        (T0 268) (T1 25766) (TX 6)
        (TC 256) (IG 2)
      )
      (npu_inst_pe_1_1_3_sub_77_carry_7_
        (T0 268) (T1 25766) (TX 6)
        (TC 256) (IG 2)
      )
      (npu_inst_pe_1_1_4_N65
        (T0 21026) (T1 5014) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_1_4_N66
        (T0 21506) (T1 4534) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_1_4_N67
        (T0 21482) (T1 4558) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_1_4_N68
        (T0 21508) (T1 4532) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_1_4_N69
        (T0 21524) (T1 4516) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_4_N70
        (T0 21380) (T1 4660) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_4_N71
        (T0 21380) (T1 4660) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_4_N72
        (T0 21380) (T1 4660) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_1_4_N73
        (T0 21026) (T1 5014) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_1_4_N74
        (T0 21558) (T1 4482) (TX 0)
        (TC 506) (IG 0)
      )
      (npu_inst_pe_1_1_4_N75
        (T0 21582) (T1 4458) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_1_4_N76
        (T0 21658) (T1 4382) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_4_N77
        (T0 21810) (T1 4230) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_4_N78
        (T0 21688) (T1 4352) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_4_N79
        (T0 21688) (T1 4352) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_4_N80
        (T0 21688) (T1 4352) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_1_4_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_1_4_N93
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_4_N94
        (T0 24056) (T1 1984) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_1_
        (T0 25814) (T1 226) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_2_
        (T0 25624) (T1 416) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_3_
        (T0 25826) (T1 214) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_4_
        (T0 25912) (T1 128) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_5_
        (T0 25924) (T1 116) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_6_
        (T0 25924) (T1 116) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_4_add_79_carry_7_
        (T0 25924) (T1 116) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_data_0_
        (T0 25560) (T1 480) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_data_1_
        (T0 25386) (T1 654) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_2__1_
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_4__0_
        (T0 22968) (T1 3072) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_4__1_
        (T0 21752) (T1 4288) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_0__1_
        (T0 22520) (T1 3520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_4__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n100
        (T0 21058) (T1 4982) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_1_4_n101
        (T0 22520) (T1 3520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n103
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n104
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n105
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n110
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n111
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n12
        (T0 480) (T1 25560) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_1_4_n13
        (T0 654) (T1 25386) (TX 0)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_1_4_n14
        (T0 24120) (T1 1920) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_4_n15
        (T0 24408) (T1 1632) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_4_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_4_n17
        (T0 24728) (T1 1312) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_1_4_n18
        (T0 23192) (T1 2848) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_1_4_n19
        (T0 23672) (T1 2368) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_1_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_4_n20
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_4_n21
        (T0 24376) (T1 1664) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_1_4_n22
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_4_n23
        (T0 23736) (T1 2304) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_4_n24
        (T0 24248) (T1 1792) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_4_n25
        (T0 24056) (T1 1984) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_4_n28
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_4_n29
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_4_n30
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_1_4_n31
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_1_4_n32
        (T0 21556) (T1 4484) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_4_n33
        (T0 21556) (T1 4484) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_4_n34
        (T0 21556) (T1 4484) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_4_n35
        (T0 21690) (T1 4350) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_1_4_n36
        (T0 21590) (T1 4450) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n41
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n43
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n51
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_4_n59
        (T0 3520) (T1 22520) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_4_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n61
        (T0 1568) (T1 24472) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_4_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_n63
        (T0 2048) (T1 23992) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_1_4_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_4_n65
        (T0 2560) (T1 23480) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_1_4_n66
        (T0 3616) (T1 22424) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_1_4_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_4_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_4_n70
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_1_4_n71
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_4_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_4_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_4_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n75
        (T0 4484) (T1 21556) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_4_n78
        (T0 4484) (T1 21556) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_4_n79
        (T0 4484) (T1 21556) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n80
        (T0 4350) (T1 21690) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_1_4_n81
        (T0 4450) (T1 21590) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_4_n82
        (T0 4482) (T1 21558) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_1_4_n83
        (T0 4458) (T1 21582) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_4_n84
        (T0 4982) (T1 21058) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_1_4_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_1_4_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_4_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_n88
        (T0 22968) (T1 3072) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_4_n89
        (T0 21752) (T1 4288) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_4_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_4_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_n93
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_4_n94
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_4_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_4_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_4_n98
        (T0 21558) (T1 4482) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_1_4_n99
        (T0 21582) (T1 4458) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_4_net4202
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_1_4_net4208
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_1_
        (T0 254) (T1 25786) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_2_
        (T0 504) (T1 25536) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_3_
        (T0 296) (T1 25744) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_4_
        (T0 202) (T1 25838) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_5_
        (T0 192) (T1 25848) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_6_
        (T0 192) (T1 25848) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_4_sub_77_carry_7_
        (T0 192) (T1 25848) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_1_5_N65
        (T0 21494) (T1 4546) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_5_N66
        (T0 21856) (T1 4184) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_1_5_N67
        (T0 21358) (T1 4682) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_1_5_N68
        (T0 21884) (T1 4156) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_1_5_N69
        (T0 21610) (T1 4430) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_1_5_N70
        (T0 21864) (T1 4176) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_5_N71
        (T0 21864) (T1 4176) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_5_N72
        (T0 21864) (T1 4176) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_5_N73
        (T0 21494) (T1 4546) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_5_N74
        (T0 21878) (T1 4162) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_1_5_N75
        (T0 21450) (T1 4590) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_1_5_N76
        (T0 22038) (T1 4002) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_1_5_N77
        (T0 21862) (T1 4178) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_5_N78
        (T0 22144) (T1 3896) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_5_N79
        (T0 22144) (T1 3896) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_5_N80
        (T0 22144) (T1 3896) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_1_5_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_1_5_N93
        (T0 23544) (T1 2496) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_1_5_N94
        (T0 23352) (T1 2688) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_1_
        (T0 25822) (T1 218) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_2_
        (T0 25668) (T1 372) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_3_
        (T0 25838) (T1 202) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_4_
        (T0 25926) (T1 114) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_5_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_6_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_5_add_79_carry_7_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_data_0_
        (T0 25550) (T1 490) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_data_1_
        (T0 25464) (T1 576) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_1__0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_1__1_
        (T0 23864) (T1 2176) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_3__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_4__0_
        (T0 23352) (T1 2688) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_4__1_
        (T0 21368) (T1 4672) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_0__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_2__1_
        (T0 21432) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_4__0_
        (T0 20280) (T1 5760) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_reg_v_5__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n100
        (T0 21524) (T1 4516) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_5_n101
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n103
        (T0 21432) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n105
        (T0 22584) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n106
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n111
        (T0 20280) (T1 5760) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n12
        (T0 490) (T1 25550) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_1_5_n13
        (T0 576) (T1 25464) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_1_5_n14
        (T0 24312) (T1 1728) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_1_5_n15
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_5_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_1_5_n17
        (T0 24632) (T1 1408) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_5_n18
        (T0 23192) (T1 2848) (TX 0)
        (TC 2144) (IG 0)
      )
      (npu_inst_pe_1_1_5_n19
        (T0 24216) (T1 1824) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_1_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_5_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_5_n21
        (T0 24536) (T1 1504) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_5_n22
        (T0 22584) (T1 3456) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_1_5_n23
        (T0 23160) (T1 2880) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_1_5_n24
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_5_n25
        (T0 23928) (T1 2112) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_1_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_5_n28
        (T0 22008) (T1 4032) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_1_5_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_1_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_5_n30
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_5_n31
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_1_5_n32
        (T0 22024) (T1 4016) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_5_n33
        (T0 22024) (T1 4016) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_5_n34
        (T0 22024) (T1 4016) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_5_n35
        (T0 21752) (T1 4288) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_5_n36
        (T0 21994) (T1 4046) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_5_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n39
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n41
        (T0 5760) (T1 20280) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n43
        (T0 3456) (T1 22584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n51
        (T0 4608) (T1 21432) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_5_n59
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n61
        (T0 1568) (T1 24472) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_1_5_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_n63
        (T0 1920) (T1 24120) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_1_5_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_n65
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_1_5_n66
        (T0 3936) (T1 22104) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_1_5_n67
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_5_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_5_n70
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_5_n71
        (T0 1536) (T1 24504) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_5_n72
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_5_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_5_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_n75
        (T0 4016) (T1 22024) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_5_n78
        (T0 4016) (T1 22024) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_5_n79
        (T0 4016) (T1 22024) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_1_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n80
        (T0 4288) (T1 21752) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_1_5_n81
        (T0 4046) (T1 21994) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_5_n82
        (T0 4646) (T1 21394) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_5_n83
        (T0 4128) (T1 21912) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_1_5_n84
        (T0 4516) (T1 21524) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_1_5_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_1_5_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n88
        (T0 23352) (T1 2688) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_5_n89
        (T0 21368) (T1 4672) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_5_n90
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_5_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_5_n93
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_5_n94
        (T0 24248) (T1 1792) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_5_n95
        (T0 23864) (T1 2176) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_5_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_5_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_5_n98
        (T0 21394) (T1 4646) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_1_5_n99
        (T0 21912) (T1 4128) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_1_5_net4179
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_1_5_net4185
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_1_
        (T0 272) (T1 25768) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_2_
        (T0 460) (T1 25580) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_3_
        (T0 260) (T1 25780) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_4_
        (T0 194) (T1 25846) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_5_
        (T0 176) (T1 25864) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_6_
        (T0 176) (T1 25864) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_5_sub_77_carry_7_
        (T0 176) (T1 25864) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_1_6_N65
        (T0 22344) (T1 3696) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_1_6_N66
        (T0 22026) (T1 4014) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_1_6_N67
        (T0 21546) (T1 4494) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_1_6_N68
        (T0 21720) (T1 4320) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_1_6_N69
        (T0 21506) (T1 4534) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_1_6_N70
        (T0 21698) (T1 4342) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_6_N71
        (T0 21698) (T1 4342) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_6_N72
        (T0 21698) (T1 4342) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_1_6_N73
        (T0 22344) (T1 3696) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_1_6_N74
        (T0 22048) (T1 3992) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_1_6_N75
        (T0 21662) (T1 4378) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_1_6_N76
        (T0 21862) (T1 4178) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_1_6_N77
        (T0 21758) (T1 4282) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_1_6_N78
        (T0 21964) (T1 4076) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_6_N79
        (T0 21964) (T1 4076) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_6_N80
        (T0 21964) (T1 4076) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_6_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_1_6_N93
        (T0 23320) (T1 2720) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_1_6_N94
        (T0 23832) (T1 2208) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_1_
        (T0 25856) (T1 184) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_2_
        (T0 25754) (T1 286) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_3_
        (T0 25902) (T1 138) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_4_
        (T0 25968) (T1 72) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_5_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_6_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_add_79_carry_7_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_data_0_
        (T0 25626) (T1 414) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_data_1_
        (T0 25538) (T1 502) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_0__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_1__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_1__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_4__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_4__1_
        (T0 22008) (T1 4032) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_2__0_
        (T0 21432) (T1 4608) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_4__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_4__1_
        (T0 19128) (T1 6912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_reg_v_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n100
        (T0 22368) (T1 3672) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_1_6_n101
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n103
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n105
        (T0 19128) (T1 6912) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n106
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n108
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n109
        (T0 21432) (T1 4608) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n111
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n12
        (T0 414) (T1 25626) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_1_6_n13
        (T0 502) (T1 25538) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_1_6_n14
        (T0 24440) (T1 1600) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_6_n15
        (T0 24696) (T1 1344) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_1_6_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_1_6_n17
        (T0 24760) (T1 1280) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_1_6_n18
        (T0 23832) (T1 2208) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_1_6_n19
        (T0 24504) (T1 1536) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_1_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_6_n20
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_6_n21
        (T0 24568) (T1 1472) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_1_6_n22
        (T0 21912) (T1 4128) (TX 0)
        (TC 2944) (IG 0)
      )
      (npu_inst_pe_1_1_6_n23
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_1_6_n24
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_1_6_n25
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_1_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_6_n28
        (T0 23064) (T1 2976) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_1_6_n29
        (T0 22584) (T1 3456) (TX 0)
        (TC 2272) (IG 0)
      )
      (npu_inst_pe_1_1_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_6_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_6_n31
        (T0 23736) (T1 2304) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_1_6_n32
        (T0 21856) (T1 4184) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_6_n33
        (T0 21856) (T1 4184) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_6_n34
        (T0 21856) (T1 4184) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_6_n35
        (T0 21658) (T1 4382) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_6_n36
        (T0 21806) (T1 4234) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_6_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n39
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n41
        (T0 3648) (T1 22392) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n43
        (T0 6912) (T1 19128) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n49
        (T0 4608) (T1 21432) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n51
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n53
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_1_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_6_n59
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n61
        (T0 1568) (T1 24472) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_1_6_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n63
        (T0 1728) (T1 24312) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_1_6_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n65
        (T0 2176) (T1 23864) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_1_6_n66
        (T0 3360) (T1 22680) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_1_6_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_6_n69
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_6_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_6_n71
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_6_n72
        (T0 2336) (T1 23704) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_1_6_n73
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n74
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n75
        (T0 4184) (T1 21856) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_6_n78
        (T0 4184) (T1 21856) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_6_n79
        (T0 4184) (T1 21856) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_1_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n80
        (T0 4382) (T1 21658) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_6_n81
        (T0 4234) (T1 21806) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_1_6_n82
        (T0 4412) (T1 21628) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_1_6_n83
        (T0 3940) (T1 22100) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_1_6_n84
        (T0 3672) (T1 22368) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_1_6_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_1_6_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_6_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n88
        (T0 23480) (T1 2560) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_1_6_n89
        (T0 22008) (T1 4032) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_6_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_6_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n92
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_6_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_6_n94
        (T0 23864) (T1 2176) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_6_n95
        (T0 23288) (T1 2752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_6_n96
        (T0 25208) (T1 832) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_6_n97
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_6_n98
        (T0 21628) (T1 4412) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_1_6_n99
        (T0 22100) (T1 3940) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_1_6_net4156
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_1_6_net4162
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_1_
        (T0 230) (T1 25810) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_2_
        (T0 434) (T1 25606) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_3_
        (T0 280) (T1 25760) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_4_
        (T0 208) (T1 25832) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_5_
        (T0 202) (T1 25838) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_6_
        (T0 202) (T1 25838) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_6_sub_77_carry_7_
        (T0 202) (T1 25838) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_1_7_N65
        (T0 21546) (T1 4476) (TX 18)
        (TC 314) (IG 1)
      )
      (npu_inst_pe_1_1_7_N66
        (T0 22550) (T1 3482) (TX 8)
        (TC 476) (IG 1)
      )
      (npu_inst_pe_1_1_7_N67
        (T0 21712) (T1 4320) (TX 8)
        (TC 432) (IG 2)
      )
      (npu_inst_pe_1_1_7_N68
        (T0 21680) (T1 4352) (TX 8)
        (TC 340) (IG 1)
      )
      (npu_inst_pe_1_1_7_N69
        (T0 22106) (T1 3928) (TX 6)
        (TC 252) (IG 1)
      )
      (npu_inst_pe_1_1_7_N70
        (T0 22016) (T1 4018) (TX 6)
        (TC 244) (IG 1)
      )
      (npu_inst_pe_1_1_7_N71
        (T0 22016) (T1 4018) (TX 6)
        (TC 244) (IG 1)
      )
      (npu_inst_pe_1_1_7_N72
        (T0 22016) (T1 4018) (TX 6)
        (TC 244) (IG 1)
      )
      (npu_inst_pe_1_1_7_N73
        (T0 21546) (T1 4476) (TX 18)
        (TC 314) (IG 1)
      )
      (npu_inst_pe_1_1_7_N74
        (T0 22554) (T1 3476) (TX 10)
        (TC 428) (IG 2)
      )
      (npu_inst_pe_1_1_7_N75
        (T0 21962) (T1 4072) (TX 6)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_1_7_N76
        (T0 21894) (T1 4144) (TX 2)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_1_7_N77
        (T0 22452) (T1 3588) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_1_7_N78
        (T0 22374) (T1 3666) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_7_N79
        (T0 22374) (T1 3666) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_7_N80
        (T0 22374) (T1 3666) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_1_7_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_1_7_N93
        (T0 24664) (T1 1376) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_7_N94
        (T0 23512) (T1 2528) (TX 0)
        (TC 2080) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_1_
        (T0 25834) (T1 196) (TX 10)
        (TC 166) (IG 2)
      )
      (npu_inst_pe_1_1_7_add_79_carry_2_
        (T0 25756) (T1 278) (TX 6)
        (TC 264) (IG 2)
      )
      (npu_inst_pe_1_1_7_add_79_carry_3_
        (T0 25886) (T1 152) (TX 2)
        (TC 144) (IG 1)
      )
      (npu_inst_pe_1_1_7_add_79_carry_4_
        (T0 25968) (T1 72) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_5_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_6_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_add_79_carry_7_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_data_0_
        (T0 25546) (T1 476) (TX 18)
        (TC 364) (IG 1)
      )
      (npu_inst_pe_1_1_7_int_data_1_
        (T0 25488) (T1 552) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_0__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_1__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_1__1_
        (T0 22968) (T1 3072) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_2__1_
        (T0 23672) (T1 2368) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_4__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_4__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_1__1_
        (T0 21368) (T1 4672) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_4__1_
        (T0 20088) (T1 5952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_reg_v_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n100
        (T0 21572) (T1 4466) (TX 2)
        (TC 318) (IG 1)
      )
      (npu_inst_pe_1_1_7_n101
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n102
        (T0 21368) (T1 4672) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n103
        (T0 23352) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n105
        (T0 20088) (T1 5952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n106
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n107
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n109
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n111
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_n112
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n12
        (T0 476) (T1 25546) (TX 18)
        (TC 364) (IG 1)
      )
      (npu_inst_pe_1_1_7_n13
        (T0 552) (T1 25488) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_1_7_n14
        (T0 24792) (T1 1248) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_1_7_n15
        (T0 24888) (T1 1152) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_1_7_n16
        (T0 24344) (T1 1696) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_1_7_n17
        (T0 24440) (T1 1600) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_1_7_n18
        (T0 24024) (T1 2016) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_1_7_n19
        (T0 24152) (T1 1888) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_1_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_1_7_n20
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_1_7_n21
        (T0 24344) (T1 1696) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_1_7_n22
        (T0 22872) (T1 3168) (TX 0)
        (TC 2944) (IG 0)
      )
      (npu_inst_pe_1_1_7_n23
        (T0 24120) (T1 1920) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_1_7_n24
        (T0 23544) (T1 2496) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_1_7_n25
        (T0 23736) (T1 2304) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_1_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_1_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_1_7_n28
        (T0 24600) (T1 1440) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_1_7_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_1_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_7_n30
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_7_n31
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_1_7_n32
        (T0 22214) (T1 3824) (TX 2)
        (TC 142) (IG 1)
      )
      (npu_inst_pe_1_1_7_n33
        (T0 22214) (T1 3824) (TX 2)
        (TC 142) (IG 1)
      )
      (npu_inst_pe_1_1_7_n34
        (T0 22214) (T1 3824) (TX 2)
        (TC 142) (IG 1)
      )
      (npu_inst_pe_1_1_7_n35
        (T0 22302) (T1 3736) (TX 2)
        (TC 150) (IG 1)
      )
      (npu_inst_pe_1_1_7_n36
        (T0 21796) (T1 4242) (TX 2)
        (TC 212) (IG 1)
      )
      (npu_inst_pe_1_1_7_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n39
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_1_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n43
        (T0 5952) (T1 20088) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n49
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n51
        (T0 2688) (T1 23352) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n53
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n55
        (T0 4672) (T1 21368) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_1_7_n59
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n61
        (T0 1536) (T1 24504) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_1_7_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n63
        (T0 1792) (T1 24248) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_1_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n65
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_7_n66
        (T0 3040) (T1 23000) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_1_7_n67
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n69
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_1_7_n70
        (T0 2016) (T1 24024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_7_n71
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_1_7_n72
        (T0 2560) (T1 23480) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_1_7_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_1_7_n74
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n75
        (T0 3824) (T1 22214) (TX 2)
        (TC 142) (IG 1)
      )
      (npu_inst_pe_1_1_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_1_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_1_7_n78
        (T0 3824) (T1 22214) (TX 2)
        (TC 142) (IG 1)
      )
      (npu_inst_pe_1_1_7_n79
        (T0 3824) (T1 22214) (TX 2)
        (TC 142) (IG 1)
      )
      (npu_inst_pe_1_1_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n80
        (T0 3736) (T1 22302) (TX 2)
        (TC 150) (IG 1)
      )
      (npu_inst_pe_1_1_7_n81
        (T0 4242) (T1 21796) (TX 2)
        (TC 212) (IG 1)
      )
      (npu_inst_pe_1_1_7_n82
        (T0 4188) (T1 21850) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_1_7_n83
        (T0 3430) (T1 22608) (TX 2)
        (TC 392) (IG 1)
      )
      (npu_inst_pe_1_1_7_n84
        (T0 4466) (T1 21572) (TX 2)
        (TC 318) (IG 1)
      )
      (npu_inst_pe_1_1_7_n85
        (T0 22903) (T1 3116) (TX 21)
        (TC 2154) (IG 2)
      )
      (npu_inst_pe_1_1_7_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n88
        (T0 23928) (T1 2112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_1_7_n89
        (T0 22392) (T1 3648) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_1_7_n90
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_1_7_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n92
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_1_7_n93
        (T0 23672) (T1 2368) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_1_7_n94
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_1_7_n95
        (T0 22968) (T1 3072) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_1_7_n96
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_1_7_n97
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_1_7_n98
        (T0 21850) (T1 4188) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_1_7_n99
        (T0 22608) (T1 3430) (TX 2)
        (TC 392) (IG 1)
      )
      (npu_inst_pe_1_1_7_net4133
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_1_7_net4139
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_1_
        (T0 280) (T1 25752) (TX 8)
        (TC 240) (IG 3)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_2_
        (T0 512) (T1 25520) (TX 8)
        (TC 422) (IG 3)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_3_
        (T0 366) (T1 25666) (TX 8)
        (TC 294) (IG 3)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_4_
        (T0 292) (T1 25742) (TX 6)
        (TC 228) (IG 2)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_5_
        (T0 290) (T1 25744) (TX 6)
        (TC 226) (IG 2)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_6_
        (T0 290) (T1 25744) (TX 6)
        (TC 226) (IG 2)
      )
      (npu_inst_pe_1_1_7_sub_77_carry_7_
        (T0 290) (T1 25744) (TX 6)
        (TC 226) (IG 2)
      )
      (npu_inst_pe_1_2_0_N65
        (T0 20938) (T1 5102) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_2_0_N66
        (T0 21696) (T1 4344) (TX 0)
        (TC 650) (IG 0)
      )
      (npu_inst_pe_1_2_0_N67
        (T0 20600) (T1 5440) (TX 0)
        (TC 638) (IG 0)
      )
      (npu_inst_pe_1_2_0_N68
        (T0 20786) (T1 5254) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_2_0_N69
        (T0 20580) (T1 5460) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_0_N70
        (T0 20672) (T1 5368) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_2_0_N71
        (T0 20672) (T1 5368) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_2_0_N72
        (T0 20672) (T1 5368) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_2_0_N73
        (T0 20938) (T1 5102) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_2_0_N74
        (T0 21840) (T1 4200) (TX 0)
        (TC 624) (IG 0)
      )
      (npu_inst_pe_1_2_0_N75
        (T0 21004) (T1 5036) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_2_0_N76
        (T0 21282) (T1 4758) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_2_0_N77
        (T0 21162) (T1 4878) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_2_0_N78
        (T0 21258) (T1 4782) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_0_N79
        (T0 21258) (T1 4782) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_0_N80
        (T0 21258) (T1 4782) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_0_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_2_0_N93
        (T0 24184) (T1 1856) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_2_0_N94
        (T0 23704) (T1 2336) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_1_
        (T0 25868) (T1 172) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_2_
        (T0 25756) (T1 284) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_3_
        (T0 25900) (T1 140) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_4_
        (T0 25944) (T1 96) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_5_
        (T0 25946) (T1 94) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_6_
        (T0 25946) (T1 94) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_0_add_79_carry_7_
        (T0 25946) (T1 94) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_data_0_
        (T0 25496) (T1 544) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_data_1_
        (T0 25420) (T1 620) (TX 0)
        (TC 570) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_0__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_1__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_2__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_4__0_
        (T0 22776) (T1 3264) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_4__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_0__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_1__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_2__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_2__1_
        (T0 22136) (T1 3904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_4__1_
        (T0 21752) (T1 4288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_5__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n100
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n101
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n102
        (T0 22136) (T1 3904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n104
        (T0 21752) (T1 4288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n105
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n106
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n107
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n108
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n109
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n11
        (T0 544) (T1 25496) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_2_0_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n111
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n12
        (T0 620) (T1 25420) (TX 0)
        (TC 570) (IG 0)
      )
      (npu_inst_pe_1_2_0_n13
        (T0 23928) (T1 2112) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_2_0_n14
        (T0 24216) (T1 1824) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_0_n15
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_0_n16
        (T0 24472) (T1 1568) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_2_0_n17
        (T0 23640) (T1 2400) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_0_n18
        (T0 23832) (T1 2208) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_0_n19
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_2_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_0_n20
        (T0 24024) (T1 2016) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_2_0_n21
        (T0 23768) (T1 2272) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_2_0_n22
        (T0 23384) (T1 2656) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_0_n23
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_0_n24
        (T0 23768) (T1 2272) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_0_n25
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_0_n28
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_2_0_n29
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_2_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_0_n30
        (T0 24152) (T1 1888) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_2_0_n31
        (T0 20978) (T1 5062) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_0_n32
        (T0 20978) (T1 5062) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_0_n33
        (T0 20978) (T1 5062) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_0_n34
        (T0 20884) (T1 5156) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_0_n35
        (T0 21044) (T1 4996) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_2_0_n36
        (T0 20824) (T1 5216) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_0_n37
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n41
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n43
        (T0 4288) (T1 21752) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n49
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n51
        (T0 3904) (T1 22136) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n53
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n55
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n57
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_0_n59
        (T0 1408) (T1 24632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_0_n6
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_0_n61
        (T0 1792) (T1 24248) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_2_0_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n63
        (T0 2176) (T1 23864) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_2_0_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n65
        (T0 2720) (T1 23320) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_2_0_n66
        (T0 3040) (T1 23000) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_2_0_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_0_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_0_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n70
        (T0 2400) (T1 23640) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_0_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n72
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n74
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n75
        (T0 5062) (T1 20978) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_0_n78
        (T0 5062) (T1 20978) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_0_n79
        (T0 5062) (T1 20978) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_2_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n80
        (T0 5156) (T1 20884) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_2_0_n81
        (T0 4996) (T1 21044) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_2_0_n82
        (T0 5216) (T1 20824) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_2_0_n83
        (T0 4240) (T1 21800) (TX 0)
        (TC 564) (IG 0)
      )
      (npu_inst_pe_1_2_0_n84
        (T0 5070) (T1 20970) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_2_0_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_2_0_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_0_n88
        (T0 22776) (T1 3264) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_0_n89
        (T0 22392) (T1 3648) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_0_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_0_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_0_n93
        (T0 23160) (T1 2880) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_0_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n95
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_0_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_0_n97
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_0_n98
        (T0 21800) (T1 4240) (TX 0)
        (TC 564) (IG 0)
      )
      (npu_inst_pe_1_2_0_n99
        (T0 20970) (T1 5070) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_2_0_net4110
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_2_0_net4116
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_0_o_data_h_0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_2_0_o_data_h_1_
        (T0 23864) (T1 2176) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_1_
        (T0 372) (T1 25668) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_2_
        (T0 680) (T1 25360) (TX 0)
        (TC 600) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_3_
        (T0 544) (T1 25496) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_4_
        (T0 494) (T1 25546) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_5_
        (T0 492) (T1 25548) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_6_
        (T0 492) (T1 25548) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_2_0_sub_77_carry_7_
        (T0 492) (T1 25548) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_2_1_N65
        (T0 21448) (T1 4592) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_2_1_N66
        (T0 20752) (T1 5288) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_2_1_N67
        (T0 21700) (T1 4340) (TX 0)
        (TC 596) (IG 0)
      )
      (npu_inst_pe_1_2_1_N68
        (T0 20936) (T1 5104) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_2_1_N69
        (T0 21104) (T1 4936) (TX 0)
        (TC 444) (IG 0)
      )
      (npu_inst_pe_1_2_1_N70
        (T0 21038) (T1 5002) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_2_1_N71
        (T0 21038) (T1 5002) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_2_1_N72
        (T0 21038) (T1 5002) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_2_1_N73
        (T0 21448) (T1 4592) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_2_1_N74
        (T0 20806) (T1 5234) (TX 0)
        (TC 604) (IG 0)
      )
      (npu_inst_pe_1_2_1_N75
        (T0 22092) (T1 3948) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_2_1_N76
        (T0 21448) (T1 4592) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_2_1_N77
        (T0 21642) (T1 4398) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_2_1_N78
        (T0 21590) (T1 4450) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_1_N79
        (T0 21590) (T1 4450) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_1_N80
        (T0 21590) (T1 4450) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_2_1_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_2_1_N93
        (T0 25048) (T1 992) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_2_1_N94
        (T0 24376) (T1 1664) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_1_
        (T0 25884) (T1 156) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_2_
        (T0 25782) (T1 258) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_3_
        (T0 25906) (T1 134) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_4_
        (T0 25934) (T1 106) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_5_
        (T0 25942) (T1 98) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_6_
        (T0 25942) (T1 98) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_add_79_carry_7_
        (T0 25942) (T1 98) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_data_0_
        (T0 25546) (T1 494) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_data_1_
        (T0 25466) (T1 574) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_1__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_1__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_4__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_1__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_1__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_2__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_2__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_4__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_4__1_
        (T0 20984) (T1 5056) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n100
        (T0 21484) (T1 4556) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_2_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n102
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n103
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n105
        (T0 20984) (T1 5056) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n108
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_n109
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n111
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n12
        (T0 494) (T1 25546) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_1_n13
        (T0 574) (T1 25466) (TX 0)
        (TC 538) (IG 0)
      )
      (npu_inst_pe_1_2_1_n14
        (T0 23928) (T1 2112) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_1_n15
        (T0 24120) (T1 1920) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_1_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_1_n17
        (T0 24568) (T1 1472) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_1_n18
        (T0 23640) (T1 2400) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_2_1_n19
        (T0 24120) (T1 1920) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_2_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_1_n20
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_1_n21
        (T0 24184) (T1 1856) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_1_n22
        (T0 23384) (T1 2656) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_2_1_n23
        (T0 23736) (T1 2304) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_1_n24
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_1_n25
        (T0 25080) (T1 960) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_2_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_1_n28
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_1_n29
        (T0 24632) (T1 1408) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_1_n30
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_1_n31
        (T0 24824) (T1 1216) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_2_1_n32
        (T0 21336) (T1 4704) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_1_n33
        (T0 21336) (T1 4704) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_1_n34
        (T0 21336) (T1 4704) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_1_n35
        (T0 21396) (T1 4644) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_1_n36
        (T0 21214) (T1 4826) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_2_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n41
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n43
        (T0 5056) (T1 20984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n49
        (T0 1408) (T1 24632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n51
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n53
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n55
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n61
        (T0 2016) (T1 24024) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_1_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_n63
        (T0 2048) (T1 23992) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_2_1_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_1_n65
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_1_n66
        (T0 3040) (T1 23000) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_2_1_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_1_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_1_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_1_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_1_n71
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_1_n72
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_1_n75
        (T0 4704) (T1 21336) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_1_n78
        (T0 4704) (T1 21336) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_1_n79
        (T0 4704) (T1 21336) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_2_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n80
        (T0 4644) (T1 21396) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_1_n81
        (T0 4826) (T1 21214) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_2_1_n82
        (T0 4118) (T1 21922) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_2_1_n83
        (T0 5246) (T1 20794) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_2_1_n84
        (T0 4556) (T1 21484) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_2_1_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_2_1_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_n88
        (T0 22584) (T1 3456) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_n89
        (T0 22392) (T1 3648) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_1_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_1_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_1_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_1_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n94
        (T0 24312) (T1 1728) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_1_n95
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_1_n96
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_1_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_1_n98
        (T0 21922) (T1 4118) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_2_1_n99
        (T0 20794) (T1 5246) (TX 0)
        (TC 520) (IG 0)
      )
      (npu_inst_pe_1_2_1_net4087
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_2_1_net4093
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_1_
        (T0 338) (T1 25702) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_2_
        (T0 590) (T1 25450) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_3_
        (T0 486) (T1 25554) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_4_
        (T0 460) (T1 25580) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_5_
        (T0 454) (T1 25586) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_6_
        (T0 454) (T1 25586) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_2_1_sub_77_carry_7_
        (T0 454) (T1 25586) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_2_2_N65
        (T0 22894) (T1 3128) (TX 18)
        (TC 476) (IG 1)
      )
      (npu_inst_pe_1_2_2_N66
        (T0 22546) (T1 3480) (TX 14)
        (TC 638) (IG 2)
      )
      (npu_inst_pe_1_2_2_N67
        (T0 22208) (T1 3822) (TX 10)
        (TC 684) (IG 0)
      )
      (npu_inst_pe_1_2_2_N68
        (T0 23274) (T1 2758) (TX 8)
        (TC 626) (IG 2)
      )
      (npu_inst_pe_1_2_2_N69
        (T0 22812) (T1 3220) (TX 8)
        (TC 598) (IG 1)
      )
      (npu_inst_pe_1_2_2_N70
        (T0 22800) (T1 3232) (TX 8)
        (TC 588) (IG 1)
      )
      (npu_inst_pe_1_2_2_N71
        (T0 22800) (T1 3232) (TX 8)
        (TC 588) (IG 1)
      )
      (npu_inst_pe_1_2_2_N72
        (T0 22800) (T1 3232) (TX 8)
        (TC 588) (IG 1)
      )
      (npu_inst_pe_1_2_2_N73
        (T0 22894) (T1 3128) (TX 18)
        (TC 476) (IG 1)
      )
      (npu_inst_pe_1_2_2_N74
        (T0 22678) (T1 3358) (TX 4)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_2_2_N75
        (T0 22872) (T1 3168) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_2_N76
        (T0 23962) (T1 2078) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_2_2_N77
        (T0 23550) (T1 2490) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_2_N78
        (T0 23544) (T1 2496) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_N79
        (T0 23544) (T1 2496) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_N80
        (T0 23544) (T1 2496) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_2_2_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_2_2_N93
        (T0 23864) (T1 2176) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_2_N94
        (T0 23896) (T1 2144) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_1_
        (T0 25874) (T1 162) (TX 4)
        (TC 138) (IG 2)
      )
      (npu_inst_pe_1_2_2_add_79_carry_2_
        (T0 25850) (T1 190) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_3_
        (T0 25922) (T1 118) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_4_
        (T0 25960) (T1 80) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_5_
        (T0 25962) (T1 78) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_6_
        (T0 25962) (T1 78) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_2_2_add_79_carry_7_
        (T0 25962) (T1 78) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_data_0_
        (T0 25360) (T1 662) (TX 18)
        (TC 530) (IG 1)
      )
      (npu_inst_pe_1_2_2_int_data_1_
        (T0 25482) (T1 558) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_0__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_1__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_2__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_5__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_1__0_
        (T0 21944) (T1 4096) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_1__1_
        (T0 22136) (T1 3904) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_4__0_
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n100
        (T0 22922) (T1 3116) (TX 2)
        (TC 480) (IG 1)
      )
      (npu_inst_pe_1_2_2_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n102
        (T0 22136) (T1 3904) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n105
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n108
        (T0 21944) (T1 4096) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n111
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_n112
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n12
        (T0 662) (T1 25360) (TX 18)
        (TC 530) (IG 1)
      )
      (npu_inst_pe_1_2_2_n13
        (T0 558) (T1 25482) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_2_2_n14
        (T0 23832) (T1 2208) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_2_2_n15
        (T0 23768) (T1 2272) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_2_n16
        (T0 24344) (T1 1696) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_2_n17
        (T0 24152) (T1 1888) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_2_2_n18
        (T0 23736) (T1 2304) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_2_n19
        (T0 24312) (T1 1728) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_2_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_2_n20
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_2_2_n21
        (T0 24120) (T1 1920) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_2_2_n22
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_2_2_n23
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_2_n24
        (T0 23064) (T1 2976) (TX 0)
        (TC 2976) (IG 0)
      )
      (npu_inst_pe_1_2_2_n25
        (T0 23672) (T1 2368) (TX 0)
        (TC 2368) (IG 0)
      )
      (npu_inst_pe_1_2_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_2_n28
        (T0 23480) (T1 2560) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_2_2_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_2_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_2_n30
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_2_2_n31
        (T0 23992) (T1 2048) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_2_2_n32
        (T0 23194) (T1 2844) (TX 2)
        (TC 338) (IG 1)
      )
      (npu_inst_pe_1_2_2_n33
        (T0 23194) (T1 2844) (TX 2)
        (TC 338) (IG 1)
      )
      (npu_inst_pe_1_2_2_n34
        (T0 23194) (T1 2844) (TX 2)
        (TC 338) (IG 1)
      )
      (npu_inst_pe_1_2_2_n35
        (T0 23202) (T1 2836) (TX 2)
        (TC 342) (IG 1)
      )
      (npu_inst_pe_1_2_2_n36
        (T0 23642) (T1 2396) (TX 2)
        (TC 370) (IG 1)
      )
      (npu_inst_pe_1_2_2_n37
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n41
        (T0 3712) (T1 22328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n43
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n53
        (T0 4096) (T1 21944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n55
        (T0 3904) (T1 22136) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_2_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n61
        (T0 1888) (T1 24152) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_2_n62
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_n63
        (T0 2272) (T1 23768) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_2_2_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_2_n65
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_2_n66
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_2_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_2_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_2_n69
        (T0 2336) (T1 23704) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_2_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_2_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_2_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_2_n72
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_2_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_2_n75
        (T0 2844) (T1 23194) (TX 2)
        (TC 338) (IG 1)
      )
      (npu_inst_pe_1_2_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_2_n78
        (T0 2844) (T1 23194) (TX 2)
        (TC 338) (IG 1)
      )
      (npu_inst_pe_1_2_2_n79
        (T0 2844) (T1 23194) (TX 2)
        (TC 338) (IG 1)
      )
      (npu_inst_pe_1_2_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n80
        (T0 2836) (T1 23202) (TX 2)
        (TC 342) (IG 1)
      )
      (npu_inst_pe_1_2_2_n81
        (T0 2396) (T1 23642) (TX 2)
        (TC 370) (IG 1)
      )
      (npu_inst_pe_1_2_2_n82
        (T0 3468) (T1 22570) (TX 2)
        (TC 412) (IG 1)
      )
      (npu_inst_pe_1_2_2_n83
        (T0 3404) (T1 22634) (TX 2)
        (TC 562) (IG 1)
      )
      (npu_inst_pe_1_2_2_n84
        (T0 3116) (T1 22922) (TX 2)
        (TC 480) (IG 1)
      )
      (npu_inst_pe_1_2_2_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_2_2_n86
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_n88
        (T0 22584) (T1 3456) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_2_n89
        (T0 22584) (T1 3456) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_2_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_2_n92
        (T0 23288) (T1 2752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_2_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_2_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n95
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_2_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_2_n97
        (T0 24056) (T1 1984) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_2_n98
        (T0 22570) (T1 3468) (TX 2)
        (TC 412) (IG 1)
      )
      (npu_inst_pe_1_2_2_n99
        (T0 22634) (T1 3404) (TX 2)
        (TC 562) (IG 1)
      )
      (npu_inst_pe_1_2_2_net4064
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_2_2_net4070
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_1_
        (T0 500) (T1 25526) (TX 14)
        (TC 448) (IG 3)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_2_
        (T0 762) (T1 25268) (TX 10)
        (TC 680) (IG 2)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_3_
        (T0 686) (T1 25346) (TX 8)
        (TC 614) (IG 2)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_4_
        (T0 662) (T1 25370) (TX 8)
        (TC 592) (IG 2)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_5_
        (T0 658) (T1 25374) (TX 8)
        (TC 588) (IG 2)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_6_
        (T0 658) (T1 25374) (TX 8)
        (TC 588) (IG 2)
      )
      (npu_inst_pe_1_2_2_sub_77_carry_7_
        (T0 658) (T1 25374) (TX 8)
        (TC 588) (IG 2)
      )
      (npu_inst_pe_1_2_3_N65
        (T0 22076) (T1 3964) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_3_N66
        (T0 22804) (T1 3218) (TX 18)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_3_N67
        (T0 22356) (T1 3674) (TX 10)
        (TC 642) (IG 1)
      )
      (npu_inst_pe_1_2_3_N68
        (T0 23676) (T1 2354) (TX 10)
        (TC 588) (IG 1)
      )
      (npu_inst_pe_1_2_3_N69
        (T0 23108) (T1 2924) (TX 8)
        (TC 556) (IG 1)
      )
      (npu_inst_pe_1_2_3_N70
        (T0 23090) (T1 2942) (TX 8)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_2_3_N71
        (T0 23090) (T1 2942) (TX 8)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_2_3_N72
        (T0 23090) (T1 2942) (TX 8)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_2_3_N73
        (T0 22076) (T1 3964) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_3_N74
        (T0 22870) (T1 3152) (TX 18)
        (TC 582) (IG 0)
      )
      (npu_inst_pe_1_2_3_N75
        (T0 22892) (T1 3140) (TX 8)
        (TC 208) (IG 2)
      )
      (npu_inst_pe_1_2_3_N76
        (T0 24310) (T1 1728) (TX 2)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_2_3_N77
        (T0 23772) (T1 2266) (TX 2)
        (TC 98) (IG 1)
      )
      (npu_inst_pe_1_2_3_N78
        (T0 23770) (T1 2270) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_N79
        (T0 23770) (T1 2270) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_N80
        (T0 23770) (T1 2270) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_2_3_N93
        (T0 23928) (T1 2112) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_3_N94
        (T0 23928) (T1 2112) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_1_
        (T0 25906) (T1 134) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_2_
        (T0 25808) (T1 224) (TX 8)
        (TC 192) (IG 2)
      )
      (npu_inst_pe_1_2_3_add_79_carry_3_
        (T0 25920) (T1 118) (TX 2)
        (TC 108) (IG 1)
      )
      (npu_inst_pe_1_2_3_add_79_carry_4_
        (T0 25962) (T1 76) (TX 2)
        (TC 70) (IG 1)
      )
      (npu_inst_pe_1_2_3_add_79_carry_5_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_6_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_add_79_carry_7_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_data_0_
        (T0 25502) (T1 538) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_data_1_
        (T0 25364) (T1 658) (TX 18)
        (TC 534) (IG 1)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_0__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_1__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_1__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_2__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_2__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_3__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_4__0_
        (T0 22776) (T1 3264) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_4__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_5__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_h_5__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_1__1_
        (T0 21176) (T1 4864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_2__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_4__0_
        (T0 21432) (T1 4608) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_4__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n100
        (T0 22092) (T1 3948) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_3_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n102
        (T0 21176) (T1 4864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n104
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n105
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n109
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n111
        (T0 21432) (T1 4608) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n12
        (T0 538) (T1 25502) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_2_3_n13
        (T0 658) (T1 25364) (TX 18)
        (TC 534) (IG 1)
      )
      (npu_inst_pe_1_2_3_n14
        (T0 23928) (T1 2112) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_3_n15
        (T0 23864) (T1 2176) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_2_3_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_3_n17
        (T0 24568) (T1 1472) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_3_n18
        (T0 23576) (T1 2464) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_2_3_n19
        (T0 23864) (T1 2176) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_2_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_3_n20
        (T0 24056) (T1 1984) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_3_n21
        (T0 23992) (T1 2048) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_2_3_n22
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_2_3_n23
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_2_3_n24
        (T0 23160) (T1 2880) (TX 0)
        (TC 2880) (IG 0)
      )
      (npu_inst_pe_1_2_3_n25
        (T0 23544) (T1 2496) (TX 0)
        (TC 2144) (IG 0)
      )
      (npu_inst_pe_1_2_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_3_n28
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_2_3_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_3_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_3_n31
        (T0 24120) (T1 1920) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_3_n32
        (T0 23448) (T1 2590) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_2_3_n33
        (T0 23448) (T1 2590) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_2_3_n34
        (T0 23448) (T1 2590) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_2_3_n35
        (T0 23456) (T1 2582) (TX 2)
        (TC 324) (IG 1)
      )
      (npu_inst_pe_1_2_3_n36
        (T0 24018) (T1 2020) (TX 2)
        (TC 358) (IG 1)
      )
      (npu_inst_pe_1_2_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n41
        (T0 4608) (T1 21432) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n43
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n49
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n53
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n55
        (T0 4864) (T1 21176) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_3_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n61
        (T0 1760) (T1 24280) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_3_n62
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_n63
        (T0 1952) (T1 24088) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_2_3_n64
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_n65
        (T0 2720) (T1 23320) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_2_3_n66
        (T0 3136) (T1 22904) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_3_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n68
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_3_n69
        (T0 2336) (T1 23704) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_2_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_3_n70
        (T0 2176) (T1 23864) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_3_n71
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n72
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_3_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_3_n75
        (T0 2590) (T1 23448) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_2_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_3_n78
        (T0 2590) (T1 23448) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_2_3_n79
        (T0 2590) (T1 23448) (TX 2)
        (TC 320) (IG 1)
      )
      (npu_inst_pe_1_2_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n80
        (T0 2582) (T1 23456) (TX 2)
        (TC 324) (IG 1)
      )
      (npu_inst_pe_1_2_3_n81
        (T0 2020) (T1 24018) (TX 2)
        (TC 358) (IG 1)
      )
      (npu_inst_pe_1_2_3_n82
        (T0 3386) (T1 22652) (TX 2)
        (TC 404) (IG 1)
      )
      (npu_inst_pe_1_2_3_n83
        (T0 3128) (T1 22910) (TX 2)
        (TC 514) (IG 1)
      )
      (npu_inst_pe_1_2_3_n84
        (T0 3948) (T1 22092) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_3_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_2_3_n86
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_n87
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_3_n88
        (T0 22776) (T1 3264) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_3_n89
        (T0 22328) (T1 3712) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_3_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_n91
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_3_n92
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n93
        (T0 23480) (T1 2560) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_3_n94
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_n95
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_3_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_3_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_3_n98
        (T0 22652) (T1 3386) (TX 2)
        (TC 404) (IG 1)
      )
      (npu_inst_pe_1_2_3_n99
        (T0 22910) (T1 3128) (TX 2)
        (TC 514) (IG 1)
      )
      (npu_inst_pe_1_2_3_net4041
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_2_3_net4047
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_1_
        (T0 404) (T1 25636) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_2_
        (T0 736) (T1 25294) (TX 10)
        (TC 646) (IG 2)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_3_
        (T0 628) (T1 25402) (TX 10)
        (TC 568) (IG 2)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_4_
        (T0 610) (T1 25422) (TX 8)
        (TC 550) (IG 2)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_5_
        (T0 600) (T1 25432) (TX 8)
        (TC 542) (IG 2)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_6_
        (T0 600) (T1 25432) (TX 8)
        (TC 542) (IG 2)
      )
      (npu_inst_pe_1_2_3_sub_77_carry_7_
        (T0 600) (T1 25432) (TX 8)
        (TC 542) (IG 2)
      )
      (npu_inst_pe_1_2_4_N65
        (T0 23222) (T1 2818) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_2_4_N66
        (T0 22638) (T1 3402) (TX 0)
        (TC 568) (IG 0)
      )
      (npu_inst_pe_1_2_4_N67
        (T0 22534) (T1 3506) (TX 0)
        (TC 612) (IG 0)
      )
      (npu_inst_pe_1_2_4_N68
        (T0 23306) (T1 2734) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_2_4_N69
        (T0 22848) (T1 3192) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_2_4_N70
        (T0 22826) (T1 3214) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_2_4_N71
        (T0 22826) (T1 3214) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_2_4_N72
        (T0 22826) (T1 3214) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_2_4_N73
        (T0 23222) (T1 2818) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_2_4_N74
        (T0 22668) (T1 3372) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_2_4_N75
        (T0 23050) (T1 2990) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_2_4_N76
        (T0 23796) (T1 2244) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_2_4_N77
        (T0 23416) (T1 2624) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_4_N78
        (T0 23398) (T1 2642) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_4_N79
        (T0 23398) (T1 2642) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_4_N80
        (T0 23398) (T1 2642) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_2_4_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_2_4_N93
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_4_N94
        (T0 24120) (T1 1920) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_1_
        (T0 25932) (T1 108) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_2_
        (T0 25856) (T1 184) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_3_
        (T0 25924) (T1 116) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_4_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_5_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_6_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_add_79_carry_7_
        (T0 25978) (T1 62) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_data_0_
        (T0 25586) (T1 454) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_data_1_
        (T0 25474) (T1 566) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_1__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_1__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_2__0_
        (T0 23672) (T1 2368) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_4__0_
        (T0 23352) (T1 2688) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_4__1_
        (T0 21944) (T1 4096) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_0__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_4__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n100
        (T0 23240) (T1 2800) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_2_4_n101
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n103
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n104
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n105
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n110
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n111
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n12
        (T0 454) (T1 25586) (TX 0)
        (TC 428) (IG 0)
      )
      (npu_inst_pe_1_2_4_n13
        (T0 566) (T1 25474) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_2_4_n14
        (T0 24216) (T1 1824) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_4_n15
        (T0 24056) (T1 1984) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_2_4_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_4_n17
        (T0 24696) (T1 1344) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_4_n18
        (T0 23480) (T1 2560) (TX 0)
        (TC 2048) (IG 0)
      )
      (npu_inst_pe_1_2_4_n19
        (T0 24024) (T1 2016) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_2_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_4_n20
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_4_n21
        (T0 24536) (T1 1504) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_4_n22
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_4_n23
        (T0 23736) (T1 2304) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_4_n24
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_4_n25
        (T0 24120) (T1 1920) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_4_n28
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_4_n29
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_2_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_4_n30
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_4_n31
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_2_4_n32
        (T0 23112) (T1 2928) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n33
        (T0 23112) (T1 2928) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n34
        (T0 23112) (T1 2928) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n35
        (T0 23130) (T1 2910) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_2_4_n36
        (T0 23560) (T1 2480) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_2_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n41
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n43
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n51
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_4_n59
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_4_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n61
        (T0 1568) (T1 24472) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_4_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_n63
        (T0 1856) (T1 24184) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_2_4_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_n65
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_2_4_n66
        (T0 3456) (T1 22584) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_4_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n69
        (T0 2016) (T1 24024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_4_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_4_n70
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_2_4_n71
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n72
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_4_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n75
        (T0 2928) (T1 23112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_4_n78
        (T0 2928) (T1 23112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n79
        (T0 2928) (T1 23112) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n80
        (T0 2910) (T1 23130) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_2_4_n81
        (T0 2480) (T1 23560) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_2_4_n82
        (T0 3260) (T1 22780) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_2_4_n83
        (T0 3386) (T1 22654) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_2_4_n84
        (T0 2800) (T1 23240) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_2_4_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_2_4_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_4_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_4_n88
        (T0 23352) (T1 2688) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_4_n89
        (T0 21944) (T1 4096) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_4_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_4_n92
        (T0 23672) (T1 2368) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_n93
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_4_n94
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_n95
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_4_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_4_n98
        (T0 22780) (T1 3260) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_2_4_n99
        (T0 22654) (T1 3386) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_2_4_net4018
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_2_4_net4024
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_1_
        (T0 346) (T1 25694) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_2_
        (T0 624) (T1 25416) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_3_
        (T0 546) (T1 25494) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_4_
        (T0 514) (T1 25526) (TX 0)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_5_
        (T0 510) (T1 25530) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_6_
        (T0 510) (T1 25530) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_2_4_sub_77_carry_7_
        (T0 510) (T1 25530) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_2_5_N65
        (T0 23128) (T1 2912) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_2_5_N66
        (T0 23062) (T1 2978) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_2_5_N67
        (T0 22966) (T1 3074) (TX 0)
        (TC 572) (IG 0)
      )
      (npu_inst_pe_1_2_5_N68
        (T0 23022) (T1 3018) (TX 0)
        (TC 500) (IG 0)
      )
      (npu_inst_pe_1_2_5_N69
        (T0 23032) (T1 3008) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_2_5_N70
        (T0 23030) (T1 3010) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_2_5_N71
        (T0 23030) (T1 3010) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_2_5_N72
        (T0 23030) (T1 3010) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_2_5_N73
        (T0 23128) (T1 2912) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_2_5_N74
        (T0 23148) (T1 2892) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_2_5_N75
        (T0 23410) (T1 2630) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_5_N76
        (T0 23382) (T1 2658) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_5_N77
        (T0 23520) (T1 2520) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_2_5_N78
        (T0 23520) (T1 2520) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_5_N79
        (T0 23520) (T1 2520) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_5_N80
        (T0 23520) (T1 2520) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_2_5_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_2_5_N93
        (T0 24024) (T1 2016) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_2_5_N94
        (T0 23512) (T1 2528) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_1_
        (T0 25922) (T1 118) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_2_
        (T0 25842) (T1 198) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_3_
        (T0 25930) (T1 110) (TX 0)
        (TC 104) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_4_
        (T0 25992) (T1 48) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_5_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_6_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_5_add_79_carry_7_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_data_0_
        (T0 25546) (T1 494) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_data_1_
        (T0 25526) (T1 514) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_1__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_1__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_2__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_3__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_4__0_
        (T0 23096) (T1 2944) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_4__1_
        (T0 21816) (T1 4224) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_h_5__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_0__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_2__1_
        (T0 21432) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_4__0_
        (T0 21240) (T1 4800) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_reg_v_5__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n100
        (T0 23140) (T1 2900) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_2_5_n101
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n103
        (T0 21432) (T1 4608) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n105
        (T0 22584) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n106
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n107
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n109
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n111
        (T0 21240) (T1 4800) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n12
        (T0 494) (T1 25546) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_2_5_n13
        (T0 514) (T1 25526) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_2_5_n14
        (T0 23960) (T1 2080) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_5_n15
        (T0 24120) (T1 1920) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_2_5_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_5_n17
        (T0 24440) (T1 1600) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_2_5_n18
        (T0 23640) (T1 2400) (TX 0)
        (TC 2176) (IG 0)
      )
      (npu_inst_pe_1_2_5_n19
        (T0 24312) (T1 1728) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_2_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_5_n20
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_5_n21
        (T0 24632) (T1 1408) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_5_n22
        (T0 23064) (T1 2976) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_5_n23
        (T0 23160) (T1 2880) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_2_5_n24
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_2_5_n25
        (T0 23928) (T1 2112) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_2_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_5_n28
        (T0 22488) (T1 3552) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_5_n29
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_5_n30
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_2_5_n31
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_2_5_n32
        (T0 23280) (T1 2760) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_n33
        (T0 23280) (T1 2760) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_n34
        (T0 23280) (T1 2760) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_n35
        (T0 23282) (T1 2758) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_2_5_n36
        (T0 23204) (T1 2836) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_2_5_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n39
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n41
        (T0 4800) (T1 21240) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n43
        (T0 3456) (T1 22584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n49
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n51
        (T0 4608) (T1 21432) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n57
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_5_n59
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n61
        (T0 1728) (T1 24312) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_5_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_5_n63
        (T0 1792) (T1 24248) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_2_5_n64
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_n65
        (T0 2496) (T1 23544) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_2_5_n66
        (T0 3520) (T1 22520) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_2_5_n67
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_5_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n69
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_5_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_5_n71
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_5_n72
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_5_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_5_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_5_n75
        (T0 2760) (T1 23280) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_5_n78
        (T0 2760) (T1 23280) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_n79
        (T0 2760) (T1 23280) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_2_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n80
        (T0 2758) (T1 23282) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_2_5_n81
        (T0 2836) (T1 23204) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_2_5_n82
        (T0 2852) (T1 23188) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_5_n83
        (T0 2914) (T1 23126) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_5_n84
        (T0 2900) (T1 23140) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_2_5_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_2_5_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_n87
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_5_n88
        (T0 23096) (T1 2944) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_5_n89
        (T0 21816) (T1 4224) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_5_n90
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_5_n92
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_5_n94
        (T0 23864) (T1 2176) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_5_n95
        (T0 24056) (T1 1984) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_5_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_5_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_5_n98
        (T0 23188) (T1 2852) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_2_5_n99
        (T0 23126) (T1 2914) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_2_5_net3995
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_2_5_net4001
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_1_
        (T0 376) (T1 25664) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_2_
        (T0 606) (T1 25434) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_3_
        (T0 514) (T1 25526) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_4_
        (T0 444) (T1 25596) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_5_
        (T0 444) (T1 25596) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_6_
        (T0 444) (T1 25596) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_2_5_sub_77_carry_7_
        (T0 444) (T1 25596) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_2_6_N65
        (T0 22914) (T1 3126) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_6_N66
        (T0 23548) (T1 2492) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_2_6_N67
        (T0 23362) (T1 2678) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_2_6_N68
        (T0 23160) (T1 2880) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_6_N69
        (T0 23182) (T1 2858) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_2_6_N70
        (T0 23184) (T1 2856) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_6_N71
        (T0 23184) (T1 2856) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_6_N72
        (T0 23184) (T1 2856) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_6_N73
        (T0 22914) (T1 3126) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_6_N74
        (T0 23528) (T1 2512) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_2_6_N75
        (T0 23674) (T1 2366) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_2_6_N76
        (T0 23432) (T1 2608) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_2_6_N77
        (T0 23562) (T1 2478) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_6_N78
        (T0 23570) (T1 2470) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_6_N79
        (T0 23570) (T1 2470) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_6_N80
        (T0 23570) (T1 2470) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_2_6_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_2_6_N93
        (T0 23800) (T1 2240) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_2_6_N94
        (T0 24472) (T1 1568) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_1_
        (T0 25900) (T1 140) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_2_
        (T0 25834) (T1 206) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_3_
        (T0 25930) (T1 110) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_4_
        (T0 25992) (T1 48) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_5_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_6_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_6_add_79_carry_7_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_data_0_
        (T0 25604) (T1 436) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_data_1_
        (T0 25536) (T1 504) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_0__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_1__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_4__1_
        (T0 22008) (T1 4032) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_2__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_4__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_4__1_
        (T0 20088) (T1 5952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_reg_v_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n100
        (T0 22928) (T1 3112) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_6_n101
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n103
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n105
        (T0 20088) (T1 5952) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n106
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n107
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n108
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n109
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n111
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n112
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n12
        (T0 436) (T1 25604) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_2_6_n13
        (T0 504) (T1 25536) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_2_6_n14
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_6_n15
        (T0 24408) (T1 1632) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_2_6_n16
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_2_6_n17
        (T0 24472) (T1 1568) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_6_n18
        (T0 23832) (T1 2208) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_2_6_n19
        (T0 24504) (T1 1536) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_2_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_6_n20
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_2_6_n21
        (T0 24504) (T1 1536) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_2_6_n22
        (T0 22872) (T1 3168) (TX 0)
        (TC 2944) (IG 0)
      )
      (npu_inst_pe_1_2_6_n23
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_6_n24
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_n25
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_2_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_6_n28
        (T0 23544) (T1 2496) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_6_n29
        (T0 23064) (T1 2976) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_2_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_6_n30
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_6_n31
        (T0 24216) (T1 1824) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_2_6_n32
        (T0 23380) (T1 2660) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_6_n33
        (T0 23380) (T1 2660) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_6_n34
        (T0 23380) (T1 2660) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_6_n35
        (T0 23374) (T1 2666) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_6_n36
        (T0 23296) (T1 2744) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_2_6_n37
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n39
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n41
        (T0 3648) (T1 22392) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n43
        (T0 5952) (T1 20088) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n49
        (T0 3648) (T1 22392) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n51
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n53
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_2_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n57
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_6_n59
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n61
        (T0 1568) (T1 24472) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_2_6_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_6_n63
        (T0 2016) (T1 24024) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_2_6_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n65
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_6_n66
        (T0 3360) (T1 22680) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_2_6_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_6_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_6_n71
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_6_n72
        (T0 2336) (T1 23704) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_2_6_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_6_n74
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n75
        (T0 2660) (T1 23380) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_6_n78
        (T0 2660) (T1 23380) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_6_n79
        (T0 2660) (T1 23380) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_2_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n80
        (T0 2666) (T1 23374) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_2_6_n81
        (T0 2744) (T1 23296) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_2_6_n82
        (T0 2516) (T1 23524) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_6_n83
        (T0 2480) (T1 23560) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_2_6_n84
        (T0 3112) (T1 22928) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_2_6_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_2_6_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_6_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n88
        (T0 23736) (T1 2304) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_6_n89
        (T0 22008) (T1 4032) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_6_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_6_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_6_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_2_6_n94
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_6_n95
        (T0 23288) (T1 2752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_6_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n97
        (T0 25208) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_6_n98
        (T0 23524) (T1 2516) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_2_6_n99
        (T0 23560) (T1 2480) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_2_6_net3972
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_2_6_net3978
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_1_
        (T0 296) (T1 25744) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_2_
        (T0 506) (T1 25534) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_3_
        (T0 402) (T1 25638) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_4_
        (T0 344) (T1 25696) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_5_
        (T0 340) (T1 25700) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_6_
        (T0 340) (T1 25700) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_2_6_sub_77_carry_7_
        (T0 340) (T1 25700) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_2_7_N65
        (T0 23516) (T1 2524) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_2_7_N66
        (T0 23690) (T1 2332) (TX 18)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_2_7_N67
        (T0 23298) (T1 2730) (TX 12)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_2_7_N68
        (T0 24046) (T1 1984) (TX 10)
        (TC 404) (IG 2)
      )
      (npu_inst_pe_1_2_7_N69
        (T0 23712) (T1 2320) (TX 8)
        (TC 358) (IG 1)
      )
      (npu_inst_pe_1_2_7_N70
        (T0 23710) (T1 2322) (TX 8)
        (TC 350) (IG 1)
      )
      (npu_inst_pe_1_2_7_N71
        (T0 23710) (T1 2322) (TX 8)
        (TC 350) (IG 1)
      )
      (npu_inst_pe_1_2_7_N72
        (T0 23710) (T1 2322) (TX 8)
        (TC 350) (IG 1)
      )
      (npu_inst_pe_1_2_7_N73
        (T0 23516) (T1 2524) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_2_7_N74
        (T0 23668) (T1 2354) (TX 18)
        (TC 482) (IG 0)
      )
      (npu_inst_pe_1_2_7_N75
        (T0 23610) (T1 2424) (TX 6)
        (TC 240) (IG 1)
      )
      (npu_inst_pe_1_2_7_N76
        (T0 24410) (T1 1628) (TX 2)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_2_7_N77
        (T0 24180) (T1 1860) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_2_7_N78
        (T0 24182) (T1 1858) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_7_N79
        (T0 24182) (T1 1858) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_7_N80
        (T0 24182) (T1 1858) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_2_7_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_2_7_N93
        (T0 24088) (T1 1952) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_2_7_N94
        (T0 23832) (T1 2208) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_1_
        (T0 25916) (T1 124) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_2_
        (T0 25794) (T1 240) (TX 6)
        (TC 226) (IG 2)
      )
      (npu_inst_pe_1_2_7_add_79_carry_3_
        (T0 25918) (T1 120) (TX 2)
        (TC 114) (IG 1)
      )
      (npu_inst_pe_1_2_7_add_79_carry_4_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_5_
        (T0 25990) (T1 50) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_6_
        (T0 25990) (T1 50) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_2_7_add_79_carry_7_
        (T0 25990) (T1 50) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_data_0_
        (T0 25618) (T1 422) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_data_1_
        (T0 25372) (T1 650) (TX 18)
        (TC 522) (IG 1)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_0__1_
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_1__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_2__0_
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_2__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_4__1_
        (T0 21944) (T1 4096) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_5__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_0__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_1__1_
        (T0 21432) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_2__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_2__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_4__1_
        (T0 21048) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_5__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_reg_v_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n100
        (T0 23536) (T1 2504) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_2_7_n101
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n102
        (T0 21432) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n103
        (T0 24312) (T1 1728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n105
        (T0 21048) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n106
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n107
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n109
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n111
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_n112
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n12
        (T0 422) (T1 25618) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_2_7_n13
        (T0 650) (T1 25372) (TX 18)
        (TC 522) (IG 1)
      )
      (npu_inst_pe_1_2_7_n14
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_2_7_n15
        (T0 24344) (T1 1696) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_2_7_n16
        (T0 24408) (T1 1632) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_2_7_n17
        (T0 24472) (T1 1568) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_2_7_n18
        (T0 23672) (T1 2368) (TX 0)
        (TC 1888) (IG 0)
      )
      (npu_inst_pe_1_2_7_n19
        (T0 23960) (T1 2080) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_2_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_7_n20
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_2_7_n21
        (T0 23960) (T1 2080) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_2_7_n22
        (T0 23352) (T1 2688) (TX 0)
        (TC 2464) (IG 0)
      )
      (npu_inst_pe_1_2_7_n23
        (T0 24600) (T1 1440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_7_n24
        (T0 23544) (T1 2496) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_2_7_n25
        (T0 23896) (T1 2144) (TX 0)
        (TC 1952) (IG 0)
      )
      (npu_inst_pe_1_2_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_2_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_2_7_n28
        (T0 24600) (T1 1440) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_2_7_n29
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_2_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_7_n30
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_7_n31
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_2_7_n32
        (T0 23966) (T1 2072) (TX 2)
        (TC 186) (IG 1)
      )
      (npu_inst_pe_1_2_7_n33
        (T0 23966) (T1 2072) (TX 2)
        (TC 186) (IG 1)
      )
      (npu_inst_pe_1_2_7_n34
        (T0 23966) (T1 2072) (TX 2)
        (TC 186) (IG 1)
      )
      (npu_inst_pe_1_2_7_n35
        (T0 23966) (T1 2072) (TX 2)
        (TC 192) (IG 1)
      )
      (npu_inst_pe_1_2_7_n36
        (T0 24256) (T1 1782) (TX 2)
        (TC 230) (IG 1)
      )
      (npu_inst_pe_1_2_7_n37
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n39
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_2_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n41
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n43
        (T0 4992) (T1 21048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n49
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n51
        (T0 1728) (T1 24312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n53
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n55
        (T0 4608) (T1 21432) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n57
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_2_7_n59
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n61
        (T0 1536) (T1 24504) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_2_7_n62
        (T0 896) (T1 25144) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_7_n63
        (T0 2176) (T1 23864) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_2_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n65
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_2_7_n66
        (T0 3456) (T1 22584) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_2_7_n67
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n69
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_2_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_2_7_n70
        (T0 2336) (T1 23704) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_2_7_n71
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_2_7_n72
        (T0 2400) (T1 23640) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_2_7_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_7_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_2_7_n75
        (T0 2072) (T1 23966) (TX 2)
        (TC 186) (IG 1)
      )
      (npu_inst_pe_1_2_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_2_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_2_7_n78
        (T0 2072) (T1 23966) (TX 2)
        (TC 186) (IG 1)
      )
      (npu_inst_pe_1_2_7_n79
        (T0 2072) (T1 23966) (TX 2)
        (TC 186) (IG 1)
      )
      (npu_inst_pe_1_2_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n80
        (T0 2072) (T1 23966) (TX 2)
        (TC 192) (IG 1)
      )
      (npu_inst_pe_1_2_7_n81
        (T0 1782) (T1 24256) (TX 2)
        (TC 230) (IG 1)
      )
      (npu_inst_pe_1_2_7_n82
        (T0 2582) (T1 23456) (TX 2)
        (TC 284) (IG 1)
      )
      (npu_inst_pe_1_2_7_n83
        (T0 2286) (T1 23752) (TX 2)
        (TC 434) (IG 1)
      )
      (npu_inst_pe_1_2_7_n84
        (T0 2504) (T1 23536) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_2_7_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_2_7_n86
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n88
        (T0 23736) (T1 2304) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_2_7_n89
        (T0 21944) (T1 4096) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_2_7_n90
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_2_7_n92
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_2_7_n93
        (T0 23288) (T1 2752) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_2_7_n94
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_7_n95
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_2_7_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_2_7_n97
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_2_7_n98
        (T0 23456) (T1 2582) (TX 2)
        (TC 284) (IG 1)
      )
      (npu_inst_pe_1_2_7_n99
        (T0 23752) (T1 2286) (TX 2)
        (TC 434) (IG 1)
      )
      (npu_inst_pe_1_2_7_net3949
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_2_7_net3955
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_1_
        (T0 298) (T1 25742) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_2_
        (T0 610) (T1 25418) (TX 12)
        (TC 502) (IG 2)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_3_
        (T0 458) (T1 25572) (TX 10)
        (TC 374) (IG 2)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_4_
        (T0 416) (T1 25616) (TX 8)
        (TC 338) (IG 2)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_5_
        (T0 414) (T1 25618) (TX 8)
        (TC 336) (IG 2)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_6_
        (T0 414) (T1 25618) (TX 8)
        (TC 336) (IG 2)
      )
      (npu_inst_pe_1_2_7_sub_77_carry_7_
        (T0 414) (T1 25618) (TX 8)
        (TC 336) (IG 2)
      )
      (npu_inst_pe_1_3_0_N65
        (T0 21332) (T1 4708) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_3_0_N66
        (T0 20842) (T1 5198) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_3_0_N67
        (T0 19966) (T1 6074) (TX 0)
        (TC 540) (IG 0)
      )
      (npu_inst_pe_1_3_0_N68
        (T0 19784) (T1 6256) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_3_0_N69
        (T0 19294) (T1 6746) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_3_0_N70
        (T0 19292) (T1 6748) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_0_N71
        (T0 19292) (T1 6748) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_0_N72
        (T0 19292) (T1 6748) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_0_N73
        (T0 21332) (T1 4708) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_3_0_N74
        (T0 20854) (T1 5186) (TX 0)
        (TC 560) (IG 0)
      )
      (npu_inst_pe_1_3_0_N75
        (T0 20288) (T1 5752) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_3_0_N76
        (T0 20164) (T1 5876) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_3_0_N77
        (T0 19770) (T1 6270) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_3_0_N78
        (T0 19776) (T1 6264) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_0_N79
        (T0 19776) (T1 6264) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_0_N80
        (T0 19776) (T1 6264) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_0_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_3_0_N93
        (T0 23928) (T1 2112) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_0_N94
        (T0 23800) (T1 2240) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_1_
        (T0 25888) (T1 152) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_2_
        (T0 25736) (T1 304) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_3_
        (T0 25876) (T1 164) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_4_
        (T0 25924) (T1 116) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_5_
        (T0 25928) (T1 112) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_6_
        (T0 25928) (T1 112) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_0_add_79_carry_7_
        (T0 25928) (T1 112) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_data_0_
        (T0 25604) (T1 436) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_data_1_
        (T0 25378) (T1 662) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_1__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_3__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_4__1_
        (T0 22200) (T1 3840) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_h_5__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_0__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_2__1_
        (T0 21176) (T1 4864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_4__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_4__1_
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_5__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n100
        (T0 21360) (T1 4680) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_3_0_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n102
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n103
        (T0 21176) (T1 4864) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n105
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n107
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n108
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n109
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n111
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n112
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n12
        (T0 436) (T1 25604) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_0_n13
        (T0 662) (T1 25378) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_3_0_n14
        (T0 24408) (T1 1632) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_3_0_n15
        (T0 24600) (T1 1440) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_0_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n17
        (T0 24664) (T1 1376) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_0_n18
        (T0 23640) (T1 2400) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_0_n19
        (T0 24024) (T1 2016) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_3_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_0_n20
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_3_0_n21
        (T0 24024) (T1 2016) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_3_0_n22
        (T0 23288) (T1 2752) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_3_0_n23
        (T0 22904) (T1 3136) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_3_0_n24
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n25
        (T0 24184) (T1 1856) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_3_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_0_n28
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_3_0_n29
        (T0 24216) (T1 1824) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_3_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_0_n30
        (T0 23864) (T1 2176) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_3_0_n31
        (T0 23896) (T1 2144) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_3_0_n32
        (T0 19544) (T1 6496) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_0_n33
        (T0 19544) (T1 6496) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_0_n34
        (T0 19544) (T1 6496) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_0_n35
        (T0 19542) (T1 6498) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_0_n36
        (T0 19978) (T1 6062) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_3_0_n37
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n41
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n43
        (T0 5248) (T1 20792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n51
        (T0 4864) (T1 21176) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n53
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n55
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n57
        (T0 2560) (T1 23480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_0_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_0_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n61
        (T0 1472) (T1 24568) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_0_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_n63
        (T0 2144) (T1 23896) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_0_n64
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_0_n65
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_0_n66
        (T0 3200) (T1 22840) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_0_n67
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_0_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_0_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_0_n70
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_3_0_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_0_n72
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_0_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_0_n75
        (T0 6496) (T1 19544) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_0_n78
        (T0 6496) (T1 19544) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_0_n79
        (T0 6496) (T1 19544) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n80
        (T0 6498) (T1 19542) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_3_0_n81
        (T0 6062) (T1 19978) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_3_0_n82
        (T0 5906) (T1 20134) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n83
        (T0 5178) (T1 20862) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_0_n84
        (T0 4680) (T1 21360) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_3_0_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_3_0_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_n87
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n88
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_0_n89
        (T0 22200) (T1 3840) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_0_n90
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_0_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_0_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_0_n93
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_0_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_0_n95
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_0_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_0_n98
        (T0 20134) (T1 5906) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_3_0_n99
        (T0 20862) (T1 5178) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_3_0_net3926
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_3_0_net3932
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_0_o_data_h_0_
        (T0 24568) (T1 1472) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_0_o_data_h_1_
        (T0 23896) (T1 2144) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_1_
        (T0 284) (T1 25756) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_2_
        (T0 582) (T1 25458) (TX 0)
        (TC 522) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_3_
        (T0 440) (T1 25600) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_4_
        (T0 376) (T1 25664) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_5_
        (T0 372) (T1 25668) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_6_
        (T0 372) (T1 25668) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_0_sub_77_carry_7_
        (T0 372) (T1 25668) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_1_N65
        (T0 20712) (T1 5328) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_3_1_N66
        (T0 20344) (T1 5696) (TX 0)
        (TC 484) (IG 0)
      )
      (npu_inst_pe_1_3_1_N67
        (T0 20158) (T1 5882) (TX 0)
        (TC 508) (IG 0)
      )
      (npu_inst_pe_1_3_1_N68
        (T0 19704) (T1 6336) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_3_1_N69
        (T0 19840) (T1 6200) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_3_1_N70
        (T0 19546) (T1 6494) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_3_1_N71
        (T0 19546) (T1 6494) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_3_1_N72
        (T0 19546) (T1 6494) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_3_1_N73
        (T0 20712) (T1 5328) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_3_1_N74
        (T0 20334) (T1 5706) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_3_1_N75
        (T0 20458) (T1 5582) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_3_1_N76
        (T0 20096) (T1 5944) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_3_1_N77
        (T0 20298) (T1 5742) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_1_N78
        (T0 20008) (T1 6032) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_1_N79
        (T0 20008) (T1 6032) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_1_N80
        (T0 20008) (T1 6032) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_1_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_3_1_N93
        (T0 25208) (T1 832) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_1_N94
        (T0 24056) (T1 1984) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_1_
        (T0 25890) (T1 150) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_2_
        (T0 25778) (T1 262) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_3_
        (T0 25888) (T1 152) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_4_
        (T0 25934) (T1 106) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_5_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_6_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_1_add_79_carry_7_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_data_0_
        (T0 25602) (T1 438) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_data_1_
        (T0 25474) (T1 566) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_1__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_3__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_h_5__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_1__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_2__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_4__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_4__1_
        (T0 20024) (T1 6016) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n100
        (T0 20742) (T1 5298) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_3_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n102
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n103
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n105
        (T0 20024) (T1 6016) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n108
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_n109
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n111
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n12
        (T0 438) (T1 25602) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_3_1_n13
        (T0 566) (T1 25474) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_3_1_n14
        (T0 24600) (T1 1440) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_3_1_n15
        (T0 24600) (T1 1440) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_3_1_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_1_n17
        (T0 24792) (T1 1248) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_3_1_n18
        (T0 23832) (T1 2208) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_3_1_n19
        (T0 24408) (T1 1632) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_3_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_1_n20
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_3_1_n21
        (T0 24280) (T1 1760) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_1_n22
        (T0 22904) (T1 3136) (TX 0)
        (TC 2880) (IG 0)
      )
      (npu_inst_pe_1_3_1_n23
        (T0 23736) (T1 2304) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_1_n24
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_1_n25
        (T0 24760) (T1 1280) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_3_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_1_n28
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_3_1_n29
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_1_n30
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_1_n31
        (T0 25144) (T1 896) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_3_1_n32
        (T0 19794) (T1 6246) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_1_n33
        (T0 19794) (T1 6246) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_1_n34
        (T0 19794) (T1 6246) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_1_n35
        (T0 20086) (T1 5954) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_1_n36
        (T0 19918) (T1 6122) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n41
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n43
        (T0 6016) (T1 20024) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n49
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n51
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n53
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n55
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n61
        (T0 1600) (T1 24440) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_3_1_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n63
        (T0 2144) (T1 23896) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_3_1_n64
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_1_n65
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_1_n66
        (T0 2880) (T1 23160) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_3_1_n67
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_1_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_1_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_1_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_1_n72
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_1_n73
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_1_n75
        (T0 6246) (T1 19794) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_1_n78
        (T0 6246) (T1 19794) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_1_n79
        (T0 6246) (T1 19794) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n80
        (T0 5954) (T1 20086) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_3_1_n81
        (T0 6122) (T1 19918) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_1_n82
        (T0 5720) (T1 20320) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_1_n83
        (T0 5686) (T1 20354) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_3_1_n84
        (T0 5298) (T1 20742) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_3_1_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_3_1_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n87
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_n88
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_1_n89
        (T0 22584) (T1 3456) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_1_n90
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_1_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_1_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_1_n95
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n96
        (T0 25400) (T1 640) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_1_n97
        (T0 24248) (T1 1792) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_1_n98
        (T0 20320) (T1 5720) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_3_1_n99
        (T0 20354) (T1 5686) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_3_1_net3903
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_3_1_net3909
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_1_
        (T0 288) (T1 25752) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_2_
        (T0 518) (T1 25522) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_3_
        (T0 388) (T1 25652) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_4_
        (T0 360) (T1 25680) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_5_
        (T0 358) (T1 25682) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_6_
        (T0 358) (T1 25682) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_1_sub_77_carry_7_
        (T0 358) (T1 25682) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_2_N65
        (T0 22412) (T1 3610) (TX 18)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_3_2_N66
        (T0 23900) (T1 2122) (TX 18)
        (TC 518) (IG 1)
      )
      (npu_inst_pe_1_3_2_N67
        (T0 22760) (T1 3262) (TX 18)
        (TC 614) (IG 0)
      )
      (npu_inst_pe_1_3_2_N68
        (T0 22974) (T1 3054) (TX 12)
        (TC 536) (IG 3)
      )
      (npu_inst_pe_1_3_2_N69
        (T0 22620) (T1 3408) (TX 12)
        (TC 506) (IG 2)
      )
      (npu_inst_pe_1_3_2_N70
        (T0 22308) (T1 3720) (TX 12)
        (TC 494) (IG 2)
      )
      (npu_inst_pe_1_3_2_N71
        (T0 22308) (T1 3720) (TX 12)
        (TC 494) (IG 2)
      )
      (npu_inst_pe_1_3_2_N72
        (T0 22308) (T1 3720) (TX 12)
        (TC 494) (IG 2)
      )
      (npu_inst_pe_1_3_2_N73
        (T0 22412) (T1 3610) (TX 18)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_3_2_N74
        (T0 23840) (T1 2182) (TX 18)
        (TC 562) (IG 1)
      )
      (npu_inst_pe_1_3_2_N75
        (T0 23290) (T1 2744) (TX 6)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_3_2_N76
        (T0 23546) (T1 2490) (TX 4)
        (TC 114) (IG 2)
      )
      (npu_inst_pe_1_3_2_N77
        (T0 23240) (T1 2800) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_2_N78
        (T0 22946) (T1 3094) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_2_N79
        (T0 22946) (T1 3094) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_2_N80
        (T0 22946) (T1 3094) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_2_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_3_2_N93
        (T0 23704) (T1 2336) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_3_2_N94
        (T0 23736) (T1 2304) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_1_
        (T0 25894) (T1 142) (TX 4)
        (TC 122) (IG 2)
      )
      (npu_inst_pe_1_3_2_add_79_carry_2_
        (T0 25838) (T1 196) (TX 6)
        (TC 142) (IG 2)
      )
      (npu_inst_pe_1_3_2_add_79_carry_3_
        (T0 25932) (T1 104) (TX 4)
        (TC 92) (IG 2)
      )
      (npu_inst_pe_1_3_2_add_79_carry_4_
        (T0 25976) (T1 64) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_5_
        (T0 25980) (T1 60) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_6_
        (T0 25980) (T1 60) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_2_add_79_carry_7_
        (T0 25980) (T1 60) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_data_0_
        (T0 25458) (T1 564) (TX 18)
        (TC 446) (IG 1)
      )
      (npu_inst_pe_1_3_2_int_data_1_
        (T0 25346) (T1 676) (TX 18)
        (TC 524) (IG 1)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_0__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_0__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_1__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_2__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_2__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_3__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_4__0_
        (T0 23096) (T1 2944) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_4__1_
        (T0 22968) (T1 3072) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_5__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_h_5__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_1__0_
        (T0 20984) (T1 5056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_1__1_
        (T0 21176) (T1 4864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_3__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_4__0_
        (T0 22584) (T1 3456) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n100
        (T0 22454) (T1 3584) (TX 2)
        (TC 420) (IG 1)
      )
      (npu_inst_pe_1_3_2_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n102
        (T0 21176) (T1 4864) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n105
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n108
        (T0 20984) (T1 5056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n109
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n110
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n111
        (T0 22584) (T1 3456) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_n112
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n12
        (T0 564) (T1 25458) (TX 18)
        (TC 446) (IG 1)
      )
      (npu_inst_pe_1_3_2_n13
        (T0 676) (T1 25346) (TX 18)
        (TC 524) (IG 1)
      )
      (npu_inst_pe_1_3_2_n14
        (T0 24056) (T1 1984) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_3_2_n15
        (T0 24504) (T1 1536) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_2_n16
        (T0 24440) (T1 1600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_2_n17
        (T0 24376) (T1 1664) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_3_2_n18
        (T0 23928) (T1 2112) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_3_2_n19
        (T0 24248) (T1 1792) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_3_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_2_n20
        (T0 23864) (T1 2176) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_3_2_n21
        (T0 23992) (T1 2048) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_2_n22
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_3_2_n23
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_2_n24
        (T0 22584) (T1 3456) (TX 0)
        (TC 3456) (IG 0)
      )
      (npu_inst_pe_1_3_2_n25
        (T0 23352) (T1 2688) (TX 0)
        (TC 2688) (IG 0)
      )
      (npu_inst_pe_1_3_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_2_n28
        (T0 23736) (T1 2304) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_3_2_n29
        (T0 23736) (T1 2304) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_3_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_2_n30
        (T0 23640) (T1 2400) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_3_2_n31
        (T0 23672) (T1 2368) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_3_2_n32
        (T0 22634) (T1 3404) (TX 2)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_3_2_n33
        (T0 22634) (T1 3404) (TX 2)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_3_2_n34
        (T0 22634) (T1 3404) (TX 2)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_3_2_n35
        (T0 22932) (T1 3106) (TX 2)
        (TC 300) (IG 1)
      )
      (npu_inst_pe_1_3_2_n36
        (T0 23274) (T1 2764) (TX 2)
        (TC 326) (IG 1)
      )
      (npu_inst_pe_1_3_2_n37
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n41
        (T0 3456) (T1 22584) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n43
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n45
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n49
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n53
        (T0 5056) (T1 20984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n55
        (T0 4864) (T1 21176) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_2_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n61
        (T0 1792) (T1 24248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_2_n62
        (T0 896) (T1 25144) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_n63
        (T0 1856) (T1 24184) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_2_n64
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_n65
        (T0 2496) (T1 23544) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_3_2_n66
        (T0 2560) (T1 23480) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_3_2_n67
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_2_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n69
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_2_n70
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_2_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_2_n72
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_2_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_2_n75
        (T0 3404) (T1 22634) (TX 2)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_3_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_2_n78
        (T0 3404) (T1 22634) (TX 2)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_3_2_n79
        (T0 3404) (T1 22634) (TX 2)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_3_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n80
        (T0 3106) (T1 22932) (TX 2)
        (TC 300) (IG 1)
      )
      (npu_inst_pe_1_3_2_n81
        (T0 2764) (T1 23274) (TX 2)
        (TC 326) (IG 1)
      )
      (npu_inst_pe_1_3_2_n82
        (T0 3006) (T1 23032) (TX 2)
        (TC 374) (IG 1)
      )
      (npu_inst_pe_1_3_2_n83
        (T0 2126) (T1 23912) (TX 2)
        (TC 498) (IG 1)
      )
      (npu_inst_pe_1_3_2_n84
        (T0 3584) (T1 22454) (TX 2)
        (TC 420) (IG 1)
      )
      (npu_inst_pe_1_3_2_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_3_2_n86
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_n87
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_n88
        (T0 23096) (T1 2944) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_2_n89
        (T0 22968) (T1 3072) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_2_n90
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_2_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_2_n92
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_2_n93
        (T0 24056) (T1 1984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_2_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_2_n95
        (T0 23928) (T1 2112) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_2_n96
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_2_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_2_n98
        (T0 23032) (T1 3006) (TX 2)
        (TC 374) (IG 1)
      )
      (npu_inst_pe_1_3_2_n99
        (T0 23912) (T1 2126) (TX 2)
        (TC 498) (IG 1)
      )
      (npu_inst_pe_1_3_2_net3880
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_3_2_net3886
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_1_
        (T0 422) (T1 25604) (TX 14)
        (TC 368) (IG 2)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_2_
        (T0 732) (T1 25290) (TX 18)
        (TC 610) (IG 1)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_3_
        (T0 620) (T1 25408) (TX 12)
        (TC 542) (IG 3)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_4_
        (T0 580) (T1 25448) (TX 12)
        (TC 508) (IG 3)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_5_
        (T0 566) (T1 25462) (TX 12)
        (TC 498) (IG 3)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_6_
        (T0 566) (T1 25462) (TX 12)
        (TC 498) (IG 3)
      )
      (npu_inst_pe_1_3_2_sub_77_carry_7_
        (T0 566) (T1 25462) (TX 12)
        (TC 498) (IG 3)
      )
      (npu_inst_pe_1_3_3_N65
        (T0 23326) (T1 2696) (TX 18)
        (TC 400) (IG 1)
      )
      (npu_inst_pe_1_3_3_N66
        (T0 22842) (T1 3182) (TX 16)
        (TC 550) (IG 0)
      )
      (npu_inst_pe_1_3_3_N67
        (T0 22524) (T1 3504) (TX 12)
        (TC 586) (IG 1)
      )
      (npu_inst_pe_1_3_3_N68
        (T0 23520) (T1 2508) (TX 12)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_3_3_N69
        (T0 22106) (T1 3924) (TX 10)
        (TC 452) (IG 1)
      )
      (npu_inst_pe_1_3_3_N70
        (T0 22082) (T1 3948) (TX 10)
        (TC 434) (IG 1)
      )
      (npu_inst_pe_1_3_3_N71
        (T0 22082) (T1 3948) (TX 10)
        (TC 434) (IG 1)
      )
      (npu_inst_pe_1_3_3_N72
        (T0 22082) (T1 3948) (TX 10)
        (TC 434) (IG 1)
      )
      (npu_inst_pe_1_3_3_N73
        (T0 23326) (T1 2696) (TX 18)
        (TC 400) (IG 1)
      )
      (npu_inst_pe_1_3_3_N74
        (T0 22908) (T1 3130) (TX 2)
        (TC 564) (IG 0)
      )
      (npu_inst_pe_1_3_3_N75
        (T0 23002) (T1 3036) (TX 2)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_3_3_N76
        (T0 23990) (T1 2050) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_3_N77
        (T0 22660) (T1 3380) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_3_3_N78
        (T0 22652) (T1 3388) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_3_N79
        (T0 22652) (T1 3388) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_3_N80
        (T0 22652) (T1 3388) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_3_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_3_3_N93
        (T0 24408) (T1 1632) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_3_3_N94
        (T0 23928) (T1 2112) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_1_
        (T0 25878) (T1 160) (TX 2)
        (TC 150) (IG 1)
      )
      (npu_inst_pe_1_3_3_add_79_carry_2_
        (T0 25826) (T1 212) (TX 2)
        (TC 190) (IG 1)
      )
      (npu_inst_pe_1_3_3_add_79_carry_3_
        (T0 25922) (T1 118) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_4_
        (T0 25990) (T1 50) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_5_
        (T0 25990) (T1 50) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_6_
        (T0 25990) (T1 50) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_3_3_add_79_carry_7_
        (T0 25990) (T1 50) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_data_0_
        (T0 25444) (T1 578) (TX 18)
        (TC 464) (IG 1)
      )
      (npu_inst_pe_1_3_3_int_data_1_
        (T0 25440) (T1 600) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_0__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_2__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_3__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_4__1_
        (T0 22520) (T1 3520) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_5__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_h_5__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_1__1_
        (T0 21432) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_2__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_3__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_4__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_4__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_reg_v_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n100
        (T0 23386) (T1 2652) (TX 2)
        (TC 402) (IG 1)
      )
      (npu_inst_pe_1_3_3_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n102
        (T0 21432) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n103
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n104
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n105
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n109
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n111
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n12
        (T0 578) (T1 25444) (TX 18)
        (TC 464) (IG 1)
      )
      (npu_inst_pe_1_3_3_n13
        (T0 600) (T1 25440) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_3_3_n14
        (T0 24312) (T1 1728) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_3_3_n15
        (T0 24408) (T1 1632) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_3_n16
        (T0 24632) (T1 1408) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_3_n17
        (T0 24472) (T1 1568) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_3_n18
        (T0 23672) (T1 2368) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_3_3_n19
        (T0 23960) (T1 2080) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_3_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_3_n20
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_3_3_n21
        (T0 24408) (T1 1632) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_3_3_n22
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_3_n23
        (T0 24312) (T1 1728) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_3_n24
        (T0 23160) (T1 2880) (TX 0)
        (TC 2880) (IG 0)
      )
      (npu_inst_pe_1_3_3_n25
        (T0 23544) (T1 2496) (TX 0)
        (TC 2144) (IG 0)
      )
      (npu_inst_pe_1_3_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_3_n28
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_3_3_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_3_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_3_3_n31
        (T0 24440) (T1 1600) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_3_3_n32
        (T0 22372) (T1 3666) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_3_3_n33
        (T0 22372) (T1 3666) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_3_3_n34
        (T0 22372) (T1 3666) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_3_3_n35
        (T0 22388) (T1 3650) (TX 2)
        (TC 276) (IG 1)
      )
      (npu_inst_pe_1_3_3_n36
        (T0 23754) (T1 2284) (TX 2)
        (TC 334) (IG 1)
      )
      (npu_inst_pe_1_3_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n39
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n41
        (T0 3648) (T1 22392) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n43
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n47
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n51
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n53
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n55
        (T0 4608) (T1 21432) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_3_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n61
        (T0 1504) (T1 24536) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_3_n62
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_3_n63
        (T0 1824) (T1 24216) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_3_n64
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_3_n65
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_3_n66
        (T0 2976) (T1 23064) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_3_3_n67
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_3_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_3_n70
        (T0 2176) (T1 23864) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_3_n71
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_3_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_3_n75
        (T0 3666) (T1 22372) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_3_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_3_n78
        (T0 3666) (T1 22372) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_3_3_n79
        (T0 3666) (T1 22372) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_3_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n80
        (T0 3650) (T1 22388) (TX 2)
        (TC 276) (IG 1)
      )
      (npu_inst_pe_1_3_3_n81
        (T0 2284) (T1 23754) (TX 2)
        (TC 334) (IG 1)
      )
      (npu_inst_pe_1_3_3_n82
        (T0 3268) (T1 22770) (TX 2)
        (TC 372) (IG 1)
      )
      (npu_inst_pe_1_3_3_n83
        (T0 3146) (T1 22892) (TX 2)
        (TC 510) (IG 1)
      )
      (npu_inst_pe_1_3_3_n84
        (T0 2652) (T1 23386) (TX 2)
        (TC 402) (IG 1)
      )
      (npu_inst_pe_1_3_3_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_3_3_n86
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_3_n87
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_3_n88
        (T0 23544) (T1 2496) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_3_n89
        (T0 22520) (T1 3520) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_3_n90
        (T0 25080) (T1 960) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_3_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n93
        (T0 23480) (T1 2560) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n94
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_3_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_3_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_3_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_3_n98
        (T0 22770) (T1 3268) (TX 2)
        (TC 372) (IG 1)
      )
      (npu_inst_pe_1_3_3_n99
        (T0 22892) (T1 3146) (TX 2)
        (TC 510) (IG 1)
      )
      (npu_inst_pe_1_3_3_net3857
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_3_3_net3863
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_1_
        (T0 418) (T1 25606) (TX 16)
        (TC 356) (IG 2)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_2_
        (T0 704) (T1 25324) (TX 12)
        (TC 604) (IG 2)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_3_
        (T0 574) (T1 25454) (TX 12)
        (TC 492) (IG 2)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_4_
        (T0 526) (T1 25504) (TX 10)
        (TC 452) (IG 2)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_5_
        (T0 510) (T1 25520) (TX 10)
        (TC 438) (IG 2)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_6_
        (T0 510) (T1 25520) (TX 10)
        (TC 438) (IG 2)
      )
      (npu_inst_pe_1_3_3_sub_77_carry_7_
        (T0 510) (T1 25520) (TX 10)
        (TC 438) (IG 2)
      )
      (npu_inst_pe_1_3_4_N65
        (T0 22946) (T1 3094) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_4_N66
        (T0 23358) (T1 2682) (TX 0)
        (TC 546) (IG 0)
      )
      (npu_inst_pe_1_3_4_N67
        (T0 23006) (T1 3034) (TX 0)
        (TC 554) (IG 0)
      )
      (npu_inst_pe_1_3_4_N68
        (T0 23526) (T1 2514) (TX 0)
        (TC 468) (IG 0)
      )
      (npu_inst_pe_1_3_4_N69
        (T0 22450) (T1 3590) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_3_4_N70
        (T0 22222) (T1 3818) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_3_4_N71
        (T0 22222) (T1 3818) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_3_4_N72
        (T0 22222) (T1 3818) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_3_4_N73
        (T0 22946) (T1 3094) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_4_N74
        (T0 23368) (T1 2672) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_3_4_N75
        (T0 23350) (T1 2690) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_3_4_N76
        (T0 23918) (T1 2122) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_3_4_N77
        (T0 22876) (T1 3164) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_3_4_N78
        (T0 22680) (T1 3360) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_4_N79
        (T0 22680) (T1 3360) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_4_N80
        (T0 22680) (T1 3360) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_3_4_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_3_4_N93
        (T0 25208) (T1 832) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_3_4_N94
        (T0 24280) (T1 1760) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_1_
        (T0 25888) (T1 152) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_2_
        (T0 25820) (T1 220) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_3_
        (T0 25940) (T1 100) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_4_
        (T0 25990) (T1 50) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_5_
        (T0 25996) (T1 44) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_6_
        (T0 25996) (T1 44) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_4_add_79_carry_7_
        (T0 25996) (T1 44) (TX 0)
        (TC 42) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_data_0_
        (T0 25590) (T1 450) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_data_1_
        (T0 25438) (T1 602) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_1__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_1__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_2__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_3__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_4__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_4__1_
        (T0 21944) (T1 4096) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_0__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_3__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_4__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n100
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n102
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n103
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n105
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n106
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n108
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n109
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n11
        (T0 450) (T1 25590) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_3_4_n110
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n111
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n12
        (T0 602) (T1 25438) (TX 0)
        (TC 534) (IG 0)
      )
      (npu_inst_pe_1_3_4_n13
        (T0 24504) (T1 1536) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_4_n14
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_4_n15
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_3_4_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_3_4_n17
        (T0 23480) (T1 2560) (TX 0)
        (TC 2048) (IG 0)
      )
      (npu_inst_pe_1_3_4_n18
        (T0 24024) (T1 2016) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_3_4_n19
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_4_n20
        (T0 24600) (T1 1440) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_3_4_n21
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_3_4_n22
        (T0 24216) (T1 1824) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_3_4_n23
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_3_4_n24
        (T0 24280) (T1 1760) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_3_4_n25
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_4_n28
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_3_4_n29
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_3_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_4_n30
        (T0 25432) (T1 608) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_3_4_n31
        (T0 22454) (T1 3586) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n32
        (T0 22454) (T1 3586) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n33
        (T0 22454) (T1 3586) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n34
        (T0 22656) (T1 3384) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_3_4_n35
        (T0 23732) (T1 2308) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_3_4_n36
        (T0 23180) (T1 2860) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_3_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n43
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n47
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n49
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n51
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_4_n59
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n6
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_4_n61
        (T0 1344) (T1 24696) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_3_4_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n63
        (T0 1824) (T1 24216) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_4_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_4_n65
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_4_n66
        (T0 3456) (T1 22584) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_4_n67
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n68
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n69
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_4_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n70
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_3_4_n71
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n72
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n75
        (T0 3586) (T1 22454) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_4_n78
        (T0 3586) (T1 22454) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n79
        (T0 3586) (T1 22454) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_3_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n80
        (T0 3384) (T1 22656) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_3_4_n81
        (T0 2308) (T1 23732) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_3_4_n82
        (T0 2860) (T1 23180) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_3_4_n83
        (T0 2644) (T1 23396) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_3_4_n84
        (T0 3076) (T1 22964) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_4_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_3_4_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_n88
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n89
        (T0 21944) (T1 4096) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_4_n90
        (T0 25080) (T1 960) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n91
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_4_n92
        (T0 23928) (T1 2112) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n93
        (T0 23352) (T1 2688) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_4_n94
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_4_n95
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_4_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_4_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_4_n98
        (T0 23396) (T1 2644) (TX 0)
        (TC 490) (IG 0)
      )
      (npu_inst_pe_1_3_4_n99
        (T0 22964) (T1 3076) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_4_net3834
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_3_4_net3840
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_1_
        (T0 298) (T1 25742) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_2_
        (T0 612) (T1 25428) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_3_
        (T0 488) (T1 25552) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_4_
        (T0 440) (T1 25600) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_5_
        (T0 414) (T1 25626) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_6_
        (T0 414) (T1 25626) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_3_4_sub_77_carry_7_
        (T0 414) (T1 25626) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_3_5_N65
        (T0 23222) (T1 2818) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_3_5_N66
        (T0 23012) (T1 3028) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_3_5_N67
        (T0 22956) (T1 3084) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_3_5_N68
        (T0 23296) (T1 2744) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_3_5_N69
        (T0 22612) (T1 3428) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_5_N70
        (T0 22258) (T1 3782) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_5_N71
        (T0 22258) (T1 3782) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_5_N72
        (T0 22258) (T1 3782) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_5_N73
        (T0 23222) (T1 2818) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_3_5_N74
        (T0 23034) (T1 3006) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_3_5_N75
        (T0 23284) (T1 2756) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_3_5_N76
        (T0 23640) (T1 2400) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_3_5_N77
        (T0 22968) (T1 3072) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_3_5_N78
        (T0 22672) (T1 3368) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_5_N79
        (T0 22672) (T1 3368) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_5_N80
        (T0 22672) (T1 3368) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_3_5_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_3_5_N93
        (T0 24824) (T1 1216) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_5_N94
        (T0 23992) (T1 2048) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_1_
        (T0 25876) (T1 164) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_2_
        (T0 25754) (T1 286) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_3_
        (T0 25898) (T1 142) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_4_
        (T0 25964) (T1 76) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_5_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_6_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_3_5_add_79_carry_7_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_data_0_
        (T0 25502) (T1 538) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_data_1_
        (T0 25448) (T1 592) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_0__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_1__0_
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_1__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_2__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_3__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_4__1_
        (T0 21816) (T1 4224) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_0__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_2__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_4__0_
        (T0 23160) (T1 2880) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_4__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_reg_v_5__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n100
        (T0 23234) (T1 2806) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_3_5_n101
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n103
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n105
        (T0 22584) (T1 3456) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n106
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n107
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n109
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n110
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n111
        (T0 23160) (T1 2880) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_5_n112
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n12
        (T0 538) (T1 25502) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_3_5_n13
        (T0 592) (T1 25448) (TX 0)
        (TC 526) (IG 0)
      )
      (npu_inst_pe_1_3_5_n14
        (T0 24216) (T1 1824) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_5_n15
        (T0 24216) (T1 1824) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_3_5_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_3_5_n17
        (T0 24472) (T1 1568) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_3_5_n18
        (T0 23544) (T1 2496) (TX 0)
        (TC 2240) (IG 0)
      )
      (npu_inst_pe_1_3_5_n19
        (T0 24216) (T1 1824) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_3_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_5_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_5_n21
        (T0 24536) (T1 1504) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_5_n22
        (T0 23544) (T1 2496) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_5_n23
        (T0 23640) (T1 2400) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_3_5_n24
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_5_n25
        (T0 24408) (T1 1632) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_3_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_5_n28
        (T0 23928) (T1 2112) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_3_5_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_5_n30
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n31
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_3_5_n32
        (T0 22466) (T1 3574) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n33
        (T0 22466) (T1 3574) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n34
        (T0 22466) (T1 3574) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n35
        (T0 22782) (T1 3258) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_5_n36
        (T0 23476) (T1 2564) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_5_n37
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n39
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n41
        (T0 2880) (T1 23160) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n43
        (T0 3456) (T1 22584) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n45
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n49
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n51
        (T0 3648) (T1 22392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_5_n59
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n61
        (T0 1696) (T1 24344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_3_5_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n63
        (T0 1888) (T1 24152) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_3_5_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_n65
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_5_n66
        (T0 3520) (T1 22520) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_3_5_n67
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_5_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n69
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_5_n70
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_5_n71
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_5_n72
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_5_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n74
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_5_n75
        (T0 3574) (T1 22466) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_5_n78
        (T0 3574) (T1 22466) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n79
        (T0 3574) (T1 22466) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n80
        (T0 3258) (T1 22782) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_3_5_n81
        (T0 2564) (T1 23476) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_3_5_n82
        (T0 2920) (T1 23120) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_3_5_n83
        (T0 2980) (T1 23060) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_3_5_n84
        (T0 2806) (T1 23234) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_3_5_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_3_5_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n88
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_5_n89
        (T0 21816) (T1 4224) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_5_n90
        (T0 24504) (T1 1536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_5_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_5_n92
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n93
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_5_n94
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_5_n95
        (T0 24056) (T1 1984) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_5_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_n97
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_5_n98
        (T0 23120) (T1 2920) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_3_5_n99
        (T0 23060) (T1 2980) (TX 0)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_3_5_net3811
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_3_5_net3817
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_1_
        (T0 374) (T1 25666) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_2_
        (T0 586) (T1 25454) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_3_
        (T0 458) (T1 25582) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_4_
        (T0 396) (T1 25644) (TX 0)
        (TC 338) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_5_
        (T0 362) (T1 25678) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_6_
        (T0 362) (T1 25678) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_3_5_sub_77_carry_7_
        (T0 362) (T1 25678) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_3_6_N65
        (T0 23204) (T1 2836) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_6_N66
        (T0 23394) (T1 2646) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_3_6_N67
        (T0 22898) (T1 3142) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_3_6_N68
        (T0 23382) (T1 2658) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_3_6_N69
        (T0 22340) (T1 3700) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_3_6_N70
        (T0 22224) (T1 3816) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_3_6_N71
        (T0 22224) (T1 3816) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_3_6_N72
        (T0 22224) (T1 3816) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_3_6_N73
        (T0 23204) (T1 2836) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_6_N74
        (T0 23360) (T1 2680) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_3_6_N75
        (T0 23196) (T1 2844) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_3_6_N76
        (T0 23620) (T1 2420) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_3_6_N77
        (T0 22672) (T1 3368) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_N78
        (T0 22592) (T1 3448) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_N79
        (T0 22592) (T1 3448) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_N80
        (T0 22592) (T1 3448) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_3_6_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_3_6_N93
        (T0 24440) (T1 1600) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_6_N94
        (T0 24792) (T1 1248) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_1_
        (T0 25850) (T1 190) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_2_
        (T0 25734) (T1 306) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_3_
        (T0 25880) (T1 160) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_4_
        (T0 25974) (T1 66) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_5_
        (T0 25988) (T1 52) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_6_
        (T0 25988) (T1 52) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_6_add_79_carry_7_
        (T0 25988) (T1 52) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_data_0_
        (T0 25506) (T1 534) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_data_1_
        (T0 25448) (T1 592) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_1__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_1__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_4__1_
        (T0 21816) (T1 4224) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_h_5__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_2__0_
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_2__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_4__0_
        (T0 23352) (T1 2688) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_4__1_
        (T0 21048) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_reg_v_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n100
        (T0 23218) (T1 2822) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_6_n101
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n103
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n105
        (T0 21048) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n106
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n107
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n108
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n109
        (T0 22392) (T1 3648) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n110
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n111
        (T0 23352) (T1 2688) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n112
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n12
        (T0 534) (T1 25506) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_3_6_n13
        (T0 592) (T1 25448) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_3_6_n14
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_6_n15
        (T0 24408) (T1 1632) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_6_n16
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_6_n17
        (T0 24408) (T1 1632) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_3_6_n18
        (T0 23640) (T1 2400) (TX 0)
        (TC 2144) (IG 0)
      )
      (npu_inst_pe_1_3_6_n19
        (T0 24312) (T1 1728) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_6_n20
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_6_n21
        (T0 24376) (T1 1664) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_3_6_n22
        (T0 23352) (T1 2688) (TX 0)
        (TC 2464) (IG 0)
      )
      (npu_inst_pe_1_3_6_n23
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_3_6_n24
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n25
        (T0 25624) (T1 416) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_6_n28
        (T0 24504) (T1 1536) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_3_6_n29
        (T0 23544) (T1 2496) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_3_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_6_n30
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_3_6_n31
        (T0 24696) (T1 1344) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_3_6_n32
        (T0 22406) (T1 3634) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_6_n33
        (T0 22406) (T1 3634) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_6_n34
        (T0 22406) (T1 3634) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_6_n35
        (T0 22496) (T1 3544) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_6_n36
        (T0 23510) (T1 2530) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_3_6_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n39
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n41
        (T0 2688) (T1 23352) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n43
        (T0 4992) (T1 21048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n45
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n49
        (T0 3648) (T1 22392) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n51
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n53
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_3_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_6_n59
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n61
        (T0 1920) (T1 24120) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_3_6_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n63
        (T0 1920) (T1 24120) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_6_n64
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n65
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_6_n66
        (T0 3520) (T1 22520) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_3_6_n67
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_6_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_3_6_n71
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_6_n72
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_3_6_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_6_n75
        (T0 3634) (T1 22406) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_6_n78
        (T0 3634) (T1 22406) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_6_n79
        (T0 3634) (T1 22406) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_3_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n80
        (T0 3544) (T1 22496) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_3_6_n81
        (T0 2530) (T1 23510) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_3_6_n82
        (T0 2986) (T1 23054) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_3_6_n83
        (T0 2660) (T1 23380) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_3_6_n84
        (T0 2822) (T1 23218) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_3_6_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_3_6_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n87
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n88
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_6_n89
        (T0 21816) (T1 4224) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_6_n90
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_6_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_6_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_6_n94
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_6_n95
        (T0 23544) (T1 2496) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_6_n96
        (T0 24632) (T1 1408) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_3_6_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_6_n98
        (T0 23054) (T1 2986) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_3_6_n99
        (T0 23380) (T1 2660) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_3_6_net3788
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_3_6_net3794
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_1_
        (T0 344) (T1 25696) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_2_
        (T0 536) (T1 25504) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_3_
        (T0 410) (T1 25630) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_4_
        (T0 338) (T1 25702) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_5_
        (T0 316) (T1 25724) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_6_
        (T0 316) (T1 25724) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_3_6_sub_77_carry_7_
        (T0 316) (T1 25724) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_3_7_N65
        (T0 23124) (T1 2898) (TX 18)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_3_7_N66
        (T0 23316) (T1 2714) (TX 10)
        (TC 532) (IG 1)
      )
      (npu_inst_pe_1_3_7_N67
        (T0 23070) (T1 2960) (TX 10)
        (TC 486) (IG 1)
      )
      (npu_inst_pe_1_3_7_N68
        (T0 23582) (T1 2448) (TX 10)
        (TC 368) (IG 1)
      )
      (npu_inst_pe_1_3_7_N69
        (T0 22516) (T1 3514) (TX 10)
        (TC 286) (IG 1)
      )
      (npu_inst_pe_1_3_7_N70
        (T0 22444) (T1 3586) (TX 10)
        (TC 268) (IG 1)
      )
      (npu_inst_pe_1_3_7_N71
        (T0 22444) (T1 3586) (TX 10)
        (TC 268) (IG 1)
      )
      (npu_inst_pe_1_3_7_N72
        (T0 22444) (T1 3586) (TX 10)
        (TC 268) (IG 1)
      )
      (npu_inst_pe_1_3_7_N73
        (T0 23124) (T1 2898) (TX 18)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_3_7_N74
        (T0 23346) (T1 2686) (TX 8)
        (TC 554) (IG 1)
      )
      (npu_inst_pe_1_3_7_N75
        (T0 23290) (T1 2746) (TX 4)
        (TC 326) (IG 1)
      )
      (npu_inst_pe_1_3_7_N76
        (T0 23870) (T1 2168) (TX 2)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_3_7_N77
        (T0 22916) (T1 3124) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_3_7_N78
        (T0 22864) (T1 3176) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_7_N79
        (T0 22864) (T1 3176) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_7_N80
        (T0 22864) (T1 3176) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_3_7_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_3_7_N93
        (T0 23608) (T1 2432) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_3_7_N94
        (T0 23416) (T1 2624) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_1_
        (T0 25794) (T1 238) (TX 8)
        (TC 204) (IG 2)
      )
      (npu_inst_pe_1_3_7_add_79_carry_2_
        (T0 25682) (T1 354) (TX 4)
        (TC 322) (IG 2)
      )
      (npu_inst_pe_1_3_7_add_79_carry_3_
        (T0 25880) (T1 158) (TX 2)
        (TC 152) (IG 1)
      )
      (npu_inst_pe_1_3_7_add_79_carry_4_
        (T0 25964) (T1 76) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_5_
        (T0 25972) (T1 68) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_6_
        (T0 25972) (T1 68) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_add_79_carry_7_
        (T0 25972) (T1 68) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_data_0_
        (T0 25438) (T1 584) (TX 18)
        (TC 480) (IG 1)
      )
      (npu_inst_pe_1_3_7_int_data_1_
        (T0 25396) (T1 644) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_0__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_1__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_1__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_2__1_
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_4__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_4__1_
        (T0 21368) (T1 4672) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_5__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_0__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_0__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_1__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_2__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_3__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_3__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_4__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_4__1_
        (T0 22008) (T1 4032) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_5__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_reg_v_5__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n100
        (T0 23158) (T1 2880) (TX 2)
        (TC 358) (IG 1)
      )
      (npu_inst_pe_1_3_7_n101
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n102
        (T0 22392) (T1 3648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n103
        (T0 23096) (T1 2944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n104
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n105
        (T0 22008) (T1 4032) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n106
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n107
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n109
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n110
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n111
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n112
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n12
        (T0 584) (T1 25438) (TX 18)
        (TC 480) (IG 1)
      )
      (npu_inst_pe_1_3_7_n13
        (T0 644) (T1 25396) (TX 0)
        (TC 584) (IG 0)
      )
      (npu_inst_pe_1_3_7_n14
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_3_7_n15
        (T0 24600) (T1 1440) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_3_7_n16
        (T0 24152) (T1 1888) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_3_7_n17
        (T0 24216) (T1 1824) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_3_7_n18
        (T0 23384) (T1 2656) (TX 0)
        (TC 2176) (IG 0)
      )
      (npu_inst_pe_1_3_7_n19
        (T0 23768) (T1 2272) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_3_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_3_7_n20
        (T0 24216) (T1 1824) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_3_7_n21
        (T0 24152) (T1 1888) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_3_7_n22
        (T0 23352) (T1 2688) (TX 0)
        (TC 2464) (IG 0)
      )
      (npu_inst_pe_1_3_7_n23
        (T0 23864) (T1 2176) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_3_7_n24
        (T0 23288) (T1 2752) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_3_7_n25
        (T0 23480) (T1 2560) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_3_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_3_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_3_7_n28
        (T0 23384) (T1 2656) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_3_7_n29
        (T0 24216) (T1 1824) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_3_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_7_n30
        (T0 23480) (T1 2560) (TX 0)
        (TC 2304) (IG 0)
      )
      (npu_inst_pe_1_3_7_n31
        (T0 23640) (T1 2400) (TX 0)
        (TC 2144) (IG 0)
      )
      (npu_inst_pe_1_3_7_n32
        (T0 22678) (T1 3360) (TX 2)
        (TC 160) (IG 1)
      )
      (npu_inst_pe_1_3_7_n33
        (T0 22678) (T1 3360) (TX 2)
        (TC 160) (IG 1)
      )
      (npu_inst_pe_1_3_7_n34
        (T0 22678) (T1 3360) (TX 2)
        (TC 160) (IG 1)
      )
      (npu_inst_pe_1_3_7_n35
        (T0 22740) (T1 3298) (TX 2)
        (TC 174) (IG 1)
      )
      (npu_inst_pe_1_3_7_n36
        (T0 23746) (T1 2292) (TX 2)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_3_7_n37
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n39
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_3_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n41
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n43
        (T0 4032) (T1 22008) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n45
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n47
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n51
        (T0 2944) (T1 23096) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n53
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n55
        (T0 3648) (T1 22392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n57
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_3_7_n59
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n61
        (T0 1792) (T1 24248) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_3_7_n62
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n63
        (T0 2080) (T1 23960) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_3_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n65
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_3_7_n66
        (T0 3936) (T1 22104) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_3_7_n67
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n68
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_3_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_3_7_n70
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_3_7_n71
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_3_7_n72
        (T0 2400) (T1 23640) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_3_7_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_7_n75
        (T0 3360) (T1 22678) (TX 2)
        (TC 160) (IG 1)
      )
      (npu_inst_pe_1_3_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_3_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_3_7_n78
        (T0 3360) (T1 22678) (TX 2)
        (TC 160) (IG 1)
      )
      (npu_inst_pe_1_3_7_n79
        (T0 3360) (T1 22678) (TX 2)
        (TC 160) (IG 1)
      )
      (npu_inst_pe_1_3_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n80
        (T0 3298) (T1 22740) (TX 2)
        (TC 174) (IG 1)
      )
      (npu_inst_pe_1_3_7_n81
        (T0 2292) (T1 23746) (TX 2)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_3_7_n82
        (T0 2838) (T1 23200) (TX 2)
        (TC 318) (IG 1)
      )
      (npu_inst_pe_1_3_7_n83
        (T0 2670) (T1 23368) (TX 2)
        (TC 462) (IG 1)
      )
      (npu_inst_pe_1_3_7_n84
        (T0 2880) (T1 23158) (TX 2)
        (TC 358) (IG 1)
      )
      (npu_inst_pe_1_3_7_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_3_7_n86
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_3_7_n88
        (T0 24120) (T1 1920) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_n89
        (T0 21368) (T1 4672) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_3_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_3_7_n90
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n91
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_3_7_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_3_7_n93
        (T0 22904) (T1 3136) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_n94
        (T0 23928) (T1 2112) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_n95
        (T0 23160) (T1 2880) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_3_7_n96
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_3_7_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_3_7_n98
        (T0 23200) (T1 2838) (TX 2)
        (TC 318) (IG 1)
      )
      (npu_inst_pe_1_3_7_n99
        (T0 23368) (T1 2670) (TX 2)
        (TC 462) (IG 1)
      )
      (npu_inst_pe_1_3_7_net3765
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_3_7_net3771
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_1_
        (T0 346) (T1 25684) (TX 10)
        (TC 308) (IG 2)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_2_
        (T0 594) (T1 25436) (TX 10)
        (TC 500) (IG 2)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_3_
        (T0 422) (T1 25608) (TX 10)
        (TC 352) (IG 2)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_4_
        (T0 354) (T1 25676) (TX 10)
        (TC 284) (IG 2)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_5_
        (T0 342) (T1 25688) (TX 10)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_6_
        (T0 342) (T1 25688) (TX 10)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_3_7_sub_77_carry_7_
        (T0 342) (T1 25688) (TX 10)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_4_0_N65
        (T0 20570) (T1 5470) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_4_0_N66
        (T0 19930) (T1 6110) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_4_0_N67
        (T0 20066) (T1 5974) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_4_0_N68
        (T0 20218) (T1 5822) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_4_0_N69
        (T0 20420) (T1 5620) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_0_N70
        (T0 20368) (T1 5672) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_4_0_N71
        (T0 20368) (T1 5672) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_4_0_N72
        (T0 20368) (T1 5672) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_4_0_N73
        (T0 20570) (T1 5470) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_4_0_N74
        (T0 19954) (T1 6086) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_4_0_N75
        (T0 20326) (T1 5714) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_4_0_N76
        (T0 20528) (T1 5512) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_0_N77
        (T0 20752) (T1 5288) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_4_0_N78
        (T0 20712) (T1 5328) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_0_N79
        (T0 20712) (T1 5328) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_0_N80
        (T0 20712) (T1 5328) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_4_0_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_4_0_N93
        (T0 24024) (T1 2016) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_4_0_N94
        (T0 24280) (T1 1760) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_1_
        (T0 25930) (T1 110) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_2_
        (T0 25870) (T1 170) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_3_
        (T0 25942) (T1 98) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_4_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_5_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_6_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_add_79_carry_7_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_data_0_
        (T0 25716) (T1 324) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_data_1_
        (T0 25670) (T1 370) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_0__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_1__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_1__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_4__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_h_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_1__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_1__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_2__0_
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_2__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_4__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_4__1_
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n100
        (T0 20604) (T1 5436) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_4_0_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n102
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n103
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n105
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n108
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_n109
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n111
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n12
        (T0 324) (T1 25716) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_4_0_n13
        (T0 370) (T1 25670) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_4_0_n14
        (T0 24888) (T1 1152) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_4_0_n15
        (T0 25272) (T1 768) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_4_0_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_4_0_n17
        (T0 24824) (T1 1216) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_0_n18
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_4_0_n19
        (T0 25176) (T1 864) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_4_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_0_n20
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_4_0_n21
        (T0 24664) (T1 1376) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_4_0_n22
        (T0 23288) (T1 2752) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_4_0_n23
        (T0 24120) (T1 1920) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_4_0_n24
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_4_0_n25
        (T0 24824) (T1 1216) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_4_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_0_n28
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_4_0_n29
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_4_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_0_n30
        (T0 23640) (T1 2400) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_4_0_n31
        (T0 23832) (T1 2208) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_4_0_n32
        (T0 20574) (T1 5466) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_0_n33
        (T0 20574) (T1 5466) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_0_n34
        (T0 20574) (T1 5466) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_0_n35
        (T0 20620) (T1 5420) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_0_n36
        (T0 20412) (T1 5628) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_4_0_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n41
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n43
        (T0 5248) (T1 20792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n49
        (T0 3712) (T1 22328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n51
        (T0 3648) (T1 22392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n53
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n55
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_0_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n61
        (T0 1120) (T1 24920) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_0_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n63
        (T0 1568) (T1 24472) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_0_n64
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n65
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_0_n66
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_0_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n69
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_0_n70
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_0_n71
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_0_n72
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_0_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n74
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_0_n75
        (T0 5466) (T1 20574) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_0_n78
        (T0 5466) (T1 20574) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_0_n79
        (T0 5466) (T1 20574) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_4_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n80
        (T0 5420) (T1 20620) (TX 0)
        (TC 154) (IG 0)
      )
      (npu_inst_pe_1_4_0_n81
        (T0 5628) (T1 20412) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_4_0_n82
        (T0 5816) (T1 20224) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_0_n83
        (T0 6068) (T1 19972) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_4_0_n84
        (T0 5436) (T1 20604) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_4_0_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_4_0_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n87
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n88
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_n89
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_0_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_0_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_0_n92
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n93
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_n94
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_0_n95
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_0_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_0_n97
        (T0 24824) (T1 1216) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_0_n98
        (T0 20224) (T1 5816) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_0_n99
        (T0 19972) (T1 6068) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_4_0_net3742
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_4_0_net3748
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_0_o_data_h_0_
        (T0 24920) (T1 1120) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_0_o_data_h_1_
        (T0 24728) (T1 1312) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_1_
        (T0 214) (T1 25826) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_2_
        (T0 374) (T1 25666) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_3_
        (T0 304) (T1 25736) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_4_
        (T0 286) (T1 25754) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_5_
        (T0 280) (T1 25760) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_6_
        (T0 280) (T1 25760) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_0_sub_77_carry_7_
        (T0 280) (T1 25760) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_4_1_N65
        (T0 19890) (T1 6150) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_4_1_N66
        (T0 20128) (T1 5894) (TX 18)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_4_1_N67
        (T0 20464) (T1 5560) (TX 16)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_4_1_N68
        (T0 19882) (T1 6146) (TX 12)
        (TC 300) (IG 1)
      )
      (npu_inst_pe_1_4_1_N69
        (T0 20124) (T1 5904) (TX 12)
        (TC 280) (IG 1)
      )
      (npu_inst_pe_1_4_1_N70
        (T0 20124) (T1 5904) (TX 12)
        (TC 280) (IG 1)
      )
      (npu_inst_pe_1_4_1_N71
        (T0 20124) (T1 5904) (TX 12)
        (TC 280) (IG 1)
      )
      (npu_inst_pe_1_4_1_N72
        (T0 20124) (T1 5904) (TX 12)
        (TC 280) (IG 1)
      )
      (npu_inst_pe_1_4_1_N73
        (T0 19890) (T1 6150) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_4_1_N74
        (T0 20184) (T1 5838) (TX 18)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_1_N75
        (T0 20804) (T1 5234) (TX 2)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_N76
        (T0 20302) (T1 5736) (TX 2)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_1_N77
        (T0 20562) (T1 5476) (TX 2)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_1_N78
        (T0 20564) (T1 5474) (TX 2)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_1_N79
        (T0 20564) (T1 5474) (TX 2)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_1_N80
        (T0 20564) (T1 5474) (TX 2)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_4_1_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_4_1_N93
        (T0 25208) (T1 832) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_1_N94
        (T0 24376) (T1 1664) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_1_
        (T0 25958) (T1 82) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_1_add_79_carry_2_
        (T0 25888) (T1 150) (TX 2)
        (TC 136) (IG 1)
      )
      (npu_inst_pe_1_4_1_add_79_carry_3_
        (T0 25950) (T1 88) (TX 2)
        (TC 82) (IG 1)
      )
      (npu_inst_pe_1_4_1_add_79_carry_4_
        (T0 25962) (T1 76) (TX 2)
        (TC 70) (IG 1)
      )
      (npu_inst_pe_1_4_1_add_79_carry_5_
        (T0 25964) (T1 74) (TX 2)
        (TC 68) (IG 1)
      )
      (npu_inst_pe_1_4_1_add_79_carry_6_
        (T0 25964) (T1 74) (TX 2)
        (TC 68) (IG 1)
      )
      (npu_inst_pe_1_4_1_add_79_carry_7_
        (T0 25964) (T1 74) (TX 2)
        (TC 68) (IG 1)
      )
      (npu_inst_pe_1_4_1_int_data_0_
        (T0 25776) (T1 264) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_data_1_
        (T0 25606) (T1 416) (TX 18)
        (TC 312) (IG 1)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_0__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_1__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_2__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_2__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_4__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_4__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_h_5__1_
        (T0 25400) (T1 640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_1__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_1__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_4__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_4__1_
        (T0 21240) (T1 4800) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n100
        (T0 19922) (T1 6118) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_4_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n102
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n103
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n105
        (T0 21240) (T1 4800) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n108
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_n109
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n111
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n12
        (T0 264) (T1 25776) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_1_n13
        (T0 416) (T1 25606) (TX 18)
        (TC 312) (IG 1)
      )
      (npu_inst_pe_1_4_1_n14
        (T0 24920) (T1 1120) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_4_1_n15
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_4_1_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_1_n17
        (T0 25080) (T1 960) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_4_1_n18
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_1_n19
        (T0 25112) (T1 928) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_4_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_1_n20
        (T0 24344) (T1 1696) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_4_1_n21
        (T0 24600) (T1 1440) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_1_n22
        (T0 23640) (T1 2400) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_4_1_n23
        (T0 24696) (T1 1344) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_1_n24
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_1_n25
        (T0 24760) (T1 1280) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_1_n28
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_4_1_n29
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_1_n30
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_1_n31
        (T0 24984) (T1 1056) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_4_1_n32
        (T0 20382) (T1 5656) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n33
        (T0 20382) (T1 5656) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n34
        (T0 20382) (T1 5656) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n35
        (T0 20382) (T1 5656) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n36
        (T0 20130) (T1 5908) (TX 2)
        (TC 192) (IG 1)
      )
      (npu_inst_pe_1_4_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n41
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n43
        (T0 4800) (T1 21240) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n49
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n51
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n53
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n55
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n61
        (T0 864) (T1 25176) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_4_1_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n63
        (T0 1376) (T1 24664) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_1_n64
        (T0 576) (T1 25464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n65
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n66
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_1_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n69
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_1_n70
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_1_n72
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_1_n73
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n74
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_1_n75
        (T0 5656) (T1 20382) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_1_n78
        (T0 5656) (T1 20382) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n79
        (T0 5656) (T1 20382) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n80
        (T0 5656) (T1 20382) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_4_1_n81
        (T0 5908) (T1 20130) (TX 2)
        (TC 192) (IG 1)
      )
      (npu_inst_pe_1_4_1_n82
        (T0 5368) (T1 20670) (TX 2)
        (TC 236) (IG 1)
      )
      (npu_inst_pe_1_4_1_n83
        (T0 5812) (T1 20226) (TX 2)
        (TC 326) (IG 1)
      )
      (npu_inst_pe_1_4_1_n84
        (T0 6118) (T1 19922) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_4_1_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_4_1_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n87
        (T0 25400) (T1 640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n88
        (T0 24440) (T1 1600) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n89
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_1_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_1_n92
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_1_n93
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_1_n95
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_1_n96
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_1_n97
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_1_n98
        (T0 20670) (T1 5368) (TX 2)
        (TC 236) (IG 1)
      )
      (npu_inst_pe_1_4_1_n99
        (T0 20226) (T1 5812) (TX 2)
        (TC 326) (IG 1)
      )
      (npu_inst_pe_1_4_1_net3719
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_4_1_net3725
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_1_
        (T0 182) (T1 25858) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_2_
        (T0 426) (T1 25598) (TX 16)
        (TC 336) (IG 1)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_3_
        (T0 364) (T1 25664) (TX 12)
        (TC 280) (IG 2)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_4_
        (T0 354) (T1 25674) (TX 12)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_5_
        (T0 354) (T1 25674) (TX 12)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_6_
        (T0 354) (T1 25674) (TX 12)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_4_1_sub_77_carry_7_
        (T0 354) (T1 25674) (TX 12)
        (TC 272) (IG 2)
      )
      (npu_inst_pe_1_4_2_N65
        (T0 22616) (T1 3424) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_2_N66
        (T0 21572) (T1 4450) (TX 18)
        (TC 404) (IG 1)
      )
      (npu_inst_pe_1_4_2_N67
        (T0 22934) (T1 3090) (TX 16)
        (TC 434) (IG 2)
      )
      (npu_inst_pe_1_4_2_N68
        (T0 22562) (T1 3466) (TX 12)
        (TC 378) (IG 2)
      )
      (npu_inst_pe_1_4_2_N69
        (T0 22270) (T1 3758) (TX 12)
        (TC 378) (IG 2)
      )
      (npu_inst_pe_1_4_2_N70
        (T0 22260) (T1 3768) (TX 12)
        (TC 372) (IG 2)
      )
      (npu_inst_pe_1_4_2_N71
        (T0 22260) (T1 3768) (TX 12)
        (TC 372) (IG 2)
      )
      (npu_inst_pe_1_4_2_N72
        (T0 22260) (T1 3768) (TX 12)
        (TC 372) (IG 2)
      )
      (npu_inst_pe_1_4_2_N73
        (T0 22616) (T1 3424) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_2_N74
        (T0 21584) (T1 4438) (TX 18)
        (TC 406) (IG 1)
      )
      (npu_inst_pe_1_4_2_N75
        (T0 23412) (T1 2626) (TX 2)
        (TC 128) (IG 1)
      )
      (npu_inst_pe_1_4_2_N76
        (T0 23106) (T1 2934) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_2_N77
        (T0 22814) (T1 3226) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_4_2_N78
        (T0 22810) (T1 3230) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_2_N79
        (T0 22810) (T1 3230) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_2_N80
        (T0 22810) (T1 3230) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_4_2_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_4_2_N93
        (T0 24184) (T1 1856) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_2_N94
        (T0 24536) (T1 1504) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_1_
        (T0 25972) (T1 68) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_2_
        (T0 25932) (T1 106) (TX 2)
        (TC 98) (IG 1)
      )
      (npu_inst_pe_1_4_2_add_79_carry_3_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_4_
        (T0 25980) (T1 60) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_5_
        (T0 25982) (T1 58) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_6_
        (T0 25982) (T1 58) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_2_add_79_carry_7_
        (T0 25982) (T1 58) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_data_0_
        (T0 25684) (T1 356) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_data_1_
        (T0 25562) (T1 460) (TX 18)
        (TC 346) (IG 1)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_0__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_1__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_2__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_2__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_4__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_h_5__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_1__0_
        (T0 20984) (T1 5056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_1__1_
        (T0 21432) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_2__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_3__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_4__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_reg_v_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n100
        (T0 22634) (T1 3406) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_2_n101
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n102
        (T0 21432) (T1 4608) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n105
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n108
        (T0 20984) (T1 5056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n109
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n110
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n111
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_n112
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n12
        (T0 356) (T1 25684) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_4_2_n13
        (T0 460) (T1 25562) (TX 18)
        (TC 346) (IG 1)
      )
      (npu_inst_pe_1_4_2_n14
        (T0 24792) (T1 1248) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_4_2_n15
        (T0 24920) (T1 1120) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_4_2_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_2_n17
        (T0 24920) (T1 1120) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_4_2_n18
        (T0 24440) (T1 1600) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_2_n19
        (T0 25112) (T1 928) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_2_n20
        (T0 24152) (T1 1888) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_4_2_n21
        (T0 24472) (T1 1568) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_4_2_n22
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_4_2_n23
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_n24
        (T0 23064) (T1 2976) (TX 0)
        (TC 2976) (IG 0)
      )
      (npu_inst_pe_1_4_2_n25
        (T0 23992) (T1 2048) (TX 0)
        (TC 2048) (IG 0)
      )
      (npu_inst_pe_1_4_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_2_n28
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_4_2_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_4_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_2_n30
        (T0 23640) (T1 2400) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_4_2_n31
        (T0 23992) (T1 2048) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_2_n32
        (T0 22558) (T1 3480) (TX 2)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_4_2_n33
        (T0 22558) (T1 3480) (TX 2)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_4_2_n34
        (T0 22558) (T1 3480) (TX 2)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_4_2_n35
        (T0 22564) (T1 3474) (TX 2)
        (TC 240) (IG 1)
      )
      (npu_inst_pe_1_4_2_n36
        (T0 22862) (T1 3176) (TX 2)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_4_2_n37
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n39
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n43
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n45
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n49
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n51
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n53
        (T0 5056) (T1 20984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n55
        (T0 4608) (T1 21432) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_2_n59
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n61
        (T0 1120) (T1 24920) (TX 0)
        (TC 928) (IG 0)
      )
      (npu_inst_pe_1_4_2_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n63
        (T0 1216) (T1 24824) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_4_2_n64
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_n65
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_2_n66
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_2_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_2_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n69
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_2_n70
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_n71
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_2_n72
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_2_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_2_n75
        (T0 3480) (T1 22558) (TX 2)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_4_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_2_n78
        (T0 3480) (T1 22558) (TX 2)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_4_2_n79
        (T0 3480) (T1 22558) (TX 2)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_4_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n80
        (T0 3474) (T1 22564) (TX 2)
        (TC 240) (IG 1)
      )
      (npu_inst_pe_1_4_2_n81
        (T0 3176) (T1 22862) (TX 2)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_4_2_n82
        (T0 2850) (T1 23188) (TX 2)
        (TC 276) (IG 1)
      )
      (npu_inst_pe_1_4_2_n83
        (T0 4414) (T1 21624) (TX 2)
        (TC 386) (IG 1)
      )
      (npu_inst_pe_1_4_2_n84
        (T0 3406) (T1 22634) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_2_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_4_2_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n87
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n88
        (T0 24312) (T1 1728) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_2_n89
        (T0 24056) (T1 1984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_2_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_2_n92
        (T0 24440) (T1 1600) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_n93
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n94
        (T0 24312) (T1 1728) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_2_n95
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_2_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_2_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_2_n98
        (T0 23188) (T1 2850) (TX 2)
        (TC 276) (IG 1)
      )
      (npu_inst_pe_1_4_2_n99
        (T0 21624) (T1 4414) (TX 2)
        (TC 386) (IG 1)
      )
      (npu_inst_pe_1_4_2_net3696
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_4_2_net3702
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_1_
        (T0 288) (T1 25752) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_2_
        (T0 538) (T1 25486) (TX 16)
        (TC 422) (IG 2)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_3_
        (T0 486) (T1 25542) (TX 12)
        (TC 380) (IG 2)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_4_
        (T0 484) (T1 25544) (TX 12)
        (TC 378) (IG 2)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_5_
        (T0 480) (T1 25548) (TX 12)
        (TC 374) (IG 2)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_6_
        (T0 480) (T1 25548) (TX 12)
        (TC 374) (IG 2)
      )
      (npu_inst_pe_1_4_2_sub_77_carry_7_
        (T0 480) (T1 25548) (TX 12)
        (TC 374) (IG 2)
      )
      (npu_inst_pe_1_4_3_N65
        (T0 23336) (T1 2704) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_4_3_N66
        (T0 23154) (T1 2886) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_4_3_N67
        (T0 22318) (T1 3722) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_4_3_N68
        (T0 22660) (T1 3380) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_4_3_N69
        (T0 22214) (T1 3826) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_3_N70
        (T0 22186) (T1 3854) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_3_N71
        (T0 22186) (T1 3854) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_3_N72
        (T0 22186) (T1 3854) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_4_3_N73
        (T0 23336) (T1 2704) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_4_3_N74
        (T0 23250) (T1 2790) (TX 0)
        (TC 442) (IG 0)
      )
      (npu_inst_pe_1_4_3_N75
        (T0 22744) (T1 3296) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_3_N76
        (T0 23160) (T1 2880) (TX 0)
        (TC 156) (IG 0)
      )
      (npu_inst_pe_1_4_3_N77
        (T0 22736) (T1 3304) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_4_3_N78
        (T0 22712) (T1 3328) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_3_N79
        (T0 22712) (T1 3328) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_3_N80
        (T0 22712) (T1 3328) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_3_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_4_3_N93
        (T0 24888) (T1 1152) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_4_3_N94
        (T0 25048) (T1 992) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_1_
        (T0 25932) (T1 108) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_2_
        (T0 25872) (T1 168) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_3_
        (T0 25928) (T1 112) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_4_
        (T0 25944) (T1 96) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_5_
        (T0 25946) (T1 94) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_6_
        (T0 25946) (T1 94) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_add_79_carry_7_
        (T0 25946) (T1 94) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_data_0_
        (T0 25628) (T1 412) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_data_1_
        (T0 25600) (T1 440) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_1__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_1__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_2__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_2__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_4__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_4__1_
        (T0 23672) (T1 2368) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_h_5__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_0__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_1__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_2__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_4__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_reg_v_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n100
        (T0 23356) (T1 2684) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_4_3_n101
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n102
        (T0 22392) (T1 3648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n104
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n105
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n108
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n109
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n111
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n12
        (T0 412) (T1 25628) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_4_3_n13
        (T0 440) (T1 25600) (TX 0)
        (TC 410) (IG 0)
      )
      (npu_inst_pe_1_4_3_n14
        (T0 24600) (T1 1440) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_4_3_n15
        (T0 24728) (T1 1312) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_4_3_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_3_n17
        (T0 24920) (T1 1120) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_4_3_n18
        (T0 24248) (T1 1792) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_4_3_n19
        (T0 24984) (T1 1056) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_4_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_3_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_4_3_n21
        (T0 24792) (T1 1248) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_4_3_n22
        (T0 25272) (T1 768) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_4_3_n23
        (T0 25752) (T1 288) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_n24
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_4_3_n25
        (T0 24664) (T1 1376) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_4_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_3_n28
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_4_3_n29
        (T0 25176) (T1 864) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_3_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_4_3_n31
        (T0 24600) (T1 1440) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_4_3_n32
        (T0 22442) (T1 3598) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_3_n33
        (T0 22442) (T1 3598) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_3_n34
        (T0 22442) (T1 3598) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_3_n35
        (T0 22468) (T1 3572) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_3_n36
        (T0 22902) (T1 3138) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_4_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n39
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n41
        (T0 1728) (T1 24312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n43
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n47
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n49
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n51
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n53
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n55
        (T0 3648) (T1 22392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_3_n59
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n61
        (T0 1216) (T1 24824) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_3_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_n63
        (T0 1312) (T1 24728) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_4_3_n64
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_n65
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_3_n66
        (T0 2016) (T1 24024) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_3_n67
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n69
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_3_n70
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_3_n71
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n72
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_3_n75
        (T0 3598) (T1 22442) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_3_n78
        (T0 3598) (T1 22442) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_3_n79
        (T0 3598) (T1 22442) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n80
        (T0 3572) (T1 22468) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_4_3_n81
        (T0 3138) (T1 22902) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_4_3_n82
        (T0 3526) (T1 22514) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_3_n83
        (T0 2844) (T1 23196) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_4_3_n84
        (T0 2684) (T1 23356) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_4_3_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_4_3_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_3_n87
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_n88
        (T0 24120) (T1 1920) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_3_n89
        (T0 23672) (T1 2368) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_3_n90
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_3_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_3_n92
        (T0 23864) (T1 2176) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_n93
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n94
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_3_n95
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_3_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_3_n98
        (T0 22514) (T1 3526) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_3_n99
        (T0 23196) (T1 2844) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_4_3_net3673
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_4_3_net3679
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_1_
        (T0 304) (T1 25736) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_2_
        (T0 526) (T1 25514) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_3_
        (T0 448) (T1 25592) (TX 0)
        (TC 356) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_4_
        (T0 434) (T1 25606) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_5_
        (T0 432) (T1 25608) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_6_
        (T0 432) (T1 25608) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_3_sub_77_carry_7_
        (T0 432) (T1 25608) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_4_N65
        (T0 23520) (T1 2520) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_4_N66
        (T0 23124) (T1 2916) (TX 0)
        (TC 458) (IG 0)
      )
      (npu_inst_pe_1_4_4_N67
        (T0 23124) (T1 2916) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_4_4_N68
        (T0 22824) (T1 3216) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_4_4_N69
        (T0 22400) (T1 3640) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_4_N70
        (T0 22328) (T1 3712) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_4_N71
        (T0 22328) (T1 3712) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_4_N72
        (T0 22328) (T1 3712) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_4_N73
        (T0 23520) (T1 2520) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_4_N74
        (T0 23218) (T1 2822) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_4_4_N75
        (T0 23450) (T1 2590) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_4_4_N76
        (T0 23152) (T1 2888) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_4_N77
        (T0 22792) (T1 3248) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_4_N78
        (T0 22732) (T1 3308) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_4_N79
        (T0 22732) (T1 3308) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_4_N80
        (T0 22732) (T1 3308) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_4_4_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_4_4_N93
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_4_4_N94
        (T0 25080) (T1 960) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_1_
        (T0 25932) (T1 108) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_2_
        (T0 25834) (T1 206) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_3_
        (T0 25920) (T1 120) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_4_
        (T0 25966) (T1 74) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_5_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_6_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_4_add_79_carry_7_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_data_0_
        (T0 25662) (T1 378) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_data_1_
        (T0 25594) (T1 446) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_1__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_1__1_
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_2__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_4__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_h_5__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_0__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_2__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_2__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_4__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_reg_v_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n100
        (T0 23530) (T1 2510) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_4_n101
        (T0 23544) (T1 2496) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n103
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n104
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n105
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n106
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n107
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n109
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n110
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n111
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n12
        (T0 378) (T1 25662) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_4_4_n13
        (T0 446) (T1 25594) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_4_4_n14
        (T0 24696) (T1 1344) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_4_4_n15
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_4_n16
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_4_4_n17
        (T0 25016) (T1 1024) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_4_n18
        (T0 24216) (T1 1824) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_4_4_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_4_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_4_n20
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_4_n21
        (T0 24856) (T1 1184) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_4_4_n22
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_4_4_n23
        (T0 25176) (T1 864) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_4_n24
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_4_n25
        (T0 24920) (T1 1120) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_4_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_4_n28
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_4_4_n29
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_4_n30
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_4_4_n31
        (T0 25592) (T1 448) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_4_n32
        (T0 22526) (T1 3514) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n33
        (T0 22526) (T1 3514) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n34
        (T0 22526) (T1 3514) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n35
        (T0 22590) (T1 3450) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_4_4_n36
        (T0 22982) (T1 3058) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_4_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n39
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n41
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n43
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n47
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n49
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n51
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n57
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_4_n59
        (T0 2496) (T1 23544) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n61
        (T0 1120) (T1 24920) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_4_4_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_n63
        (T0 1408) (T1 24632) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_4_4_n64
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_n65
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_4_n66
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_4_n67
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_4_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_4_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_4_n70
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_4_n71
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_n72
        (T0 896) (T1 25144) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_4_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_4_n75
        (T0 3514) (T1 22526) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_4_n78
        (T0 3514) (T1 22526) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n79
        (T0 3514) (T1 22526) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_4_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n80
        (T0 3450) (T1 22590) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_4_4_n81
        (T0 3058) (T1 22982) (TX 0)
        (TC 212) (IG 0)
      )
      (npu_inst_pe_1_4_4_n82
        (T0 2756) (T1 23284) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_4_n83
        (T0 2858) (T1 23182) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_4_4_n84
        (T0 2510) (T1 23530) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_4_4_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_4_4_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_4_n87
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_4_n88
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_4_n89
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_4_n90
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_4_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_4_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_n93
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_4_n94
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_4_n95
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_4_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_4_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_4_n98
        (T0 23284) (T1 2756) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_4_n99
        (T0 23182) (T1 2858) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_4_4_net3650
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_4_4_net3656
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_1_
        (T0 270) (T1 25770) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_2_
        (T0 476) (T1 25564) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_3_
        (T0 384) (T1 25656) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_4_
        (T0 342) (T1 25698) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_5_
        (T0 334) (T1 25706) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_6_
        (T0 334) (T1 25706) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_4_4_sub_77_carry_7_
        (T0 334) (T1 25706) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_4_5_N65
        (T0 23260) (T1 2780) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_5_N66
        (T0 23254) (T1 2786) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_4_5_N67
        (T0 22970) (T1 3070) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_4_5_N68
        (T0 23030) (T1 3010) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_5_N69
        (T0 22818) (T1 3222) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_5_N70
        (T0 22716) (T1 3324) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_5_N71
        (T0 22716) (T1 3324) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_5_N72
        (T0 22716) (T1 3324) (TX 0)
        (TC 282) (IG 0)
      )
      (npu_inst_pe_1_4_5_N73
        (T0 23260) (T1 2780) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_5_N74
        (T0 23346) (T1 2694) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_4_5_N75
        (T0 23274) (T1 2766) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_N76
        (T0 23310) (T1 2730) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_4_5_N77
        (T0 23220) (T1 2820) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_4_5_N78
        (T0 23122) (T1 2918) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_5_N79
        (T0 23122) (T1 2918) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_5_N80
        (T0 23122) (T1 2918) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_4_5_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_4_5_N93
        (T0 25304) (T1 736) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_5_N94
        (T0 25112) (T1 928) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_1_
        (T0 25896) (T1 144) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_2_
        (T0 25808) (T1 232) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_3_
        (T0 25932) (T1 108) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_4_
        (T0 25990) (T1 50) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_5_
        (T0 25992) (T1 48) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_6_
        (T0 25992) (T1 48) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_5_add_79_carry_7_
        (T0 25992) (T1 48) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_data_0_
        (T0 25564) (T1 476) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_data_1_
        (T0 25548) (T1 492) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_1__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_2__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_3__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_4__1_
        (T0 22776) (T1 3264) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_2__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_2__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_4__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_4__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_reg_v_5__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n100
        (T0 23272) (T1 2768) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_5_n101
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n103
        (T0 24312) (T1 1728) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n105
        (T0 24504) (T1 1536) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n106
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n107
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n109
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n111
        (T0 24120) (T1 1920) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_n112
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n12
        (T0 476) (T1 25564) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_5_n13
        (T0 492) (T1 25548) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_5_n14
        (T0 24312) (T1 1728) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_5_n15
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_5_n16
        (T0 24504) (T1 1536) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_4_5_n17
        (T0 24600) (T1 1440) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_4_5_n18
        (T0 23832) (T1 2208) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_4_5_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_4_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_5_n20
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_4_5_n21
        (T0 24664) (T1 1376) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_4_5_n22
        (T0 24984) (T1 1056) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_4_5_n23
        (T0 25080) (T1 960) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_4_5_n24
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_4_5_n25
        (T0 25208) (T1 832) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_4_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_5_n28
        (T0 24408) (T1 1632) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_5_n29
        (T0 25656) (T1 384) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_5_n30
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n31
        (T0 25784) (T1 256) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n32
        (T0 22916) (T1 3124) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_5_n33
        (T0 22916) (T1 3124) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_5_n34
        (T0 22916) (T1 3124) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_5_n35
        (T0 23016) (T1 3024) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_4_5_n36
        (T0 23162) (T1 2878) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_n37
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n39
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n41
        (T0 1920) (T1 24120) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n43
        (T0 1536) (T1 24504) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n45
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n49
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n51
        (T0 1728) (T1 24312) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_5_n59
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n61
        (T0 1504) (T1 24536) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_4_5_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n63
        (T0 1632) (T1 24408) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_4_5_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n65
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_5_n66
        (T0 2720) (T1 23320) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_4_5_n67
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n69
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_5_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_5_n71
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_5_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_5_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n75
        (T0 3124) (T1 22916) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_5_n78
        (T0 3124) (T1 22916) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_5_n79
        (T0 3124) (T1 22916) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n80
        (T0 3024) (T1 23016) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_4_5_n81
        (T0 2878) (T1 23162) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_5_n82
        (T0 2920) (T1 23120) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_4_5_n83
        (T0 2710) (T1 23330) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_5_n84
        (T0 2768) (T1 23272) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_4_5_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_4_5_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_5_n88
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_5_n89
        (T0 22776) (T1 3264) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_5_n90
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_5_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_5_n92
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_5_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n94
        (T0 23864) (T1 2176) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_5_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_5_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_5_n98
        (T0 23120) (T1 2920) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_4_5_n99
        (T0 23330) (T1 2710) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_5_net3627
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_4_5_net3633
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_1_
        (T0 332) (T1 25708) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_2_
        (T0 544) (T1 25496) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_3_
        (T0 432) (T1 25608) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_4_
        (T0 360) (T1 25680) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_5_
        (T0 358) (T1 25682) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_6_
        (T0 358) (T1 25682) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_5_sub_77_carry_7_
        (T0 358) (T1 25682) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_4_6_N65
        (T0 22666) (T1 3374) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_6_N66
        (T0 23004) (T1 3036) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_4_6_N67
        (T0 23156) (T1 2884) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_4_6_N68
        (T0 23288) (T1 2752) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_4_6_N69
        (T0 22624) (T1 3416) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_6_N70
        (T0 22410) (T1 3630) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_4_6_N71
        (T0 22410) (T1 3630) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_4_6_N72
        (T0 22410) (T1 3630) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_4_6_N73
        (T0 22666) (T1 3374) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_6_N74
        (T0 23046) (T1 2994) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_6_N75
        (T0 23398) (T1 2642) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_4_6_N76
        (T0 23540) (T1 2500) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_4_6_N77
        (T0 22958) (T1 3082) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_4_6_N78
        (T0 22766) (T1 3274) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_6_N79
        (T0 22766) (T1 3274) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_6_N80
        (T0 22766) (T1 3274) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_4_6_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_4_6_N93
        (T0 25080) (T1 960) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_4_6_N94
        (T0 24536) (T1 1504) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_1_
        (T0 25882) (T1 158) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_2_
        (T0 25762) (T1 278) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_3_
        (T0 25896) (T1 144) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_4_
        (T0 25962) (T1 78) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_5_
        (T0 25970) (T1 70) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_6_
        (T0 25970) (T1 70) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_6_add_79_carry_7_
        (T0 25970) (T1 70) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_data_0_
        (T0 25566) (T1 474) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_data_1_
        (T0 25532) (T1 508) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_0__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_1__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_1__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_2__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_3__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_4__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_4__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_0__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_0__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_2__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_4__0_
        (T0 24056) (T1 1984) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_4__1_
        (T0 22968) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_reg_v_5__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n100
        (T0 22682) (T1 3358) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_6_n101
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n103
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n105
        (T0 22968) (T1 3072) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n106
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n107
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n108
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n109
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n111
        (T0 24056) (T1 1984) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n112
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n12
        (T0 474) (T1 25566) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_6_n13
        (T0 508) (T1 25532) (TX 0)
        (TC 488) (IG 0)
      )
      (npu_inst_pe_1_4_6_n14
        (T0 24408) (T1 1632) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_6_n15
        (T0 24696) (T1 1344) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_4_6_n16
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_4_6_n17
        (T0 24440) (T1 1600) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_4_6_n18
        (T0 23832) (T1 2208) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_4_6_n19
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_4_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_6_n20
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_4_6_n21
        (T0 24664) (T1 1376) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_4_6_n22
        (T0 23832) (T1 2208) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_6_n23
        (T0 24920) (T1 1120) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_4_6_n24
        (T0 25112) (T1 928) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_6_n25
        (T0 25048) (T1 992) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_4_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_6_n28
        (T0 24728) (T1 1312) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_4_6_n29
        (T0 24984) (T1 1056) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_4_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_6_n30
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_4_6_n31
        (T0 25176) (T1 864) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_4_6_n32
        (T0 22582) (T1 3458) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_6_n33
        (T0 22582) (T1 3458) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_6_n34
        (T0 22582) (T1 3458) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_6_n35
        (T0 22782) (T1 3258) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_6_n36
        (T0 23412) (T1 2628) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_6_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n39
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n41
        (T0 1984) (T1 24056) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n43
        (T0 3072) (T1 22968) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n45
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n49
        (T0 1728) (T1 24312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n51
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n53
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_4_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n57
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_6_n59
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n61
        (T0 1568) (T1 24472) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_4_6_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n63
        (T0 1600) (T1 24440) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_4_6_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_n65
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_6_n66
        (T0 3040) (T1 23000) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_4_6_n67
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n69
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_6_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_6_n71
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_6_n72
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_4_6_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n74
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_6_n75
        (T0 3458) (T1 22582) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_6_n78
        (T0 3458) (T1 22582) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_6_n79
        (T0 3458) (T1 22582) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_4_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n80
        (T0 3258) (T1 22782) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_4_6_n81
        (T0 2628) (T1 23412) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_4_6_n82
        (T0 2766) (T1 23274) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_4_6_n83
        (T0 3012) (T1 23028) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_4_6_n84
        (T0 3358) (T1 22682) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_4_6_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_4_6_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_6_n88
        (T0 23928) (T1 2112) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_6_n89
        (T0 22392) (T1 3648) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_6_n90
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_6_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_6_n92
        (T0 23928) (T1 2112) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_4_6_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n94
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_6_n95
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_6_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_n97
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_6_n98
        (T0 23274) (T1 2766) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_4_6_n99
        (T0 23028) (T1 3012) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_4_6_net3604
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_4_6_net3610
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_1_
        (T0 316) (T1 25724) (TX 0)
        (TC 276) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_2_
        (T0 488) (T1 25552) (TX 0)
        (TC 436) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_3_
        (T0 360) (T1 25680) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_4_
        (T0 300) (T1 25740) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_5_
        (T0 286) (T1 25754) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_6_
        (T0 286) (T1 25754) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_4_6_sub_77_carry_7_
        (T0 286) (T1 25754) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_4_7_N65
        (T0 23230) (T1 2810) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_7_N66
        (T0 23178) (T1 2862) (TX 0)
        (TC 474) (IG 0)
      )
      (npu_inst_pe_1_4_7_N67
        (T0 22946) (T1 3094) (TX 0)
        (TC 426) (IG 0)
      )
      (npu_inst_pe_1_4_7_N68
        (T0 23142) (T1 2898) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_7_N69
        (T0 23152) (T1 2888) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_4_7_N70
        (T0 22826) (T1 3214) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_4_7_N71
        (T0 22826) (T1 3214) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_4_7_N72
        (T0 22826) (T1 3214) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_4_7_N73
        (T0 23230) (T1 2810) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_7_N74
        (T0 23248) (T1 2792) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_4_7_N75
        (T0 23186) (T1 2854) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_4_7_N76
        (T0 23354) (T1 2686) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_4_7_N77
        (T0 23440) (T1 2600) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_4_7_N78
        (T0 23154) (T1 2886) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_N79
        (T0 23154) (T1 2886) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_N80
        (T0 23154) (T1 2886) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_4_7_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_4_7_N93
        (T0 24024) (T1 2016) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_4_7_N94
        (T0 23576) (T1 2464) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_1_
        (T0 25850) (T1 190) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_2_
        (T0 25732) (T1 308) (TX 0)
        (TC 292) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_3_
        (T0 25864) (T1 176) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_4_
        (T0 25948) (T1 92) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_5_
        (T0 25964) (T1 76) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_6_
        (T0 25964) (T1 76) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_7_add_79_carry_7_
        (T0 25964) (T1 76) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_data_0_
        (T0 25566) (T1 474) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_data_1_
        (T0 25504) (T1 536) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_1__0_
        (T0 23096) (T1 2944) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_1__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_2__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_4__1_
        (T0 21752) (T1 4288) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_0__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_1__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_1__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_2__0_
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_2__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_4__1_
        (T0 22712) (T1 3328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_reg_v_5__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n100
        (T0 23250) (T1 2790) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_7_n101
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n102
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n103
        (T0 23096) (T1 2944) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n105
        (T0 22712) (T1 3328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n106
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n108
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n109
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n111
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n12
        (T0 474) (T1 25566) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_4_7_n13
        (T0 536) (T1 25504) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_4_7_n14
        (T0 24600) (T1 1440) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_7_n15
        (T0 24632) (T1 1408) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_4_7_n16
        (T0 24120) (T1 1920) (TX 0)
        (TC 1888) (IG 0)
      )
      (npu_inst_pe_1_4_7_n17
        (T0 24376) (T1 1664) (TX 0)
        (TC 1568) (IG 0)
      )
      (npu_inst_pe_1_4_7_n18
        (T0 23576) (T1 2464) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_4_7_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_4_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_4_7_n20
        (T0 24408) (T1 1632) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_7_n21
        (T0 24536) (T1 1504) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_4_7_n22
        (T0 23096) (T1 2944) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_4_7_n23
        (T0 24344) (T1 1696) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_4_7_n24
        (T0 23288) (T1 2752) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_4_7_n25
        (T0 23640) (T1 2400) (TX 0)
        (TC 2112) (IG 0)
      )
      (npu_inst_pe_1_4_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_4_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_4_7_n28
        (T0 23640) (T1 2400) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_4_7_n29
        (T0 23960) (T1 2080) (TX 0)
        (TC 1792) (IG 0)
      )
      (npu_inst_pe_1_4_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_7_n30
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_4_7_n31
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_4_7_n32
        (T0 22988) (T1 3052) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n33
        (T0 22988) (T1 3052) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n34
        (T0 22988) (T1 3052) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n35
        (T0 23290) (T1 2750) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_4_7_n36
        (T0 23242) (T1 2798) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_4_7_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n39
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_4_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n43
        (T0 3328) (T1 22712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n49
        (T0 3712) (T1 22328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n51
        (T0 2944) (T1 23096) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n53
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n55
        (T0 2688) (T1 23352) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_4_7_n59
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n61
        (T0 1504) (T1 24536) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_4_7_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_7_n63
        (T0 1696) (T1 24344) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_4_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n65
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_4_7_n66
        (T0 3616) (T1 22424) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_4_7_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n69
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_4_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_4_7_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_4_7_n71
        (T0 2496) (T1 23544) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_4_7_n72
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_4_7_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_7_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_n75
        (T0 3052) (T1 22988) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_4_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_4_7_n78
        (T0 3052) (T1 22988) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n79
        (T0 3052) (T1 22988) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_4_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n80
        (T0 2750) (T1 23290) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_4_7_n81
        (T0 2798) (T1 23242) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_4_7_n82
        (T0 2972) (T1 23068) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_4_7_n83
        (T0 2816) (T1 23224) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_4_7_n84
        (T0 2790) (T1 23250) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_4_7_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_4_7_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n88
        (T0 24312) (T1 1728) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n89
        (T0 21752) (T1 4288) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_4_7_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_4_7_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_4_7_n92
        (T0 23864) (T1 2176) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_4_7_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_7_n94
        (T0 23096) (T1 2944) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_4_7_n95
        (T0 23544) (T1 2496) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_4_7_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_4_7_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_4_7_n98
        (T0 23068) (T1 2972) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_4_7_n99
        (T0 23224) (T1 2816) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_4_7_net3581
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_4_7_net3587
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_1_
        (T0 284) (T1 25756) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_2_
        (T0 500) (T1 25540) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_3_
        (T0 348) (T1 25692) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_4_
        (T0 276) (T1 25764) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_5_
        (T0 252) (T1 25788) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_6_
        (T0 252) (T1 25788) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_4_7_sub_77_carry_7_
        (T0 252) (T1 25788) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_5_0_N65
        (T0 23498) (T1 2524) (TX 18)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_5_0_N66
        (T0 23150) (T1 2872) (TX 18)
        (TC 292) (IG 1)
      )
      (npu_inst_pe_1_5_0_N67
        (T0 22866) (T1 3158) (TX 16)
        (TC 278) (IG 2)
      )
      (npu_inst_pe_1_5_0_N68
        (T0 23242) (T1 2782) (TX 16)
        (TC 208) (IG 2)
      )
      (npu_inst_pe_1_5_0_N69
        (T0 23418) (T1 2606) (TX 16)
        (TC 188) (IG 2)
      )
      (npu_inst_pe_1_5_0_N70
        (T0 23476) (T1 2548) (TX 16)
        (TC 186) (IG 2)
      )
      (npu_inst_pe_1_5_0_N71
        (T0 23476) (T1 2548) (TX 16)
        (TC 186) (IG 2)
      )
      (npu_inst_pe_1_5_0_N72
        (T0 23476) (T1 2548) (TX 16)
        (TC 186) (IG 2)
      )
      (npu_inst_pe_1_5_0_N73
        (T0 23498) (T1 2524) (TX 18)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_5_0_N74
        (T0 23276) (T1 2764) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_0_N75
        (T0 23098) (T1 2942) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_0_N76
        (T0 23542) (T1 2498) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_0_N77
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_N78
        (T0 23802) (T1 2238) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_0_N79
        (T0 23802) (T1 2238) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_0_N80
        (T0 23802) (T1 2238) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_5_0_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_5_0_N93
        (T0 24504) (T1 1536) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_5_0_N94
        (T0 24120) (T1 1920) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_1_
        (T0 25958) (T1 82) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_2_
        (T0 25914) (T1 126) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_3_
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_4_
        (T0 26000) (T1 40) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_5_
        (T0 26006) (T1 34) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_6_
        (T0 26006) (T1 34) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_0_add_79_carry_7_
        (T0 26006) (T1 34) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_data_0_
        (T0 25688) (T1 334) (TX 18)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_5_0_int_data_1_
        (T0 25774) (T1 266) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_0__0_
        (T0 25208) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_1__0_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_1__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_2__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_2__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_4__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_4__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_h_5__1_
        (T0 25592) (T1 448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_1__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_2__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_4__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_4__1_
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n100
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n101
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n102
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n104
        (T0 20792) (T1 5248) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n105
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n107
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n108
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n109
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n11
        (T0 334) (T1 25688) (TX 18)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_5_0_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n111
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n12
        (T0 266) (T1 25774) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_5_0_n13
        (T0 25112) (T1 928) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_0_n14
        (T0 25208) (T1 832) (TX 0)
        (TC 544) (IG 0)
      )
      (npu_inst_pe_1_5_0_n15
        (T0 24536) (T1 1504) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_0_n16
        (T0 24760) (T1 1280) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_0_n17
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_5_0_n18
        (T0 25464) (T1 576) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_5_0_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_0_n20
        (T0 25016) (T1 1024) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_5_0_n21
        (T0 23288) (T1 2752) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_5_0_n22
        (T0 24120) (T1 1920) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_5_0_n23
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_0_n24
        (T0 24504) (T1 1536) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_5_0_n25
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_0_n28
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_5_0_n29
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_5_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_0_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_5_0_n31
        (T0 23684) (T1 2354) (TX 2)
        (TC 104) (IG 1)
      )
      (npu_inst_pe_1_5_0_n32
        (T0 23684) (T1 2354) (TX 2)
        (TC 104) (IG 1)
      )
      (npu_inst_pe_1_5_0_n33
        (T0 23684) (T1 2354) (TX 2)
        (TC 104) (IG 1)
      )
      (npu_inst_pe_1_5_0_n34
        (T0 23624) (T1 2414) (TX 2)
        (TC 106) (IG 1)
      )
      (npu_inst_pe_1_5_0_n35
        (T0 23442) (T1 2596) (TX 2)
        (TC 120) (IG 1)
      )
      (npu_inst_pe_1_5_0_n36
        (T0 23012) (T1 3026) (TX 2)
        (TC 164) (IG 1)
      )
      (npu_inst_pe_1_5_0_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n41
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n43
        (T0 5248) (T1 20792) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n51
        (T0 3648) (T1 22392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n53
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n55
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_0_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n6
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_0_n61
        (T0 1088) (T1 24952) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_5_0_n62
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n63
        (T0 1216) (T1 24824) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_5_0_n64
        (T0 416) (T1 25624) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n65
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_0_n66
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_0_n67
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n69
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_0_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n70
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_0_n71
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_0_n72
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_0_n73
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n74
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n75
        (T0 2354) (T1 23684) (TX 2)
        (TC 104) (IG 1)
      )
      (npu_inst_pe_1_5_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_0_n78
        (T0 2354) (T1 23684) (TX 2)
        (TC 104) (IG 1)
      )
      (npu_inst_pe_1_5_0_n79
        (T0 2354) (T1 23684) (TX 2)
        (TC 104) (IG 1)
      )
      (npu_inst_pe_1_5_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n80
        (T0 2414) (T1 23624) (TX 2)
        (TC 106) (IG 1)
      )
      (npu_inst_pe_1_5_0_n81
        (T0 2596) (T1 23442) (TX 2)
        (TC 120) (IG 1)
      )
      (npu_inst_pe_1_5_0_n82
        (T0 3026) (T1 23012) (TX 2)
        (TC 164) (IG 1)
      )
      (npu_inst_pe_1_5_0_n83
        (T0 2766) (T1 23272) (TX 2)
        (TC 236) (IG 1)
      )
      (npu_inst_pe_1_5_0_n84
        (T0 2444) (T1 23594) (TX 2)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_5_0_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_5_0_n86
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_0_n87
        (T0 25592) (T1 448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n88
        (T0 24824) (T1 1216) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_0_n89
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_0_n90
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_0_n92
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_0_n93
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_0_n94
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n95
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_0_n96
        (T0 25208) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n97
        (T0 25400) (T1 640) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_0_n98
        (T0 23272) (T1 2766) (TX 2)
        (TC 236) (IG 1)
      )
      (npu_inst_pe_1_5_0_n99
        (T0 23594) (T1 2444) (TX 2)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_5_0_net3558
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_5_0_net3564
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_0_o_data_h_0_
        (T0 24952) (T1 1088) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_0_o_data_h_1_
        (T0 25080) (T1 960) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_1_
        (T0 252) (T1 25770) (TX 18)
        (TC 184) (IG 1)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_2_
        (T0 362) (T1 25662) (TX 16)
        (TC 268) (IG 2)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_3_
        (T0 288) (T1 25736) (TX 16)
        (TC 194) (IG 2)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_4_
        (T0 278) (T1 25746) (TX 16)
        (TC 184) (IG 2)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_5_
        (T0 276) (T1 25748) (TX 16)
        (TC 182) (IG 2)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_6_
        (T0 276) (T1 25748) (TX 16)
        (TC 182) (IG 2)
      )
      (npu_inst_pe_1_5_0_sub_77_carry_7_
        (T0 276) (T1 25748) (TX 16)
        (TC 182) (IG 2)
      )
      (npu_inst_pe_1_5_1_N65
        (T0 22694) (T1 3328) (TX 18)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_1_N66
        (T0 22968) (T1 3054) (TX 18)
        (TC 252) (IG 1)
      )
      (npu_inst_pe_1_5_1_N67
        (T0 23112) (T1 2910) (TX 18)
        (TC 258) (IG 1)
      )
      (npu_inst_pe_1_5_1_N68
        (T0 22668) (T1 3358) (TX 14)
        (TC 220) (IG 2)
      )
      (npu_inst_pe_1_5_1_N69
        (T0 22898) (T1 3128) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_N70
        (T0 22898) (T1 3128) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_N71
        (T0 22898) (T1 3128) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_N72
        (T0 22898) (T1 3128) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_N73
        (T0 22694) (T1 3328) (TX 18)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_5_1_N74
        (T0 22902) (T1 3120) (TX 18)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_5_1_N75
        (T0 23390) (T1 2648) (TX 2)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_1_N76
        (T0 22988) (T1 3052) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_1_N77
        (T0 23236) (T1 2804) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_1_N78
        (T0 23238) (T1 2802) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_1_N79
        (T0 23238) (T1 2802) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_1_N80
        (T0 23238) (T1 2802) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_5_1_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_5_1_N93
        (T0 25368) (T1 672) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_5_1_N94
        (T0 24536) (T1 1504) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_1_
        (T0 25982) (T1 56) (TX 2)
        (TC 48) (IG 1)
      )
      (npu_inst_pe_1_5_1_add_79_carry_2_
        (T0 25944) (T1 94) (TX 2)
        (TC 78) (IG 1)
      )
      (npu_inst_pe_1_5_1_add_79_carry_3_
        (T0 25994) (T1 46) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_4_
        (T0 26002) (T1 38) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_5_
        (T0 26004) (T1 36) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_6_
        (T0 26004) (T1 36) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_1_add_79_carry_7_
        (T0 26004) (T1 36) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_data_0_
        (T0 25760) (T1 262) (TX 18)
        (TC 180) (IG 1)
      )
      (npu_inst_pe_1_5_1_int_data_1_
        (T0 25686) (T1 336) (TX 18)
        (TC 222) (IG 1)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_0__0_
        (T0 25400) (T1 640) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_0__1_
        (T0 25208) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_2__0_
        (T0 25208) (T1 832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_2__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_4__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_4__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_5__0_
        (T0 25592) (T1 448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_h_5__1_
        (T0 25208) (T1 832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_1__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_4__1_
        (T0 22200) (T1 3840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n100
        (T0 22788) (T1 3250) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_5_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n102
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n103
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n105
        (T0 22200) (T1 3840) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n108
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n109
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n111
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n12
        (T0 262) (T1 25760) (TX 18)
        (TC 180) (IG 1)
      )
      (npu_inst_pe_1_5_1_n13
        (T0 336) (T1 25686) (TX 18)
        (TC 222) (IG 1)
      )
      (npu_inst_pe_1_5_1_n14
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_5_1_n15
        (T0 25400) (T1 640) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_5_1_n16
        (T0 24824) (T1 1216) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_1_n17
        (T0 25016) (T1 1024) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_5_1_n18
        (T0 24824) (T1 1216) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_1_n19
        (T0 25208) (T1 832) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_5_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_1_n20
        (T0 24728) (T1 1312) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_5_1_n21
        (T0 24888) (T1 1152) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_1_n22
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_5_1_n23
        (T0 25176) (T1 864) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_1_n24
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_5_1_n25
        (T0 24600) (T1 1440) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_5_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_1_n28
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n29
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_1_n30
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_1_n31
        (T0 24984) (T1 1056) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_1_n32
        (T0 23128) (T1 2910) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n33
        (T0 23128) (T1 2910) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n34
        (T0 23128) (T1 2910) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n35
        (T0 23128) (T1 2910) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n36
        (T0 22884) (T1 3154) (TX 2)
        (TC 112) (IG 1)
      )
      (npu_inst_pe_1_5_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n41
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n43
        (T0 3840) (T1 22200) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n49
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n51
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n53
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n55
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n61
        (T0 640) (T1 25400) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_5_1_n62
        (T0 416) (T1 25624) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n63
        (T0 864) (T1 25176) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_5_1_n64
        (T0 736) (T1 25304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n65
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n66
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_1_n67
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n69
        (T0 736) (T1 25304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_1_n70
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_1_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_1_n73
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n74
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n75
        (T0 2910) (T1 23128) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_1_n78
        (T0 2910) (T1 23128) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n79
        (T0 2910) (T1 23128) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n80
        (T0 2910) (T1 23128) (TX 2)
        (TC 102) (IG 1)
      )
      (npu_inst_pe_1_5_1_n81
        (T0 3154) (T1 22884) (TX 2)
        (TC 112) (IG 1)
      )
      (npu_inst_pe_1_5_1_n82
        (T0 2718) (T1 23320) (TX 2)
        (TC 144) (IG 1)
      )
      (npu_inst_pe_1_5_1_n83
        (T0 3024) (T1 23014) (TX 2)
        (TC 204) (IG 1)
      )
      (npu_inst_pe_1_5_1_n84
        (T0 3250) (T1 22788) (TX 2)
        (TC 178) (IG 1)
      )
      (npu_inst_pe_1_5_1_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_5_1_n86
        (T0 25592) (T1 448) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n87
        (T0 25208) (T1 832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n88
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n89
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_1_n90
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n92
        (T0 25208) (T1 832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_1_n93
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_1_n96
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_1_n97
        (T0 25464) (T1 576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_1_n98
        (T0 23320) (T1 2718) (TX 2)
        (TC 144) (IG 1)
      )
      (npu_inst_pe_1_5_1_n99
        (T0 23014) (T1 3024) (TX 2)
        (TC 204) (IG 1)
      )
      (npu_inst_pe_1_5_1_net3535
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_5_1_net3541
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_1_
        (T0 206) (T1 25818) (TX 16)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_2_
        (T0 340) (T1 25682) (TX 18)
        (TC 238) (IG 1)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_3_
        (T0 304) (T1 25722) (TX 14)
        (TC 210) (IG 2)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_4_
        (T0 290) (T1 25736) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_5_
        (T0 290) (T1 25736) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_6_
        (T0 290) (T1 25736) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_1_sub_77_carry_7_
        (T0 290) (T1 25736) (TX 14)
        (TC 198) (IG 2)
      )
      (npu_inst_pe_1_5_2_N65
        (T0 25152) (T1 888) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_N66
        (T0 25164) (T1 876) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_2_N67
        (T0 24832) (T1 1208) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_5_2_N68
        (T0 24842) (T1 1198) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_5_2_N69
        (T0 24820) (T1 1220) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_5_2_N70
        (T0 24814) (T1 1226) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_2_N71
        (T0 24814) (T1 1226) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_2_N72
        (T0 24814) (T1 1226) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_5_2_N73
        (T0 25152) (T1 888) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_N74
        (T0 25222) (T1 818) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_5_2_N75
        (T0 25210) (T1 830) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_2_N76
        (T0 25282) (T1 758) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_5_2_N77
        (T0 25266) (T1 774) (TX 0)
        (TC 50) (IG 0)
      )
      (npu_inst_pe_1_5_2_N78
        (T0 25260) (T1 780) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_2_N79
        (T0 25260) (T1 780) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_2_N80
        (T0 25260) (T1 780) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_5_2_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_5_2_N93
        (T0 24824) (T1 1216) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_5_2_N94
        (T0 25016) (T1 1024) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_1_
        (T0 26010) (T1 30) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_2_
        (T0 25978) (T1 62) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_3_
        (T0 26008) (T1 32) (TX 0)
        (TC 30) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_4_
        (T0 26010) (T1 30) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_5_
        (T0 26010) (T1 30) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_6_
        (T0 26010) (T1 30) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_5_2_add_79_carry_7_
        (T0 26010) (T1 30) (TX 0)
        (TC 28) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_data_0_
        (T0 25730) (T1 310) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_data_1_
        (T0 25698) (T1 342) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_1__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_2__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_4__0_
        (T0 24248) (T1 1792) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_4__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_1__0_
        (T0 21240) (T1 4800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_1__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_2__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_2__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_4__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_5__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_reg_v_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n100
        (T0 25176) (T1 864) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_n101
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n102
        (T0 22392) (T1 3648) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n105
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n108
        (T0 21240) (T1 4800) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n109
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n111
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_n112
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n12
        (T0 310) (T1 25730) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_2_n13
        (T0 342) (T1 25698) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_5_2_n14
        (T0 24632) (T1 1408) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_2_n15
        (T0 25272) (T1 768) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_5_2_n16
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_2_n17
        (T0 25144) (T1 896) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_2_n18
        (T0 24632) (T1 1408) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_5_2_n19
        (T0 25112) (T1 928) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_2_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_2_n21
        (T0 24920) (T1 1120) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_5_2_n22
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_2_n23
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n24
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_5_2_n25
        (T0 24632) (T1 1408) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_5_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_2_n28
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_2_n29
        (T0 25656) (T1 384) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_2_n30
        (T0 23640) (T1 2400) (TX 0)
        (TC 2400) (IG 0)
      )
      (npu_inst_pe_1_5_2_n31
        (T0 24312) (T1 1728) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_5_2_n32
        (T0 25040) (T1 1000) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_2_n33
        (T0 25040) (T1 1000) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_2_n34
        (T0 25040) (T1 1000) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_2_n35
        (T0 25046) (T1 994) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_5_2_n36
        (T0 25064) (T1 976) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_2_n37
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n39
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n41
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n43
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n45
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n49
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n51
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n53
        (T0 4800) (T1 21240) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n55
        (T0 3648) (T1 22392) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_2_n59
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n61
        (T0 960) (T1 25080) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_2_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n63
        (T0 1056) (T1 24984) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_2_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n65
        (T0 1536) (T1 24504) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_n66
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_2_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n69
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_2_n70
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n71
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_2_n72
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_2_n75
        (T0 1000) (T1 25040) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_2_n78
        (T0 1000) (T1 25040) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_2_n79
        (T0 1000) (T1 25040) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n80
        (T0 994) (T1 25046) (TX 0)
        (TC 184) (IG 0)
      )
      (npu_inst_pe_1_5_2_n81
        (T0 976) (T1 25064) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_5_2_n82
        (T0 1032) (T1 25008) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_2_n83
        (T0 824) (T1 25216) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_2_n84
        (T0 864) (T1 25176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_5_2_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n88
        (T0 24248) (T1 1792) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_2_n89
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_2_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_2_n92
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_2_n93
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n94
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_2_n95
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_2_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_2_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_2_n98
        (T0 25008) (T1 1032) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_2_n99
        (T0 25216) (T1 824) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_2_net3512
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_5_2_net3518
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_1_
        (T0 280) (T1 25760) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_2_
        (T0 464) (T1 25576) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_3_
        (T0 420) (T1 25620) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_4_
        (T0 416) (T1 25624) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_5_
        (T0 416) (T1 25624) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_6_
        (T0 416) (T1 25624) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_2_sub_77_carry_7_
        (T0 416) (T1 25624) (TX 0)
        (TC 336) (IG 0)
      )
      (npu_inst_pe_1_5_3_N65
        (T0 24376) (T1 1664) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_3_N66
        (T0 24154) (T1 1886) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_5_3_N67
        (T0 24008) (T1 2032) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_5_3_N68
        (T0 23950) (T1 2090) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_3_N69
        (T0 23736) (T1 2304) (TX 0)
        (TC 270) (IG 0)
      )
      (npu_inst_pe_1_5_3_N70
        (T0 23714) (T1 2326) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_5_3_N71
        (T0 23714) (T1 2326) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_5_3_N72
        (T0 23714) (T1 2326) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_5_3_N73
        (T0 24376) (T1 1664) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_3_N74
        (T0 24208) (T1 1832) (TX 0)
        (TC 350) (IG 0)
      )
      (npu_inst_pe_1_5_3_N75
        (T0 24338) (T1 1702) (TX 0)
        (TC 164) (IG 0)
      )
      (npu_inst_pe_1_5_3_N76
        (T0 24336) (T1 1704) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_5_3_N77
        (T0 24158) (T1 1882) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_3_N78
        (T0 24138) (T1 1902) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_3_N79
        (T0 24138) (T1 1902) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_3_N80
        (T0 24138) (T1 1902) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_5_3_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_5_3_N93
        (T0 25368) (T1 672) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_5_3_N94
        (T0 25368) (T1 672) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_1_
        (T0 25938) (T1 102) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_2_
        (T0 25890) (T1 150) (TX 0)
        (TC 140) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_3_
        (T0 25938) (T1 102) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_4_
        (T0 25960) (T1 80) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_5_
        (T0 25960) (T1 80) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_6_
        (T0 25960) (T1 80) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_3_add_79_carry_7_
        (T0 25960) (T1 80) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_data_0_
        (T0 25698) (T1 342) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_data_1_
        (T0 25636) (T1 404) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_1__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_1__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_2__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_4__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_h_5__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_0__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_0__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_1__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_1__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_2__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_2__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_4__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_reg_v_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n100
        (T0 24390) (T1 1650) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_3_n101
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n102
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n104
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n105
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n107
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n108
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n109
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n111
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n12
        (T0 342) (T1 25698) (TX 0)
        (TC 306) (IG 0)
      )
      (npu_inst_pe_1_5_3_n13
        (T0 404) (T1 25636) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_5_3_n14
        (T0 24792) (T1 1248) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_5_3_n15
        (T0 25080) (T1 960) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_3_n16
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_3_n17
        (T0 25080) (T1 960) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_5_3_n18
        (T0 24344) (T1 1696) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_5_3_n19
        (T0 24984) (T1 1056) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_5_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_3_n20
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_3_n21
        (T0 24856) (T1 1184) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_5_3_n22
        (T0 25752) (T1 288) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_n23
        (T0 25752) (T1 288) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_n24
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_5_3_n25
        (T0 24984) (T1 1056) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_3_n28
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_3_n29
        (T0 25656) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_3_n30
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_3_n31
        (T0 25400) (T1 640) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_5_3_n32
        (T0 23916) (T1 2124) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n33
        (T0 23916) (T1 2124) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n34
        (T0 23916) (T1 2124) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n35
        (T0 23936) (T1 2104) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_3_n36
        (T0 24136) (T1 1904) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n39
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n41
        (T0 1728) (T1 24312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n43
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n47
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n49
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n51
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n53
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n55
        (T0 2688) (T1 23352) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n57
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_3_n59
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n61
        (T0 1056) (T1 24984) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_5_3_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_3_n63
        (T0 1248) (T1 24792) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_3_n64
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n65
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_3_n66
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_3_n67
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_3_n70
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_3_n71
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_n72
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n75
        (T0 2124) (T1 23916) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_3_n78
        (T0 2124) (T1 23916) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n79
        (T0 2124) (T1 23916) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n80
        (T0 2104) (T1 23936) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_3_n81
        (T0 1904) (T1 24136) (TX 0)
        (TC 168) (IG 0)
      )
      (npu_inst_pe_1_5_3_n82
        (T0 1894) (T1 24146) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_3_n83
        (T0 1840) (T1 24200) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_3_n84
        (T0 1650) (T1 24390) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_5_3_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_5_3_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_3_n87
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_n88
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_3_n89
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_3_n90
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_3_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_n93
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n94
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_3_n95
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_3_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_3_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_3_n98
        (T0 24146) (T1 1894) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_5_3_n99
        (T0 24200) (T1 1840) (TX 0)
        (TC 340) (IG 0)
      )
      (npu_inst_pe_1_5_3_net3489
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_5_3_net3495
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_1_
        (T0 240) (T1 25800) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_2_
        (T0 452) (T1 25588) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_3_
        (T0 364) (T1 25676) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_4_
        (T0 346) (T1 25694) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_5_
        (T0 344) (T1 25696) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_6_
        (T0 344) (T1 25696) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_3_sub_77_carry_7_
        (T0 344) (T1 25696) (TX 0)
        (TC 266) (IG 0)
      )
      (npu_inst_pe_1_5_4_N65
        (T0 23662) (T1 2378) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_4_N66
        (T0 23896) (T1 2144) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_5_4_N67
        (T0 23708) (T1 2332) (TX 0)
        (TC 324) (IG 0)
      )
      (npu_inst_pe_1_5_4_N68
        (T0 23892) (T1 2148) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_4_N69
        (T0 23968) (T1 2072) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_4_N70
        (T0 23874) (T1 2166) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_4_N71
        (T0 23874) (T1 2166) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_4_N72
        (T0 23874) (T1 2166) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_4_N73
        (T0 23662) (T1 2378) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_4_N74
        (T0 23956) (T1 2084) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_5_4_N75
        (T0 23914) (T1 2126) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_4_N76
        (T0 24170) (T1 1870) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_5_4_N77
        (T0 24296) (T1 1744) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_5_4_N78
        (T0 24210) (T1 1830) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_4_N79
        (T0 24210) (T1 1830) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_4_N80
        (T0 24210) (T1 1830) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_4_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_5_4_N93
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_N94
        (T0 25560) (T1 480) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_1_
        (T0 25926) (T1 114) (TX 0)
        (TC 110) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_2_
        (T0 25840) (T1 200) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_3_
        (T0 25950) (T1 90) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_4_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_5_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_6_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_4_add_79_carry_7_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_data_0_
        (T0 25740) (T1 300) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_data_1_
        (T0 25606) (T1 434) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_1__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_1__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_2__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_4__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_4__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_0__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_2__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_4__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_4__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_reg_v_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n100
        (T0 23676) (T1 2364) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_4_n101
        (T0 24504) (T1 1536) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n103
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n104
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n105
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n106
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n107
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n109
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n110
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n111
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n12
        (T0 300) (T1 25740) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_5_4_n13
        (T0 434) (T1 25606) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_5_4_n14
        (T0 24888) (T1 1152) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_4_n15
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_4_n16
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_4_n17
        (T0 25112) (T1 928) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_4_n18
        (T0 24312) (T1 1728) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_4_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_5_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_4_n20
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_4_n21
        (T0 24792) (T1 1248) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_5_4_n22
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_4_n23
        (T0 25656) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n24
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_4_n25
        (T0 25400) (T1 640) (TX 0)
        (TC 608) (IG 0)
      )
      (npu_inst_pe_1_5_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_4_n28
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_4_n29
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_4_n30
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_4_n31
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_n32
        (T0 24054) (T1 1986) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n33
        (T0 24054) (T1 1986) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n34
        (T0 24054) (T1 1986) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n35
        (T0 24146) (T1 1894) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n36
        (T0 24040) (T1 2000) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n39
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n41
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n43
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n47
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n49
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n51
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n57
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_4_n59
        (T0 1536) (T1 24504) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n61
        (T0 992) (T1 25048) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_4_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n63
        (T0 1408) (T1 24632) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_5_4_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n65
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n66
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_4_n67
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_4_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_4_n70
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_4_n71
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_4_n72
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_4_n75
        (T0 1986) (T1 24054) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_4_n78
        (T0 1986) (T1 24054) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n79
        (T0 1986) (T1 24054) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n80
        (T0 1894) (T1 24146) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_5_4_n81
        (T0 2000) (T1 24040) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_4_n82
        (T0 2224) (T1 23816) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_4_n83
        (T0 2080) (T1 23960) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_5_4_n84
        (T0 2364) (T1 23676) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_4_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_5_4_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_4_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_n88
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n89
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_4_n90
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_4_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_4_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n93
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_4_n94
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_4_n95
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_4_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_4_n98
        (T0 23816) (T1 2224) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_4_n99
        (T0 23960) (T1 2080) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_5_4_net3466
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_5_4_net3472
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_1_
        (T0 186) (T1 25854) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_2_
        (T0 414) (T1 25626) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_3_
        (T0 320) (T1 25720) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_4_
        (T0 292) (T1 25748) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_5_
        (T0 290) (T1 25750) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_6_
        (T0 290) (T1 25750) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_4_sub_77_carry_7_
        (T0 290) (T1 25750) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_5_N65
        (T0 23650) (T1 2390) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_5_N66
        (T0 23488) (T1 2552) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_5_5_N67
        (T0 23456) (T1 2584) (TX 0)
        (TC 346) (IG 0)
      )
      (npu_inst_pe_1_5_5_N68
        (T0 23506) (T1 2534) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_5_5_N69
        (T0 23352) (T1 2688) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_5_5_N70
        (T0 23316) (T1 2724) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_5_N71
        (T0 23316) (T1 2724) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_5_N72
        (T0 23316) (T1 2724) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_5_N73
        (T0 23650) (T1 2390) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_5_N74
        (T0 23490) (T1 2550) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_5_5_N75
        (T0 23704) (T1 2336) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_5_N76
        (T0 23784) (T1 2256) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_5_5_N77
        (T0 23692) (T1 2348) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_5_5_N78
        (T0 23672) (T1 2368) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_N79
        (T0 23672) (T1 2368) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_N80
        (T0 23672) (T1 2368) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_5_5_N93
        (T0 24888) (T1 1152) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_5_N94
        (T0 25432) (T1 608) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_1_
        (T0 25904) (T1 136) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_2_
        (T0 25802) (T1 238) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_3_
        (T0 25918) (T1 122) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_4_
        (T0 25962) (T1 78) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_5_
        (T0 25970) (T1 70) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_6_
        (T0 25970) (T1 70) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_5_add_79_carry_7_
        (T0 25970) (T1 70) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_data_0_
        (T0 25654) (T1 386) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_data_1_
        (T0 25550) (T1 490) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_1__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_2__1_
        (T0 23544) (T1 2496) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_4__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_0__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_0__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_2__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_2__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_4__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_4__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_5__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_reg_v_5__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n100
        (T0 23658) (T1 2382) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_5_n101
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n103
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n105
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n106
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n107
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n109
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n111
        (T0 23864) (T1 2176) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_n112
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n12
        (T0 386) (T1 25654) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_5_5_n13
        (T0 490) (T1 25550) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_5_5_n14
        (T0 24504) (T1 1536) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n15
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_5_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_5_5_n17
        (T0 24824) (T1 1216) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_5_5_n18
        (T0 24024) (T1 2016) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_5_n19
        (T0 24696) (T1 1344) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_5_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_5_n20
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_5_5_n21
        (T0 24568) (T1 1472) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_5_5_n22
        (T0 24984) (T1 1056) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_5_n23
        (T0 25560) (T1 480) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_5_n24
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_5_n25
        (T0 25688) (T1 352) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_5_n28
        (T0 24632) (T1 1408) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_5_n29
        (T0 24920) (T1 1120) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_5_n30
        (T0 25112) (T1 928) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_5_5_n31
        (T0 25048) (T1 992) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_5_5_n32
        (T0 23496) (T1 2544) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n33
        (T0 23496) (T1 2544) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n34
        (T0 23496) (T1 2544) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n35
        (T0 23524) (T1 2516) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_5_5_n36
        (T0 23640) (T1 2400) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_5_n37
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n39
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n41
        (T0 2176) (T1 23864) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n43
        (T0 576) (T1 25464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n45
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n49
        (T0 1600) (T1 24440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n51
        (T0 768) (T1 25272) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n57
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_5_n59
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n61
        (T0 1280) (T1 24760) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_5_n62
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n63
        (T0 1632) (T1 24408) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_5_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n65
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_5_n66
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_5_5_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_5_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n69
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_5_n70
        (T0 2080) (T1 23960) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_5_5_n71
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_5_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_5_n75
        (T0 2544) (T1 23496) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_5_n78
        (T0 2544) (T1 23496) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n79
        (T0 2544) (T1 23496) (TX 0)
        (TC 130) (IG 0)
      )
      (npu_inst_pe_1_5_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n80
        (T0 2516) (T1 23524) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_5_5_n81
        (T0 2400) (T1 23640) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_5_5_n82
        (T0 2446) (T1 23594) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_5_n83
        (T0 2524) (T1 23516) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_5_5_n84
        (T0 2382) (T1 23658) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_5_5_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_5_5_n86
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_5_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_n88
        (T0 24312) (T1 1728) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_5_n89
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_5_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_5_n92
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_n93
        (T0 23544) (T1 2496) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_5_n94
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_5_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_5_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_5_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_5_n98
        (T0 23594) (T1 2446) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_5_n99
        (T0 23516) (T1 2524) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_5_5_net3443
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_5_5_net3449
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_1_
        (T0 250) (T1 25790) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_2_
        (T0 446) (T1 25594) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_3_
        (T0 344) (T1 25696) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_4_
        (T0 294) (T1 25746) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_5_
        (T0 286) (T1 25754) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_6_
        (T0 286) (T1 25754) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_5_sub_77_carry_7_
        (T0 286) (T1 25754) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_6_N65
        (T0 23480) (T1 2560) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_6_N66
        (T0 23670) (T1 2370) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_5_6_N67
        (T0 23388) (T1 2652) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_5_6_N68
        (T0 23118) (T1 2922) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_5_6_N69
        (T0 22990) (T1 3050) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_5_6_N70
        (T0 22764) (T1 3276) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_6_N71
        (T0 22764) (T1 3276) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_6_N72
        (T0 22764) (T1 3276) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_5_6_N73
        (T0 23480) (T1 2560) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_6_N74
        (T0 23704) (T1 2336) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_5_6_N75
        (T0 23568) (T1 2472) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_6_N76
        (T0 23350) (T1 2690) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_5_6_N77
        (T0 23288) (T1 2752) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_5_6_N78
        (T0 23080) (T1 2960) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_N79
        (T0 23080) (T1 2960) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_N80
        (T0 23080) (T1 2960) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_5_6_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_5_6_N93
        (T0 24664) (T1 1376) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_6_N94
        (T0 24216) (T1 1824) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_1_
        (T0 25902) (T1 138) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_2_
        (T0 25782) (T1 258) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_3_
        (T0 25904) (T1 136) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_4_
        (T0 25956) (T1 84) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_5_
        (T0 25964) (T1 76) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_6_
        (T0 25964) (T1 76) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_6_add_79_carry_7_
        (T0 25964) (T1 76) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_data_0_
        (T0 25642) (T1 398) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_data_1_
        (T0 25564) (T1 476) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_0__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_1__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_1__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_4__1_
        (T0 22968) (T1 3072) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_0__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_0__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_2__0_
        (T0 24056) (T1 1984) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_2__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_4__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_4__1_
        (T0 23672) (T1 2368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_5__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_reg_v_5__1_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n100
        (T0 23496) (T1 2544) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_6_n101
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n103
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n105
        (T0 23672) (T1 2368) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n106
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n107
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n108
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n109
        (T0 24056) (T1 1984) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n111
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n112
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n12
        (T0 398) (T1 25642) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_5_6_n13
        (T0 476) (T1 25564) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_5_6_n14
        (T0 24696) (T1 1344) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_5_6_n15
        (T0 24984) (T1 1056) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_6_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_5_6_n17
        (T0 24728) (T1 1312) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_5_6_n18
        (T0 24120) (T1 1920) (TX 0)
        (TC 1472) (IG 0)
      )
      (npu_inst_pe_1_5_6_n19
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_5_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_6_n20
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_5_6_n21
        (T0 24728) (T1 1312) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_5_6_n22
        (T0 23576) (T1 2464) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_5_6_n23
        (T0 24440) (T1 1600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_6_n24
        (T0 24632) (T1 1408) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_5_6_n25
        (T0 24568) (T1 1472) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_5_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_6_n28
        (T0 24504) (T1 1536) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_5_6_n29
        (T0 24728) (T1 1312) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_6_n30
        (T0 25016) (T1 1024) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_5_6_n31
        (T0 24920) (T1 1120) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_6_n32
        (T0 22916) (T1 3124) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_6_n33
        (T0 22916) (T1 3124) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_6_n34
        (T0 22916) (T1 3124) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_6_n35
        (T0 23132) (T1 2908) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_6_n36
        (T0 23230) (T1 2810) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_6_n37
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n39
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n41
        (T0 1728) (T1 24312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n43
        (T0 2368) (T1 23672) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n45
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n49
        (T0 1984) (T1 24056) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n51
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n53
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_5_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n57
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_6_n59
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n61
        (T0 1280) (T1 24760) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_5_6_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n63
        (T0 1472) (T1 24568) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_6_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_n65
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_6_n66
        (T0 2560) (T1 23480) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_5_6_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_6_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_6_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_6_n71
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_5_6_n72
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_5_6_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n74
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_n75
        (T0 3124) (T1 22916) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_6_n78
        (T0 3124) (T1 22916) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_6_n79
        (T0 3124) (T1 22916) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_5_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n80
        (T0 2908) (T1 23132) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_5_6_n81
        (T0 2810) (T1 23230) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_5_6_n82
        (T0 2576) (T1 23464) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_5_6_n83
        (T0 2338) (T1 23702) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_5_6_n84
        (T0 2544) (T1 23496) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_5_6_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_5_6_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_6_n88
        (T0 24504) (T1 1536) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n89
        (T0 22968) (T1 3072) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_6_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_6_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n94
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_n95
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_6_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_6_n97
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_6_n98
        (T0 23464) (T1 2576) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_5_6_n99
        (T0 23702) (T1 2338) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_5_6_net3420
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_5_6_net3426
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_1_
        (T0 260) (T1 25780) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_2_
        (T0 434) (T1 25606) (TX 0)
        (TC 402) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_3_
        (T0 300) (T1 25740) (TX 0)
        (TC 268) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_4_
        (T0 250) (T1 25790) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_5_
        (T0 240) (T1 25800) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_6_
        (T0 240) (T1 25800) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_6_sub_77_carry_7_
        (T0 240) (T1 25800) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_5_7_N65
        (T0 23200) (T1 2840) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_7_N66
        (T0 23102) (T1 2938) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_5_7_N67
        (T0 23340) (T1 2700) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_5_7_N68
        (T0 23302) (T1 2738) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_5_7_N69
        (T0 23302) (T1 2738) (TX 0)
        (TC 234) (IG 0)
      )
      (npu_inst_pe_1_5_7_N70
        (T0 23374) (T1 2666) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_7_N71
        (T0 23374) (T1 2666) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_7_N72
        (T0 23374) (T1 2666) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_7_N73
        (T0 23200) (T1 2840) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_7_N74
        (T0 23076) (T1 2964) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_5_7_N75
        (T0 23498) (T1 2542) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_5_7_N76
        (T0 23528) (T1 2512) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_5_7_N77
        (T0 23598) (T1 2442) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_5_7_N78
        (T0 23682) (T1 2358) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_7_N79
        (T0 23682) (T1 2358) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_7_N80
        (T0 23682) (T1 2358) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_5_7_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_5_7_N93
        (T0 24344) (T1 1696) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_5_7_N94
        (T0 23832) (T1 2208) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_1_
        (T0 25884) (T1 156) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_2_
        (T0 25774) (T1 266) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_3_
        (T0 25906) (T1 134) (TX 0)
        (TC 126) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_4_
        (T0 25964) (T1 76) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_5_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_6_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_add_79_carry_7_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_data_0_
        (T0 25650) (T1 390) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_data_1_
        (T0 25552) (T1 488) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_1__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_1__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_2__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_4__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_4__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_1__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_2__1_
        (T0 22136) (T1 3904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_4__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_4__1_
        (T0 22712) (T1 3328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n100
        (T0 23222) (T1 2818) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_7_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n102
        (T0 24312) (T1 1728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n103
        (T0 22136) (T1 3904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n105
        (T0 22712) (T1 3328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n108
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n109
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n111
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n12
        (T0 390) (T1 25650) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_7_n13
        (T0 488) (T1 25552) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_5_7_n14
        (T0 24984) (T1 1056) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_5_7_n15
        (T0 25176) (T1 864) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_5_7_n16
        (T0 24408) (T1 1632) (TX 0)
        (TC 1600) (IG 0)
      )
      (npu_inst_pe_1_5_7_n17
        (T0 24664) (T1 1376) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_5_7_n18
        (T0 23864) (T1 2176) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_5_7_n19
        (T0 24888) (T1 1152) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_5_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_5_7_n20
        (T0 24312) (T1 1728) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_5_7_n21
        (T0 24504) (T1 1536) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_5_7_n22
        (T0 23096) (T1 2944) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_5_7_n23
        (T0 23864) (T1 2176) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_5_7_n24
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_5_7_n25
        (T0 24056) (T1 1984) (TX 0)
        (TC 1952) (IG 0)
      )
      (npu_inst_pe_1_5_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_5_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_5_7_n28
        (T0 23384) (T1 2656) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_5_7_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_5_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_7_n30
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_7_n31
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_5_7_n32
        (T0 23538) (T1 2502) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_5_7_n33
        (T0 23538) (T1 2502) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_5_7_n34
        (T0 23538) (T1 2502) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_5_7_n35
        (T0 23458) (T1 2582) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_7_n36
        (T0 23438) (T1 2602) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_7_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_5_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n41
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n43
        (T0 3328) (T1 22712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n51
        (T0 3904) (T1 22136) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n53
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n55
        (T0 1728) (T1 24312) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_5_7_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n61
        (T0 1184) (T1 24856) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_5_7_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_n63
        (T0 1600) (T1 24440) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_5_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n65
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n66
        (T0 3136) (T1 22904) (TX 0)
        (TC 576) (IG 0)
      )
      (npu_inst_pe_1_5_7_n67
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n69
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_5_7_n70
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_7_n71
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_5_7_n72
        (T0 2496) (T1 23544) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_5_7_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_7_n75
        (T0 2502) (T1 23538) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_5_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_5_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_5_7_n78
        (T0 2502) (T1 23538) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_5_7_n79
        (T0 2502) (T1 23538) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_5_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n80
        (T0 2582) (T1 23458) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_5_7_n81
        (T0 2602) (T1 23438) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_5_7_n82
        (T0 2634) (T1 23406) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_7_n83
        (T0 2918) (T1 23122) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_5_7_n84
        (T0 2818) (T1 23222) (TX 0)
        (TC 264) (IG 0)
      )
      (npu_inst_pe_1_5_7_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_5_7_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_5_7_n88
        (T0 25080) (T1 960) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n89
        (T0 22328) (T1 3712) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_5_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_5_7_n90
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_5_7_n92
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_5_7_n93
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_7_n94
        (T0 23928) (T1 2112) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_n95
        (T0 23096) (T1 2944) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_5_7_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_5_7_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_5_7_n98
        (T0 23406) (T1 2634) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_7_n99
        (T0 23122) (T1 2918) (TX 0)
        (TC 372) (IG 0)
      )
      (npu_inst_pe_1_5_7_net3397
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_5_7_net3403
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_1_
        (T0 234) (T1 25806) (TX 0)
        (TC 220) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_2_
        (T0 404) (T1 25636) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_3_
        (T0 280) (T1 25760) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_4_
        (T0 244) (T1 25796) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_5_
        (T0 236) (T1 25804) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_6_
        (T0 236) (T1 25804) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_5_7_sub_77_carry_7_
        (T0 236) (T1 25804) (TX 0)
        (TC 216) (IG 0)
      )
      (npu_inst_pe_1_6_0_N65
        (T0 23096) (T1 2926) (TX 18)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_6_0_N66
        (T0 22788) (T1 3234) (TX 18)
        (TC 342) (IG 1)
      )
      (npu_inst_pe_1_6_0_N67
        (T0 22854) (T1 3168) (TX 18)
        (TC 328) (IG 1)
      )
      (npu_inst_pe_1_6_0_N68
        (T0 22120) (T1 3902) (TX 18)
        (TC 272) (IG 1)
      )
      (npu_inst_pe_1_6_0_N69
        (T0 22420) (T1 3602) (TX 18)
        (TC 252) (IG 1)
      )
      (npu_inst_pe_1_6_0_N70
        (T0 22556) (T1 3466) (TX 18)
        (TC 250) (IG 1)
      )
      (npu_inst_pe_1_6_0_N71
        (T0 22556) (T1 3466) (TX 18)
        (TC 250) (IG 1)
      )
      (npu_inst_pe_1_6_0_N72
        (T0 22556) (T1 3466) (TX 18)
        (TC 250) (IG 1)
      )
      (npu_inst_pe_1_6_0_N73
        (T0 23096) (T1 2926) (TX 18)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_6_0_N74
        (T0 22816) (T1 3206) (TX 18)
        (TC 262) (IG 1)
      )
      (npu_inst_pe_1_6_0_N75
        (T0 23216) (T1 2822) (TX 2)
        (TC 122) (IG 1)
      )
      (npu_inst_pe_1_6_0_N76
        (T0 22542) (T1 3498) (TX 0)
        (TC 76) (IG 0)
      )
      (npu_inst_pe_1_6_0_N77
        (T0 22856) (T1 3184) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_6_0_N78
        (T0 22998) (T1 3042) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_0_N79
        (T0 22998) (T1 3042) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_0_N80
        (T0 22998) (T1 3042) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_6_0_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_6_0_N93
        (T0 24344) (T1 1696) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_6_0_N94
        (T0 24120) (T1 1920) (TX 0)
        (TC 1856) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_1_
        (T0 25966) (T1 74) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_2_
        (T0 25924) (T1 114) (TX 2)
        (TC 114) (IG 1)
      )
      (npu_inst_pe_1_6_0_add_79_carry_3_
        (T0 25984) (T1 56) (TX 0)
        (TC 56) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_4_
        (T0 25996) (T1 44) (TX 0)
        (TC 44) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_5_
        (T0 26000) (T1 40) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_6_
        (T0 26000) (T1 40) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_add_79_carry_7_
        (T0 26000) (T1 40) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_data_0_
        (T0 25610) (T1 412) (TX 18)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_6_0_int_data_1_
        (T0 25676) (T1 346) (TX 18)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_0__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_0__1_
        (T0 25400) (T1 640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_1__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_2__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_3__0_
        (T0 25407) (T1 633) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_4__0_
        (T0 24193) (T1 1847) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_4__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_5__0_
        (T0 25208) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_h_5__1_
        (T0 25400) (T1 640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_0__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_1__0_
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_1__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_2__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_4__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_4__1_
        (T0 21048) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n100
        (T0 23198) (T1 2840) (TX 2)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_6_0_n101
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n102
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n103
        (T0 23352) (T1 2688) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n105
        (T0 21048) (T1 4992) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n107
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n108
        (T0 23288) (T1 2752) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n109
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n111
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n12
        (T0 412) (T1 25610) (TX 18)
        (TC 296) (IG 1)
      )
      (npu_inst_pe_1_6_0_n13
        (T0 346) (T1 25676) (TX 18)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_6_0_n14
        (T0 24669) (T1 1371) (TX 0)
        (TC 891) (IG 0)
      )
      (npu_inst_pe_1_6_0_n15
        (T0 25084) (T1 956) (TX 0)
        (TC 732) (IG 0)
      )
      (npu_inst_pe_1_6_0_n16
        (T0 24536) (T1 1504) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_0_n17
        (T0 24634) (T1 1406) (TX 0)
        (TC 1054) (IG 0)
      )
      (npu_inst_pe_1_6_0_n18
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_0_n19
        (T0 25112) (T1 928) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_6_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_0_n20
        (T0 24728) (T1 1312) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_6_0_n21
        (T0 24856) (T1 1184) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_6_0_n22
        (T0 23544) (T1 2496) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_6_0_n23
        (T0 24600) (T1 1440) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_6_0_n24
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_6_0_n25
        (T0 24344) (T1 1696) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_6_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_0_n28
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_6_0_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_6_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_0_n30
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_6_0_n31
        (T0 24312) (T1 1728) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_6_0_n32
        (T0 22818) (T1 3220) (TX 2)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_6_0_n33
        (T0 22818) (T1 3220) (TX 2)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_6_0_n34
        (T0 22818) (T1 3220) (TX 2)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_6_0_n35
        (T0 22680) (T1 3358) (TX 2)
        (TC 156) (IG 1)
      )
      (npu_inst_pe_1_6_0_n36
        (T0 22370) (T1 3668) (TX 2)
        (TC 166) (IG 1)
      )
      (npu_inst_pe_1_6_0_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n41
        (T0 1600) (T1 24440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n43
        (T0 4992) (T1 21048) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n51
        (T0 2688) (T1 23352) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n53
        (T0 2752) (T1 23288) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n55
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n57
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_0_n59
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_0_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n61
        (T0 1344) (T1 24696) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_6_0_n62
        (T0 736) (T1 25304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n63
        (T0 896) (T1 25144) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_6_0_n64
        (T0 576) (T1 25464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n65
        (T0 1593) (T1 24447) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_6_0_n66
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_0_n67
        (T0 539) (T1 25501) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_6_0_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n69
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_0_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_0_n70
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_n71
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_0_n72
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_0_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_n74
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n75
        (T0 3220) (T1 22818) (TX 2)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_6_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_0_n78
        (T0 3220) (T1 22818) (TX 2)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_6_0_n79
        (T0 3220) (T1 22818) (TX 2)
        (TC 154) (IG 1)
      )
      (npu_inst_pe_1_6_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n80
        (T0 3358) (T1 22680) (TX 2)
        (TC 156) (IG 1)
      )
      (npu_inst_pe_1_6_0_n81
        (T0 3668) (T1 22370) (TX 2)
        (TC 166) (IG 1)
      )
      (npu_inst_pe_1_6_0_n82
        (T0 2958) (T1 23080) (TX 2)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_6_0_n83
        (T0 3182) (T1 22856) (TX 2)
        (TC 270) (IG 1)
      )
      (npu_inst_pe_1_6_0_n84
        (T0 2840) (T1 23198) (TX 2)
        (TC 246) (IG 1)
      )
      (npu_inst_pe_1_6_0_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_6_0_n86
        (T0 25208) (T1 832) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_0_n87
        (T0 25400) (T1 640) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n88
        (T0 24191) (T1 1849) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_6_0_n89
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_0_n90
        (T0 25405) (T1 635) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_6_0_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n92
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_n93
        (T0 24824) (T1 1216) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_n94
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_0_n95
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_0_n96
        (T0 25016) (T1 1024) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_0_n97
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_0_n98
        (T0 23080) (T1 2958) (TX 2)
        (TC 198) (IG 1)
      )
      (npu_inst_pe_1_6_0_n99
        (T0 22856) (T1 3182) (TX 2)
        (TC 270) (IG 1)
      )
      (npu_inst_pe_1_6_0_net3374
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_6_0_net3380
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_0_o_data_h_0_
        (T0 24700) (T1 1340) (TX 0)
        (TC 894) (IG 0)
      )
      (npu_inst_pe_1_6_0_o_data_h_1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_1_
        (T0 338) (T1 25684) (TX 18)
        (TC 242) (IG 1)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_2_
        (T0 452) (T1 25570) (TX 18)
        (TC 310) (IG 1)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_3_
        (T0 400) (T1 25622) (TX 18)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_4_
        (T0 386) (T1 25636) (TX 18)
        (TC 252) (IG 1)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_5_
        (T0 384) (T1 25638) (TX 18)
        (TC 250) (IG 1)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_6_
        (T0 384) (T1 25638) (TX 18)
        (TC 250) (IG 1)
      )
      (npu_inst_pe_1_6_0_sub_77_carry_7_
        (T0 384) (T1 25638) (TX 18)
        (TC 250) (IG 1)
      )
      (npu_inst_pe_1_6_1_N65
        (T0 22128) (T1 3894) (TX 18)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_6_1_N66
        (T0 22430) (T1 3592) (TX 18)
        (TC 366) (IG 1)
      )
      (npu_inst_pe_1_6_1_N67
        (T0 22184) (T1 3838) (TX 18)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_1_N68
        (T0 22478) (T1 3548) (TX 14)
        (TC 316) (IG 1)
      )
      (npu_inst_pe_1_6_1_N69
        (T0 22474) (T1 3552) (TX 14)
        (TC 308) (IG 1)
      )
      (npu_inst_pe_1_6_1_N70
        (T0 22474) (T1 3552) (TX 14)
        (TC 308) (IG 1)
      )
      (npu_inst_pe_1_6_1_N71
        (T0 22474) (T1 3552) (TX 14)
        (TC 308) (IG 1)
      )
      (npu_inst_pe_1_6_1_N72
        (T0 22474) (T1 3552) (TX 14)
        (TC 308) (IG 1)
      )
      (npu_inst_pe_1_6_1_N73
        (T0 22128) (T1 3894) (TX 18)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_6_1_N74
        (T0 22670) (T1 3370) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_1_N75
        (T0 22626) (T1 3414) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_1_N76
        (T0 22998) (T1 3042) (TX 0)
        (TC 102) (IG 0)
      )
      (npu_inst_pe_1_6_1_N77
        (T0 23004) (T1 3036) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_N78
        (T0 23004) (T1 3036) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_N79
        (T0 23004) (T1 3036) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_N80
        (T0 23004) (T1 3036) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_6_1_N93
        (T0 25208) (T1 832) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_1_N94
        (T0 24856) (T1 1184) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_1_
        (T0 25952) (T1 88) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_2_
        (T0 25900) (T1 140) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_3_
        (T0 25962) (T1 78) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_4_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_5_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_6_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_add_79_carry_7_
        (T0 25968) (T1 72) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_data_0_
        (T0 25612) (T1 410) (TX 18)
        (TC 298) (IG 1)
      )
      (npu_inst_pe_1_6_1_int_data_1_
        (T0 25732) (T1 308) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_0__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_0__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_1__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_2__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_2__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_3__0_
        (T0 25215) (T1 825) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_4__0_
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_4__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_5__0_
        (T0 25208) (T1 832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_1__0_
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_1__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_2__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_4__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n100
        (T0 22232) (T1 3806) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_6_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n102
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n103
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n105
        (T0 23160) (T1 2880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n106
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n108
        (T0 22328) (T1 3712) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n109
        (T0 24888) (T1 1152) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n111
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n12
        (T0 410) (T1 25612) (TX 18)
        (TC 298) (IG 1)
      )
      (npu_inst_pe_1_6_1_n13
        (T0 308) (T1 25732) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_1_n14
        (T0 24632) (T1 1408) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_6_1_n15
        (T0 25180) (T1 860) (TX 0)
        (TC 668) (IG 0)
      )
      (npu_inst_pe_1_6_1_n16
        (T0 24824) (T1 1216) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_1_n17
        (T0 24858) (T1 1182) (TX 0)
        (TC 862) (IG 0)
      )
      (npu_inst_pe_1_6_1_n18
        (T0 24728) (T1 1312) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_6_1_n19
        (T0 24920) (T1 1120) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_6_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_1_n20
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_6_1_n21
        (T0 25176) (T1 864) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_6_1_n22
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_6_1_n23
        (T0 25656) (T1 384) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n24
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_6_1_n25
        (T0 24760) (T1 1280) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_1_n28
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n29
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_6_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_1_n30
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_6_1_n31
        (T0 24664) (T1 1376) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_6_1_n32
        (T0 22786) (T1 3252) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n33
        (T0 22786) (T1 3252) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n34
        (T0 22786) (T1 3252) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n35
        (T0 22786) (T1 3252) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n36
        (T0 22786) (T1 3252) (TX 2)
        (TC 192) (IG 1)
      )
      (npu_inst_pe_1_6_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n41
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n43
        (T0 2880) (T1 23160) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n49
        (T0 1152) (T1 24888) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n51
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n53
        (T0 3712) (T1 22328) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n55
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n61
        (T0 992) (T1 25048) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_6_1_n62
        (T0 736) (T1 25304) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n63
        (T0 928) (T1 25112) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_6_1_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n65
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_1_n66
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n67
        (T0 699) (T1 25341) (TX 0)
        (TC 127) (IG 0)
      )
      (npu_inst_pe_1_6_1_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n69
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_1_n70
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_1_n71
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n72
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n74
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n75
        (T0 3252) (T1 22786) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_1_n78
        (T0 3252) (T1 22786) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n79
        (T0 3252) (T1 22786) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n80
        (T0 3252) (T1 22786) (TX 2)
        (TC 188) (IG 1)
      )
      (npu_inst_pe_1_6_1_n81
        (T0 3252) (T1 22786) (TX 2)
        (TC 192) (IG 1)
      )
      (npu_inst_pe_1_6_1_n82
        (T0 3596) (T1 22442) (TX 2)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_6_1_n83
        (T0 3434) (T1 22604) (TX 2)
        (TC 306) (IG 1)
      )
      (npu_inst_pe_1_6_1_n84
        (T0 3806) (T1 22232) (TX 2)
        (TC 266) (IG 1)
      )
      (npu_inst_pe_1_6_1_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_6_1_n86
        (T0 25208) (T1 832) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n88
        (T0 24056) (T1 1984) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_1_n89
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_1_n90
        (T0 25213) (T1 827) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_6_1_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n92
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n93
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n94
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n95
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_1_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_1_n97
        (T0 25464) (T1 576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_1_n98
        (T0 22442) (T1 3596) (TX 2)
        (TC 234) (IG 1)
      )
      (npu_inst_pe_1_6_1_n99
        (T0 22604) (T1 3434) (TX 2)
        (TC 306) (IG 1)
      )
      (npu_inst_pe_1_6_1_net3351
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_6_1_net3357
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_1_
        (T0 322) (T1 25700) (TX 18)
        (TC 236) (IG 1)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_2_
        (T0 484) (T1 25538) (TX 18)
        (TC 350) (IG 1)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_3_
        (T0 448) (T1 25578) (TX 14)
        (TC 314) (IG 1)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_4_
        (T0 444) (T1 25582) (TX 14)
        (TC 310) (IG 1)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_5_
        (T0 444) (T1 25582) (TX 14)
        (TC 310) (IG 1)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_6_
        (T0 444) (T1 25582) (TX 14)
        (TC 310) (IG 1)
      )
      (npu_inst_pe_1_6_1_sub_77_carry_7_
        (T0 444) (T1 25582) (TX 14)
        (TC 310) (IG 1)
      )
      (npu_inst_pe_1_6_2_N65
        (T0 24804) (T1 1236) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_2_N66
        (T0 24412) (T1 1628) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_6_2_N67
        (T0 24320) (T1 1720) (TX 0)
        (TC 460) (IG 0)
      )
      (npu_inst_pe_1_6_2_N68
        (T0 24354) (T1 1686) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_6_2_N69
        (T0 24088) (T1 1952) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_6_2_N70
        (T0 24070) (T1 1970) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_6_2_N71
        (T0 24070) (T1 1970) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_6_2_N72
        (T0 24070) (T1 1970) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_6_2_N73
        (T0 24804) (T1 1236) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_2_N74
        (T0 24590) (T1 1450) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_6_2_N75
        (T0 24782) (T1 1258) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_2_N76
        (T0 24880) (T1 1160) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_2_N77
        (T0 24640) (T1 1400) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_6_2_N78
        (T0 24624) (T1 1416) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_2_N79
        (T0 24624) (T1 1416) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_2_N80
        (T0 24624) (T1 1416) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_2_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_6_2_N93
        (T0 24984) (T1 1056) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_2_N94
        (T0 25336) (T1 704) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_1_
        (T0 25966) (T1 74) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_2_
        (T0 25914) (T1 126) (TX 0)
        (TC 118) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_3_
        (T0 25972) (T1 68) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_4_
        (T0 25984) (T1 56) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_5_
        (T0 25984) (T1 56) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_6_
        (T0 25984) (T1 56) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_add_79_carry_7_
        (T0 25984) (T1 56) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_data_0_
        (T0 25582) (T1 458) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_data_1_
        (T0 25648) (T1 392) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_1__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_1__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_3__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_4__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_4__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_1__0_
        (T0 22200) (T1 3840) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_1__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_2__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_2__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_4__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_5__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_reg_v_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n100
        (T0 24818) (T1 1222) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_2_n101
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n102
        (T0 23352) (T1 2688) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n105
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n108
        (T0 22200) (T1 3840) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n109
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n110
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n111
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_n112
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n12
        (T0 458) (T1 25582) (TX 0)
        (TC 400) (IG 0)
      )
      (npu_inst_pe_1_6_2_n13
        (T0 392) (T1 25648) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_6_2_n14
        (T0 24312) (T1 1728) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_6_2_n15
        (T0 24792) (T1 1248) (TX 0)
        (TC 896) (IG 0)
      )
      (npu_inst_pe_1_6_2_n16
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_6_2_n17
        (T0 24920) (T1 1120) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n18
        (T0 24344) (T1 1696) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_6_2_n19
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_2_n20
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_2_n21
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_2_n22
        (T0 25656) (T1 384) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_6_2_n23
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n24
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_6_2_n25
        (T0 24952) (T1 1088) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_6_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_2_n28
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_6_2_n29
        (T0 25656) (T1 384) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_2_n30
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_6_2_n31
        (T0 24632) (T1 1408) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_2_n32
        (T0 24350) (T1 1690) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_n33
        (T0 24350) (T1 1690) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_n34
        (T0 24350) (T1 1690) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_n35
        (T0 24366) (T1 1674) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_6_2_n36
        (T0 24618) (T1 1422) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_2_n37
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n39
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n41
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n43
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n45
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n49
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n51
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n53
        (T0 3840) (T1 22200) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n55
        (T0 2688) (T1 23352) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_2_n59
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n61
        (T0 1344) (T1 24696) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n63
        (T0 1216) (T1 24824) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_6_2_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n65
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_6_2_n66
        (T0 1536) (T1 24504) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_2_n67
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n68
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n69
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_2_n70
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_2_n71
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n72
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_2_n75
        (T0 1690) (T1 24350) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_2_n78
        (T0 1690) (T1 24350) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_n79
        (T0 1690) (T1 24350) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n80
        (T0 1674) (T1 24366) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_6_2_n81
        (T0 1422) (T1 24618) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_2_n82
        (T0 1488) (T1 24552) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_6_2_n83
        (T0 1504) (T1 24536) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_6_2_n84
        (T0 1222) (T1 24818) (TX 0)
        (TC 348) (IG 0)
      )
      (npu_inst_pe_1_6_2_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_6_2_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n88
        (T0 23736) (T1 2304) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_2_n89
        (T0 24248) (T1 1792) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_2_n90
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_n91
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_2_n92
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_2_n93
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n94
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_n95
        (T0 24632) (T1 1408) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_2_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_2_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_2_n98
        (T0 24552) (T1 1488) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_6_2_n99
        (T0 24536) (T1 1504) (TX 0)
        (TC 364) (IG 0)
      )
      (npu_inst_pe_1_6_2_net3328
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_6_2_net3334
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_1_
        (T0 384) (T1 25656) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_2_
        (T0 584) (T1 25456) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_3_
        (T0 518) (T1 25522) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_4_
        (T0 500) (T1 25540) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_5_
        (T0 498) (T1 25542) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_6_
        (T0 498) (T1 25542) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_6_2_sub_77_carry_7_
        (T0 498) (T1 25542) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_6_3_N65
        (T0 22932) (T1 3108) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_3_N66
        (T0 23606) (T1 2434) (TX 0)
        (TC 456) (IG 0)
      )
      (npu_inst_pe_1_6_3_N67
        (T0 23410) (T1 2630) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_6_3_N68
        (T0 23526) (T1 2514) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_3_N69
        (T0 23280) (T1 2760) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_6_3_N70
        (T0 23264) (T1 2776) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_3_N71
        (T0 23264) (T1 2776) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_3_N72
        (T0 23264) (T1 2776) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_6_3_N73
        (T0 22932) (T1 3108) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_3_N74
        (T0 23726) (T1 2314) (TX 0)
        (TC 378) (IG 0)
      )
      (npu_inst_pe_1_6_3_N75
        (T0 23806) (T1 2234) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_N76
        (T0 23910) (T1 2130) (TX 0)
        (TC 144) (IG 0)
      )
      (npu_inst_pe_1_6_3_N77
        (T0 23752) (T1 2288) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_3_N78
        (T0 23740) (T1 2300) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_N79
        (T0 23740) (T1 2300) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_N80
        (T0 23740) (T1 2300) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_6_3_N93
        (T0 25208) (T1 832) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_6_3_N94
        (T0 25528) (T1 512) (TX 0)
        (TC 416) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_1_
        (T0 25904) (T1 136) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_2_
        (T0 25826) (T1 214) (TX 0)
        (TC 198) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_3_
        (T0 25906) (T1 134) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_4_
        (T0 25950) (T1 90) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_5_
        (T0 25950) (T1 90) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_6_
        (T0 25950) (T1 90) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_3_add_79_carry_7_
        (T0 25950) (T1 90) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_data_0_
        (T0 25576) (T1 464) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_data_1_
        (T0 25576) (T1 464) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_0__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_1__0_
        (T0 25016) (T1 1024) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_1__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_2__0_
        (T0 24108) (T1 1932) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_3__0_
        (T0 25452) (T1 588) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_3__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_4__0_
        (T0 23276) (T1 2764) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_4__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_0__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_0__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_1__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_2__0_
        (T0 24433) (T1 1607) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_2__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_3__0_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_3__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_4__0_
        (T0 24245) (T1 1795) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_4__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_reg_v_5__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n100
        (T0 22950) (T1 3090) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_3_n101
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n102
        (T0 24312) (T1 1728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n103
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n104
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n105
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n107
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n108
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n109
        (T0 24431) (T1 1609) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n110
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_3_n111
        (T0 24243) (T1 1797) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_6_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n12
        (T0 464) (T1 25576) (TX 0)
        (TC 424) (IG 0)
      )
      (npu_inst_pe_1_6_3_n13
        (T0 464) (T1 25576) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_6_3_n14
        (T0 23858) (T1 2182) (TX 0)
        (TC 1382) (IG 0)
      )
      (npu_inst_pe_1_6_3_n15
        (T0 24780) (T1 1260) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_6_3_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_3_n17
        (T0 24852) (T1 1188) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_pe_1_6_3_n18
        (T0 24312) (T1 1728) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_6_3_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_6_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_3_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_3_n21
        (T0 24728) (T1 1312) (TX 0)
        (TC 1280) (IG 0)
      )
      (npu_inst_pe_1_6_3_n22
        (T0 25752) (T1 288) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_n23
        (T0 25752) (T1 288) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_n24
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_3_n25
        (T0 25304) (T1 736) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_6_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_3_n28
        (T0 25111) (T1 929) (TX 0)
        (TC 865) (IG 0)
      )
      (npu_inst_pe_1_6_3_n29
        (T0 24627) (T1 1413) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_6_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_3_n30
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_3_n31
        (T0 25400) (T1 640) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_6_3_n32
        (T0 23512) (T1 2528) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n33
        (T0 23512) (T1 2528) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n34
        (T0 23512) (T1 2528) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n35
        (T0 23524) (T1 2516) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_6_3_n36
        (T0 23722) (T1 2318) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_6_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n39
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n41
        (T0 1797) (T1 24243) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_6_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n43
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n45
        (T0 1223) (T1 24817) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n47
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n49
        (T0 1609) (T1 24431) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n51
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n53
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n55
        (T0 1728) (T1 24312) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n57
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_3_n59
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n61
        (T0 1446) (T1 24594) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_pe_1_6_3_n62
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n63
        (T0 1440) (T1 24600) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_6_3_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n65
        (T0 2346) (T1 23694) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_6_3_n66
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_3_n67
        (T0 490) (T1 25550) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_3_n68
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_n69
        (T0 1610) (T1 24430) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_6_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_3_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_3_n71
        (T0 896) (T1 25144) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_n72
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n73
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_3_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n75
        (T0 2528) (T1 23512) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_3_n78
        (T0 2528) (T1 23512) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n79
        (T0 2528) (T1 23512) (TX 0)
        (TC 188) (IG 0)
      )
      (npu_inst_pe_1_6_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n80
        (T0 2516) (T1 23524) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_6_3_n81
        (T0 2318) (T1 23722) (TX 0)
        (TC 218) (IG 0)
      )
      (npu_inst_pe_1_6_3_n82
        (T0 2414) (T1 23626) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_3_n83
        (T0 2344) (T1 23696) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_6_3_n84
        (T0 3090) (T1 22950) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_3_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_6_3_n86
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_3_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_3_n88
        (T0 23276) (T1 2764) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_3_n89
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_3_n90
        (T0 25452) (T1 588) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_3_n91
        (T0 25464) (T1 576) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_n92
        (T0 24108) (T1 1932) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_3_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_n94
        (T0 25016) (T1 1024) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_n95
        (T0 24440) (T1 1600) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_3_n96
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_3_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_3_n98
        (T0 23626) (T1 2414) (TX 0)
        (TC 272) (IG 0)
      )
      (npu_inst_pe_1_6_3_n99
        (T0 23696) (T1 2344) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_6_3_net3305
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_6_3_net3311
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_1_
        (T0 328) (T1 25712) (TX 0)
        (TC 314) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_2_
        (T0 542) (T1 25498) (TX 0)
        (TC 454) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_3_
        (T0 442) (T1 25598) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_4_
        (T0 390) (T1 25650) (TX 0)
        (TC 316) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_5_
        (T0 386) (T1 25654) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_6_
        (T0 386) (T1 25654) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_3_sub_77_carry_7_
        (T0 386) (T1 25654) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_4_N65
        (T0 23718) (T1 2322) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_N66
        (T0 23134) (T1 2906) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_6_4_N67
        (T0 23234) (T1 2806) (TX 0)
        (TC 380) (IG 0)
      )
      (npu_inst_pe_1_6_4_N68
        (T0 23076) (T1 2964) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_N69
        (T0 23288) (T1 2752) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_6_4_N70
        (T0 23184) (T1 2856) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_6_4_N71
        (T0 23184) (T1 2856) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_6_4_N72
        (T0 23184) (T1 2856) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_6_4_N73
        (T0 23718) (T1 2322) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_N74
        (T0 23232) (T1 2808) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_6_4_N75
        (T0 23476) (T1 2564) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_4_N76
        (T0 23372) (T1 2668) (TX 0)
        (TC 172) (IG 0)
      )
      (npu_inst_pe_1_6_4_N77
        (T0 23658) (T1 2382) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_4_N78
        (T0 23564) (T1 2476) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_4_N79
        (T0 23564) (T1 2476) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_4_N80
        (T0 23564) (T1 2476) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_4_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_6_4_N93
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_6_4_N94
        (T0 25560) (T1 480) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_1_
        (T0 25886) (T1 154) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_2_
        (T0 25772) (T1 268) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_3_
        (T0 25888) (T1 152) (TX 0)
        (TC 150) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_4_
        (T0 25940) (T1 100) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_5_
        (T0 25948) (T1 92) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_6_
        (T0 25948) (T1 92) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_4_add_79_carry_7_
        (T0 25948) (T1 92) (TX 0)
        (TC 90) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_data_0_
        (T0 25614) (T1 426) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_data_1_
        (T0 25576) (T1 464) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_0__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_1__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_1__1_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_2__0_
        (T0 24300) (T1 1740) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_2__1_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_3__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_3__1_
        (T0 25644) (T1 396) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_4__0_
        (T0 23916) (T1 2124) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_4__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_h_5__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_0__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_0__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_2__0_
        (T0 24625) (T1 1415) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_2__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_3__1_
        (T0 24627) (T1 1413) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_4__0_
        (T0 24437) (T1 1603) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_4__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_reg_v_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n100
        (T0 25464) (T1 576) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n102
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n103
        (T0 24625) (T1 1415) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_4_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n105
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n107
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n108
        (T0 24623) (T1 1417) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_6_4_n109
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n11
        (T0 426) (T1 25614) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_6_4_n110
        (T0 24435) (T1 1605) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_4_n111
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n112
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n12
        (T0 464) (T1 25576) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_4_n13
        (T0 24306) (T1 1734) (TX 0)
        (TC 1190) (IG 0)
      )
      (npu_inst_pe_1_6_4_n14
        (T0 24978) (T1 1062) (TX 0)
        (TC 1062) (IG 0)
      )
      (npu_inst_pe_1_6_4_n15
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_4_n16
        (T0 24854) (T1 1186) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_pe_1_6_4_n17
        (T0 24120) (T1 1920) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_6_4_n18
        (T0 24786) (T1 1254) (TX 0)
        (TC 1092) (IG 0)
      )
      (npu_inst_pe_1_6_4_n19
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_6_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_4_n20
        (T0 24662) (T1 1378) (TX 0)
        (TC 1346) (IG 0)
      )
      (npu_inst_pe_1_6_4_n21
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_4_n22
        (T0 25174) (T1 866) (TX 0)
        (TC 674) (IG 0)
      )
      (npu_inst_pe_1_6_4_n23
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_4_n24
        (T0 25560) (T1 480) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_6_4_n25
        (T0 25207) (T1 833) (TX 0)
        (TC 769) (IG 0)
      )
      (npu_inst_pe_1_6_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_4_n28
        (T0 25301) (T1 739) (TX 0)
        (TC 675) (IG 0)
      )
      (npu_inst_pe_1_6_4_n29
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_4_n30
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_4_n31
        (T0 23382) (T1 2658) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n32
        (T0 23382) (T1 2658) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n33
        (T0 23382) (T1 2658) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n34
        (T0 23484) (T1 2556) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n35
        (T0 23230) (T1 2810) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_4_n36
        (T0 23356) (T1 2684) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n39
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n41
        (T0 1605) (T1 24435) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n43
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n47
        (T0 1415) (T1 24625) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n49
        (T0 1417) (T1 24623) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_6_4_n5
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n51
        (T0 384) (T1 25656) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n57
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_4_n59
        (T0 576) (T1 25464) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n6
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_4_n61
        (T0 1348) (T1 24692) (TX 0)
        (TC 1092) (IG 0)
      )
      (npu_inst_pe_1_6_4_n62
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n63
        (T0 1538) (T1 24502) (TX 0)
        (TC 1282) (IG 0)
      )
      (npu_inst_pe_1_6_4_n64
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_4_n65
        (T0 1770) (T1 24270) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_6_4_n66
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_6_4_n67
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n68
        (T0 330) (T1 25710) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_4_n69
        (T0 1450) (T1 24590) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_6_4_n7
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n70
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_6_4_n71
        (T0 1056) (T1 24984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_4_n72
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_n73
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_4_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_4_n75
        (T0 2658) (T1 23382) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_4_n78
        (T0 2658) (T1 23382) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n79
        (T0 2658) (T1 23382) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n80
        (T0 2556) (T1 23484) (TX 0)
        (TC 134) (IG 0)
      )
      (npu_inst_pe_1_6_4_n81
        (T0 2810) (T1 23230) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_4_n82
        (T0 2684) (T1 23356) (TX 0)
        (TC 236) (IG 0)
      )
      (npu_inst_pe_1_6_4_n83
        (T0 2844) (T1 23196) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_6_4_n84
        (T0 2314) (T1 23726) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_6_4_n86
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n87
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_4_n88
        (T0 23916) (T1 2124) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_4_n89
        (T0 23736) (T1 2304) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_4_n90
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_4_n91
        (T0 25644) (T1 396) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_4_n92
        (T0 24300) (T1 1740) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_6_4_n93
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_4_n94
        (T0 24824) (T1 1216) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_4_n95
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_4_n96
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_4_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_4_n98
        (T0 23196) (T1 2844) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_6_4_n99
        (T0 23726) (T1 2314) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_net3282
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_6_4_net3288
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_1_
        (T0 272) (T1 25768) (TX 0)
        (TC 262) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_2_
        (T0 458) (T1 25582) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_3_
        (T0 332) (T1 25708) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_4_
        (T0 290) (T1 25750) (TX 0)
        (TC 244) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_5_
        (T0 288) (T1 25752) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_6_
        (T0 288) (T1 25752) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_4_sub_77_carry_7_
        (T0 288) (T1 25752) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_5_N65
        (T0 23574) (T1 2466) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_5_N66
        (T0 23486) (T1 2554) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_6_5_N67
        (T0 22848) (T1 3192) (TX 0)
        (TC 360) (IG 0)
      )
      (npu_inst_pe_1_6_5_N68
        (T0 22866) (T1 3174) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_6_5_N69
        (T0 22716) (T1 3324) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_6_5_N70
        (T0 22542) (T1 3498) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_6_5_N71
        (T0 22542) (T1 3498) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_6_5_N72
        (T0 22542) (T1 3498) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_6_5_N73
        (T0 23574) (T1 2466) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_5_N74
        (T0 23486) (T1 2554) (TX 0)
        (TC 370) (IG 0)
      )
      (npu_inst_pe_1_6_5_N75
        (T0 23032) (T1 3008) (TX 0)
        (TC 254) (IG 0)
      )
      (npu_inst_pe_1_6_5_N76
        (T0 23096) (T1 2944) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_N77
        (T0 23014) (T1 3026) (TX 0)
        (TC 106) (IG 0)
      )
      (npu_inst_pe_1_6_5_N78
        (T0 22860) (T1 3180) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_5_N79
        (T0 22860) (T1 3180) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_5_N80
        (T0 22860) (T1 3180) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_6_5_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_6_5_N93
        (T0 24088) (T1 1952) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_6_5_N94
        (T0 24696) (T1 1344) (TX 0)
        (TC 736) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_1_
        (T0 25866) (T1 174) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_2_
        (T0 25778) (T1 262) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_3_
        (T0 25904) (T1 136) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_4_
        (T0 25960) (T1 80) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_5_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_6_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_5_add_79_carry_7_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_data_0_
        (T0 25584) (T1 456) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_data_1_
        (T0 25560) (T1 480) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_0__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_3__0_
        (T0 25452) (T1 588) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_4__0_
        (T0 23916) (T1 2124) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_4__1_
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_5__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_0__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_0__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_2__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_2__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_3__0_
        (T0 24627) (T1 1413) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_4__0_
        (T0 21877) (T1 4163) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_4__1_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_5__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_reg_v_5__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n100
        (T0 23590) (T1 2450) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_5_n101
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n103
        (T0 24056) (T1 1984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n105
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n106
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n107
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n109
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n110
        (T0 24625) (T1 1415) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_5_n111
        (T0 21875) (T1 4165) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_6_5_n112
        (T0 24440) (T1 1600) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n12
        (T0 456) (T1 25584) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_6_5_n13
        (T0 480) (T1 25560) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_6_5_n14
        (T0 24210) (T1 1830) (TX 0)
        (TC 1126) (IG 0)
      )
      (npu_inst_pe_1_6_5_n15
        (T0 24978) (T1 1062) (TX 0)
        (TC 1062) (IG 0)
      )
      (npu_inst_pe_1_6_5_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_6_5_n17
        (T0 24726) (T1 1314) (TX 0)
        (TC 1250) (IG 0)
      )
      (npu_inst_pe_1_6_5_n18
        (T0 24024) (T1 2016) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_5_n19
        (T0 24792) (T1 1248) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_6_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_5_n20
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_6_5_n21
        (T0 24600) (T1 1440) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_6_5_n22
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_5_n23
        (T0 24824) (T1 1216) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_6_5_n24
        (T0 25016) (T1 1024) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_6_5_n25
        (T0 24952) (T1 1088) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_6_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_5_n28
        (T0 23127) (T1 2913) (TX 0)
        (TC 1313) (IG 0)
      )
      (npu_inst_pe_1_6_5_n29
        (T0 24694) (T1 1346) (TX 0)
        (TC 1346) (IG 0)
      )
      (npu_inst_pe_1_6_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_5_n30
        (T0 24632) (T1 1408) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_5_n31
        (T0 24568) (T1 1472) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_6_5_n32
        (T0 22702) (T1 3338) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_n33
        (T0 22702) (T1 3338) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_n34
        (T0 22702) (T1 3338) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_n35
        (T0 22866) (T1 3174) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_5_n36
        (T0 22980) (T1 3060) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_5_n37
        (T0 1600) (T1 24440) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n39
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n41
        (T0 4165) (T1 21875) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_6_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n43
        (T0 576) (T1 25464) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n45
        (T0 1415) (T1 24625) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n49
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n51
        (T0 1984) (T1 24056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n57
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_5_n59
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n61
        (T0 1444) (T1 24596) (TX 0)
        (TC 1122) (IG 0)
      )
      (npu_inst_pe_1_6_5_n62
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_5_n63
        (T0 1600) (T1 24440) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_5_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n65
        (T0 1770) (T1 24270) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_6_5_n66
        (T0 2240) (T1 23800) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_6_5_n67
        (T0 490) (T1 25550) (TX 0)
        (TC 98) (IG 0)
      )
      (npu_inst_pe_1_6_5_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n69
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_5_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_6_5_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_5_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_5_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n74
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_5_n75
        (T0 3338) (T1 22702) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_5_n78
        (T0 3338) (T1 22702) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_n79
        (T0 3338) (T1 22702) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n80
        (T0 3174) (T1 22866) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_5_n81
        (T0 3060) (T1 22980) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_5_n82
        (T0 3100) (T1 22940) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_6_5_n83
        (T0 2536) (T1 23504) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_5_n84
        (T0 2450) (T1 23590) (TX 0)
        (TC 284) (IG 0)
      )
      (npu_inst_pe_1_6_5_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_6_5_n86
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_n88
        (T0 23916) (T1 2124) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_6_5_n89
        (T0 23352) (T1 2688) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_5_n90
        (T0 25452) (T1 588) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_5_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_5_n92
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_5_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_5_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_5_n97
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_5_n98
        (T0 22940) (T1 3100) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_6_5_n99
        (T0 23504) (T1 2536) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_6_5_net3259
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_6_5_net3265
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_1_
        (T0 282) (T1 25758) (TX 0)
        (TC 260) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_2_
        (T0 446) (T1 25594) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_3_
        (T0 310) (T1 25730) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_4_
        (T0 258) (T1 25782) (TX 0)
        (TC 206) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_5_
        (T0 248) (T1 25792) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_6_
        (T0 248) (T1 25792) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_5_sub_77_carry_7_
        (T0 248) (T1 25792) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_6_N65
        (T0 23152) (T1 2888) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_6_N66
        (T0 23214) (T1 2826) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_6_6_N67
        (T0 23494) (T1 2546) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_6_N68
        (T0 23128) (T1 2912) (TX 0)
        (TC 248) (IG 0)
      )
      (npu_inst_pe_1_6_6_N69
        (T0 23182) (T1 2858) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_6_N70
        (T0 23172) (T1 2868) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_6_N71
        (T0 23172) (T1 2868) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_6_N72
        (T0 23172) (T1 2868) (TX 0)
        (TC 166) (IG 0)
      )
      (npu_inst_pe_1_6_6_N73
        (T0 23152) (T1 2888) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_6_N74
        (T0 23262) (T1 2778) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_6_N75
        (T0 23622) (T1 2418) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_6_6_N76
        (T0 23290) (T1 2750) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_6_6_N77
        (T0 23422) (T1 2618) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_N78
        (T0 23428) (T1 2612) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_6_N79
        (T0 23428) (T1 2612) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_6_N80
        (T0 23428) (T1 2612) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_6_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_6_6_N93
        (T0 24024) (T1 2016) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_6_N94
        (T0 24152) (T1 1888) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_1_
        (T0 25898) (T1 142) (TX 0)
        (TC 142) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_2_
        (T0 25792) (T1 248) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_3_
        (T0 25924) (T1 116) (TX 0)
        (TC 116) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_4_
        (T0 25970) (T1 70) (TX 0)
        (TC 70) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_5_
        (T0 25974) (T1 66) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_6_
        (T0 25974) (T1 66) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_6_add_79_carry_7_
        (T0 25974) (T1 66) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_data_0_
        (T0 25664) (T1 376) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_data_1_
        (T0 25616) (T1 424) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_0__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_1__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_3__0_
        (T0 25644) (T1 396) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_4__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_4__1_
        (T0 23160) (T1 2880) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_0__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_2__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_2__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_3__0_
        (T0 24627) (T1 1413) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_4__0_
        (T0 23096) (T1 2944) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_4__1_
        (T0 22712) (T1 3328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_5__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n100
        (T0 23164) (T1 2876) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n103
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n105
        (T0 22712) (T1 3328) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n107
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n108
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n109
        (T0 24312) (T1 1728) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n110
        (T0 24625) (T1 1415) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_6_n111
        (T0 23096) (T1 2944) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n112
        (T0 23480) (T1 2560) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n12
        (T0 376) (T1 25664) (TX 0)
        (TC 344) (IG 0)
      )
      (npu_inst_pe_1_6_6_n13
        (T0 424) (T1 25616) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_6_6_n14
        (T0 24696) (T1 1344) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_6_6_n15
        (T0 24978) (T1 1062) (TX 0)
        (TC 868) (IG 0)
      )
      (npu_inst_pe_1_6_6_n16
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_6_n17
        (T0 24790) (T1 1250) (TX 0)
        (TC 1154) (IG 0)
      )
      (npu_inst_pe_1_6_6_n18
        (T0 24216) (T1 1824) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_6_6_n19
        (T0 25176) (T1 864) (TX 0)
        (TC 864) (IG 0)
      )
      (npu_inst_pe_1_6_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_6_n20
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_6_n21
        (T0 24856) (T1 1184) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_6_6_n22
        (T0 23096) (T1 2944) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_6_6_n23
        (T0 23960) (T1 2080) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_6_6_n24
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_6_n25
        (T0 24664) (T1 1376) (TX 0)
        (TC 1376) (IG 0)
      )
      (npu_inst_pe_1_6_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_6_n28
        (T0 23288) (T1 2752) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_6_6_n29
        (T0 24502) (T1 1538) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_6_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_6_n30
        (T0 24536) (T1 1504) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_6_n31
        (T0 24440) (T1 1600) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_6_6_n32
        (T0 23304) (T1 2736) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_n33
        (T0 23304) (T1 2736) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_n34
        (T0 23304) (T1 2736) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_n35
        (T0 23302) (T1 2738) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_6_n36
        (T0 23208) (T1 2832) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_6_n37
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n41
        (T0 2944) (T1 23096) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n43
        (T0 3328) (T1 22712) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n45
        (T0 1415) (T1 24625) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_6_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n49
        (T0 1728) (T1 24312) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n51
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n53
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_6_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n57
        (T0 2560) (T1 23480) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_6_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n61
        (T0 1250) (T1 24790) (TX 0)
        (TC 1026) (IG 0)
      )
      (npu_inst_pe_1_6_6_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_6_n63
        (T0 1344) (T1 24696) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_6_6_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_n65
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_6_n66
        (T0 2400) (T1 23640) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_6_6_n67
        (T0 330) (T1 25710) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_6_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n69
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_6_n70
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_6_n71
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_6_n72
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_6_6_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n74
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n75
        (T0 2736) (T1 23304) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_6_n78
        (T0 2736) (T1 23304) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_n79
        (T0 2736) (T1 23304) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_6_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n80
        (T0 2738) (T1 23302) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_6_n81
        (T0 2832) (T1 23208) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_6_6_n82
        (T0 2460) (T1 23580) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_6_n83
        (T0 2774) (T1 23266) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_6_6_n84
        (T0 2876) (T1 23164) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_6_6_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_6_n88
        (T0 24504) (T1 1536) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_6_n89
        (T0 23160) (T1 2880) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_6_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_6_n90
        (T0 25644) (T1 396) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_6_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_6_n92
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n93
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n94
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n95
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_6_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_n97
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_6_n98
        (T0 23580) (T1 2460) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_6_6_n99
        (T0 23266) (T1 2774) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_6_6_net3236
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_6_6_net3242
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_1_
        (T0 234) (T1 25806) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_2_
        (T0 388) (T1 25652) (TX 0)
        (TC 368) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_3_
        (T0 266) (T1 25774) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_4_
        (T0 202) (T1 25838) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_5_
        (T0 190) (T1 25850) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_6_
        (T0 190) (T1 25850) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_6_sub_77_carry_7_
        (T0 190) (T1 25850) (TX 0)
        (TC 170) (IG 0)
      )
      (npu_inst_pe_1_6_7_N65
        (T0 22738) (T1 3302) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_7_N66
        (T0 23168) (T1 2872) (TX 0)
        (TC 376) (IG 0)
      )
      (npu_inst_pe_1_6_7_N67
        (T0 23018) (T1 3022) (TX 0)
        (TC 326) (IG 0)
      )
      (npu_inst_pe_1_6_7_N68
        (T0 23668) (T1 2372) (TX 0)
        (TC 252) (IG 0)
      )
      (npu_inst_pe_1_6_7_N69
        (T0 23628) (T1 2412) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_6_7_N70
        (T0 23702) (T1 2338) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_7_N71
        (T0 23702) (T1 2338) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_7_N72
        (T0 23702) (T1 2338) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_7_N73
        (T0 22738) (T1 3302) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_7_N74
        (T0 23194) (T1 2846) (TX 0)
        (TC 362) (IG 0)
      )
      (npu_inst_pe_1_6_7_N75
        (T0 23194) (T1 2846) (TX 0)
        (TC 230) (IG 0)
      )
      (npu_inst_pe_1_6_7_N76
        (T0 23854) (T1 2186) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_6_7_N77
        (T0 23892) (T1 2148) (TX 0)
        (TC 88) (IG 0)
      )
      (npu_inst_pe_1_6_7_N78
        (T0 23980) (T1 2060) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_N79
        (T0 23980) (T1 2060) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_N80
        (T0 23980) (T1 2060) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_6_7_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_6_7_N93
        (T0 24344) (T1 1696) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_6_7_N94
        (T0 23672) (T1 2368) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_1_
        (T0 25894) (T1 146) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_2_
        (T0 25782) (T1 258) (TX 0)
        (TC 240) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_3_
        (T0 25902) (T1 138) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_4_
        (T0 25958) (T1 82) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_5_
        (T0 25966) (T1 74) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_6_
        (T0 25966) (T1 74) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_add_79_carry_7_
        (T0 25966) (T1 74) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_data_0_
        (T0 25674) (T1 366) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_data_1_
        (T0 25616) (T1 424) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_1__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_1__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_2__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_4__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_4__1_
        (T0 22968) (T1 3072) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_1__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_1__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_2__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_2__1_
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_3__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_3__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_4__1_
        (T0 21752) (T1 4288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n100
        (T0 22758) (T1 3282) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_7_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n102
        (T0 24056) (T1 1984) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n103
        (T0 22392) (T1 3648) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n105
        (T0 21752) (T1 4288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n106
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n107
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n108
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n109
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n111
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n12
        (T0 366) (T1 25674) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_6_7_n13
        (T0 424) (T1 25616) (TX 0)
        (TC 404) (IG 0)
      )
      (npu_inst_pe_1_6_7_n14
        (T0 24632) (T1 1408) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_6_7_n15
        (T0 25176) (T1 864) (TX 0)
        (TC 832) (IG 0)
      )
      (npu_inst_pe_1_6_7_n16
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_6_7_n17
        (T0 24728) (T1 1312) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_6_7_n18
        (T0 24312) (T1 1728) (TX 0)
        (TC 1504) (IG 0)
      )
      (npu_inst_pe_1_6_7_n19
        (T0 25176) (T1 864) (TX 0)
        (TC 704) (IG 0)
      )
      (npu_inst_pe_1_6_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_6_7_n20
        (T0 24312) (T1 1728) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_6_7_n21
        (T0 24600) (T1 1440) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_6_7_n22
        (T0 22616) (T1 3424) (TX 0)
        (TC 1984) (IG 0)
      )
      (npu_inst_pe_1_6_7_n23
        (T0 24120) (T1 1920) (TX 0)
        (TC 1760) (IG 0)
      )
      (npu_inst_pe_1_6_7_n24
        (T0 24024) (T1 2016) (TX 0)
        (TC 2016) (IG 0)
      )
      (npu_inst_pe_1_6_7_n25
        (T0 24056) (T1 1984) (TX 0)
        (TC 1952) (IG 0)
      )
      (npu_inst_pe_1_6_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_6_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_6_7_n28
        (T0 23640) (T1 2400) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_6_7_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_6_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_7_n30
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_7_n31
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_7_n32
        (T0 23836) (T1 2204) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_n33
        (T0 23836) (T1 2204) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_n34
        (T0 23836) (T1 2204) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_n35
        (T0 23756) (T1 2284) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_7_n36
        (T0 23752) (T1 2288) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_6_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n43
        (T0 4288) (T1 21752) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n45
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n47
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n49
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n51
        (T0 3648) (T1 22392) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n53
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n55
        (T0 1984) (T1 24056) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_6_7_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n61
        (T0 1184) (T1 24856) (TX 0)
        (TC 992) (IG 0)
      )
      (npu_inst_pe_1_6_7_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n63
        (T0 1440) (T1 24600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_6_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n65
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n66
        (T0 2560) (T1 23480) (TX 0)
        (TC 512) (IG 0)
      )
      (npu_inst_pe_1_6_7_n67
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n68
        (T0 160) (T1 25880) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n69
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_6_7_n70
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_7_n71
        (T0 2176) (T1 23864) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_6_7_n72
        (T0 2496) (T1 23544) (TX 0)
        (TC 448) (IG 0)
      )
      (npu_inst_pe_1_6_7_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_7_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_6_7_n75
        (T0 2204) (T1 23836) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_6_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_6_7_n78
        (T0 2204) (T1 23836) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_n79
        (T0 2204) (T1 23836) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_6_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n80
        (T0 2284) (T1 23756) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_6_7_n81
        (T0 2288) (T1 23752) (TX 0)
        (TC 148) (IG 0)
      )
      (npu_inst_pe_1_6_7_n82
        (T0 2942) (T1 23098) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_6_7_n83
        (T0 2868) (T1 23172) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_7_n84
        (T0 3282) (T1 22758) (TX 0)
        (TC 242) (IG 0)
      )
      (npu_inst_pe_1_6_7_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_6_7_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_6_7_n88
        (T0 24632) (T1 1408) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n89
        (T0 22968) (T1 3072) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_6_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_6_7_n90
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n91
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_6_7_n92
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_7_n93
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_6_7_n94
        (T0 23480) (T1 2560) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n95
        (T0 23096) (T1 2944) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_6_7_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_6_7_n98
        (T0 23098) (T1 2942) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_6_7_n99
        (T0 23172) (T1 2868) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_6_7_net3213
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_6_7_net3219
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_1_
        (T0 220) (T1 25820) (TX 0)
        (TC 210) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_2_
        (T0 362) (T1 25678) (TX 0)
        (TC 332) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_3_
        (T0 260) (T1 25780) (TX 0)
        (TC 232) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_4_
        (T0 210) (T1 25830) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_5_
        (T0 204) (T1 25836) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_6_
        (T0 204) (T1 25836) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_6_7_sub_77_carry_7_
        (T0 204) (T1 25836) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_0_N65
        (T0 23240) (T1 2800) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_0_N66
        (T0 22638) (T1 3384) (TX 18)
        (TC 532) (IG 0)
      )
      (npu_inst_pe_1_7_0_N67
        (T0 22508) (T1 3516) (TX 16)
        (TC 580) (IG 1)
      )
      (npu_inst_pe_1_7_0_N68
        (T0 22136) (T1 3888) (TX 16)
        (TC 548) (IG 1)
      )
      (npu_inst_pe_1_7_0_N69
        (T0 22368) (T1 3656) (TX 16)
        (TC 540) (IG 1)
      )
      (npu_inst_pe_1_7_0_N70
        (T0 22368) (T1 3656) (TX 16)
        (TC 540) (IG 1)
      )
      (npu_inst_pe_1_7_0_N71
        (T0 22368) (T1 3656) (TX 16)
        (TC 540) (IG 1)
      )
      (npu_inst_pe_1_7_0_N72
        (T0 22368) (T1 3656) (TX 16)
        (TC 540) (IG 1)
      )
      (npu_inst_pe_1_7_0_N73
        (T0 23240) (T1 2800) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_0_N74
        (T0 22760) (T1 3262) (TX 18)
        (TC 446) (IG 0)
      )
      (npu_inst_pe_1_7_0_N75
        (T0 23280) (T1 2758) (TX 2)
        (TC 86) (IG 1)
      )
      (npu_inst_pe_1_7_0_N76
        (T0 22958) (T1 3082) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_0_N77
        (T0 23198) (T1 2842) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_0_N78
        (T0 23200) (T1 2840) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_0_N79
        (T0 23200) (T1 2840) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_0_N80
        (T0 23200) (T1 2840) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_0_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_7_0_N93
        (T0 24504) (T1 1536) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_0_N94
        (T0 23960) (T1 2080) (TX 0)
        (TC 1696) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_1_
        (T0 26000) (T1 40) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_2_
        (T0 25960) (T1 78) (TX 2)
        (TC 78) (IG 1)
      )
      (npu_inst_pe_1_7_0_add_79_carry_3_
        (T0 25994) (T1 46) (TX 0)
        (TC 46) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_4_
        (T0 26000) (T1 40) (TX 0)
        (TC 40) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_5_
        (T0 26002) (T1 38) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_6_
        (T0 26002) (T1 38) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_0_add_79_carry_7_
        (T0 26002) (T1 38) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_data_0_
        (T0 25594) (T1 446) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_data_1_
        (T0 25404) (T1 618) (TX 18)
        (TC 462) (IG 1)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_0__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_1__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_2__0_
        (T0 23864) (T1 2176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_2__1_
        (T0 23613) (T1 2427) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_3__0_
        (T0 24831) (T1 1209) (TX 0)
        (TC 127) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_3__1_
        (T0 24447) (T1 1593) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_4__0_
        (T0 23681) (T1 2359) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_4__1_
        (T0 23233) (T1 2807) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_5__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_h_5__1_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_0__1_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_1__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_2__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_3__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_3__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_4__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_4__1_
        (T0 20984) (T1 5056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_0_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_0_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n100
        (T0 23258) (T1 2782) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_0_n101
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n102
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n103
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n104
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n105
        (T0 23288) (T1 2752) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n106
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n107
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n108
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n109
        (T0 20984) (T1 5056) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n110
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n111
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n112
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n12
        (T0 446) (T1 25594) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_0_n13
        (T0 618) (T1 25404) (TX 18)
        (TC 462) (IG 1)
      )
      (npu_inst_pe_1_7_0_n14
        (T0 24541) (T1 1499) (TX 0)
        (TC 1275) (IG 0)
      )
      (npu_inst_pe_1_7_0_n15
        (T0 24252) (T1 1788) (TX 0)
        (TC 1148) (IG 0)
      )
      (npu_inst_pe_1_7_0_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_0_n17
        (T0 24762) (T1 1278) (TX 0)
        (TC 1150) (IG 0)
      )
      (npu_inst_pe_1_7_0_n18
        (T0 23901) (T1 2139) (TX 0)
        (TC 1403) (IG 0)
      )
      (npu_inst_pe_1_7_0_n19
        (T0 23903) (T1 2137) (TX 0)
        (TC 927) (IG 0)
      )
      (npu_inst_pe_1_7_0_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_0_n20
        (T0 24440) (T1 1600) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_0_n21
        (T0 24284) (T1 1756) (TX 0)
        (TC 1342) (IG 0)
      )
      (npu_inst_pe_1_7_0_n22
        (T0 23480) (T1 2560) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_7_0_n23
        (T0 24056) (T1 1984) (TX 0)
        (TC 800) (IG 0)
      )
      (npu_inst_pe_1_7_0_n24
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (npu_inst_pe_1_7_0_n25
        (T0 24184) (T1 1856) (TX 0)
        (TC 1664) (IG 0)
      )
      (npu_inst_pe_1_7_0_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_0_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_0_n28
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_0_n29
        (T0 24696) (T1 1344) (TX 0)
        (TC 1312) (IG 0)
      )
      (npu_inst_pe_1_7_0_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_0_n30
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_7_0_n31
        (T0 24312) (T1 1728) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_7_0_n32
        (T0 22842) (T1 3196) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n33
        (T0 22842) (T1 3196) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n34
        (T0 22842) (T1 3196) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n35
        (T0 22842) (T1 3196) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n36
        (T0 22604) (T1 3434) (TX 2)
        (TC 308) (IG 1)
      )
      (npu_inst_pe_1_7_0_n37
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_0_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_0_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n41
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n43
        (T0 5056) (T1 20984) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n45
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n47
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n49
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n51
        (T0 2752) (T1 23288) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n53
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n55
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n57
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_0_n59
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_0_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n61
        (T0 1376) (T1 24664) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_7_0_n62
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_0_n63
        (T0 1664) (T1 24376) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_7_0_n64
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n65
        (T0 1977) (T1 24063) (TX 0)
        (TC 383) (IG 0)
      )
      (npu_inst_pe_1_7_0_n66
        (T0 2393) (T1 23647) (TX 0)
        (TC 415) (IG 0)
      )
      (npu_inst_pe_1_7_0_n67
        (T0 1019) (T1 25021) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_7_0_n68
        (T0 1339) (T1 24701) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_0_n69
        (T0 1856) (T1 24184) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_0_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_0_n70
        (T0 2077) (T1 23963) (TX 0)
        (TC 351) (IG 0)
      )
      (npu_inst_pe_1_7_0_n71
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_0_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_0_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_n74
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n75
        (T0 3196) (T1 22842) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_0_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_0_n78
        (T0 3196) (T1 22842) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n79
        (T0 3196) (T1 22842) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n80
        (T0 3196) (T1 22842) (TX 2)
        (TC 302) (IG 1)
      )
      (npu_inst_pe_1_7_0_n81
        (T0 3434) (T1 22604) (TX 2)
        (TC 308) (IG 1)
      )
      (npu_inst_pe_1_7_0_n82
        (T0 3090) (T1 22948) (TX 2)
        (TC 328) (IG 1)
      )
      (npu_inst_pe_1_7_0_n83
        (T0 3216) (T1 22822) (TX 2)
        (TC 466) (IG 1)
      )
      (npu_inst_pe_1_7_0_n84
        (T0 2782) (T1 23258) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_0_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_7_0_n86
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_0_n87
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_n88
        (T0 23679) (T1 2361) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_0_n89
        (T0 23231) (T1 2809) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_0_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_0_n90
        (T0 24829) (T1 1211) (TX 0)
        (TC 127) (IG 0)
      )
      (npu_inst_pe_1_7_0_n91
        (T0 24445) (T1 1595) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_7_0_n92
        (T0 23864) (T1 2176) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_0_n93
        (T0 23611) (T1 2429) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_0_n94
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_0_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_0_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_n97
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_0_n98
        (T0 22948) (T1 3090) (TX 2)
        (TC 328) (IG 1)
      )
      (npu_inst_pe_1_7_0_n99
        (T0 22822) (T1 3216) (TX 2)
        (TC 466) (IG 1)
      )
      (npu_inst_pe_1_7_0_net3190
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_7_0_net3196
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_0_o_data_h_0_
        (T0 24668) (T1 1372) (TX 0)
        (TC 1086) (IG 0)
      )
      (npu_inst_pe_1_7_0_o_data_h_1_
        (T0 24126) (T1 1914) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_1_
        (T0 406) (T1 25634) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_2_
        (T0 824) (T1 25200) (TX 16)
        (TC 588) (IG 1)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_3_
        (T0 784) (T1 25240) (TX 16)
        (TC 550) (IG 1)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_4_
        (T0 778) (T1 25246) (TX 16)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_5_
        (T0 778) (T1 25246) (TX 16)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_6_
        (T0 778) (T1 25246) (TX 16)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_7_0_sub_77_carry_7_
        (T0 778) (T1 25246) (TX 16)
        (TC 544) (IG 1)
      )
      (npu_inst_pe_1_7_1_N65
        (T0 22182) (T1 3858) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_1_N66
        (T0 22206) (T1 3834) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_7_1_N67
        (T0 21948) (T1 4092) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_1_N68
        (T0 22810) (T1 3230) (TX 0)
        (TC 504) (IG 0)
      )
      (npu_inst_pe_1_7_1_N69
        (T0 22498) (T1 3542) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_7_1_N70
        (T0 22498) (T1 3542) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_7_1_N71
        (T0 22498) (T1 3542) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_7_1_N72
        (T0 22498) (T1 3542) (TX 0)
        (TC 496) (IG 0)
      )
      (npu_inst_pe_1_7_1_N73
        (T0 22182) (T1 3858) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_1_N74
        (T0 22272) (T1 3768) (TX 0)
        (TC 462) (IG 0)
      )
      (npu_inst_pe_1_7_1_N75
        (T0 22544) (T1 3496) (TX 0)
        (TC 152) (IG 0)
      )
      (npu_inst_pe_1_7_1_N76
        (T0 23474) (T1 2566) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_1_N77
        (T0 23188) (T1 2852) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_N78
        (T0 23188) (T1 2852) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_N79
        (T0 23188) (T1 2852) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_N80
        (T0 23188) (T1 2852) (TX 0)
        (TC 86) (IG 0)
      )
      (npu_inst_pe_1_7_1_N84
        (T0 22383) (T1 3656) (TX 1)
        (TC 2239) (IG 0)
      )
      (npu_inst_pe_1_7_1_N93
        (T0 25368) (T1 672) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_1_N94
        (T0 24536) (T1 1504) (TX 0)
        (TC 1120) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_1_
        (T0 25960) (T1 80) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_2_
        (T0 25890) (T1 150) (TX 0)
        (TC 138) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_3_
        (T0 25966) (T1 74) (TX 0)
        (TC 68) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_4_
        (T0 25974) (T1 66) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_5_
        (T0 25974) (T1 66) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_6_
        (T0 25974) (T1 66) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_1_add_79_carry_7_
        (T0 25974) (T1 66) (TX 0)
        (TC 60) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_data_0_
        (T0 25546) (T1 494) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_data_1_
        (T0 25484) (T1 556) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_1__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_1__1_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_2__0_
        (T0 23613) (T1 2427) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_2__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_3__0_
        (T0 24639) (T1 1401) (TX 0)
        (TC 127) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_3__1_
        (T0 24447) (T1 1593) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_4__0_
        (T0 22849) (T1 3191) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_4__1_
        (T0 23041) (T1 2999) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_5__0_
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_h_5__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_0__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_1__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_1__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_2__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_2__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_3__0_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_3__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_4__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_4__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_reg_v_5__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_1_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_1_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_1_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n100
        (T0 22212) (T1 3828) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_1_n101
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n103
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n104
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_n105
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n106
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n107
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n108
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n109
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n110
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n111
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n12
        (T0 494) (T1 25546) (TX 0)
        (TC 418) (IG 0)
      )
      (npu_inst_pe_1_7_1_n13
        (T0 556) (T1 25484) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_1_n14
        (T0 23997) (T1 2043) (TX 0)
        (TC 1371) (IG 0)
      )
      (npu_inst_pe_1_7_1_n15
        (T0 23999) (T1 2041) (TX 0)
        (TC 1151) (IG 0)
      )
      (npu_inst_pe_1_7_1_n16
        (T0 25080) (T1 960) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_1_n17
        (T0 24828) (T1 1212) (TX 0)
        (TC 1054) (IG 0)
      )
      (npu_inst_pe_1_7_1_n18
        (T0 23613) (T1 2427) (TX 0)
        (TC 1435) (IG 0)
      )
      (npu_inst_pe_1_7_1_n19
        (T0 24124) (T1 1916) (TX 0)
        (TC 1212) (IG 0)
      )
      (npu_inst_pe_1_7_1_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_1_n20
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_1_n21
        (T0 24634) (T1 1406) (TX 0)
        (TC 1278) (IG 0)
      )
      (npu_inst_pe_1_7_1_n22
        (T0 24536) (T1 1504) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_7_1_n23
        (T0 24632) (T1 1408) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_n24
        (T0 24312) (T1 1728) (TX 0)
        (TC 1728) (IG 0)
      )
      (npu_inst_pe_1_7_1_n25
        (T0 24440) (T1 1600) (TX 0)
        (TC 1408) (IG 0)
      )
      (npu_inst_pe_1_7_1_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_1_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_1_n28
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_n29
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (npu_inst_pe_1_7_1_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_1_n30
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_7_1_n31
        (T0 24984) (T1 1056) (TX 0)
        (TC 1024) (IG 0)
      )
      (npu_inst_pe_1_7_1_n32
        (T0 22858) (T1 3182) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n33
        (T0 22858) (T1 3182) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n34
        (T0 22858) (T1 3182) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n35
        (T0 22858) (T1 3182) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n36
        (T0 23152) (T1 2888) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_1_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_1_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n41
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n43
        (T0 2944) (T1 23096) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n45
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n47
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n49
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n51
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n53
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n55
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_1_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_1_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_1_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n61
        (T0 1472) (T1 24568) (TX 0)
        (TC 1088) (IG 0)
      )
      (npu_inst_pe_1_7_1_n62
        (T0 480) (T1 25560) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_1_n63
        (T0 1728) (T1 24312) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_7_1_n64
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_1_n65
        (T0 2713) (T1 23327) (TX 0)
        (TC 479) (IG 0)
      )
      (npu_inst_pe_1_7_1_n66
        (T0 2553) (T1 23487) (TX 0)
        (TC 447) (IG 0)
      )
      (npu_inst_pe_1_7_1_n67
        (T0 1179) (T1 24861) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_1_n68
        (T0 1339) (T1 24701) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_1_n69
        (T0 2077) (T1 23963) (TX 0)
        (TC 351) (IG 0)
      )
      (npu_inst_pe_1_7_1_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_1_n70
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_1_n71
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_1_n72
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_1_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n75
        (T0 3182) (T1 22858) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_1_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_1_n78
        (T0 3182) (T1 22858) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n79
        (T0 3182) (T1 22858) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n80
        (T0 3182) (T1 22858) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_1_n81
        (T0 2888) (T1 23152) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_1_n82
        (T0 3772) (T1 22268) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_1_n83
        (T0 3780) (T1 22260) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_1_n84
        (T0 3828) (T1 22212) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_1_n85
        (T0 22831) (T1 3176) (TX 33)
        (TC 2164) (IG 3)
      )
      (npu_inst_pe_1_7_1_n86
        (T0 25464) (T1 576) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_n87
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_n88
        (T0 22847) (T1 3193) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_1_n89
        (T0 23039) (T1 3001) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_7_1_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_1_n90
        (T0 24637) (T1 1403) (TX 0)
        (TC 127) (IG 0)
      )
      (npu_inst_pe_1_7_1_n91
        (T0 24445) (T1 1595) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_7_1_n92
        (T0 23611) (T1 2429) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_1_n93
        (T0 23736) (T1 2304) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_1_n94
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_n95
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_1_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_1_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_1_n98
        (T0 22268) (T1 3772) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_1_n99
        (T0 22260) (T1 3780) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_1_net3167
        (T0 24212) (T1 1828) (TX 0)
        (TC 3656) (IG 0)
      )
      (npu_inst_pe_1_7_1_net3173
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_1_
        (T0 414) (T1 25626) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_2_
        (T0 686) (T1 25354) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_3_
        (T0 642) (T1 25398) (TX 0)
        (TC 514) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_4_
        (T0 624) (T1 25416) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_5_
        (T0 624) (T1 25416) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_6_
        (T0 624) (T1 25416) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_1_sub_77_carry_7_
        (T0 624) (T1 25416) (TX 0)
        (TC 498) (IG 0)
      )
      (npu_inst_pe_1_7_2_N65
        (T0 24108) (T1 1932) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_2_N66
        (T0 23792) (T1 2248) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_7_2_N67
        (T0 23410) (T1 2630) (TX 0)
        (TC 628) (IG 0)
      )
      (npu_inst_pe_1_7_2_N68
        (T0 23602) (T1 2438) (TX 0)
        (TC 566) (IG 0)
      )
      (npu_inst_pe_1_7_2_N69
        (T0 23486) (T1 2554) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_2_N70
        (T0 23400) (T1 2640) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_2_N71
        (T0 23400) (T1 2640) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_2_N72
        (T0 23400) (T1 2640) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_2_N73
        (T0 24108) (T1 1932) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_2_N74
        (T0 23806) (T1 2234) (TX 0)
        (TC 536) (IG 0)
      )
      (npu_inst_pe_1_7_2_N75
        (T0 24032) (T1 2008) (TX 0)
        (TC 174) (IG 0)
      )
      (npu_inst_pe_1_7_2_N76
        (T0 24276) (T1 1764) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_2_N77
        (T0 24202) (T1 1838) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_2_N78
        (T0 24122) (T1 1918) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_2_N79
        (T0 24122) (T1 1918) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_2_N80
        (T0 24122) (T1 1918) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_2_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_7_2_N93
        (T0 24664) (T1 1376) (TX 0)
        (TC 960) (IG 0)
      )
      (npu_inst_pe_1_7_2_N94
        (T0 24631) (T1 1409) (TX 0)
        (TC 961) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_1_
        (T0 25956) (T1 84) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_2_
        (T0 25852) (T1 188) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_3_
        (T0 25942) (T1 98) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_4_
        (T0 25970) (T1 70) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_5_
        (T0 25972) (T1 68) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_6_
        (T0 25972) (T1 68) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_add_79_carry_7_
        (T0 25972) (T1 68) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_data_0_
        (T0 25486) (T1 554) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_data_1_
        (T0 25382) (T1 658) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_0__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_0__1_
        (T0 24108) (T1 1932) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_1__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_1__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_2__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_2__1_
        (T0 23473) (T1 2567) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_3__0_
        (T0 24447) (T1 1593) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_3__1_
        (T0 24447) (T1 1593) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_4__0_
        (T0 22572) (T1 3468) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_4__1_
        (T0 22657) (T1 3383) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_h_5__1_
        (T0 24108) (T1 1932) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_0__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_0__1_
        (T0 24621) (T1 1419) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_1__0_
        (T0 22136) (T1 3904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_2__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_2__1_
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_3__0_
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_3__1_
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_4__0_
        (T0 24437) (T1 1603) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_4__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_5__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_reg_v_5__1_
        (T0 24823) (T1 1217) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_2_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_2_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n100
        (T0 24130) (T1 1910) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_2_n101
        (T0 24619) (T1 1421) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n102
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n103
        (T0 24312) (T1 1728) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n104
        (T0 22136) (T1 3904) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_n105
        (T0 24815) (T1 1225) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n106
        (T0 24632) (T1 1408) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_n107
        (T0 24824) (T1 1216) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n108
        (T0 24632) (T1 1408) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n109
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n110
        (T0 24435) (T1 1605) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_2_n111
        (T0 24821) (T1 1219) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n112
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n12
        (T0 554) (T1 25486) (TX 0)
        (TC 486) (IG 0)
      )
      (npu_inst_pe_1_7_2_n13
        (T0 658) (T1 25382) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_7_2_n14
        (T0 23826) (T1 2214) (TX 0)
        (TC 1670) (IG 0)
      )
      (npu_inst_pe_1_7_2_n15
        (T0 24124) (T1 1916) (TX 0)
        (TC 1342) (IG 0)
      )
      (npu_inst_pe_1_7_2_n16
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (npu_inst_pe_1_7_2_n17
        (T0 24698) (T1 1342) (TX 0)
        (TC 1214) (IG 0)
      )
      (npu_inst_pe_1_7_2_n18
        (T0 23223) (T1 2817) (TX 0)
        (TC 1601) (IG 0)
      )
      (npu_inst_pe_1_7_2_n19
        (T0 23961) (T1 2079) (TX 0)
        (TC 1285) (IG 0)
      )
      (npu_inst_pe_1_7_2_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_2_n20
        (T0 24402) (T1 1638) (TX 0)
        (TC 1638) (IG 0)
      )
      (npu_inst_pe_1_7_2_n21
        (T0 24278) (T1 1762) (TX 0)
        (TC 1606) (IG 0)
      )
      (npu_inst_pe_1_7_2_n22
        (T0 24632) (T1 1408) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_2_n23
        (T0 24821) (T1 1219) (TX 0)
        (TC 1155) (IG 0)
      )
      (npu_inst_pe_1_7_2_n24
        (T0 24435) (T1 1605) (TX 0)
        (TC 1541) (IG 0)
      )
      (npu_inst_pe_1_7_2_n25
        (T0 24565) (T1 1475) (TX 0)
        (TC 1411) (IG 0)
      )
      (npu_inst_pe_1_7_2_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_2_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_2_n28
        (T0 25111) (T1 929) (TX 0)
        (TC 865) (IG 0)
      )
      (npu_inst_pe_1_7_2_n29
        (T0 24632) (T1 1408) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_2_n30
        (T0 24120) (T1 1920) (TX 0)
        (TC 1920) (IG 0)
      )
      (npu_inst_pe_1_7_2_n31
        (T0 24312) (T1 1728) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_2_n32
        (T0 23774) (T1 2266) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n33
        (T0 23774) (T1 2266) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n34
        (T0 23774) (T1 2266) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n35
        (T0 23856) (T1 2184) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n36
        (T0 23946) (T1 2094) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_7_2_n37
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n39
        (T0 1219) (T1 24821) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_2_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n41
        (T0 1605) (T1 24435) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_2_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n43
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n45
        (T0 1408) (T1 24632) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n47
        (T0 1216) (T1 24824) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n49
        (T0 1408) (T1 24632) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n51
        (T0 1225) (T1 24815) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n53
        (T0 3904) (T1 22136) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_2_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n55
        (T0 1728) (T1 24312) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_2_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n57
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_2_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_2_n59
        (T0 1421) (T1 24619) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_2_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n61
        (T0 1730) (T1 24310) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_7_2_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_2_n63
        (T0 2054) (T1 23986) (TX 0)
        (TC 1476) (IG 0)
      )
      (npu_inst_pe_1_7_2_n64
        (T0 1610) (T1 24430) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_7_2_n65
        (T0 2890) (T1 23150) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_7_2_n66
        (T0 2873) (T1 23167) (TX 0)
        (TC 511) (IG 0)
      )
      (npu_inst_pe_1_7_2_n67
        (T0 1339) (T1 24701) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_2_n68
        (T0 1339) (T1 24701) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_2_n69
        (T0 1920) (T1 24120) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_2_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_2_n70
        (T0 2151) (T1 23889) (TX 0)
        (TC 417) (IG 0)
      )
      (npu_inst_pe_1_7_2_n71
        (T0 1216) (T1 24824) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_2_n72
        (T0 1376) (T1 24664) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n73
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_2_n74
        (T0 1610) (T1 24430) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_7_2_n75
        (T0 2266) (T1 23774) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_2_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_2_n78
        (T0 2266) (T1 23774) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n79
        (T0 2266) (T1 23774) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n80
        (T0 2184) (T1 23856) (TX 0)
        (TC 310) (IG 0)
      )
      (npu_inst_pe_1_7_2_n81
        (T0 2094) (T1 23946) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_7_2_n82
        (T0 2302) (T1 23738) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_7_2_n83
        (T0 2210) (T1 23830) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_7_2_n84
        (T0 1910) (T1 24130) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_2_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_7_2_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_n87
        (T0 24108) (T1 1932) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_2_n88
        (T0 22572) (T1 3468) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_2_n89
        (T0 22655) (T1 3385) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_2_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_2_n90
        (T0 24445) (T1 1595) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_2_n91
        (T0 24445) (T1 1595) (TX 0)
        (TC 95) (IG 0)
      )
      (npu_inst_pe_1_7_2_n92
        (T0 23736) (T1 2304) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_2_n93
        (T0 23471) (T1 2569) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_2_n94
        (T0 24632) (T1 1408) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_n95
        (T0 24440) (T1 1600) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_2_n96
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_2_n97
        (T0 24108) (T1 1932) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_2_n98
        (T0 23738) (T1 2302) (TX 0)
        (TC 398) (IG 0)
      )
      (npu_inst_pe_1_7_2_n99
        (T0 23830) (T1 2210) (TX 0)
        (TC 510) (IG 0)
      )
      (npu_inst_pe_1_7_2_net3144
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_7_2_net3150
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_1_
        (T0 470) (T1 25570) (TX 0)
        (TC 422) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_2_
        (T0 754) (T1 25286) (TX 0)
        (TC 648) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_3_
        (T0 684) (T1 25356) (TX 0)
        (TC 580) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_4_
        (T0 658) (T1 25382) (TX 0)
        (TC 556) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_5_
        (T0 654) (T1 25386) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_6_
        (T0 654) (T1 25386) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_7_2_sub_77_carry_7_
        (T0 654) (T1 25386) (TX 0)
        (TC 552) (IG 0)
      )
      (npu_inst_pe_1_7_3_N65
        (T0 23392) (T1 2648) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_3_N66
        (T0 23430) (T1 2610) (TX 0)
        (TC 530) (IG 0)
      )
      (npu_inst_pe_1_7_3_N67
        (T0 23534) (T1 2506) (TX 0)
        (TC 558) (IG 0)
      )
      (npu_inst_pe_1_7_3_N68
        (T0 23184) (T1 2856) (TX 0)
        (TC 464) (IG 0)
      )
      (npu_inst_pe_1_7_3_N69
        (T0 23510) (T1 2530) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_3_N70
        (T0 23460) (T1 2580) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_3_N71
        (T0 23460) (T1 2580) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_3_N72
        (T0 23460) (T1 2580) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_3_N73
        (T0 23392) (T1 2648) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_3_N74
        (T0 23398) (T1 2642) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_7_3_N75
        (T0 23920) (T1 2120) (TX 0)
        (TC 200) (IG 0)
      )
      (npu_inst_pe_1_7_3_N76
        (T0 23622) (T1 2418) (TX 0)
        (TC 114) (IG 0)
      )
      (npu_inst_pe_1_7_3_N77
        (T0 24042) (T1 1998) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_3_N78
        (T0 23998) (T1 2042) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_3_N79
        (T0 23998) (T1 2042) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_3_N80
        (T0 23998) (T1 2042) (TX 0)
        (TC 62) (IG 0)
      )
      (npu_inst_pe_1_7_3_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_7_3_N93
        (T0 24722) (T1 1318) (TX 0)
        (TC 930) (IG 0)
      )
      (npu_inst_pe_1_7_3_N94
        (T0 24503) (T1 1537) (TX 0)
        (TC 737) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_1_
        (T0 25912) (T1 128) (TX 0)
        (TC 124) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_2_
        (T0 25806) (T1 234) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_3_
        (T0 25936) (T1 104) (TX 0)
        (TC 100) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_4_
        (T0 25986) (T1 54) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_5_
        (T0 25990) (T1 50) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_6_
        (T0 25990) (T1 50) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_add_79_carry_7_
        (T0 25990) (T1 50) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_data_0_
        (T0 25524) (T1 516) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_data_1_
        (T0 25368) (T1 672) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_0__1_
        (T0 24492) (T1 1548) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_1__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_1__1_
        (T0 24056) (T1 1984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_2__0_
        (T0 23712) (T1 2328) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_2__1_
        (T0 23281) (T1 2759) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_3__0_
        (T0 24627) (T1 1413) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_3__1_
        (T0 24435) (T1 1605) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_4__0_
        (T0 22752) (T1 3288) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_4__1_
        (T0 22517) (T1 3523) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_h_5__1_
        (T0 24300) (T1 1740) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_0__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_0__1_
        (T0 24813) (T1 1227) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_1__0_
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_1__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_2__0_
        (T0 23461) (T1 2579) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_2__1_
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_3__0_
        (T0 24876) (T1 1164) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_3__1_
        (T0 23603) (T1 2437) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_4__0_
        (T0 22249) (T1 3791) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_4__1_
        (T0 24629) (T1 1411) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_reg_v_5__1_
        (T0 24823) (T1 1217) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_3_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_3_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_3_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n100
        (T0 23408) (T1 2632) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_3_n101
        (T0 24811) (T1 1229) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n102
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n103
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n104
        (T0 25656) (T1 384) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n105
        (T0 24815) (T1 1225) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n106
        (T0 23459) (T1 2581) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n107
        (T0 23601) (T1 2439) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_n108
        (T0 24876) (T1 1164) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_n109
        (T0 24627) (T1 1413) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n110
        (T0 22247) (T1 3793) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_n111
        (T0 24821) (T1 1219) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n12
        (T0 516) (T1 25524) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_7_3_n13
        (T0 672) (T1 25368) (TX 0)
        (TC 590) (IG 0)
      )
      (npu_inst_pe_1_7_3_n14
        (T0 23916) (T1 2124) (TX 0)
        (TC 1580) (IG 0)
      )
      (npu_inst_pe_1_7_3_n15
        (T0 24202) (T1 1838) (TX 0)
        (TC 1412) (IG 0)
      )
      (npu_inst_pe_1_7_3_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_3_n17
        (T0 24660) (T1 1380) (TX 0)
        (TC 1252) (IG 0)
      )
      (npu_inst_pe_1_7_3_n18
        (T0 23377) (T1 2663) (TX 0)
        (TC 1661) (IG 0)
      )
      (npu_inst_pe_1_7_3_n19
        (T0 23859) (T1 2181) (TX 0)
        (TC 1185) (IG 0)
      )
      (npu_inst_pe_1_7_3_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_3_n20
        (T0 24402) (T1 1638) (TX 0)
        (TC 1638) (IG 0)
      )
      (npu_inst_pe_1_7_3_n21
        (T0 24244) (T1 1796) (TX 0)
        (TC 1636) (IG 0)
      )
      (npu_inst_pe_1_7_3_n22
        (T0 24727) (T1 1313) (TX 0)
        (TC 129) (IG 0)
      )
      (npu_inst_pe_1_7_3_n23
        (T0 24243) (T1 1797) (TX 0)
        (TC 609) (IG 0)
      )
      (npu_inst_pe_1_7_3_n24
        (T0 24531) (T1 1509) (TX 0)
        (TC 1445) (IG 0)
      )
      (npu_inst_pe_1_7_3_n25
        (T0 24437) (T1 1603) (TX 0)
        (TC 1187) (IG 0)
      )
      (npu_inst_pe_1_7_3_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_3_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_3_n28
        (T0 24081) (T1 1959) (TX 0)
        (TC 1831) (IG 0)
      )
      (npu_inst_pe_1_7_3_n29
        (T0 24137) (T1 1903) (TX 0)
        (TC 675) (IG 0)
      )
      (npu_inst_pe_1_7_3_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_3_n30
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_3_n31
        (T0 25236) (T1 804) (TX 0)
        (TC 610) (IG 0)
      )
      (npu_inst_pe_1_7_3_n32
        (T0 23742) (T1 2298) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n33
        (T0 23742) (T1 2298) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n34
        (T0 23742) (T1 2298) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n35
        (T0 23790) (T1 2250) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n36
        (T0 23414) (T1 2626) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_3_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_3_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n39
        (T0 1219) (T1 24821) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_3_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n41
        (T0 3793) (T1 22247) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n43
        (T0 1413) (T1 24627) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n45
        (T0 1164) (T1 24876) (TX 0)
        (TC 34) (IG 0)
      )
      (npu_inst_pe_1_7_3_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n47
        (T0 2439) (T1 23601) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_3_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n49
        (T0 2581) (T1 23459) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n51
        (T0 1225) (T1 24815) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n53
        (T0 384) (T1 25656) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n55
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n57
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_3_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_3_n59
        (T0 1229) (T1 24811) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_3_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n61
        (T0 1706) (T1 24334) (TX 0)
        (TC 1318) (IG 0)
      )
      (npu_inst_pe_1_7_3_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_3_n63
        (T0 2122) (T1 23918) (TX 0)
        (TC 1540) (IG 0)
      )
      (npu_inst_pe_1_7_3_n64
        (T0 1450) (T1 24590) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_3_n65
        (T0 2740) (T1 23300) (TX 0)
        (TC 548) (IG 0)
      )
      (npu_inst_pe_1_7_3_n66
        (T0 2947) (T1 23093) (TX 0)
        (TC 577) (IG 0)
      )
      (npu_inst_pe_1_7_3_n67
        (T0 1189) (T1 24851) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_3_n68
        (T0 1349) (T1 24691) (TX 0)
        (TC 257) (IG 0)
      )
      (npu_inst_pe_1_7_3_n69
        (T0 1940) (T1 24100) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_7_3_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_3_n70
        (T0 2311) (T1 23729) (TX 0)
        (TC 449) (IG 0)
      )
      (npu_inst_pe_1_7_3_n71
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_3_n72
        (T0 1696) (T1 24344) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_3_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n74
        (T0 1290) (T1 24750) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_7_3_n75
        (T0 2298) (T1 23742) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_3_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_3_n78
        (T0 2298) (T1 23742) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n79
        (T0 2298) (T1 23742) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n80
        (T0 2250) (T1 23790) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_3_n81
        (T0 2626) (T1 23414) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_3_n82
        (T0 2308) (T1 23732) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_3_n83
        (T0 2610) (T1 23430) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_7_3_n84
        (T0 2632) (T1 23408) (TX 0)
        (TC 390) (IG 0)
      )
      (npu_inst_pe_1_7_3_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_7_3_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_3_n87
        (T0 24300) (T1 1740) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_n88
        (T0 22752) (T1 3288) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_3_n89
        (T0 22515) (T1 3525) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_3_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_3_n90
        (T0 24625) (T1 1415) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_n91
        (T0 24433) (T1 1607) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_3_n92
        (T0 23712) (T1 2328) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_3_n93
        (T0 23279) (T1 2761) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_3_n94
        (T0 25080) (T1 960) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_3_n95
        (T0 24056) (T1 1984) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_3_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_3_n97
        (T0 24492) (T1 1548) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_3_n98
        (T0 23732) (T1 2308) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_3_n99
        (T0 23430) (T1 2610) (TX 0)
        (TC 476) (IG 0)
      )
      (npu_inst_pe_1_7_3_net3121
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_7_3_net3127
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_1_
        (T0 388) (T1 25652) (TX 0)
        (TC 366) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_2_
        (T0 680) (T1 25360) (TX 0)
        (TC 594) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_3_
        (T0 546) (T1 25494) (TX 0)
        (TC 470) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_4_
        (T0 490) (T1 25550) (TX 0)
        (TC 414) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_5_
        (T0 488) (T1 25552) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_6_
        (T0 488) (T1 25552) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_3_sub_77_carry_7_
        (T0 488) (T1 25552) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_4_N65
        (T0 23736) (T1 2304) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_4_N66
        (T0 23638) (T1 2402) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_7_4_N67
        (T0 23160) (T1 2880) (TX 0)
        (TC 492) (IG 0)
      )
      (npu_inst_pe_1_7_4_N68
        (T0 23104) (T1 2936) (TX 0)
        (TC 382) (IG 0)
      )
      (npu_inst_pe_1_7_4_N69
        (T0 23112) (T1 2928) (TX 0)
        (TC 318) (IG 0)
      )
      (npu_inst_pe_1_7_4_N70
        (T0 22930) (T1 3110) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_4_N71
        (T0 22930) (T1 3110) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_4_N72
        (T0 22930) (T1 3110) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_4_N73
        (T0 23736) (T1 2304) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_4_N74
        (T0 23562) (T1 2478) (TX 0)
        (TC 494) (IG 0)
      )
      (npu_inst_pe_1_7_4_N75
        (T0 23524) (T1 2516) (TX 0)
        (TC 238) (IG 0)
      )
      (npu_inst_pe_1_7_4_N76
        (T0 23464) (T1 2576) (TX 0)
        (TC 158) (IG 0)
      )
      (npu_inst_pe_1_7_4_N77
        (T0 23548) (T1 2492) (TX 0)
        (TC 94) (IG 0)
      )
      (npu_inst_pe_1_7_4_N78
        (T0 23390) (T1 2650) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_4_N79
        (T0 23390) (T1 2650) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_4_N80
        (T0 23390) (T1 2650) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_4_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_7_4_N93
        (T0 25204) (T1 836) (TX 0)
        (TC 836) (IG 0)
      )
      (npu_inst_pe_1_7_4_N94
        (T0 24502) (T1 1538) (TX 0)
        (TC 674) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_1_
        (T0 25904) (T1 136) (TX 0)
        (TC 136) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_2_
        (T0 25786) (T1 254) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_3_
        (T0 25892) (T1 148) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_4_
        (T0 25954) (T1 86) (TX 0)
        (TC 84) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_5_
        (T0 25964) (T1 76) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_6_
        (T0 25964) (T1 76) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_4_add_79_carry_7_
        (T0 25964) (T1 76) (TX 0)
        (TC 74) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_data_0_
        (T0 25568) (T1 472) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_data_1_
        (T0 25386) (T1 654) (TX 0)
        (TC 570) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_0__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_1__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_1__1_
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_2__0_
        (T0 24300) (T1 1740) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_2__1_
        (T0 23089) (T1 2951) (TX 0)
        (TC 257) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_3__0_
        (T0 24639) (T1 1401) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_3__1_
        (T0 24615) (T1 1425) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_4__0_
        (T0 23328) (T1 2712) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_4__1_
        (T0 22517) (T1 3523) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_5__0_
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_h_5__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_0__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_0__1_
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_2__0_
        (T0 23468) (T1 2572) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_2__1_
        (T0 24625) (T1 1415) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_3__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_3__1_
        (T0 23655) (T1 2385) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_4__0_
        (T0 23465) (T1 2575) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_4__1_
        (T0 24821) (T1 1219) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_5__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_reg_v_5__1_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_4_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_4_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_4_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n100
        (T0 23754) (T1 2286) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_4_n101
        (T0 24248) (T1 1792) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_n102
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_n103
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n104
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n105
        (T0 24623) (T1 1417) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_n106
        (T0 23468) (T1 2572) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_4_n107
        (T0 23653) (T1 2387) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_n108
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n109
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n110
        (T0 23463) (T1 2577) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_n111
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_n112
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n12
        (T0 472) (T1 25568) (TX 0)
        (TC 434) (IG 0)
      )
      (npu_inst_pe_1_7_4_n13
        (T0 654) (T1 25386) (TX 0)
        (TC 570) (IG 0)
      )
      (npu_inst_pe_1_7_4_n14
        (T0 24204) (T1 1836) (TX 0)
        (TC 1292) (IG 0)
      )
      (npu_inst_pe_1_7_4_n15
        (T0 24502) (T1 1538) (TX 0)
        (TC 1346) (IG 0)
      )
      (npu_inst_pe_1_7_4_n16
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_4_n17
        (T0 24760) (T1 1280) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_7_4_n18
        (T0 23383) (T1 2657) (TX 0)
        (TC 1857) (IG 0)
      )
      (npu_inst_pe_1_7_4_n19
        (T0 23853) (T1 2187) (TX 0)
        (TC 1189) (IG 0)
      )
      (npu_inst_pe_1_7_4_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_4_n20
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_7_4_n21
        (T0 24246) (T1 1794) (TX 0)
        (TC 1634) (IG 0)
      )
      (npu_inst_pe_1_7_4_n22
        (T0 24727) (T1 1313) (TX 0)
        (TC 1249) (IG 0)
      )
      (npu_inst_pe_1_7_4_n23
        (T0 24141) (T1 1899) (TX 0)
        (TC 677) (IG 0)
      )
      (npu_inst_pe_1_7_4_n24
        (T0 25016) (T1 1024) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_7_4_n25
        (T0 24662) (T1 1378) (TX 0)
        (TC 930) (IG 0)
      )
      (npu_inst_pe_1_7_4_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_4_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_4_n28
        (T0 24721) (T1 1319) (TX 0)
        (TC 1255) (IG 0)
      )
      (npu_inst_pe_1_7_4_n29
        (T0 24626) (T1 1414) (TX 0)
        (TC 1158) (IG 0)
      )
      (npu_inst_pe_1_7_4_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_4_n30
        (T0 25944) (T1 96) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_n31
        (T0 25590) (T1 450) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_7_4_n32
        (T0 23160) (T1 2880) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_4_n33
        (T0 23160) (T1 2880) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_4_n34
        (T0 23160) (T1 2880) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_4_n35
        (T0 23328) (T1 2712) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_4_n36
        (T0 23284) (T1 2756) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_7_4_n37
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n39
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_4_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n41
        (T0 2577) (T1 23463) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n43
        (T0 1221) (T1 24819) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n47
        (T0 2387) (T1 23653) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_4_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n49
        (T0 2572) (T1 23468) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_4_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n51
        (T0 1417) (T1 24623) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_4_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n57
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_4_n59
        (T0 1792) (T1 24248) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_4_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n61
        (T0 1510) (T1 24530) (TX 0)
        (TC 1190) (IG 0)
      )
      (npu_inst_pe_1_7_4_n62
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_4_n63
        (T0 2120) (T1 23920) (TX 0)
        (TC 1540) (IG 0)
      )
      (npu_inst_pe_1_7_4_n64
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_4_n65
        (T0 2260) (T1 23780) (TX 0)
        (TC 452) (IG 0)
      )
      (npu_inst_pe_1_7_4_n66
        (T0 2947) (T1 23093) (TX 0)
        (TC 577) (IG 0)
      )
      (npu_inst_pe_1_7_4_n67
        (T0 1179) (T1 24861) (TX 0)
        (TC 223) (IG 0)
      )
      (npu_inst_pe_1_7_4_n68
        (T0 1199) (T1 24841) (TX 0)
        (TC 227) (IG 0)
      )
      (npu_inst_pe_1_7_4_n69
        (T0 1450) (T1 24590) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_4_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_4_n70
        (T0 2471) (T1 23569) (TX 0)
        (TC 481) (IG 0)
      )
      (npu_inst_pe_1_7_4_n71
        (T0 800) (T1 25240) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_4_n72
        (T0 1280) (T1 24760) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_4_n73
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_4_n74
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_4_n75
        (T0 2880) (T1 23160) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_4_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_4_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_4_n78
        (T0 2880) (T1 23160) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_4_n79
        (T0 2880) (T1 23160) (TX 0)
        (TC 202) (IG 0)
      )
      (npu_inst_pe_1_7_4_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n80
        (T0 2712) (T1 23328) (TX 0)
        (TC 208) (IG 0)
      )
      (npu_inst_pe_1_7_4_n81
        (T0 2756) (T1 23284) (TX 0)
        (TC 246) (IG 0)
      )
      (npu_inst_pe_1_7_4_n82
        (T0 2698) (T1 23342) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_7_4_n83
        (T0 2424) (T1 23616) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_4_n84
        (T0 2286) (T1 23754) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_4_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_7_4_n86
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_n87
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_n88
        (T0 23328) (T1 2712) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_n89
        (T0 22515) (T1 3525) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_4_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_4_n90
        (T0 24637) (T1 1403) (TX 0)
        (TC 63) (IG 0)
      )
      (npu_inst_pe_1_7_4_n91
        (T0 24613) (T1 1427) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_4_n92
        (T0 24300) (T1 1740) (TX 0)
        (TC 162) (IG 0)
      )
      (npu_inst_pe_1_7_4_n93
        (T0 23087) (T1 2953) (TX 0)
        (TC 257) (IG 0)
      )
      (npu_inst_pe_1_7_4_n94
        (T0 25080) (T1 960) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_4_n95
        (T0 24504) (T1 1536) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_4_n96
        (T0 24696) (T1 1344) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_4_n97
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_4_n98
        (T0 23342) (T1 2698) (TX 0)
        (TC 304) (IG 0)
      )
      (npu_inst_pe_1_7_4_n99
        (T0 23616) (T1 2424) (TX 0)
        (TC 432) (IG 0)
      )
      (npu_inst_pe_1_7_4_net3098
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_7_4_net3104
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_1_
        (T0 336) (T1 25704) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_2_
        (T0 598) (T1 25442) (TX 0)
        (TC 516) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_3_
        (T0 460) (T1 25580) (TX 0)
        (TC 384) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_4_
        (T0 398) (T1 25642) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_5_
        (T0 384) (T1 25656) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_6_
        (T0 384) (T1 25656) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_4_sub_77_carry_7_
        (T0 384) (T1 25656) (TX 0)
        (TC 308) (IG 0)
      )
      (npu_inst_pe_1_7_5_N65
        (T0 23146) (T1 2894) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_5_N66
        (T0 23304) (T1 2736) (TX 0)
        (TC 438) (IG 0)
      )
      (npu_inst_pe_1_7_5_N67
        (T0 23562) (T1 2478) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_7_5_N68
        (T0 23294) (T1 2746) (TX 0)
        (TC 354) (IG 0)
      )
      (npu_inst_pe_1_7_5_N69
        (T0 22816) (T1 3224) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_7_5_N70
        (T0 22790) (T1 3250) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_5_N71
        (T0 22790) (T1 3250) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_5_N72
        (T0 22790) (T1 3250) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_5_N73
        (T0 23146) (T1 2894) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_5_N74
        (T0 23296) (T1 2744) (TX 0)
        (TC 466) (IG 0)
      )
      (npu_inst_pe_1_7_5_N75
        (T0 23862) (T1 2178) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_7_5_N76
        (T0 23660) (T1 2380) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_N77
        (T0 23256) (T1 2784) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_5_N78
        (T0 23248) (T1 2792) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_N79
        (T0 23248) (T1 2792) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_N80
        (T0 23248) (T1 2792) (TX 0)
        (TC 92) (IG 0)
      )
      (npu_inst_pe_1_7_5_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_7_5_N93
        (T0 23860) (T1 2180) (TX 0)
        (TC 1410) (IG 0)
      )
      (npu_inst_pe_1_7_5_N94
        (T0 23576) (T1 2464) (TX 0)
        (TC 1216) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_1_
        (T0 25908) (T1 132) (TX 0)
        (TC 132) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_2_
        (T0 25758) (T1 282) (TX 0)
        (TC 278) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_3_
        (T0 25894) (T1 146) (TX 0)
        (TC 146) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_4_
        (T0 25958) (T1 82) (TX 0)
        (TC 82) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_5_
        (T0 25962) (T1 78) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_6_
        (T0 25962) (T1 78) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_5_add_79_carry_7_
        (T0 25962) (T1 78) (TX 0)
        (TC 78) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_data_0_
        (T0 25576) (T1 464) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_data_1_
        (T0 25396) (T1 644) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_0__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_0__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_1__0_
        (T0 24443) (T1 1597) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_1__1_
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_2__0_
        (T0 24445) (T1 1595) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_2__1_
        (T0 23340) (T1 2700) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_3__0_
        (T0 24423) (T1 1617) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_3__1_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_4__0_
        (T0 23712) (T1 2328) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_4__1_
        (T0 22325) (T1 3715) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_5__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_h_5__1_
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_0__1_
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_1__0_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_2__0_
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_2__1_
        (T0 22065) (T1 3975) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_3__0_
        (T0 23655) (T1 2385) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_3__1_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_4__0_
        (T0 21161) (T1 4879) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_4__1_
        (T0 23221) (T1 2819) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_reg_v_5__1_
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_5_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_5_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_5_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n100
        (T0 23162) (T1 2878) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_5_n101
        (T0 23288) (T1 2752) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_n102
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_n103
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n104
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n105
        (T0 22063) (T1 3977) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n106
        (T0 23480) (T1 2560) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n107
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_n108
        (T0 23653) (T1 2387) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_n109
        (T0 23219) (T1 2821) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n110
        (T0 21159) (T1 4881) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_5_n111
        (T0 22328) (T1 3712) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_n112
        (T0 24696) (T1 1344) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n12
        (T0 464) (T1 25576) (TX 0)
        (TC 408) (IG 0)
      )
      (npu_inst_pe_1_7_5_n13
        (T0 644) (T1 25396) (TX 0)
        (TC 592) (IG 0)
      )
      (npu_inst_pe_1_7_5_n14
        (T0 24300) (T1 1740) (TX 0)
        (TC 1036) (IG 0)
      )
      (npu_inst_pe_1_7_5_n15
        (T0 24435) (T1 1605) (TX 0)
        (TC 1163) (IG 0)
      )
      (npu_inst_pe_1_7_5_n16
        (T0 24698) (T1 1342) (TX 0)
        (TC 1310) (IG 0)
      )
      (npu_inst_pe_1_7_5_n17
        (T0 24634) (T1 1406) (TX 0)
        (TC 1282) (IG 0)
      )
      (npu_inst_pe_1_7_5_n18
        (T0 23479) (T1 2561) (TX 0)
        (TC 1793) (IG 0)
      )
      (npu_inst_pe_1_7_5_n19
        (T0 24112) (T1 1928) (TX 0)
        (TC 1182) (IG 0)
      )
      (npu_inst_pe_1_7_5_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_5_n20
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_7_5_n21
        (T0 24374) (T1 1666) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_7_5_n22
        (T0 22743) (T1 3297) (TX 0)
        (TC 1825) (IG 0)
      )
      (npu_inst_pe_1_7_5_n23
        (T0 23315) (T1 2725) (TX 0)
        (TC 1281) (IG 0)
      )
      (npu_inst_pe_1_7_5_n24
        (T0 24536) (T1 1504) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_7_5_n25
        (T0 24152) (T1 1888) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_7_5_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_5_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_5_n28
        (T0 22897) (T1 3143) (TX 0)
        (TC 1799) (IG 0)
      )
      (npu_inst_pe_1_7_5_n29
        (T0 23472) (T1 2568) (TX 0)
        (TC 2312) (IG 0)
      )
      (npu_inst_pe_1_7_5_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_5_n30
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_5_n31
        (T0 24502) (T1 1538) (TX 0)
        (TC 1538) (IG 0)
      )
      (npu_inst_pe_1_7_5_n32
        (T0 23010) (T1 3030) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n33
        (T0 23010) (T1 3030) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n34
        (T0 23010) (T1 3030) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n35
        (T0 23022) (T1 3018) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_5_n36
        (T0 23480) (T1 2560) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_5_n37
        (T0 1344) (T1 24696) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n39
        (T0 3712) (T1 22328) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_5_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n41
        (T0 4881) (T1 21159) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_5_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n43
        (T0 2821) (T1 23219) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n45
        (T0 2387) (T1 23653) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n47
        (T0 1223) (T1 24817) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n49
        (T0 2560) (T1 23480) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_5_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n51
        (T0 3977) (T1 22063) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n53
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_5_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_5_n59
        (T0 2752) (T1 23288) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_5_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n61
        (T0 1544) (T1 24496) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_7_5_n62
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_5_n63
        (T0 1990) (T1 24050) (TX 0)
        (TC 1506) (IG 0)
      )
      (npu_inst_pe_1_7_5_n64
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n65
        (T0 1940) (T1 24100) (TX 0)
        (TC 388) (IG 0)
      )
      (npu_inst_pe_1_7_5_n66
        (T0 3107) (T1 22933) (TX 0)
        (TC 609) (IG 0)
      )
      (npu_inst_pe_1_7_5_n67
        (T0 1359) (T1 24681) (TX 0)
        (TC 259) (IG 0)
      )
      (npu_inst_pe_1_7_5_n68
        (T0 1029) (T1 25011) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_5_n69
        (T0 1341) (T1 24699) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_5_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_5_n70
        (T0 2250) (T1 23790) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_7_5_n71
        (T0 1343) (T1 24697) (TX 0)
        (TC 255) (IG 0)
      )
      (npu_inst_pe_1_7_5_n72
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_5_n73
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_5_n74
        (T0 1120) (T1 24920) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_5_n75
        (T0 3030) (T1 23010) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_5_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_5_n78
        (T0 3030) (T1 23010) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n79
        (T0 3030) (T1 23010) (TX 0)
        (TC 186) (IG 0)
      )
      (npu_inst_pe_1_7_5_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n80
        (T0 3018) (T1 23022) (TX 0)
        (TC 190) (IG 0)
      )
      (npu_inst_pe_1_7_5_n81
        (T0 2560) (T1 23480) (TX 0)
        (TC 222) (IG 0)
      )
      (npu_inst_pe_1_7_5_n82
        (T0 2344) (T1 23696) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_5_n83
        (T0 2746) (T1 23294) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_5_n84
        (T0 2878) (T1 23162) (TX 0)
        (TC 294) (IG 0)
      )
      (npu_inst_pe_1_7_5_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_7_5_n86
        (T0 24888) (T1 1152) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_5_n87
        (T0 24696) (T1 1344) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_n88
        (T0 23712) (T1 2328) (TX 0)
        (TC 322) (IG 0)
      )
      (npu_inst_pe_1_7_5_n89
        (T0 22323) (T1 3717) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_5_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_5_n90
        (T0 24421) (T1 1619) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_5_n91
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_5_n92
        (T0 24443) (T1 1597) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_5_n93
        (T0 23340) (T1 2700) (TX 0)
        (TC 258) (IG 0)
      )
      (npu_inst_pe_1_7_5_n94
        (T0 24441) (T1 1599) (TX 0)
        (TC 159) (IG 0)
      )
      (npu_inst_pe_1_7_5_n95
        (T0 24312) (T1 1728) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_5_n96
        (T0 24888) (T1 1152) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_5_n97
        (T0 24696) (T1 1344) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_5_n98
        (T0 23696) (T1 2344) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_5_n99
        (T0 23294) (T1 2746) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_5_net3075
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_7_5_net3081
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_1_
        (T0 332) (T1 25708) (TX 0)
        (TC 286) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_2_
        (T0 590) (T1 25450) (TX 0)
        (TC 502) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_3_
        (T0 440) (T1 25600) (TX 0)
        (TC 358) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_4_
        (T0 394) (T1 25646) (TX 0)
        (TC 312) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_5_
        (T0 380) (T1 25660) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_6_
        (T0 380) (T1 25660) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_5_sub_77_carry_7_
        (T0 380) (T1 25660) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_6_N65
        (T0 23518) (T1 2522) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_6_N66
        (T0 23280) (T1 2760) (TX 0)
        (TC 396) (IG 0)
      )
      (npu_inst_pe_1_7_6_N67
        (T0 23216) (T1 2824) (TX 0)
        (TC 430) (IG 0)
      )
      (npu_inst_pe_1_7_6_N68
        (T0 23170) (T1 2870) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_7_6_N69
        (T0 23128) (T1 2912) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_7_6_N70
        (T0 23398) (T1 2642) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_6_N71
        (T0 23398) (T1 2642) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_6_N72
        (T0 23398) (T1 2642) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_6_N73
        (T0 23518) (T1 2522) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_6_N74
        (T0 23274) (T1 2766) (TX 0)
        (TC 392) (IG 0)
      )
      (npu_inst_pe_1_7_6_N75
        (T0 23498) (T1 2542) (TX 0)
        (TC 194) (IG 0)
      )
      (npu_inst_pe_1_7_6_N76
        (T0 23478) (T1 2562) (TX 0)
        (TC 120) (IG 0)
      )
      (npu_inst_pe_1_7_6_N77
        (T0 23508) (T1 2532) (TX 0)
        (TC 72) (IG 0)
      )
      (npu_inst_pe_1_7_6_N78
        (T0 23790) (T1 2250) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_6_N79
        (T0 23790) (T1 2250) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_6_N80
        (T0 23790) (T1 2250) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_6_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_7_6_N93
        (T0 23478) (T1 2562) (TX 0)
        (TC 1634) (IG 0)
      )
      (npu_inst_pe_1_7_6_N94
        (T0 23672) (T1 2368) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_1_
        (T0 25918) (T1 122) (TX 0)
        (TC 122) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_2_
        (T0 25826) (T1 214) (TX 0)
        (TC 214) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_3_
        (T0 25932) (T1 108) (TX 0)
        (TC 108) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_4_
        (T0 25982) (T1 58) (TX 0)
        (TC 58) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_5_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_6_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_6_add_79_carry_7_
        (T0 25988) (T1 52) (TX 0)
        (TC 52) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_data_0_
        (T0 25638) (T1 402) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_data_1_
        (T0 25520) (T1 520) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_0__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_1__0_
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_1__1_
        (T0 24059) (T1 1981) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_2__0_
        (T0 24684) (T1 1356) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_2__1_
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_3__0_
        (T0 24864) (T1 1176) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_3__1_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_4__0_
        (T0 24437) (T1 1603) (TX 0)
        (TC 257) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_4__1_
        (T0 22572) (T1 3468) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_h_5__1_
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_0__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_1__0_
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_1__1_
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_2__0_
        (T0 22065) (T1 3975) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_2__1_
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_3__0_
        (T0 23655) (T1 2385) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_3__1_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_4__0_
        (T0 21109) (T1 4931) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_4__1_
        (T0 20725) (T1 5315) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_5__0_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_6_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_6_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n100
        (T0 23530) (T1 2510) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_6_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n102
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n103
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n104
        (T0 25848) (T1 192) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n105
        (T0 22584) (T1 3456) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n106
        (T0 22063) (T1 3977) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_n107
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_n108
        (T0 23653) (T1 2387) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_n109
        (T0 20723) (T1 5317) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_6_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n110
        (T0 21107) (T1 4933) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_n111
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n112
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n12
        (T0 402) (T1 25638) (TX 0)
        (TC 386) (IG 0)
      )
      (npu_inst_pe_1_7_6_n13
        (T0 520) (T1 25520) (TX 0)
        (TC 478) (IG 0)
      )
      (npu_inst_pe_1_7_6_n14
        (T0 24823) (T1 1217) (TX 0)
        (TC 801) (IG 0)
      )
      (npu_inst_pe_1_7_6_n15
        (T0 24774) (T1 1266) (TX 0)
        (TC 900) (IG 0)
      )
      (npu_inst_pe_1_7_6_n16
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_7_6_n17
        (T0 24786) (T1 1254) (TX 0)
        (TC 1124) (IG 0)
      )
      (npu_inst_pe_1_7_6_n18
        (T0 23922) (T1 2118) (TX 0)
        (TC 1670) (IG 0)
      )
      (npu_inst_pe_1_7_6_n19
        (T0 24502) (T1 1538) (TX 0)
        (TC 962) (IG 0)
      )
      (npu_inst_pe_1_7_6_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_6_n20
        (T0 24698) (T1 1342) (TX 0)
        (TC 1342) (IG 0)
      )
      (npu_inst_pe_1_7_6_n21
        (T0 24634) (T1 1406) (TX 0)
        (TC 1310) (IG 0)
      )
      (npu_inst_pe_1_7_6_n22
        (T0 22071) (T1 3969) (TX 0)
        (TC 2465) (IG 0)
      )
      (npu_inst_pe_1_7_6_n23
        (T0 23734) (T1 2306) (TX 0)
        (TC 2306) (IG 0)
      )
      (npu_inst_pe_1_7_6_n24
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_6_n25
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (npu_inst_pe_1_7_6_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_6_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_6_n28
        (T0 22263) (T1 3777) (TX 0)
        (TC 2273) (IG 0)
      )
      (npu_inst_pe_1_7_6_n29
        (T0 22733) (T1 3307) (TX 0)
        (TC 1797) (IG 0)
      )
      (npu_inst_pe_1_7_6_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_6_n30
        (T0 24792) (T1 1248) (TX 0)
        (TC 1248) (IG 0)
      )
      (npu_inst_pe_1_7_6_n31
        (T0 24214) (T1 1826) (TX 0)
        (TC 1634) (IG 0)
      )
      (npu_inst_pe_1_7_6_n32
        (T0 23596) (T1 2444) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_n33
        (T0 23596) (T1 2444) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_n34
        (T0 23596) (T1 2444) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_n35
        (T0 23320) (T1 2720) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_6_n36
        (T0 23328) (T1 2712) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_6_n37
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_6_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n41
        (T0 4933) (T1 21107) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n43
        (T0 5317) (T1 20723) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_6_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n45
        (T0 2387) (T1 23653) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n47
        (T0 1223) (T1 24817) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n49
        (T0 3977) (T1 22063) (TX 0)
        (TC 97) (IG 0)
      )
      (npu_inst_pe_1_7_6_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n51
        (T0 3456) (T1 22584) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n53
        (T0 192) (T1 25848) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (npu_inst_pe_1_7_6_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n57
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_6_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_6_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n61
        (T0 1224) (T1 24816) (TX 0)
        (TC 964) (IG 0)
      )
      (npu_inst_pe_1_7_6_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_n63
        (T0 1668) (T1 24372) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_7_6_n64
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_n65
        (T0 1347) (T1 24693) (TX 0)
        (TC 257) (IG 0)
      )
      (npu_inst_pe_1_7_6_n66
        (T0 2890) (T1 23150) (TX 0)
        (TC 578) (IG 0)
      )
      (npu_inst_pe_1_7_6_n67
        (T0 980) (T1 25060) (TX 0)
        (TC 196) (IG 0)
      )
      (npu_inst_pe_1_7_6_n68
        (T0 1029) (T1 25011) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_6_n69
        (T0 1130) (T1 24910) (TX 0)
        (TC 226) (IG 0)
      )
      (npu_inst_pe_1_7_6_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_6_n70
        (T0 1600) (T1 24440) (TX 0)
        (TC 320) (IG 0)
      )
      (npu_inst_pe_1_7_6_n71
        (T0 1440) (T1 24600) (TX 0)
        (TC 288) (IG 0)
      )
      (npu_inst_pe_1_7_6_n72
        (T0 1663) (T1 24377) (TX 0)
        (TC 319) (IG 0)
      )
      (npu_inst_pe_1_7_6_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_n74
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_6_n75
        (T0 2444) (T1 23596) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_6_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_6_n78
        (T0 2444) (T1 23596) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_n79
        (T0 2444) (T1 23596) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_6_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n80
        (T0 2720) (T1 23320) (TX 0)
        (TC 182) (IG 0)
      )
      (npu_inst_pe_1_7_6_n81
        (T0 2712) (T1 23328) (TX 0)
        (TC 204) (IG 0)
      )
      (npu_inst_pe_1_7_6_n82
        (T0 2686) (T1 23354) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_6_n83
        (T0 2748) (T1 23292) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_6_n84
        (T0 2510) (T1 23530) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_6_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_7_6_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_n87
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_n88
        (T0 24435) (T1 1605) (TX 0)
        (TC 257) (IG 0)
      )
      (npu_inst_pe_1_7_6_n89
        (T0 22572) (T1 3468) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_6_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_6_n90
        (T0 24864) (T1 1176) (TX 0)
        (TC 66) (IG 0)
      )
      (npu_inst_pe_1_7_6_n91
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_6_n92
        (T0 24684) (T1 1356) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_6_n93
        (T0 24120) (T1 1920) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_6_n94
        (T0 24312) (T1 1728) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_6_n95
        (T0 24057) (T1 1983) (TX 0)
        (TC 191) (IG 0)
      )
      (npu_inst_pe_1_7_6_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_n97
        (T0 25272) (T1 768) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_6_n98
        (T0 23354) (T1 2686) (TX 0)
        (TC 256) (IG 0)
      )
      (npu_inst_pe_1_7_6_n99
        (T0 23292) (T1 2748) (TX 0)
        (TC 330) (IG 0)
      )
      (npu_inst_pe_1_7_6_net3052
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_7_6_net3058
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_1_
        (T0 280) (T1 25760) (TX 0)
        (TC 274) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_2_
        (T0 504) (T1 25536) (TX 0)
        (TC 450) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_3_
        (T0 392) (T1 25648) (TX 0)
        (TC 342) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_4_
        (T0 346) (T1 25694) (TX 0)
        (TC 296) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_5_
        (T0 340) (T1 25700) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_6_
        (T0 340) (T1 25700) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_6_sub_77_carry_7_
        (T0 340) (T1 25700) (TX 0)
        (TC 290) (IG 0)
      )
      (npu_inst_pe_1_7_7_N65
        (T0 23436) (T1 2604) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_7_N66
        (T0 22532) (T1 3508) (TX 0)
        (TC 440) (IG 0)
      )
      (npu_inst_pe_1_7_7_N67
        (T0 22492) (T1 3548) (TX 0)
        (TC 412) (IG 0)
      )
      (npu_inst_pe_1_7_7_N68
        (T0 22786) (T1 3254) (TX 0)
        (TC 334) (IG 0)
      )
      (npu_inst_pe_1_7_7_N69
        (T0 22928) (T1 3112) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_7_N70
        (T0 22986) (T1 3054) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_7_N71
        (T0 22986) (T1 3054) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_7_N72
        (T0 22986) (T1 3054) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_7_N73
        (T0 23436) (T1 2604) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_7_N74
        (T0 22506) (T1 3534) (TX 0)
        (TC 406) (IG 0)
      )
      (npu_inst_pe_1_7_7_N75
        (T0 22810) (T1 3230) (TX 0)
        (TC 176) (IG 0)
      )
      (npu_inst_pe_1_7_7_N76
        (T0 23112) (T1 2928) (TX 0)
        (TC 112) (IG 0)
      )
      (npu_inst_pe_1_7_7_N77
        (T0 23324) (T1 2716) (TX 0)
        (TC 54) (IG 0)
      )
      (npu_inst_pe_1_7_7_N78
        (T0 23390) (T1 2650) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_7_N79
        (T0 23390) (T1 2650) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_7_N80
        (T0 23390) (T1 2650) (TX 0)
        (TC 48) (IG 0)
      )
      (npu_inst_pe_1_7_7_N84
        (T0 23891) (T1 2148) (TX 1)
        (TC 1183) (IG 0)
      )
      (npu_inst_pe_1_7_7_N93
        (T0 24504) (T1 1536) (TX 0)
        (TC 1152) (IG 0)
      )
      (npu_inst_pe_1_7_7_N94
        (T0 22872) (T1 3168) (TX 0)
        (TC 2240) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_1_
        (T0 25958) (T1 82) (TX 0)
        (TC 80) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_2_
        (T0 25860) (T1 180) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_3_
        (T0 25942) (T1 98) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_4_
        (T0 26002) (T1 38) (TX 0)
        (TC 38) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_5_
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_6_
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_add_79_carry_7_
        (T0 26008) (T1 32) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_data_0_
        (T0 25710) (T1 330) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_data_1_
        (T0 25514) (T1 526) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_0__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_0__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_1__0_
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_1__1_
        (T0 22904) (T1 3136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_2__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_2__1_
        (T0 24241) (T1 1799) (TX 0)
        (TC 161) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_3__0_
        (T0 25011) (T1 1029) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_3__1_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_4__0_
        (T0 24888) (T1 1152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_4__1_
        (T0 22709) (T1 3331) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_5__0_
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_h_5__1_
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_0__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_0__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_1__0_
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_1__1_
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_2__0_
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_2__1_
        (T0 21361) (T1 4679) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_3__0_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_3__1_
        (T0 24819) (T1 1221) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_4__0_
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_4__1_
        (T0 19765) (T1 6275) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_5__0_
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_reg_v_5__1_
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_int_q_weight_0_
        (T0 21785) (T1 4208) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_7_int_q_weight_1_
        (T0 17793) (T1 8200) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_7_n1
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_7_n10
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n100
        (T0 23450) (T1 2590) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_7_n101
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n102
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n103
        (T0 23096) (T1 2944) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n104
        (T0 24440) (T1 1600) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n105
        (T0 21359) (T1 4681) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_n106
        (T0 24504) (T1 1536) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_n107
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_n108
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_n109
        (T0 19763) (T1 6277) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n110
        (T0 23544) (T1 2496) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_n111
        (T0 23736) (T1 2304) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n112
        (T0 24696) (T1 1344) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n113
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n114
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n115
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n116
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n117
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n118
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n12
        (T0 330) (T1 25710) (TX 0)
        (TC 298) (IG 0)
      )
      (npu_inst_pe_1_7_7_n13
        (T0 526) (T1 25514) (TX 0)
        (TC 472) (IG 0)
      )
      (npu_inst_pe_1_7_7_n14
        (T0 25080) (T1 960) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_7_7_n15
        (T0 24982) (T1 1058) (TX 0)
        (TC 834) (IG 0)
      )
      (npu_inst_pe_1_7_7_n16
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_7_7_n17
        (T0 24728) (T1 1312) (TX 0)
        (TC 1184) (IG 0)
      )
      (npu_inst_pe_1_7_7_n18
        (T0 24151) (T1 1889) (TX 0)
        (TC 1601) (IG 0)
      )
      (npu_inst_pe_1_7_7_n19
        (T0 24531) (T1 1509) (TX 0)
        (TC 705) (IG 0)
      )
      (npu_inst_pe_1_7_7_n2
        (T0 6192) (T1 19848) (TX 0)
        (TC 640) (IG 0)
      )
      (npu_inst_pe_1_7_7_n20
        (T0 24408) (T1 1632) (TX 0)
        (TC 1632) (IG 0)
      )
      (npu_inst_pe_1_7_7_n21
        (T0 24472) (T1 1568) (TX 0)
        (TC 1440) (IG 0)
      )
      (npu_inst_pe_1_7_7_n22
        (T0 21591) (T1 4449) (TX 0)
        (TC 2945) (IG 0)
      )
      (npu_inst_pe_1_7_7_n23
        (T0 23091) (T1 2949) (TX 0)
        (TC 1761) (IG 0)
      )
      (npu_inst_pe_1_7_7_n24
        (T0 23544) (T1 2496) (TX 0)
        (TC 2496) (IG 0)
      )
      (npu_inst_pe_1_7_7_n25
        (T0 23416) (T1 2624) (TX 0)
        (TC 2432) (IG 0)
      )
      (npu_inst_pe_1_7_7_n26
        (T0 8200) (T1 17793) (TX 47)
        (TC 4208) (IG 3)
      )
      (npu_inst_pe_1_7_7_n27
        (T0 4208) (T1 21785) (TX 47)
        (TC 2634) (IG 3)
      )
      (npu_inst_pe_1_7_7_n28
        (T0 24120) (T1 1920) (TX 0)
        (TC 768) (IG 0)
      )
      (npu_inst_pe_1_7_7_n29
        (T0 24694) (T1 1346) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_7_7_n3
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_7_n30
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_7_n31
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (npu_inst_pe_1_7_7_n32
        (T0 23190) (T1 2850) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_n33
        (T0 23190) (T1 2850) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_n34
        (T0 23190) (T1 2850) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_n35
        (T0 23130) (T1 2910) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_7_n36
        (T0 22950) (T1 3090) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_7_n37
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n38
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n39
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n4
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (npu_inst_pe_1_7_7_n40
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n41
        (T0 2496) (T1 23544) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_n42
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n43
        (T0 6277) (T1 19763) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_n44
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n45
        (T0 1223) (T1 24817) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_n46
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n47
        (T0 1223) (T1 24817) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_n48
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n49
        (T0 1536) (T1 24504) (TX 0)
        (TC 96) (IG 0)
      )
      (npu_inst_pe_1_7_7_n5
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n50
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n51
        (T0 4681) (T1 21359) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_n52
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n53
        (T0 1600) (T1 24440) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n54
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n55
        (T0 2944) (T1 23096) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n56
        (T0 4232) (T1 21808) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n57
        (T0 1344) (T1 24696) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n58
        (T0 25008) (T1 1032) (TX 0)
        (TC 1032) (IG 0)
      )
      (npu_inst_pe_1_7_7_n59
        (T0 2304) (T1 23736) (TX 0)
        (TC 32) (IG 0)
      )
      (npu_inst_pe_1_7_7_n6
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n60
        (T0 4880) (T1 21160) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n61
        (T0 1154) (T1 24886) (TX 0)
        (TC 930) (IG 0)
      )
      (npu_inst_pe_1_7_7_n62
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_7_n63
        (T0 1638) (T1 24402) (TX 0)
        (TC 1314) (IG 0)
      )
      (npu_inst_pe_1_7_7_n64
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n65
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_7_n66
        (T0 2787) (T1 23253) (TX 0)
        (TC 545) (IG 0)
      )
      (npu_inst_pe_1_7_7_n67
        (T0 869) (T1 25171) (TX 0)
        (TC 161) (IG 0)
      )
      (npu_inst_pe_1_7_7_n68
        (T0 1029) (T1 25011) (TX 0)
        (TC 193) (IG 0)
      )
      (npu_inst_pe_1_7_7_n69
        (T0 960) (T1 25080) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_7_n7
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (npu_inst_pe_1_7_7_n70
        (T0 1511) (T1 24529) (TX 0)
        (TC 289) (IG 0)
      )
      (npu_inst_pe_1_7_7_n71
        (T0 1760) (T1 24280) (TX 0)
        (TC 352) (IG 0)
      )
      (npu_inst_pe_1_7_7_n72
        (T0 2656) (T1 23384) (TX 0)
        (TC 480) (IG 0)
      )
      (npu_inst_pe_1_7_7_n73
        (T0 640) (T1 25400) (TX 0)
        (TC 128) (IG 0)
      )
      (npu_inst_pe_1_7_7_n74
        (T0 320) (T1 25720) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n75
        (T0 2850) (T1 23190) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_n76
        (T0 4728) (T1 21305) (TX 7)
        (TC 2737) (IG 0)
      )
      (npu_inst_pe_1_7_7_n77
        (T0 21945) (T1 4088) (TX 7)
        (TC 2642) (IG 3)
      )
      (npu_inst_pe_1_7_7_n78
        (T0 2850) (T1 23190) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_n79
        (T0 2850) (T1 23190) (TX 0)
        (TC 178) (IG 0)
      )
      (npu_inst_pe_1_7_7_n8
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n80
        (T0 2910) (T1 23130) (TX 0)
        (TC 180) (IG 0)
      )
      (npu_inst_pe_1_7_7_n81
        (T0 3090) (T1 22950) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_7_n82
        (T0 3396) (T1 22644) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_7_7_n83
        (T0 3522) (T1 22518) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_7_7_n84
        (T0 2590) (T1 23450) (TX 0)
        (TC 250) (IG 0)
      )
      (npu_inst_pe_1_7_7_n85
        (T0 24435) (T1 1588) (TX 17)
        (TC 1082) (IG 1)
      )
      (npu_inst_pe_1_7_7_n86
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n87
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n88
        (T0 24888) (T1 1152) (TX 0)
        (TC 192) (IG 0)
      )
      (npu_inst_pe_1_7_7_n89
        (T0 22707) (T1 3333) (TX 0)
        (TC 225) (IG 0)
      )
      (npu_inst_pe_1_7_7_n9
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (npu_inst_pe_1_7_7_n90
        (T0 25009) (T1 1031) (TX 0)
        (TC 65) (IG 0)
      )
      (npu_inst_pe_1_7_7_n91
        (T0 24817) (T1 1223) (TX 0)
        (TC 33) (IG 0)
      )
      (npu_inst_pe_1_7_7_n92
        (T0 24888) (T1 1152) (TX 0)
        (TC 160) (IG 0)
      )
      (npu_inst_pe_1_7_7_n93
        (T0 24239) (T1 1801) (TX 0)
        (TC 161) (IG 0)
      )
      (npu_inst_pe_1_7_7_n94
        (T0 23928) (T1 2112) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n95
        (T0 22904) (T1 3136) (TX 0)
        (TC 224) (IG 0)
      )
      (npu_inst_pe_1_7_7_n96
        (T0 25272) (T1 768) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n97
        (T0 25656) (T1 384) (TX 0)
        (TC 64) (IG 0)
      )
      (npu_inst_pe_1_7_7_n98
        (T0 22644) (T1 3396) (TX 0)
        (TC 280) (IG 0)
      )
      (npu_inst_pe_1_7_7_n99
        (T0 22518) (T1 3522) (TX 0)
        (TC 394) (IG 0)
      )
      (npu_inst_pe_1_7_7_net3029
        (T0 24966) (T1 1074) (TX 0)
        (TC 2148) (IG 0)
      )
      (npu_inst_pe_1_7_7_net3035
        (T0 13344) (T1 12696) (TX 0)
        (TC 25392) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_1_
        (T0 248) (T1 25792) (TX 0)
        (TC 228) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_2_
        (T0 498) (T1 25542) (TX 0)
        (TC 420) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_3_
        (T0 400) (T1 25640) (TX 0)
        (TC 328) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_4_
        (T0 374) (T1 25666) (TX 0)
        (TC 302) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_5_
        (T0 372) (T1 25668) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_6_
        (T0 372) (T1 25668) (TX 0)
        (TC 300) (IG 0)
      )
      (npu_inst_pe_1_7_7_sub_77_carry_7_
        (T0 372) (T1 25668) (TX 0)
        (TC 300) (IG 0)
      )
      (o_data\[0\]
        (T0 21180) (T1 4860) (TX 0)
        (TC 74) (IG 0)
      )
      (o_data\[1\]
        (T0 19556) (T1 6484) (TX 0)
        (TC 40) (IG 0)
      )
      (o_data\[2\]
        (T0 23574) (T1 2466) (TX 0)
        (TC 64) (IG 0)
      )
      (o_data\[3\]
        (T0 19970) (T1 6070) (TX 0)
        (TC 42) (IG 0)
      )
      (o_data\[4\]
        (T0 20766) (T1 5274) (TX 0)
        (TC 70) (IG 0)
      )
      (o_data\[5\]
        (T0 21556) (T1 4484) (TX 0)
        (TC 40) (IG 0)
      )
      (o_data\[6\]
        (T0 17923) (T1 8117) (TX 0)
        (TC 101) (IG 0)
      )
      (o_data\[7\]
        (T0 17095) (T1 8945) (TX 0)
        (TC 61) (IG 0)
      )
      (o_data_ev_odd_n
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_even_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_odd_addr\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_relu\[0\]
        (T0 23438) (T1 2602) (TX 0)
        (TC 88) (IG 0)
      )
      (o_data_relu\[10\]
        (T0 22798) (T1 3242) (TX 0)
        (TC 138) (IG 0)
      )
      (o_data_relu\[11\]
        (T0 22998) (T1 3042) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data_relu\[12\]
        (T0 21752) (T1 4288) (TX 0)
        (TC 164) (IG 0)
      )
      (o_data_relu\[13\]
        (T0 21856) (T1 4184) (TX 0)
        (TC 134) (IG 0)
      )
      (o_data_relu\[14\]
        (T0 21460) (T1 4580) (TX 0)
        (TC 154) (IG 0)
      )
      (o_data_relu\[15\]
        (T0 22486) (T1 3554) (TX 0)
        (TC 148) (IG 0)
      )
      (o_data_relu\[1\]
        (T0 23166) (T1 2874) (TX 0)
        (TC 82) (IG 0)
      )
      (o_data_relu\[2\]
        (T0 22210) (T1 3830) (TX 0)
        (TC 94) (IG 0)
      )
      (o_data_relu\[3\]
        (T0 22740) (T1 3300) (TX 0)
        (TC 86) (IG 0)
      )
      (o_data_relu\[4\]
        (T0 22740) (T1 3300) (TX 0)
        (TC 102) (IG 0)
      )
      (o_data_relu\[5\]
        (T0 22844) (T1 3196) (TX 0)
        (TC 92) (IG 0)
      )
      (o_data_relu\[6\]
        (T0 23340) (T1 2700) (TX 0)
        (TC 114) (IG 0)
      )
      (o_data_relu\[7\]
        (T0 23252) (T1 2788) (TX 0)
        (TC 112) (IG 0)
      )
      (o_data_relu\[8\]
        (T0 22694) (T1 3346) (TX 0)
        (TC 116) (IG 0)
      )
      (o_data_relu\[9\]
        (T0 22604) (T1 3436) (TX 0)
        (TC 106) (IG 0)
      )
      (o_data_wr
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (o_data_wrh_l_n
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (ofmaps_cnt_inst_N11
        (T0 12992) (T1 13048) (TX 0)
        (TC 16) (IG 0)
      )
      (ofmaps_cnt_inst_N13
        (T0 13048) (T1 12992) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_N14
        (T0 13048) (T1 12992) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n1
        (T0 12992) (T1 13048) (TX 0)
        (TC 16) (IG 0)
      )
      (ofmaps_cnt_inst_n10
        (T0 22792) (T1 3248) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_n11
        (T0 1624) (T1 24416) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n12
        (T0 4872) (T1 21168) (TX 0)
        (TC 6) (IG 0)
      )
      (ofmaps_cnt_inst_n13
        (T0 1624) (T1 24416) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n14
        (T0 19544) (T1 6496) (TX 0)
        (TC 8) (IG 0)
      )
      (ofmaps_cnt_inst_n15
        (T0 12992) (T1 13048) (TX 0)
        (TC 8) (IG 0)
      )
      (ofmaps_cnt_inst_n16
        (T0 13048) (T1 12992) (TX 0)
        (TC 8) (IG 0)
      )
      (ofmaps_cnt_inst_n17
        (T0 13048) (T1 12992) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_n18
        (T0 13048) (T1 12992) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n19
        (T0 13048) (T1 12992) (TX 0)
        (TC 16) (IG 0)
      )
      (ofmaps_cnt_inst_n2
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (ofmaps_cnt_inst_n4
        (T0 6496) (T1 19544) (TX 0)
        (TC 8) (IG 0)
      )
      (ofmaps_cnt_inst_n5
        (T0 12992) (T1 13048) (TX 0)
        (TC 2) (IG 0)
      )
      (ofmaps_cnt_inst_n8
        (T0 12992) (T1 13048) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_n9
        (T0 12992) (T1 13048) (TX 0)
        (TC 8) (IG 0)
      )
      (ofmaps_cnt_inst_net2849
        (T0 26024) (T1 16) (TX 0)
        (TC 32) (IG 0)
      )
      (ofmaps_cnt_inst_q_0_
        (T0 13048) (T1 12992) (TX 0)
        (TC 16) (IG 0)
      )
      (ofmaps_cnt_inst_q_1_
        (T0 13048) (T1 12992) (TX 0)
        (TC 8) (IG 0)
      )
      (ofmaps_cnt_inst_q_2_
        (T0 13048) (T1 12992) (TX 0)
        (TC 4) (IG 0)
      )
      (ofmaps_cnt_inst_q_3_
        (T0 13048) (T1 12992) (TX 0)
        (TC 2) (IG 0)
      )
      (p_unit_i_0_N2
        (T0 22732) (T1 3308) (TX 0)
        (TC 204) (IG 0)
      )
      (p_unit_i_0_N3
        (T0 22498) (T1 3542) (TX 0)
        (TC 196) (IG 0)
      )
      (p_unit_i_0_N5
        (T0 18313) (T1 7727) (TX 0)
        (TC 113) (IG 0)
      )
      (p_unit_i_0_N6
        (T0 19900) (T1 6140) (TX 0)
        (TC 120) (IG 0)
      )
      (p_unit_i_0_N7
        (T0 19104) (T1 6936) (TX 0)
        (TC 112) (IG 0)
      )
      (p_unit_i_0_int_ps0_0_
        (T0 19542) (T1 6498) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_0_int_ps0_1_
        (T0 19876) (T1 6164) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_0_int_ps0_2_
        (T0 18729) (T1 7311) (TX 0)
        (TC 67) (IG 0)
      )
      (p_unit_i_0_int_ps1_0_
        (T0 17563) (T1 8477) (TX 0)
        (TC 101) (IG 0)
      )
      (p_unit_i_0_int_ps1_1_
        (T0 15916) (T1 10124) (TX 0)
        (TC 102) (IG 0)
      )
      (p_unit_i_0_int_ps1_2_
        (T0 20315) (T1 5725) (TX 0)
        (TC 67) (IG 0)
      )
      (p_unit_i_0_n1
        (T0 2780) (T1 23260) (TX 0)
        (TC 112) (IG 0)
      )
      (p_unit_i_0_n10
        (T0 3218) (T1 22822) (TX 0)
        (TC 34) (IG 0)
      )
      (p_unit_i_0_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_0_n12
        (T0 22552) (T1 3488) (TX 0)
        (TC 132) (IG 0)
      )
      (p_unit_i_0_n13
        (T0 3488) (T1 22552) (TX 0)
        (TC 132) (IG 0)
      )
      (p_unit_i_0_n14
        (T0 25278) (T1 762) (TX 0)
        (TC 62) (IG 0)
      )
      (p_unit_i_0_n15
        (T0 23754) (T1 2286) (TX 0)
        (TC 170) (IG 0)
      )
      (p_unit_i_0_n16
        (T0 19154) (T1 6886) (TX 0)
        (TC 68) (IG 0)
      )
      (p_unit_i_0_n17
        (T0 22822) (T1 3218) (TX 0)
        (TC 34) (IG 0)
      )
      (p_unit_i_0_n2
        (T0 3624) (T1 22416) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_0_n3
        (T0 6540) (T1 19500) (TX 0)
        (TC 128) (IG 0)
      )
      (p_unit_i_0_n4
        (T0 19547) (T1 6493) (TX 0)
        (TC 51) (IG 0)
      )
      (p_unit_i_0_n5
        (T0 7311) (T1 18729) (TX 0)
        (TC 67) (IG 0)
      )
      (p_unit_i_0_n6
        (T0 9757) (T1 16283) (TX 0)
        (TC 71) (IG 0)
      )
      (p_unit_i_0_n7
        (T0 5725) (T1 20315) (TX 0)
        (TC 67) (IG 0)
      )
      (p_unit_i_0_n8
        (T0 6886) (T1 19154) (TX 0)
        (TC 68) (IG 0)
      )
      (p_unit_i_0_n9
        (T0 22738) (T1 3302) (TX 0)
        (TC 106) (IG 0)
      )
      (p_unit_i_0_net3011
        (T0 25720) (T1 320) (TX 0)
        (TC 640) (IG 0)
      )
      (p_unit_i_1_N2
        (T0 23704) (T1 2336) (TX 0)
        (TC 174) (IG 0)
      )
      (p_unit_i_1_N3
        (T0 22480) (T1 3560) (TX 0)
        (TC 184) (IG 0)
      )
      (p_unit_i_1_N5
        (T0 21980) (T1 4060) (TX 0)
        (TC 58) (IG 0)
      )
      (p_unit_i_1_N6
        (T0 22750) (T1 3290) (TX 0)
        (TC 86) (IG 0)
      )
      (p_unit_i_1_N7
        (T0 21966) (T1 4074) (TX 0)
        (TC 68) (IG 0)
      )
      (p_unit_i_1_int_ps0_0_
        (T0 21212) (T1 4828) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_1_int_ps0_1_
        (T0 20370) (T1 5670) (TX 0)
        (TC 64) (IG 0)
      )
      (p_unit_i_1_int_ps0_2_
        (T0 23564) (T1 2476) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_1_int_ps1_0_
        (T0 22004) (T1 4036) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_1_int_ps1_1_
        (T0 21954) (T1 4086) (TX 0)
        (TC 64) (IG 0)
      )
      (p_unit_i_1_int_ps1_2_
        (T0 22376) (T1 3664) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_1_n1
        (T0 2126) (T1 23914) (TX 0)
        (TC 98) (IG 0)
      )
      (p_unit_i_1_n10
        (T0 2000) (T1 24040) (TX 0)
        (TC 16) (IG 0)
      )
      (p_unit_i_1_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_1_n12
        (T0 23518) (T1 2522) (TX 0)
        (TC 90) (IG 0)
      )
      (p_unit_i_1_n13
        (T0 2522) (T1 23518) (TX 0)
        (TC 90) (IG 0)
      )
      (p_unit_i_1_n14
        (T0 25902) (T1 138) (TX 0)
        (TC 34) (IG 0)
      )
      (p_unit_i_1_n15
        (T0 24330) (T1 1710) (TX 0)
        (TC 142) (IG 0)
      )
      (p_unit_i_1_n16
        (T0 21606) (T1 4434) (TX 0)
        (TC 42) (IG 0)
      )
      (p_unit_i_1_n17
        (T0 24040) (T1 2000) (TX 0)
        (TC 16) (IG 0)
      )
      (p_unit_i_1_n2
        (T0 2402) (T1 23638) (TX 0)
        (TC 12) (IG 0)
      )
      (p_unit_i_1_n3
        (T0 4088) (T1 21952) (TX 0)
        (TC 84) (IG 0)
      )
      (p_unit_i_1_n4
        (T0 22790) (T1 3250) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_1_n5
        (T0 2476) (T1 23564) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_1_n6
        (T0 5280) (T1 20760) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_1_n7
        (T0 3664) (T1 22376) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_1_n8
        (T0 4434) (T1 21606) (TX 0)
        (TC 42) (IG 0)
      )
      (p_unit_i_1_n9
        (T0 23188) (T1 2852) (TX 0)
        (TC 68) (IG 0)
      )
      (p_unit_i_1_net2993
        (T0 25720) (T1 320) (TX 0)
        (TC 640) (IG 0)
      )
      (p_unit_i_2_N2
        (T0 24312) (T1 1728) (TX 0)
        (TC 146) (IG 0)
      )
      (p_unit_i_2_N3
        (T0 22992) (T1 3048) (TX 0)
        (TC 156) (IG 0)
      )
      (p_unit_i_2_N5
        (T0 20396) (T1 5644) (TX 0)
        (TC 56) (IG 0)
      )
      (p_unit_i_2_N6
        (T0 21568) (T1 4472) (TX 0)
        (TC 82) (IG 0)
      )
      (p_unit_i_2_N7
        (T0 23552) (T1 2488) (TX 0)
        (TC 66) (IG 0)
      )
      (p_unit_i_2_int_ps0_0_
        (T0 21206) (T1 4834) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_2_int_ps0_1_
        (T0 20766) (T1 5274) (TX 0)
        (TC 52) (IG 0)
      )
      (p_unit_i_2_int_ps0_2_
        (T0 22392) (T1 3648) (TX 0)
        (TC 48) (IG 0)
      )
      (p_unit_i_2_int_ps1_0_
        (T0 21206) (T1 4834) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_2_int_ps1_1_
        (T0 19974) (T1 6066) (TX 0)
        (TC 52) (IG 0)
      )
      (p_unit_i_2_int_ps1_2_
        (T0 22788) (T1 3252) (TX 0)
        (TC 48) (IG 0)
      )
      (p_unit_i_2_n1
        (T0 2136) (T1 23904) (TX 0)
        (TC 90) (IG 0)
      )
      (p_unit_i_2_n10
        (T0 1610) (T1 24430) (TX 0)
        (TC 12) (IG 0)
      )
      (p_unit_i_2_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_2_n12
        (T0 23504) (T1 2536) (TX 0)
        (TC 96) (IG 0)
      )
      (p_unit_i_2_n13
        (T0 2536) (T1 23504) (TX 0)
        (TC 96) (IG 0)
      )
      (p_unit_i_2_n14
        (T0 25506) (T1 534) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_2_n15
        (T0 24060) (T1 1980) (TX 0)
        (TC 140) (IG 0)
      )
      (p_unit_i_2_n16
        (T0 21600) (T1 4440) (TX 0)
        (TC 34) (IG 0)
      )
      (p_unit_i_2_n17
        (T0 24430) (T1 1610) (TX 0)
        (TC 12) (IG 0)
      )
      (p_unit_i_2_n2
        (T0 2012) (T1 24028) (TX 0)
        (TC 12) (IG 0)
      )
      (p_unit_i_2_n3
        (T0 4064) (T1 21976) (TX 0)
        (TC 76) (IG 0)
      )
      (p_unit_i_2_n4
        (T0 21614) (T1 4426) (TX 0)
        (TC 40) (IG 0)
      )
      (p_unit_i_2_n5
        (T0 3648) (T1 22392) (TX 0)
        (TC 48) (IG 0)
      )
      (p_unit_i_2_n6
        (T0 6068) (T1 19972) (TX 0)
        (TC 46) (IG 0)
      )
      (p_unit_i_2_n7
        (T0 3252) (T1 22788) (TX 0)
        (TC 48) (IG 0)
      )
      (p_unit_i_2_n8
        (T0 4440) (T1 21600) (TX 0)
        (TC 34) (IG 0)
      )
      (p_unit_i_2_n9
        (T0 23964) (T1 2076) (TX 0)
        (TC 72) (IG 0)
      )
      (p_unit_i_2_net2975
        (T0 25720) (T1 320) (TX 0)
        (TC 640) (IG 0)
      )
      (p_unit_i_3_N2
        (T0 24328) (T1 1712) (TX 0)
        (TC 116) (IG 0)
      )
      (p_unit_i_3_N3
        (T0 23102) (T1 2938) (TX 0)
        (TC 100) (IG 0)
      )
      (p_unit_i_3_N5
        (T0 22376) (T1 3664) (TX 0)
        (TC 60) (IG 0)
      )
      (p_unit_i_3_N6
        (T0 22764) (T1 3276) (TX 0)
        (TC 74) (IG 0)
      )
      (p_unit_i_3_N7
        (T0 21156) (T1 4884) (TX 0)
        (TC 58) (IG 0)
      )
      (p_unit_i_3_int_ps0_0_
        (T0 21202) (T1 4838) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_3_int_ps0_1_
        (T0 18764) (T1 7276) (TX 0)
        (TC 44) (IG 0)
      )
      (p_unit_i_3_int_ps0_2_
        (T0 22380) (T1 3660) (TX 0)
        (TC 46) (IG 0)
      )
      (p_unit_i_3_int_ps1_0_
        (T0 23974) (T1 2066) (TX 0)
        (TC 50) (IG 0)
      )
      (p_unit_i_3_int_ps1_1_
        (T0 19556) (T1 6484) (TX 0)
        (TC 44) (IG 0)
      )
      (p_unit_i_3_int_ps1_2_
        (T0 20400) (T1 5640) (TX 0)
        (TC 46) (IG 0)
      )
      (p_unit_i_3_n1
        (T0 2360) (T1 23680) (TX 0)
        (TC 74) (IG 0)
      )
      (p_unit_i_3_n10
        (T0 1618) (T1 24422) (TX 0)
        (TC 20) (IG 0)
      )
      (p_unit_i_3_n11
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (p_unit_i_3_n12
        (T0 23242) (T1 2798) (TX 0)
        (TC 78) (IG 0)
      )
      (p_unit_i_3_n13
        (T0 2798) (T1 23242) (TX 0)
        (TC 78) (IG 0)
      )
      (p_unit_i_3_n14
        (T0 25858) (T1 182) (TX 0)
        (TC 22) (IG 0)
      )
      (p_unit_i_3_n15
        (T0 25098) (T1 942) (TX 0)
        (TC 84) (IG 0)
      )
      (p_unit_i_3_n16
        (T0 19988) (T1 6052) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_3_n17
        (T0 24422) (T1 1618) (TX 0)
        (TC 20) (IG 0)
      )
      (p_unit_i_3_n2
        (T0 1620) (T1 24420) (TX 0)
        (TC 20) (IG 0)
      )
      (p_unit_i_3_n3
        (T0 2464) (T1 23576) (TX 0)
        (TC 70) (IG 0)
      )
      (p_unit_i_3_n4
        (T0 20806) (T1 5234) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_3_n5
        (T0 3660) (T1 22380) (TX 0)
        (TC 46) (IG 0)
      )
      (p_unit_i_3_n6
        (T0 6480) (T1 19560) (TX 0)
        (TC 46) (IG 0)
      )
      (p_unit_i_3_n7
        (T0 5640) (T1 20400) (TX 0)
        (TC 46) (IG 0)
      )
      (p_unit_i_3_n8
        (T0 6052) (T1 19988) (TX 0)
        (TC 32) (IG 0)
      )
      (p_unit_i_3_n9
        (T0 23968) (T1 2072) (TX 0)
        (TC 72) (IG 0)
      )
      (p_unit_i_3_net2957
        (T0 25720) (T1 320) (TX 0)
        (TC 640) (IG 0)
      )
      (ps_ctrl_en_npu
        (T0 648) (T1 25392) (TX 0)
        (TC 128) (IG 0)
      )
      (ps_ctrl_en_p
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (ps_ctrl_ldh_v_n
        (T0 19848) (T1 6192) (TX 0)
        (TC 640) (IG 0)
      )
      (ps_ctrl_wr_pipe
        (T0 25400) (T1 640) (TX 0)
        (TC 128) (IG 0)
      )
      (ps_int_hmode_cnt\[0\]
        (T0 18360) (T1 7680) (TX 0)
        (TC 1280) (IG 0)
      )
      (ps_int_hmode_cnt\[1\]
        (T0 18360) (T1 7680) (TX 0)
        (TC 640) (IG 0)
      )
      (ps_int_hmode_cnt\[2\]
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (ps_int_ifmaps_ptr\[0\]
        (T0 13344) (T1 12696) (TX 0)
        (TC 12696) (IG 0)
      )
      (ps_int_ifmaps_ptr\[1\]
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (ps_int_ifmaps_ptr\[2\]
        (T0 17576) (T1 8464) (TX 0)
        (TC 4232) (IG 0)
      )
      (ps_int_s_tc_res
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (ps_int_s_tc_tileh
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (ps_int_s_tc_tilev
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (qrelu_i_0_n1
        (T0 6038) (T1 20002) (TX 0)
        (TC 308) (IG 0)
      )
      (qrelu_i_0_n2
        (T0 4930) (T1 21110) (TX 0)
        (TC 162) (IG 0)
      )
      (qrelu_i_0_n3
        (T0 5740) (T1 20300) (TX 0)
        (TC 398) (IG 0)
      )
      (qrelu_i_0_n4
        (T0 1894) (T1 24146) (TX 0)
        (TC 90) (IG 0)
      )
      (qrelu_i_0_n5
        (T0 21104) (T1 4936) (TX 0)
        (TC 164) (IG 0)
      )
      (qrelu_i_0_n6
        (T0 19326) (T1 6714) (TX 0)
        (TC 232) (IG 0)
      )
      (qrelu_i_1_n1
        (T0 6614) (T1 19426) (TX 0)
        (TC 374) (IG 0)
      )
      (qrelu_i_1_n2
        (T0 6296) (T1 19744) (TX 0)
        (TC 164) (IG 0)
      )
      (qrelu_i_1_n3
        (T0 7194) (T1 18846) (TX 0)
        (TC 404) (IG 0)
      )
      (qrelu_i_1_n7
        (T0 18194) (T1 7846) (TX 0)
        (TC 256) (IG 0)
      )
      (qrelu_i_1_n8
        (T0 19744) (T1 6296) (TX 0)
        (TC 164) (IG 0)
      )
      (qrelu_i_1_n9
        (T0 1834) (T1 24206) (TX 0)
        (TC 100) (IG 0)
      )
      (qrelu_i_2_n1
        (T0 4002) (T1 22038) (TX 0)
        (TC 300) (IG 0)
      )
      (qrelu_i_2_n2
        (T0 3322) (T1 22718) (TX 0)
        (TC 118) (IG 0)
      )
      (qrelu_i_2_n3
        (T0 3836) (T1 22204) (TX 0)
        (TC 350) (IG 0)
      )
      (qrelu_i_2_n7
        (T0 20962) (T1 5078) (TX 0)
        (TC 192) (IG 0)
      )
      (qrelu_i_2_n8
        (T0 22718) (T1 3322) (TX 0)
        (TC 118) (IG 0)
      )
      (qrelu_i_2_n9
        (T0 1934) (T1 24106) (TX 0)
        (TC 94) (IG 0)
      )
      (qrelu_i_3_n1
        (T0 4074) (T1 21966) (TX 0)
        (TC 306) (IG 0)
      )
      (qrelu_i_3_n2
        (T0 3658) (T1 22382) (TX 0)
        (TC 102) (IG 0)
      )
      (qrelu_i_3_n3
        (T0 3800) (T1 22240) (TX 0)
        (TC 380) (IG 0)
      )
      (qrelu_i_3_n7
        (T0 20324) (T1 5716) (TX 0)
        (TC 174) (IG 0)
      )
      (qrelu_i_3_n8
        (T0 22382) (T1 3658) (TX 0)
        (TC 102) (IG 0)
      )
      (qrelu_i_3_n9
        (T0 2252) (T1 23788) (TX 0)
        (TC 80) (IG 0)
      )
      (qrelu_i_4_n1
        (T0 4028) (T1 22012) (TX 0)
        (TC 306) (IG 0)
      )
      (qrelu_i_4_n2
        (T0 4372) (T1 21668) (TX 0)
        (TC 124) (IG 0)
      )
      (qrelu_i_4_n3
        (T0 4422) (T1 21618) (TX 0)
        (TC 386) (IG 0)
      )
      (qrelu_i_4_n7
        (T0 20408) (T1 5632) (TX 0)
        (TC 200) (IG 0)
      )
      (qrelu_i_4_n8
        (T0 21666) (T1 4374) (TX 0)
        (TC 126) (IG 0)
      )
      (qrelu_i_4_n9
        (T0 1644) (T1 24396) (TX 0)
        (TC 82) (IG 0)
      )
      (qrelu_i_5_n1
        (T0 4218) (T1 21822) (TX 0)
        (TC 306) (IG 0)
      )
      (qrelu_i_5_n2
        (T0 3932) (T1 22108) (TX 0)
        (TC 112) (IG 0)
      )
      (qrelu_i_5_n3
        (T0 4116) (T1 21924) (TX 0)
        (TC 354) (IG 0)
      )
      (qrelu_i_5_n7
        (T0 20090) (T1 5950) (TX 0)
        (TC 174) (IG 0)
      )
      (qrelu_i_5_n8
        (T0 21886) (T1 4154) (TX 0)
        (TC 120) (IG 0)
      )
      (qrelu_i_5_n9
        (T0 2514) (T1 23526) (TX 0)
        (TC 76) (IG 0)
      )
      (qrelu_i_6_n1
        (T0 4468) (T1 21572) (TX 0)
        (TC 292) (IG 0)
      )
      (qrelu_i_6_n2
        (T0 3646) (T1 22394) (TX 0)
        (TC 90) (IG 0)
      )
      (qrelu_i_6_n3
        (T0 3958) (T1 22082) (TX 0)
        (TC 296) (IG 0)
      )
      (qrelu_i_6_n7
        (T0 20314) (T1 5726) (TX 0)
        (TC 172) (IG 0)
      )
      (qrelu_i_6_n8
        (T0 22190) (T1 3850) (TX 0)
        (TC 100) (IG 0)
      )
      (qrelu_i_6_n9
        (T0 2590) (T1 23450) (TX 0)
        (TC 78) (IG 0)
      )
      (qrelu_i_7_n1
        (T0 3840) (T1 22200) (TX 0)
        (TC 224) (IG 0)
      )
      (qrelu_i_7_n2
        (T0 4112) (T1 21928) (TX 0)
        (TC 96) (IG 0)
      )
      (qrelu_i_7_n3
        (T0 3940) (T1 22100) (TX 0)
        (TC 266) (IG 0)
      )
      (qrelu_i_7_n7
        (T0 19894) (T1 6146) (TX 0)
        (TC 152) (IG 0)
      )
      (qrelu_i_7_n8
        (T0 21844) (T1 4196) (TX 0)
        (TC 102) (IG 0)
      )
      (qrelu_i_7_n9
        (T0 2184) (T1 23856) (TX 0)
        (TC 62) (IG 0)
      )
      (res_cnt_inst_N10
        (T0 320) (T1 25720) (TX 0)
        (TC 320) (IG 0)
      )
      (res_cnt_inst_N12
        (T0 25784) (T1 256) (TX 0)
        (TC 64) (IG 0)
      )
      (res_cnt_inst_n1
        (T0 320) (T1 25720) (TX 0)
        (TC 320) (IG 0)
      )
      (res_cnt_inst_n10
        (T0 128) (T1 25912) (TX 0)
        (TC 128) (IG 0)
      )
      (res_cnt_inst_n11
        (T0 320) (T1 25720) (TX 0)
        (TC 192) (IG 0)
      )
      (res_cnt_inst_n12
        (T0 12984) (T1 13056) (TX 0)
        (TC 64) (IG 0)
      )
      (res_cnt_inst_n13
        (T0 25720) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (res_cnt_inst_n14
        (T0 12984) (T1 13056) (TX 0)
        (TC 128) (IG 0)
      )
      (res_cnt_inst_n2
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (res_cnt_inst_n5
        (T0 256) (T1 25784) (TX 0)
        (TC 64) (IG 0)
      )
      (res_cnt_inst_n7
        (T0 256) (T1 25784) (TX 0)
        (TC 128) (IG 0)
      )
      (res_cnt_inst_n8
        (T0 25848) (T1 192) (TX 0)
        (TC 192) (IG 0)
      )
      (res_cnt_inst_n9
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (res_cnt_inst_net2903
        (T0 25720) (T1 320) (TX 0)
        (TC 640) (IG 0)
      )
      (res_cnt_inst_q_0_
        (T0 25720) (T1 320) (TX 0)
        (TC 320) (IG 0)
      )
      (res_cnt_inst_q_1_
        (T0 25784) (T1 256) (TX 0)
        (TC 128) (IG 0)
      )
      (res_cnt_inst_q_2_
        (T0 25784) (T1 256) (TX 0)
        (TC 64) (IG 0)
      )
      (round_i_0_n1
        (T0 3246) (T1 22794) (TX 0)
        (TC 54) (IG 0)
      )
      (round_i_0_n2
        (T0 8124) (T1 17916) (TX 0)
        (TC 112) (IG 0)
      )
      (round_i_0_n3
        (T0 3239) (T1 22801) (TX 0)
        (TC 63) (IG 0)
      )
      (round_i_1_n1
        (T0 838) (T1 25202) (TX 0)
        (TC 40) (IG 0)
      )
      (round_i_1_n2
        (T0 3678) (T1 22362) (TX 0)
        (TC 68) (IG 0)
      )
      (round_i_1_n4
        (T0 2434) (T1 23606) (TX 0)
        (TC 48) (IG 0)
      )
      (round_i_2_n1
        (T0 2832) (T1 23208) (TX 0)
        (TC 46) (IG 0)
      )
      (round_i_2_n2
        (T0 4468) (T1 21572) (TX 0)
        (TC 66) (IG 0)
      )
      (round_i_2_n4
        (T0 830) (T1 25210) (TX 0)
        (TC 32) (IG 0)
      )
      (round_i_3_n1
        (T0 458) (T1 25582) (TX 0)
        (TC 46) (IG 0)
      )
      (round_i_3_n2
        (T0 2508) (T1 23532) (TX 0)
        (TC 58) (IG 0)
      )
      (round_i_3_n4
        (T0 2810) (T1 23230) (TX 0)
        (TC 32) (IG 0)
      )
      (rst
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (s_tc_hmode
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (s_tc_ifmaps
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (s_tc_npu_ptr
        (T0 25272) (T1 768) (TX 0)
        (TC 128) (IG 0)
      )
      (s_tc_ofmaps
        (T0 24416) (T1 1624) (TX 0)
        (TC 2) (IG 0)
      )
      (s_tc_res
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (s_tc_tileh
        (T0 13048) (T1 12992) (TX 0)
        (TC 32) (IG 0)
      )
      (s_tc_tilev
        (T0 13240) (T1 12800) (TX 0)
        (TC 64) (IG 0)
      )
      (s_tc_vmode
        (T0 21560) (T1 4480) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_N10
        (T0 13696) (T1 12344) (TX 0)
        (TC 256) (IG 0)
      )
      (vmode_cnt_inst_N12
        (T0 21432) (T1 4608) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n1
        (T0 4480) (T1 21560) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n10
        (T0 4480) (T1 21560) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n11
        (T0 9216) (T1 16824) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n12
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (vmode_cnt_inst_n2
        (T0 16824) (T1 9216) (TX 0)
        (TC 256) (IG 0)
      )
      (vmode_cnt_inst_n4
        (T0 16824) (T1 9216) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n5
        (T0 4480) (T1 21560) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n6
        (T0 9216) (T1 16824) (TX 0)
        (TC 256) (IG 0)
      )
      (vmode_cnt_inst_n7
        (T0 9216) (T1 16824) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n8
        (T0 16952) (T1 9088) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_n9
        (T0 4608) (T1 21432) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_net2921
        (T0 25720) (T1 320) (TX 0)
        (TC 640) (IG 0)
      )
      (vmode_cnt_inst_q_0_
        (T0 16824) (T1 9216) (TX 0)
        (TC 256) (IG 0)
      )
      (vmode_cnt_inst_q_1_
        (T0 16824) (T1 9216) (TX 0)
        (TC 128) (IG 0)
      )
      (vmode_cnt_inst_q_2_
        (T0 21560) (T1 4480) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N115
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N116
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N117
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N118
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N119
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N120
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N121
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N122
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N123
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N124
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N125
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N126
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N127
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N128
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N129
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N130
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N131
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N132
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N133
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N134
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N135
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N136
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N137
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N138
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N139
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N140
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N141
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N142
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N143
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N144
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N145
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N146
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N147
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N148
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N149
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N150
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N151
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N152
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N153
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N154
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N155
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N156
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N157
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N158
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N159
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N160
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N161
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_N162
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[15\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[18\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[29\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[30\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[31\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[32\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[33\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[34\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[35\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[36\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[37\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[38\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[39\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[46\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data1\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[15\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[18\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[29\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[30\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[31\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[32\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[33\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[34\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[35\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[36\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[37\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[38\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[39\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[46\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data2\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[13\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[14\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[15\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[18\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[29\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[30\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[31\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[32\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[33\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[34\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[35\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[36\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[37\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[38\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[39\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[46\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data3\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[11\]
        (T0 19635) (T1 6405) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[13\]
        (T0 19635) (T1 6405) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[15\]
        (T0 19635) (T1 6405) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[17\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[18\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[19\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[20\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[21\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[22\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[23\]
        (T0 19633) (T1 6407) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[26\]
        (T0 19631) (T1 6409) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[29\]
        (T0 19631) (T1 6409) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[30\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[31\]
        (T0 19631) (T1 6409) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[32\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[33\]
        (T0 19629) (T1 6411) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[34\]
        (T0 19629) (T1 6411) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[35\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[36\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[37\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[38\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[39\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[46\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[8\]
        (T0 19635) (T1 6405) (TX 0)
        (TC 33) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data4\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[10\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[11\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[12\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[13\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[14\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[15\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[18\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[29\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[30\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[31\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[32\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[33\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[34\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[35\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[36\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[37\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[38\]
        (T0 19640) (T1 6400) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[39\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[46\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data5\[9\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[11\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[13\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[15\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[18\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[29\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[30\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[31\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[32\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[33\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[34\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[35\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[36\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[37\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[38\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[39\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[46\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[8\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data6\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[10\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[13\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[15\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[18\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[28\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[29\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[30\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[31\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[32\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[33\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[34\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[35\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[36\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[37\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[38\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[39\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[46\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[47\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[6\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data7\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[10\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[11\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[12\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[13\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[14\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[15\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[16\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[17\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[18\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[19\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[20\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[21\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[22\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[23\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[24\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[25\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[26\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[27\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[28\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[29\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[30\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[31\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[32\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[33\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[34\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[35\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[36\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[37\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[38\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[39\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[40\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[41\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[42\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[43\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[44\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[45\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[46\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[47\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[6\]
        (T0 19448) (T1 6592) (TX 0)
        (TC 32) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[7\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[8\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_int_data8\[9\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n1
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n10
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n100
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n101
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n102
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n103
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n104
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n105
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n106
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n107
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n108
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n109
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n11
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n110
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n111
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n112
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n113
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n114
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n115
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n116
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n117
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n118
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n119
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n12
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n120
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n121
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n122
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n123
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n124
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n125
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n126
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n127
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n128
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n129
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n13
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n130
        (T0 2112) (T1 23928) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n131
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n132
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n133
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n134
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n135
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n136
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n137
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n138
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n139
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n14
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n140
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n141
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n142
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n143
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n144
        (T0 768) (T1 25272) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n145
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n146
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n147
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n148
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n149
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n15
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n150
        (T0 1032) (T1 25008) (TX 0)
        (TC 1032) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n151
        (T0 768) (T1 25272) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n152
        (T0 768) (T1 25272) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n153
        (T0 5251) (T1 20789) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n154
        (T0 4620) (T1 21420) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n155
        (T0 4620) (T1 21420) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n156
        (T0 4620) (T1 21420) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n157
        (T0 4625) (T1 21415) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n158
        (T0 7555) (T1 18485) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n159
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n16
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n160
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n161
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n162
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n163
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n164
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n165
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n166
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n167
        (T0 21160) (T1 4880) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n168
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n169
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n17
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n170
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n171
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n172
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n173
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n174
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n175
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n176
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n177
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n178
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n179
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n18
        (T0 1312) (T1 24728) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n180
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n181
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n182
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n183
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n184
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n185
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n186
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n187
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n188
        (T0 10776) (T1 15264) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n189
        (T0 10776) (T1 15264) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n19
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n190
        (T0 7555) (T1 18485) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n191
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n192
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n193
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n194
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n195
        (T0 25910) (T1 130) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n196
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n197
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n198
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n199
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n2
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n20
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n200
        (T0 25844) (T1 196) (TX 0)
        (TC 196) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n201
        (T0 25714) (T1 326) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n202
        (T0 25714) (T1 326) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n203
        (T0 25714) (T1 326) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n204
        (T0 25714) (T1 326) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n205
        (T0 25714) (T1 326) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n206
        (T0 25780) (T1 260) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n207
        (T0 25780) (T1 260) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n208
        (T0 25780) (T1 260) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n209
        (T0 25780) (T1 260) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n21
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n210
        (T0 25780) (T1 260) (TX 0)
        (TC 226) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n211
        (T0 25846) (T1 194) (TX 0)
        (TC 162) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n212
        (T0 25846) (T1 194) (TX 0)
        (TC 162) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n213
        (T0 25846) (T1 194) (TX 0)
        (TC 162) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n214
        (T0 25846) (T1 194) (TX 0)
        (TC 162) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n215
        (T0 25846) (T1 194) (TX 0)
        (TC 162) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n216
        (T0 25650) (T1 390) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n217
        (T0 25650) (T1 390) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n218
        (T0 25650) (T1 390) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n219
        (T0 25650) (T1 390) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n22
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n220
        (T0 25650) (T1 390) (TX 0)
        (TC 322) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n221
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n222
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n223
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n224
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n225
        (T0 25622) (T1 418) (TX 0)
        (TC 354) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n226
        (T0 25554) (T1 486) (TX 0)
        (TC 418) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n227
        (T0 25554) (T1 486) (TX 0)
        (TC 418) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n228
        (T0 25554) (T1 486) (TX 0)
        (TC 418) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n229
        (T0 25554) (T1 486) (TX 0)
        (TC 418) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n23
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n230
        (T0 25554) (T1 486) (TX 0)
        (TC 418) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n231
        (T0 26039) (T1 1) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n232
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n233
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n234
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n235
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n236
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n237
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n238
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n239
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n24
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n240
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n241
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n242
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n243
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n244
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n245
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n246
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n247
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n248
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n249
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n25
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n250
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n251
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n252
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n253
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n254
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n255
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n256
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n257
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n258
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n259
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n26
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n260
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n261
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n262
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n263
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n264
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n265
        (T0 12696) (T1 13344) (TX 0)
        (TC 12696) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n266
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n267
        (T0 8464) (T1 17576) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n27
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n28
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n29
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n3
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n30
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n31
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n32
        (T0 2368) (T1 23672) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n33
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n34
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n35
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n36
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n37
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n38
        (T0 2112) (T1 23928) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n39
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n4
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n40
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n41
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n42
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n43
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n44
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n45
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n46
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n47
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n48
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n49
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n5
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n50
        (T0 1312) (T1 24728) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n51
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n52
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n53
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n54
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n55
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n56
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n57
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n58
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n59
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n6
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n60
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n61
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n62
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n63
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n64
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n65
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n66
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n67
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n68
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n69
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n7
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n70
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n71
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n72
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n73
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n74
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n75
        (T0 2112) (T1 23928) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n76
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n77
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n78
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n79
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n8
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n80
        (T0 2114) (T1 23926) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n81
        (T0 2116) (T1 23924) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n82
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n83
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n84
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n85
        (T0 2116) (T1 23924) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n86
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n87
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n88
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n89
        (T0 2116) (T1 23924) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n9
        (T0 21808) (T1 4232) (TX 0)
        (TC 4232) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n90
        (T0 2116) (T1 23924) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n91
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n92
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n93
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n94
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n95
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n96
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n97
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n98
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_n99
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4519
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4525
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4530
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4535
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4540
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4545
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4550
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4555
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4560
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4565
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4570
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4575
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4580
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4585
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4590
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4595
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4600
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4605
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4610
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4615
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4620
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4625
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4630
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4635
        (T0 25975) (T1 65) (TX 0)
        (TC 130) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4640
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4645
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4650
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4655
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4660
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4665
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4670
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4675
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4680
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4685
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4690
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4695
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4700
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4705
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4710
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4715
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4720
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4725
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4730
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4735
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4740
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4745
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4750
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_buffer_inst_net4755
        (T0 25976) (T1 64) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[0\]
        (T0 25590) (T1 450) (TX 0)
        (TC 450) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[1\]
        (T0 25204) (T1 836) (TX 0)
        (TC 836) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[2\]
        (T0 24754) (T1 1286) (TX 0)
        (TC 706) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[3\]
        (T0 25140) (T1 900) (TX 0)
        (TC 706) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[4\]
        (T0 25206) (T1 834) (TX 0)
        (TC 802) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[5\]
        (T0 24530) (T1 1510) (TX 0)
        (TC 1122) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[6\]
        (T0 24342) (T1 1698) (TX 0)
        (TC 1506) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data1\[7\]
        (T0 24114) (T1 1926) (TX 0)
        (TC 1538) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[0\]
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[1\]
        (T0 25048) (T1 992) (TX 0)
        (TC 992) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[2\]
        (T0 24760) (T1 1280) (TX 0)
        (TC 704) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[3\]
        (T0 24824) (T1 1216) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[4\]
        (T0 25368) (T1 672) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[5\]
        (T0 24376) (T1 1664) (TX 0)
        (TC 1280) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[6\]
        (T0 24248) (T1 1792) (TX 0)
        (TC 1472) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data2\[7\]
        (T0 24120) (T1 1920) (TX 0)
        (TC 1536) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[0\]
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[1\]
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[2\]
        (T0 24440) (T1 1600) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[3\]
        (T0 24664) (T1 1376) (TX 0)
        (TC 1184) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[4\]
        (T0 25048) (T1 992) (TX 0)
        (TC 800) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[5\]
        (T0 24376) (T1 1664) (TX 0)
        (TC 1280) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[6\]
        (T0 24184) (T1 1856) (TX 0)
        (TC 1792) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data3\[7\]
        (T0 23704) (T1 2336) (TX 0)
        (TC 1696) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[0\]
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[1\]
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[2\]
        (T0 24280) (T1 1760) (TX 0)
        (TC 1184) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[3\]
        (T0 24504) (T1 1536) (TX 0)
        (TC 1344) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[4\]
        (T0 25208) (T1 832) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[5\]
        (T0 24056) (T1 1984) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[6\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 1632) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data4\[7\]
        (T0 23800) (T1 2240) (TX 0)
        (TC 1856) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[0\]
        (T0 25432) (T1 608) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[1\]
        (T0 25208) (T1 832) (TX 0)
        (TC 832) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[2\]
        (T0 24600) (T1 1440) (TX 0)
        (TC 1184) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[3\]
        (T0 24824) (T1 1216) (TX 0)
        (TC 1184) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[4\]
        (T0 25208) (T1 832) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[5\]
        (T0 24376) (T1 1664) (TX 0)
        (TC 1600) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[6\]
        (T0 24024) (T1 2016) (TX 0)
        (TC 1632) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data5\[7\]
        (T0 24280) (T1 1760) (TX 0)
        (TC 1696) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[0\]
        (T0 25592) (T1 448) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[1\]
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[2\]
        (T0 24920) (T1 1120) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[3\]
        (T0 25144) (T1 896) (TX 0)
        (TC 864) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[4\]
        (T0 25368) (T1 672) (TX 0)
        (TC 480) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[5\]
        (T0 24536) (T1 1504) (TX 0)
        (TC 1440) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[6\]
        (T0 24504) (T1 1536) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data6\[7\]
        (T0 24120) (T1 1920) (TX 0)
        (TC 1856) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[0\]
        (T0 25912) (T1 128) (TX 0)
        (TC 128) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[1\]
        (T0 25688) (T1 352) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[2\]
        (T0 25080) (T1 960) (TX 0)
        (TC 864) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[3\]
        (T0 25464) (T1 576) (TX 0)
        (TC 544) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[4\]
        (T0 25208) (T1 832) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[5\]
        (T0 24856) (T1 1184) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[6\]
        (T0 24344) (T1 1696) (TX 0)
        (TC 1312) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data7\[7\]
        (T0 24120) (T1 1920) (TX 0)
        (TC 1856) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[0\]
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[1\]
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[2\]
        (T0 24920) (T1 1120) (TX 0)
        (TC 704) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[3\]
        (T0 25304) (T1 736) (TX 0)
        (TC 544) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[4\]
        (T0 25368) (T1 672) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[5\]
        (T0 24536) (T1 1504) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[6\]
        (T0 24504) (T1 1536) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_int_data8\[7\]
        (T0 23960) (T1 2080) (TX 0)
        (TC 1696) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n1
        (T0 1216) (T1 24824) (TX 0)
        (TC 1216) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n10
        (T0 896) (T1 25144) (TX 0)
        (TC 736) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n100
        (T0 1350) (T1 24690) (TX 0)
        (TC 450) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n101
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n102
        (T0 1344) (T1 24696) (TX 0)
        (TC 1216) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n103
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n104
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n105
        (T0 576) (T1 25464) (TX 0)
        (TC 576) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n106
        (T0 900) (T1 25140) (TX 0)
        (TC 450) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n107
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n108
        (T0 896) (T1 25144) (TX 0)
        (TC 832) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n109
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n11
        (T0 224) (T1 25816) (TX 0)
        (TC 224) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n110
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n111
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n112
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n113
        (T0 1216) (T1 24824) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n114
        (T0 1056) (T1 24984) (TX 0)
        (TC 672) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n115
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n116
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n117
        (T0 1344) (T1 24696) (TX 0)
        (TC 1344) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n118
        (T0 1350) (T1 24690) (TX 0)
        (TC 450) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n119
        (T0 1504) (T1 24536) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n12
        (T0 1088) (T1 24952) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n120
        (T0 1344) (T1 24696) (TX 0)
        (TC 1216) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n121
        (T0 2272) (T1 23768) (TX 0)
        (TC 2272) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n122
        (T0 1216) (T1 24824) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n123
        (T0 1504) (T1 24536) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n124
        (T0 1666) (T1 24374) (TX 0)
        (TC 1666) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n125
        (T0 2112) (T1 23928) (TX 0)
        (TC 1696) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n126
        (T0 2048) (T1 23992) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n127
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n128
        (T0 1504) (T1 24536) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n129
        (T0 1440) (T1 24600) (TX 0)
        (TC 1440) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n13
        (T0 256) (T1 25784) (TX 0)
        (TC 224) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n130
        (T0 2406) (T1 23634) (TX 0)
        (TC 1506) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n131
        (T0 2976) (T1 23064) (TX 0)
        (TC 2720) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n132
        (T0 2400) (T1 23640) (TX 0)
        (TC 2272) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n133
        (T0 768) (T1 25272) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n134
        (T0 768) (T1 25272) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n135
        (T0 1152) (T1 24888) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n136
        (T0 1152) (T1 24888) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n137
        (T0 832) (T1 25208) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n138
        (T0 1376) (T1 24664) (TX 0)
        (TC 1376) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n139
        (T0 1280) (T1 24760) (TX 0)
        (TC 1280) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n14
        (T0 928) (T1 25112) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n140
        (T0 2048) (T1 23992) (TX 0)
        (TC 2048) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n141
        (T0 1152) (T1 24888) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n142
        (T0 1152) (T1 24888) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n143
        (T0 1376) (T1 24664) (TX 0)
        (TC 992) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n144
        (T0 1536) (T1 24504) (TX 0)
        (TC 1536) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n145
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n146
        (T0 1824) (T1 24216) (TX 0)
        (TC 1824) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n147
        (T0 1984) (T1 24056) (TX 0)
        (TC 1760) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n148
        (T0 1120) (T1 24920) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n149
        (T0 768) (T1 25272) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n15
        (T0 352) (T1 25688) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n150
        (T0 1536) (T1 24504) (TX 0)
        (TC 1536) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n151
        (T0 2208) (T1 23832) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n152
        (T0 1760) (T1 24280) (TX 0)
        (TC 1376) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n153
        (T0 832) (T1 25208) (TX 0)
        (TC 832) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n154
        (T0 2432) (T1 23608) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n155
        (T0 2368) (T1 23672) (TX 0)
        (TC 1792) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n156
        (T0 2432) (T1 23608) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n157
        (T0 386) (T1 25654) (TX 0)
        (TC 386) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n158
        (T0 996) (T1 25044) (TX 0)
        (TC 996) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n159
        (T0 1670) (T1 24370) (TX 0)
        (TC 898) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n16
        (T0 1120) (T1 24920) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n160
        (T0 1060) (T1 24980) (TX 0)
        (TC 674) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n161
        (T0 1218) (T1 24822) (TX 0)
        (TC 994) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n162
        (T0 1510) (T1 24530) (TX 0)
        (TC 738) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n163
        (T0 1730) (T1 24310) (TX 0)
        (TC 1698) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n164
        (T0 2982) (T1 23058) (TX 0)
        (TC 1954) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n165
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n166
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n167
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n168
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n169
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n17
        (T0 256) (T1 25784) (TX 0)
        (TC 224) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n170
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n171
        (T0 2368) (T1 23672) (TX 0)
        (TC 1088) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n172
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n173
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n174
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n175
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n176
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n177
        (T0 2112) (T1 23928) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n178
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n179
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n18
        (T0 928) (T1 25112) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n180
        (T0 3424) (T1 22616) (TX 0)
        (TC 3168) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n181
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n182
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n183
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n184
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n185
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n186
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n187
        (T0 1312) (T1 24728) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n188
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n189
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n19
        (T0 448) (T1 25592) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n190
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n191
        (T0 2112) (T1 23928) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n192
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n193
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n194
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n195
        (T0 3168) (T1 22872) (TX 0)
        (TC 3168) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n196
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n197
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n198
        (T0 2116) (T1 23924) (TX 0)
        (TC 2116) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n199
        (T0 3174) (T1 22866) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n2
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n20
        (T0 1120) (T1 24920) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n200
        (T0 2116) (T1 23924) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n201
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n202
        (T0 3174) (T1 22866) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n203
        (T0 1058) (T1 24982) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n204
        (T0 4230) (T1 21810) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n205
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n206
        (T0 25976) (T1 64) (TX 0)
        (TC 64) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n207
        (T0 25654) (T1 386) (TX 0)
        (TC 386) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n208
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n209
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n21
        (T0 352) (T1 25688) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n210
        (T0 25044) (T1 996) (TX 0)
        (TC 996) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n211
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n212
        (T0 24696) (T1 1344) (TX 0)
        (TC 1216) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n213
        (T0 24370) (T1 1670) (TX 0)
        (TC 898) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n214
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n215
        (T0 25144) (T1 896) (TX 0)
        (TC 832) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n216
        (T0 24980) (T1 1060) (TX 0)
        (TC 674) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n217
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n218
        (T0 24984) (T1 1056) (TX 0)
        (TC 672) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n219
        (T0 24822) (T1 1218) (TX 0)
        (TC 994) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n22
        (T0 1152) (T1 24888) (TX 0)
        (TC 992) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n220
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n221
        (T0 24696) (T1 1344) (TX 0)
        (TC 1216) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n222
        (T0 24530) (T1 1510) (TX 0)
        (TC 738) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n223
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n224
        (T0 23992) (T1 2048) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n225
        (T0 24310) (T1 1730) (TX 0)
        (TC 1698) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n226
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n227
        (T0 23640) (T1 2400) (TX 0)
        (TC 2272) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n228
        (T0 23058) (T1 2982) (TX 0)
        (TC 1954) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n229
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n23
        (T0 576) (T1 25464) (TX 0)
        (TC 480) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n230
        (T0 25592) (T1 448) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n231
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n232
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n233
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n234
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n235
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n236
        (T0 25688) (T1 352) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n237
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n238
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n239
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n24
        (T0 1376) (T1 24664) (TX 0)
        (TC 1184) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n240
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n241
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n242
        (T0 25528) (T1 512) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n243
        (T0 25208) (T1 832) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n244
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n245
        (T0 25144) (T1 896) (TX 0)
        (TC 896) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n246
        (T0 24664) (T1 1376) (TX 0)
        (TC 1376) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n247
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n248
        (T0 24664) (T1 1376) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n249
        (T0 24760) (T1 1280) (TX 0)
        (TC 1280) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n25
        (T0 416) (T1 25624) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n250
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n251
        (T0 24472) (T1 1568) (TX 0)
        (TC 1568) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n252
        (T0 23992) (T1 2048) (TX 0)
        (TC 2048) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n253
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n254
        (T0 25688) (T1 352) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n255
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n256
        (T0 25752) (T1 288) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n257
        (T0 25272) (T1 768) (TX 0)
        (TC 768) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n258
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n259
        (T0 25528) (T1 512) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n26
        (T0 1376) (T1 24664) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n260
        (T0 24888) (T1 1152) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n261
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n262
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n263
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n264
        (T0 25144) (T1 896) (TX 0)
        (TC 672) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n265
        (T0 24664) (T1 1376) (TX 0)
        (TC 992) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n266
        (T0 24472) (T1 1568) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n267
        (T0 23832) (T1 2208) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n268
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n269
        (T0 25464) (T1 576) (TX 0)
        (TC 576) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n27
        (T0 480) (T1 25560) (TX 0)
        (TC 384) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n270
        (T0 24504) (T1 1536) (TX 0)
        (TC 1536) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n271
        (T0 25080) (T1 960) (TX 0)
        (TC 736) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n272
        (T0 24280) (T1 1760) (TX 0)
        (TC 1376) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n273
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n274
        (T0 25432) (T1 608) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n275
        (T0 25432) (T1 608) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n276
        (T0 25368) (T1 672) (TX 0)
        (TC 672) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n277
        (T0 25208) (T1 832) (TX 0)
        (TC 832) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n278
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n279
        (T0 24696) (T1 1344) (TX 0)
        (TC 1344) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n28
        (T0 1568) (T1 24472) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n280
        (T0 24216) (T1 1824) (TX 0)
        (TC 1824) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n281
        (T0 24088) (T1 1952) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n282
        (T0 23608) (T1 2432) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n283
        (T0 2112) (T1 23928) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n284
        (T0 24536) (T1 1504) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n285
        (T0 24056) (T1 1984) (TX 0)
        (TC 1760) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n286
        (T0 24088) (T1 1952) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n287
        (T0 23672) (T1 2368) (TX 0)
        (TC 1792) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n288
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n289
        (T0 24600) (T1 1440) (TX 0)
        (TC 1440) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n29
        (T0 416) (T1 25624) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n290
        (T0 24920) (T1 1120) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n291
        (T0 23928) (T1 2112) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n292
        (T0 23608) (T1 2432) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n293
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n294
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n295
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n296
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n297
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n298
        (T0 18485) (T1 7555) (TX 0)
        (TC 129) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n299
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n3
        (T0 320) (T1 25720) (TX 0)
        (TC 224) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n30
        (T0 1120) (T1 24920) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n300
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n301
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n302
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n303
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n304
        (T0 15264) (T1 10776) (TX 0)
        (TC 258) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n305
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n306
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n307
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n308
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n309
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n31
        (T0 448) (T1 25592) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n310
        (T0 15264) (T1 10776) (TX 0)
        (TC 516) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n311
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n312
        (T0 7680) (T1 18360) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n32
        (T0 1216) (T1 24824) (TX 0)
        (TC 1024) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n33
        (T0 288) (T1 25752) (TX 0)
        (TC 192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n34
        (T0 1248) (T1 24792) (TX 0)
        (TC 928) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n35
        (T0 352) (T1 25688) (TX 0)
        (TC 256) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n36
        (T0 1190) (T1 24850) (TX 0)
        (TC 994) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n37
        (T0 320) (T1 25720) (TX 0)
        (TC 224) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n38
        (T0 994) (T1 25046) (TX 0)
        (TC 898) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n39
        (T0 448) (T1 25592) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n4
        (T0 1184) (T1 24856) (TX 0)
        (TC 992) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n40
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n41
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n42
        (T0 288) (T1 25752) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n43
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n44
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n45
        (T0 288) (T1 25752) (TX 0)
        (TC 288) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n46
        (T0 2112) (T1 23928) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n47
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n48
        (T0 576) (T1 25464) (TX 0)
        (TC 576) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n49
        (T0 1504) (T1 24536) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n5
        (T0 11520) (T1 14520) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n50
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n51
        (T0 352) (T1 25688) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n52
        (T0 2720) (T1 23320) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n53
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n54
        (T0 1568) (T1 24472) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n55
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n56
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n57
        (T0 512) (T1 25528) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n58
        (T0 2112) (T1 23928) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n59
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n6
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n60
        (T0 960) (T1 25080) (TX 0)
        (TC 736) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n61
        (T0 896) (T1 25144) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n62
        (T0 448) (T1 25592) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n63
        (T0 512) (T1 25528) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n64
        (T0 1056) (T1 24984) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n65
        (T0 448) (T1 25592) (TX 0)
        (TC 448) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n66
        (T0 672) (T1 25368) (TX 0)
        (TC 672) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n67
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n68
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n69
        (T0 896) (T1 25144) (TX 0)
        (TC 896) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n7
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n70
        (T0 2720) (T1 23320) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n71
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n72
        (T0 1952) (T1 24088) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n73
        (T0 1760) (T1 24280) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n74
        (T0 896) (T1 25144) (TX 0)
        (TC 896) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n75
        (T0 1376) (T1 24664) (TX 0)
        (TC 1120) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n76
        (T0 1952) (T1 24088) (TX 0)
        (TC 1952) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n77
        (T0 2368) (T1 23672) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n78
        (T0 1952) (T1 24088) (TX 0)
        (TC 1152) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n79
        (T0 1952) (T1 24088) (TX 0)
        (TC 1952) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n8
        (T0 22200) (T1 3840) (TX 0)
        (TC 640) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n80
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n81
        (T0 1568) (T1 24472) (TX 0)
        (TC 1568) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n82
        (T0 2880) (T1 23160) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n83
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n84
        (T0 2112) (T1 23928) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n85
        (T0 1504) (T1 24536) (TX 0)
        (TC 1504) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n86
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n87
        (T0 352) (T1 25688) (TX 0)
        (TC 352) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n88
        (T0 450) (T1 25590) (TX 0)
        (TC 450) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n89
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n9
        (T0 256) (T1 25784) (TX 0)
        (TC 192) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n90
        (T0 64) (T1 25976) (TX 0)
        (TC 64) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n91
        (T0 1664) (T1 24376) (TX 0)
        (TC 1664) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n92
        (T0 0) (T1 26040) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n93
        (T0 512) (T1 25528) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n94
        (T0 900) (T1 25140) (TX 0)
        (TC 900) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n95
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n96
        (T0 512) (T1 25528) (TX 0)
        (TC 512) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n97
        (T0 1664) (T1 24376) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n98
        (T0 608) (T1 25432) (TX 0)
        (TC 608) (IG 0)
      )
      (wrap_act_buffer_inst_act_if_inst_n99
        (T0 896) (T1 25144) (TX 0)
        (TC 672) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[2\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[4\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[5\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[6\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if1\[7\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[5\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[6\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if2\[7\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[2\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[3\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[4\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[5\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[6\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if3\[7\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[0\]
        (T0 24982) (T1 1058) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[1\]
        (T0 23924) (T1 2116) (TX 0)
        (TC 2116) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[2\]
        (T0 22866) (T1 3174) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[3\]
        (T0 23924) (T1 2116) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[4\]
        (T0 24982) (T1 1058) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[5\]
        (T0 22866) (T1 3174) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[6\]
        (T0 24982) (T1 1058) (TX 0)
        (TC 1058) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if4\[7\]
        (T0 21810) (T1 4230) (TX 0)
        (TC 2114) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[0\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[1\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[2\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[3\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[4\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[5\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[6\]
        (T0 22872) (T1 3168) (TX 0)
        (TC 3168) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if5\[7\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[0\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[1\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[2\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[3\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[5\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[6\]
        (T0 24728) (T1 1312) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if6\[7\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[1\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[2\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[3\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[4\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[5\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[6\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if7\[7\]
        (T0 22616) (T1 3424) (TX 0)
        (TC 3168) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[0\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[1\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[2\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[3\]
        (T0 24984) (T1 1056) (TX 0)
        (TC 1056) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[4\]
        (T0 26040) (T1 0) (TX 0)
        (TC 0) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[5\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[6\]
        (T0 23672) (T1 2368) (TX 0)
        (TC 1088) (IG 0)
      )
      (wrap_act_buffer_inst_int_i_data_if8\[7\]
        (T0 23928) (T1 2112) (TX 0)
        (TC 2112) (IG 0)
      )
      (wrap_act_buffer_inst_n1
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_n2
        (T0 1) (T1 26039) (TX 0)
        (TC 1) (IG 0)
      )
      (wrap_act_buffer_inst_net4501
        (T0 22944) (T1 3096) (TX 0)
        (TC 6192) (IG 0)
      )
    )
  )
)
)
