Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Jan  9 14:21:34 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 55
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 54         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[10] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[11] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[12] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[13] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[14] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[15] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[8] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_DB16_CR4[9] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on axi_max11046_0_EOC_B_pin[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_ja_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jb_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jc_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on gpio_pmod_jd_tri_io[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on axi_max11046_0_CONVST_pin[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on axi_max11046_0_CS_B_pin[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on axi_max11046_0_RD_B_pin[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on axi_max11046_0_SHDN_pin[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on axi_max11046_0_WR_B_pin[0] relative to clock(s) clk_fpga_0 
Related violations: <none>


