;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #200, <50
	MOV #-27, <-20
	ADD 272, 960
	MOV #-27, <-20
	ADD #270, <0
	SPL <121, 106
	SPL -7, @-20
	SUB @127, 100
	SUB @-16, @2
	JMZ 100, 10
	MOV #-27, <-20
	DJN 30, 200
	DJN 30, 200
	SUB 7, <20
	JMN 0, <402
	SPL 0, <402
	SUB #32, @9
	SPL 0, <402
	MOV -1, <-20
	SUB 0, 3
	SUB @27, 0
	JMZ 1, @-0
	SPL 7, @20
	SUB 7, <20
	SUB @3, 0
	JMP 30, 200
	JMZ -1, @-20
	SUB @127, 106
	SUB @127, 106
	CMP @127, 100
	SPL 16, <2
	JMN 19, <90
	SPL 0, <402
	SUB #39, @8
	SPL <121, 106
	ADD @273, <1
	SPL @32, #9
	MOV -1, <-20
	ADD 876, @60
	SPL <121, 106
	SPL <121, 106
	CMP -237, <620
	SPL 761, 602
	SPL 761, 602
	CMP -237, <620
	MOV -1, <-20
	MOV -1, <-20
