diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi
index fe4cfda72a47..8a9d77862715 100644
--- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi
+++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi
@@ -284,6 +284,18 @@ pins2 {
 					slew-rate = <2>;
 				};
 			};
+
+			qspi_pins: qspi@0 {
+				pins {
+					pinmux = <STM32_PINMUX('B', 2, AF9)>, /* CLK */
+						 <STM32_PINMUX('B', 6, AF10)>, /* BK1_NCS */
+						 <STM32_PINMUX('F', 8, AF10)>, /* BK1_IO0 */
+						 <STM32_PINMUX('F', 9, AF10)>, /* BK1_IO1 */
+						 <STM32_PINMUX('F', 6, AF9)>, /* BK1_IO3 */
+						 <STM32_PINMUX('F', 7, AF9)>; /* BK1_IO2 */
+					slew-rate = <2>;
+				};
+			};
 		};
 	};
 };
diff --git a/arch/arm/boot/dts/stm32f746-disco.dts b/arch/arm/boot/dts/stm32f746-disco.dts
index ee4a78d77dca..d7bd584bb037 100644
--- a/arch/arm/boot/dts/stm32f746-disco.dts
+++ b/arch/arm/boot/dts/stm32f746-disco.dts
@@ -75,3 +75,46 @@ &usart1 {
 	pinctrl-names = "default";
 	status = "okay";
 };
+
+&qspi {
+	reg = <0xA0001000 0x1000>, <0x90000000 0x1000000>;
+	status = "okay";
+	qflash0: w25q128fw@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "winboud,w25q128fw", "jedec,spi-nor";
+		spi-max-frequency = <104000000>;
+		spi-rx-bus-width = <4>;
+		reg = <0x0>;
+
+		// Total 16 Mb
+		partitions {
+			compatible = "fixed-partitions";
+
+			// 128 Kbyte
+			partition@0 {
+				label = "dtb";
+				reg = <0x0 0x20000>;
+				read-only;
+			};
+
+			// 3 Mb
+			partition@20000 {
+				label = "linux";
+				reg = <0x20000 0x300000>;
+			};
+
+			// 4 Mb
+			partition@320000 {
+				label = "rootfs";
+				reg = <0x320000 0x400000>;
+			};
+
+			// 8 Mb
+			partition@720000 {
+				label = "data";
+				reg = <0x720000 0x800000>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi
index 93c063796780..a0ed5fbaf6f5 100644
--- a/arch/arm/boot/dts/stm32f746.dtsi
+++ b/arch/arm/boot/dts/stm32f746.dtsi
@@ -639,6 +639,21 @@ usbotg_fs: usb@50000000 {
 			clock-names = "otg";
 			status = "disabled";
 		};
+
+		qspi: spi@A0001000 {
+			compatible = "st,stm32f469-qspi";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0xA0001000 0x1000>, <0x90000000 0x10000000>;
+			reg-names = "qspi", "qspi_mm";
+			interrupts = <91>;
+			spi-max-frequency = <108000000>;
+			clocks = <&rcc 0 STM32F7_AHB3_CLOCK(QSPI)>;
+			resets = <&rcc STM32F7_AHB3_RESET(QSPI)>;
+			pinctrl-0 = <&qspi_pins>;
+			pinctrl-names = "default";
+			status = "disabled";
+		};
 	};
 };
 
