// Seed: 4087809486
module module_0 (
    id_1
);
  inout wire id_1;
  if (-1) assign id_1 = id_1;
  else id_2(1);
  wire id_3;
  assign id_3 = id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[-1 : 1],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (id_2);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  struct packed {logic id_22;} id_23;
  wire id_24;
  parameter id_25 = 1 & 1;
  wire id_26;
endmodule
