INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:57:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer7/dataReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 1.572ns (17.603%)  route 7.358ns (82.397%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=968, unset)          0.508     0.508    buffer21/clk
    SLICE_X14Y123        FDRE                                         r  buffer21/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer21/outs_reg[0]/Q
                         net (fo=45, routed)          0.638     1.400    buffer21/control/fullReg_reg_1
    SLICE_X10Y126        LUT4 (Prop_lut4_I3_O)        0.043     1.443 f  buffer21/control/dataReg[0]_i_2__0/O
                         net (fo=7, routed)           0.300     1.744    control_merge0/tehb/control/dataReg_reg[0]_0
    SLICE_X9Y127         LUT5 (Prop_lut5_I0_O)        0.133     1.877 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=8, routed)           0.338     2.214    control_merge0/tehb/control/start_valid_0
    SLICE_X8Y128         LUT5 (Prop_lut5_I0_O)        0.129     2.343 f  control_merge0/tehb/control/dataReg[31]_i_5/O
                         net (fo=100, routed)         0.639     2.982    control_merge0/tehb/control/transmitValue_reg
    SLICE_X6Y130         LUT5 (Prop_lut5_I1_O)        0.043     3.025 f  control_merge0/tehb/control/Memory[0][9]_i_1/O
                         net (fo=4, routed)           0.603     3.628    buffer5/fifo/buffer2_outs[9]
    SLICE_X2Y133         LUT3 (Prop_lut3_I1_O)        0.048     3.676 f  buffer5/fifo/start_ready_INST_0_i_61/O
                         net (fo=1, routed)           0.225     3.901    cmpi0/buffer5_outs[4]
    SLICE_X2Y132         LUT6 (Prop_lut6_I4_O)        0.132     4.033 r  cmpi0/start_ready_INST_0_i_37/O
                         net (fo=1, routed)           0.330     4.363    cmpi0/start_ready_INST_0_i_37_n_0
    SLICE_X3Y131         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     4.625 r  cmpi0/start_ready_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.625    cmpi0/start_ready_INST_0_i_16_n_0
    SLICE_X3Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.674 r  cmpi0/start_ready_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.674    cmpi0/start_ready_INST_0_i_7_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.723 f  cmpi0/start_ready_INST_0_i_5/CO[3]
                         net (fo=20, routed)          0.702     5.426    init0/control/result[0]
    SLICE_X7Y124         LUT4 (Prop_lut4_I0_O)        0.043     5.469 f  init0/control/fullReg_i_7/O
                         net (fo=1, routed)           0.370     5.839    init0/control/fullReg_i_7_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I0_O)        0.043     5.882 f  init0/control/fullReg_i_5/O
                         net (fo=1, routed)           0.168     6.051    init1/control/fullReg_reg_5
    SLICE_X11Y124        LUT6 (Prop_lut6_I3_O)        0.043     6.094 f  init1/control/fullReg_i_3__2/O
                         net (fo=5, routed)           0.181     6.274    buffer21/control/transmitValue_i_4__6
    SLICE_X10Y123        LUT6 (Prop_lut6_I1_O)        0.043     6.317 f  buffer21/control/join_inputs/i___3_i_8/O
                         net (fo=2, routed)           0.416     6.734    fork23/control/generateBlocks[0].regblock/addi12_result_ready
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.043     6.777 r  fork23/control/generateBlocks[0].regblock/transmitValue_i_4__6/O
                         net (fo=2, routed)           0.372     7.149    fork23/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X9Y118         LUT6 (Prop_lut6_I2_O)        0.043     7.192 r  fork23/control/generateBlocks[0].regblock/i___0_i_25/O
                         net (fo=1, routed)           0.314     7.506    fork13/control/generateBlocks[0].regblock/i___0_i_3_0
    SLICE_X9Y119         LUT6 (Prop_lut6_I2_O)        0.043     7.549 f  fork13/control/generateBlocks[0].regblock/i___0_i_11/O
                         net (fo=1, routed)           0.442     7.991    fork12/control/generateBlocks[6].regblock/join_inputs//i___0
    SLICE_X14Y123        LUT6 (Prop_lut6_I0_O)        0.043     8.034 r  fork12/control/generateBlocks[6].regblock/i___0_i_3/O
                         net (fo=2, routed)           0.328     8.362    buffer21/control/transmitValue_reg_31
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.043     8.405 f  buffer21/control/fullReg_i_4__4/O
                         net (fo=20, routed)          0.383     8.788    buffer21/control/outputValid_reg_1
    SLICE_X16Y125        LUT6 (Prop_lut6_I2_O)        0.043     8.831 r  buffer21/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.607     9.438    buffer7/E[0]
    SLICE_X20Y134        FDRE                                         r  buffer7/dataReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=968, unset)          0.483    12.683    buffer7/clk
    SLICE_X20Y134        FDRE                                         r  buffer7/dataReg_reg[25]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X20Y134        FDRE (Setup_fdre_C_CE)      -0.169    12.478    buffer7/dataReg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  3.040    




