set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab32.vo lab32_v.sdo}}
	{{"Fast Model"} {lab32_fast.vo lab32_v_fast.sdo}}
}
