


ARM Macro Assembler    Page 1 


    1 00000000         ;=========================================
    2 00000000         ; NAME: 2440INIT.S
    3 00000000         ; DESC: C start up codes
    4 00000000         ;       Configure memory, ISR ,stacks
    5 00000000         ; Initialize C-variables
    6 00000000         ; HISTORY:
    7 00000000         ; 2002.02.25:kwtark: ver 0.0
    8 00000000         ; 2002.03.20:purnnamu: Add some functions for testing ST
                       OP,Sleep mode
    9 00000000         ; 2003.03.14:DonGo: Modified for 2440.
   10 00000000         ;=========================================
   11 00000000         
   12 00000000                 GET              option.inc
    1 00000000         ;===========================================
    2 00000000         ; NAME: OPTION.A
    3 00000000         ; DESC: Configuration options for .S files
    4 00000000         ; HISTORY:
    5 00000000         ; 02.28.2002: ver 0.0
    6 00000000         ; 03.11.2003: ver 0.0 attached for 2440.
    7 00000000         ; jan E, 2004: ver0.03  modified for 2440A01.
    8 00000000         ;===========================================
    9 00000000         
   10 00000000         ;Start address of each stacks,
   11 00000000 33FF8000 
                       _STACK_BASEADDRESS
                               EQU              0x33ff8000
   12 00000000 33FF8000 
                       _MMUTT_STARTADDRESS
                               EQU              0x33ff8000
   13 00000000 33FFFF00 
                       _ISR_STARTADDRESS
                               EQU              0x33ffff00
   14 00000000         
   15 00000000                 GBLL             USE_MAIN
   16 00000000         ;USE_MAIN SETL {TRUE}
   17 00000000 FALSE    
                       USE_MAIN
                               SETL             {FALSE}
   18 00000000         
   19 00000000                 GBLL             PLL_ON_START
   20 00000000 TRUE     
                       PLL_ON_START
                               SETL             {TRUE}
   21 00000000         
   22 00000000         
   23 00000000                 GBLL             ENDIAN_CHANGE
   24 00000000 FALSE    
                       ENDIAN_CHANGE
                               SETL             {FALSE}
   25 00000000         
   26 00000000                 GBLA             ENTRY_BUS_WIDTH
   27 00000000 00000010 
                       ENTRY_BUS_WIDTH
                               SETA             16
   28 00000000         
   29 00000000         
   30 00000000         ;BUSWIDTH = 16,32
   31 00000000                 GBLA             BUSWIDTH    ;max. bus width for
                                                             the GPIO configura



ARM Macro Assembler    Page 2 


                                                            tion
   32 00000000 00000020 
                       BUSWIDTH
                               SETA             32
   33 00000000         
   34 00000000                 GBLA             UCLK
   35 00000000 02DC6C00 
                       UCLK    SETA             48000000
   36 00000000         
   37 00000000                 GBLA             XTAL_SEL
   38 00000000                 GBLA             FCLK
   39 00000000                 GBLA             CPU_SEL
   40 00000000         
   41 00000000         ;(1) Select CPU  
   42 00000000         ;CPU_SEL SETA 32440000 ; 32440000:2440X.
   43 00000000 01EEFEC1 
                       CPU_SEL SETA             32440001    ; 32440001:2440A
   44 00000000         
   45 00000000         ;(2) Select XTaL
   46 00000000 00B71B00 
                       XTAL_SEL
                               SETA             12000000
   47 00000000         ;XTAL_SEL SETA 16934400
   48 00000000         
   49 00000000         ;(3) Select FCLK
   50 00000000 17D78400 
                       FCLK    SETA             400000000   ;hzh
   51 00000000         ;FCLK  SETA 406425600 ;hzh
   52 00000000         
   53 00000000         ;(4) Select Clock Division (Fclk:Hclk:Pclk)
   54 00000000         ;CLKDIV_VAL EQU 5 ; 0=1:1:1, 1=1:1:2, 2=1:2:2, 3=1:2:4, 
                       4=1:4:4, 5=1:4:8, 6=1:3:3, 7=1:3:6.
   55 00000000         
   56 00000000         
   57 00000000                 [                XTAL_SEL = 12000000
   58 00000000         
   59 00000000                 [                FCLK = 271500000
   67                          ]
   68 00000000         
   69 00000000                 [                FCLK = 304000000
   77                          ]
   78 00000000         
   79 00000000                 [                FCLK = 400000000
   80 00000000 00000005 
                       CLKDIV_VAL
                               EQU              5           ;1:4:8
   81 00000000 0000005C 
                       M_MDIV  EQU              92          ;Fin=12.0MHz Fout=4
                                                            00MHz
   82 00000000 00000001 
                       M_PDIV  EQU              1
   83 00000000                 [                CPU_SEL = 32440001
   84 00000000 00000001 
                       M_SDIV  EQU              1           ; 2440A
   85 00000000                 |
   87                          ]
   88 00000000                 ]
   89 00000000         
   90 00000000         



ARM Macro Assembler    Page 3 


   91 00000000                 [                UCLK = 48000000
   92 00000000 00000038 
                       U_MDIV  EQU              56          ;Fin=12.0MHz Fout=4
                                                            8MHz
   93 00000000 00000002 
                       U_PDIV  EQU              2
   94 00000000 00000002 
                       U_SDIV  EQU              2
   95 00000000                 ]
   96 00000000                 [                UCLK = 96000000
  101                          ]
  102 00000000         
  103 00000000                 |                            ; else if XTAL_SEL 
                                                            = 16.9344Mhz
  145                          ]                            ; end of if XTAL_SE
                                                            L = 12000000.
  146 00000000         
  147 00000000         
  148 00000000                 END
   13 00000000                 GET              memcfg.inc
    1 00000000         ;************************************************
    2 00000000         ; NAME    : MEMCFG.A
    3 00000000         ; DESC   : Memory bank configuration file
    4 00000000         ; Revision: 02.28.2002 ver 0.0
    5 00000000         ; Revision: 03.11.2003 ver 0.0 Attatched for 2440
    6 00000000         ;************************************************
    7 00000000         
    8 00000000         ;Memory Area
    9 00000000         ;GCS6 32bit(64MB) SDRAM(0x3000_0000-0x33ff_ffff)
   10 00000000         
   11 00000000         
   12 00000000         ;BWSCON
   13 00000000 00000000 
                       DW8     EQU              (0x0)
   14 00000000 00000001 
                       DW16    EQU              (0x1)
   15 00000000 00000002 
                       DW32    EQU              (0x2)
   16 00000000 00000004 
                       WAIT    EQU              (0x1<<2)
   17 00000000 00000008 
                       UBLB    EQU              (0x1<<3)
   18 00000000         
   19 00000000                 ASSERT           :DEF:BUSWIDTH
   20 00000000                 [                BUSWIDTH=16
   29 00000000 00000002 
                       B1_BWSCON
                               EQU              (DW32)      ; Intel Strata(28F1
                                                            28), 32-bit, for nC
                                                            S1 when NOR Flash b
                                                            ooting.
   30 00000000 00000001 
                       B2_BWSCON
                               EQU              (DW16)      ; PCMCIA(PD6710), 1
                                                            6-bit
   31 00000000 0000000D 
                       B3_BWSCON
                               EQU              (0xd)       ; Ethernet(CS8900),
                                                             16-bit



ARM Macro Assembler    Page 4 


   32 00000000 00000001 
                       B4_BWSCON
                               EQU              (DW16)      ; NOR flash(AM29LV8
                                                            00B), 16-bit,  for 
                                                            nCS4 when NAND boot
                                                            ing.
   33 00000000 00000001 
                       B5_BWSCON
                               EQU              (DW16)      ; A400/A410 Ext, 16
                                                            -bit
   34 00000000 00000002 
                       B6_BWSCON
                               EQU              (DW32)      ; SDRAM(K4S561632C)
                                                             32MBx2, 32-bit
   35 00000000 00000002 
                       B7_BWSCON
                               EQU              (DW32)      ; N.C.
   36 00000000                 ]
   37 00000000         
   38 00000000         ;BANK0CON
   39 00000000         
   40 00000000 00000000 
                       B0_Tacs EQU              0x0         ;0clk
   41 00000000 00000000 
                       B0_Tcos EQU              0x0         ;0clk
   42 00000000 00000007 
                       B0_Tacc EQU              0x7         ;14clk
   43 00000000 00000000 
                       B0_Tcoh EQU              0x0         ;0clk
   44 00000000 00000000 
                       B0_Tah  EQU              0x0         ;0clk
   45 00000000 00000000 
                       B0_Tacp EQU              0x0
   46 00000000 00000000 
                       B0_PMC  EQU              0x0         ;normal
   47 00000000         
   48 00000000         ;BANK1CON
   49 00000000 00000000 
                       B1_Tacs EQU              0x0         ;0clk
   50 00000000 00000000 
                       B1_Tcos EQU              0x0         ;0clk
   51 00000000 00000007 
                       B1_Tacc EQU              0x7         ;14clk
   52 00000000 00000000 
                       B1_Tcoh EQU              0x0         ;0clk
   53 00000000 00000000 
                       B1_Tah  EQU              0x0         ;0clk
   54 00000000 00000000 
                       B1_Tacp EQU              0x0
   55 00000000 00000000 
                       B1_PMC  EQU              0x0         ;normal
   56 00000000         
   57 00000000         ;Bank 2 parameter
   58 00000000 00000000 
                       B2_Tacs EQU              0x0         ;0clk
   59 00000000 00000000 
                       B2_Tcos EQU              0x0         ;0clk
   60 00000000 00000007 
                       B2_Tacc EQU              0x7         ;14clk



ARM Macro Assembler    Page 5 


   61 00000000 00000000 
                       B2_Tcoh EQU              0x0         ;0clk
   62 00000000 00000000 
                       B2_Tah  EQU              0x0         ;0clk
   63 00000000 00000000 
                       B2_Tacp EQU              0x0
   64 00000000 00000000 
                       B2_PMC  EQU              0x0         ;normal
   65 00000000         
   66 00000000         ;Bank 3 parameter
   67 00000000 00000001 
                       B3_Tacs EQU              0x1         ;0clk
   68 00000000 00000003 
                       B3_Tcos EQU              0x3         ;0clk
   69 00000000 00000007 
                       B3_Tacc EQU              0x7         ;14clk
   70 00000000 00000002 
                       B3_Tcoh EQU              0x2         ;0clk
   71 00000000 00000001 
                       B3_Tah  EQU              0x1         ;0clk
   72 00000000 00000003 
                       B3_Tacp EQU              0x3
   73 00000000 00000000 
                       B3_PMC  EQU              0x0         ;normal
   74 00000000         
   75 00000000         ;Bank 4 parameter
   76 00000000 00000000 
                       B4_Tacs EQU              0x0         ;0clk
   77 00000000 00000000 
                       B4_Tcos EQU              0x0         ;0clk
   78 00000000 00000007 
                       B4_Tacc EQU              0x7         ;14clk
   79 00000000 00000000 
                       B4_Tcoh EQU              0x0         ;0clk
   80 00000000 00000000 
                       B4_Tah  EQU              0x0         ;0clk
   81 00000000 00000000 
                       B4_Tacp EQU              0x0
   82 00000000 00000000 
                       B4_PMC  EQU              0x0         ;normal
   83 00000000         
   84 00000000         ;Bank 5 parameter
   85 00000000 00000000 
                       B5_Tacs EQU              0x0         ;0clk
   86 00000000 00000000 
                       B5_Tcos EQU              0x0         ;0clk
   87 00000000 00000007 
                       B5_Tacc EQU              0x7         ;14clk
   88 00000000 00000000 
                       B5_Tcoh EQU              0x0         ;0clk
   89 00000000 00000000 
                       B5_Tah  EQU              0x0         ;0clk
   90 00000000 00000000 
                       B5_Tacp EQU              0x0
   91 00000000 00000000 
                       B5_PMC  EQU              0x0         ;normal
   92 00000000         
   93 00000000         ;Bank 6 parameter
   94 00000000 00000003 



ARM Macro Assembler    Page 6 


                       B6_MT   EQU              0x3         ;SDRAM
   95 00000000 00000002 
                       B6_Trcd EQU              0x2         ;4clk
   96 00000000 00000001 
                       B6_SCAN EQU              0x1         ;9bit
   97 00000000         
   98 00000000         ;Bank 7 parameter
   99 00000000 00000003 
                       B7_MT   EQU              0x3         ;SDRAM
  100 00000000 00000002 
                       B7_Trcd EQU              0x2         ;4clk
  101 00000000 00000001 
                       B7_SCAN EQU              0x1         ;9bit
  102 00000000         
  103 00000000         ;REFRESH parameter
  104 00000000 00000001 
                       REFEN   EQU              0x1         ;Refresh enable
  105 00000000 00000000 
                       TREFMD  EQU              0x0         ;CBR(CAS before RAS
                                                            )/Auto refresh
  106 00000000 00000002 
                       Trp     EQU              0x2         ;4clk
  107 00000000 00000002 
                       Trc     EQU              0x2         ;6clk
  108 00000000         
  109 00000000 00000002 
                       Tchr    EQU              0x2         ;3clk
  110 00000000         ;REFCNT  EQU 1653 ;period=7.8us, HCLK=50.8Mhz, (2048+1-7
                       .8*50.8)
  111 00000000         
  112 00000000 000004F5 
                       REFCNT  EQU              1269        ;period=7.8us, HCLK
                                                            =100Mhz, (2048+1-7.
                                                            8*100)
  113 00000000         
  114 00000000                 END
   14 00000000                 GET              2440addr.inc
    1 00000000         ;=======================================================
                       =============
    2 00000000         ; File Name : 2440addr.a
    3 00000000         ; Function  : S3C2440 Define Address Register (Assembly)
                       
    4 00000000         ; Date      : March 27, 2002
    5 00000000         ; Revision : Programming start (February 18,2002) -> SOP
                       
    6 00000000         ; Revision : 03.11.2003 ver 0.0 Attatched for 2440
    7 00000000         ;=======================================================
                       =============
    8 00000000         
    9 00000000                 GBLL             BIG_ENDIAN__
   10 00000000 FALSE    
                       BIG_ENDIAN__
                               SETL             {FALSE}
   11 00000000         
   12 00000000         ;=================
   13 00000000         ; Memory control
   14 00000000         ;=================
   15 00000000 48000000 
                       BWSCON  EQU              0x48000000  ;Bus width & wait s



ARM Macro Assembler    Page 7 


                                                            tatus
   16 00000000 48000004 
                       BANKCON0
                               EQU              0x48000004  ;Boot ROM control
   17 00000000 48000008 
                       BANKCON1
                               EQU              0x48000008  ;BANK1 control
   18 00000000 4800000C 
                       BANKCON2
                               EQU              0x4800000c  ;BANK2 control
   19 00000000 48000010 
                       BANKCON3
                               EQU              0x48000010  ;BANK3 control
   20 00000000 48000014 
                       BANKCON4
                               EQU              0x48000014  ;BANK4 control
   21 00000000 48000018 
                       BANKCON5
                               EQU              0x48000018  ;BANK5 control
   22 00000000 4800001C 
                       BANKCON6
                               EQU              0x4800001c  ;BANK6 control
   23 00000000 48000020 
                       BANKCON7
                               EQU              0x48000020  ;BANK7 control
   24 00000000 48000024 
                       REFRESH EQU              0x48000024  ;DRAM/SDRAM refresh
                                                            
   25 00000000 48000028 
                       BANKSIZE
                               EQU              0x48000028  ;Flexible Bank Size
                                                            
   26 00000000 4800002C 
                       MRSRB6  EQU              0x4800002c  ;Mode register set 
                                                            for SDRAM Bank6
   27 00000000 48000030 
                       MRSRB7  EQU              0x48000030  ;Mode register set 
                                                            for SDRAM Bank7
   28 00000000         
   29 00000000         
   30 00000000         ;==========================
   31 00000000         ; CLOCK & POWER MANAGEMENT
   32 00000000         ;==========================
   33 00000000 4C000000 
                       LOCKTIME
                               EQU              0x4c000000  ;PLL lock time coun
                                                            ter
   34 00000000 4C000004 
                       MPLLCON EQU              0x4c000004  ;MPLL Control
   35 00000000 4C000008 
                       UPLLCON EQU              0x4c000008  ;UPLL Control
   36 00000000 4C00000C 
                       CLKCON  EQU              0x4c00000c  ;Clock generator co
                                                            ntrol
   37 00000000 4C000010 
                       CLKSLOW EQU              0x4c000010  ;Slow clock control
                                                            
   38 00000000 4C000014 
                       CLKDIVN EQU              0x4c000014  ;Clock divider cont



ARM Macro Assembler    Page 8 


                                                            rol
   39 00000000         
   40 00000000         
   41 00000000         ;=================
   42 00000000         ; INTERRUPT
   43 00000000         ;=================
   44 00000000 4A000000 
                       SRCPND  EQU              0x4a000000  ;Interrupt request 
                                                            status
   45 00000000 4A000004 
                       INTMOD  EQU              0x4a000004  ;Interrupt mode con
                                                            trol
   46 00000000 4A000008 
                       INTMSK  EQU              0x4a000008  ;Interrupt mask con
                                                            trol
   47 00000000 4A00000C 
                       PRIORITY
                               EQU              0x4a00000c  ;IRQ priority contr
                                                            ol           <-- Ma
                                                            y 06, 2002 SOP
   48 00000000 4A000010 
                       INTPND  EQU              0x4a000010  ;Interrupt request 
                                                            status
   49 00000000 4A000014 
                       INTOFFSET
                               EQU              0x4a000014  ;Interruot request 
                                                            source offset
   50 00000000 4A000018 
                       SUSSRCPND
                               EQU              0x4a000018  ;Sub source pending
                                                            
   51 00000000 4A00001C 
                       INTSUBMSK
                               EQU              0x4a00001c  ;Interrupt sub mask
                                                            
   52 00000000         
   53 00000000         
   54 00000000         ;=================
   55 00000000         ; I/O PORT for LED
   56 00000000         ;=================
   57 00000000 56000050 
                       GPFCON  EQU              0x56000050  ;Port F control
   58 00000000 56000054 
                       GPFDAT  EQU              0x56000054  ;Port F data
   59 00000000 56000058 
                       GPFUP   EQU              0x56000058  ;Pull-up control F
   60 00000000         
   61 00000000 56000010 
                       GPBCON  EQU              0x56000010  ;Port F control
   62 00000000 56000014 
                       GPBDAT  EQU              0x56000014  ;Port F data
   63 00000000         
   64 00000000         
   65 00000000         
   66 00000000         
   67 00000000         ;Miscellaneous register
   68 00000000 56000080 
                       MISCCR  EQU              0x56000080  ;Miscellaneous cont
                                                            rol



ARM Macro Assembler    Page 9 


   69 00000000 56000084 
                       DCKCON  EQU              0x56000084  ;DCLK0/1 control
   70 00000000 56000088 
                       EXTINT0 EQU              0x56000088  ;External interrupt
                                                             control register 0
                                                            
   71 00000000 5600008C 
                       EXTINT1 EQU              0x5600008c  ;External interrupt
                                                             control register 1
                                                            
   72 00000000 56000090 
                       EXTINT2 EQU              0x56000090  ;External interrupt
                                                             control register 2
                                                            
   73 00000000 56000094 
                       EINTFLT0
                               EQU              0x56000094  ;Reserved
   74 00000000 56000098 
                       EINTFLT1
                               EQU              0x56000098  ;Reserved
   75 00000000 5600009C 
                       EINTFLT2
                               EQU              0x5600009c  ;External interrupt
                                                             filter control reg
                                                            ister 2
   76 00000000 560000A0 
                       EINTFLT3
                               EQU              0x560000a0  ;External interrupt
                                                             filter control reg
                                                            ister 3
   77 00000000 560000A4 
                       EINTMASK
                               EQU              0x560000a4  ;External interrupt
                                                             mask
   78 00000000 560000A8 
                       EINTPEND
                               EQU              0x560000a8  ;External interrupt
                                                             pending
   79 00000000 560000AC 
                       GSTATUS0
                               EQU              0x560000ac  ;External pin statu
                                                            s
   80 00000000 560000B0 
                       GSTATUS1
                               EQU              0x560000b0  ;Chip ID(0x32440000
                                                            )
   81 00000000 560000B4 
                       GSTATUS2
                               EQU              0x560000b4  ;Reset type
   82 00000000 560000B8 
                       GSTATUS3
                               EQU              0x560000b8  ;Saved data0(32-bit
                                                            ) before entering P
                                                            OWER_OFF mode
   83 00000000 560000BC 
                       GSTATUS4
                               EQU              0x560000bc  ;Saved data1(32-bit
                                                            ) before entering P
                                                            OWER_OFF mode



ARM Macro Assembler    Page 10 


   84 00000000         
   85 00000000         ;Added for 2440     ; DonGo
   86 00000000 560000CC 
                       MSLCON  EQU              0x560000cc  ;Memory sleep contr
                                                            ol register
   87 00000000         
   88 00000000         ;=================
   89 00000000         ; WATCH DOG TIMER
   90 00000000         ;=================
   91 00000000 53000000 
                       WTCON   EQU              0x53000000  ;Watch-dog timer mo
                                                            de
   92 00000000 53000004 
                       WTDAT   EQU              0x53000004  ;Watch-dog timer da
                                                            ta
   93 00000000 53000008 
                       WTCNT   EQU              0x53000008  ;Eatch-dog timer co
                                                            unt
   94 00000000         
   95 00000000         ;===================
   96 00000000         ;NAND FLASH
   97 00000000         ;===================
   98 00000000 4E000000 
                       NFCONF  EQU              0x4e000000
   99 00000000 4E000004 
                       NECONT  EQU              0x4e000004
  100 00000000         
  101 00000000                 END
   15 00000000         
   16 00000000         
   17 00000000         
   18 00000000 00400000 
                       BIT_SELFREFRESH
                               EQU              (1<<22)
   19 00000000         
   20 00000000         ;Pre-defined constants
   21 00000000 00000010 
                       USERMODE
                               EQU              0x10
   22 00000000 00000011 
                       FIQMODE EQU              0x11
   23 00000000 00000012 
                       IRQMODE EQU              0x12
   24 00000000 00000013 
                       SVCMODE EQU              0x13
   25 00000000 00000017 
                       ABORTMODE
                               EQU              0x17
   26 00000000 0000001B 
                       UNDEFMODE
                               EQU              0x1b
   27 00000000 0000001F 
                       MODEMASK
                               EQU              0x1f
   28 00000000 000000C0 
                       NOINT   EQU              0xc0
   29 00000000         
   30 00000000         ;The location of stacks
   31 00000000 33FF4800 



ARM Macro Assembler    Page 11 


                       UserStack
                               EQU              (_STACK_BASEADDRESS-0x3800) 
                                                            ;0x33ff4800 ~
   32 00000000 33FF5800 
                       SVCStack
                               EQU              (_STACK_BASEADDRESS-0x2800) 
                                                            ;0x33ff5800 ~
   33 00000000 33FF5C00 
                       UndefStack
                               EQU              (_STACK_BASEADDRESS-0x2400) 
                                                            ;0x33ff5c00 ~
   34 00000000 33FF6000 
                       AbortStack
                               EQU              (_STACK_BASEADDRESS-0x2000) 
                                                            ;0x33ff6000 ~
   35 00000000 33FF7000 
                       IRQStack
                               EQU              (_STACK_BASEADDRESS-0x1000) 
                                                            ;0x33ff7000 ~
   36 00000000 33FF8000 
                       FIQStack
                               EQU              (_STACK_BASEADDRESS-0x0) 
                                                            ;0x33ff8000 ~
   37 00000000         
   38 00000000         
   39 00000000         
   40 00000000         
   41 00000000         
   42 00000000 00000100 
                       UND_Stack_Size
                               EQU              256
   43 00000000 00005000 
                       SVC_Stack_Size
                               EQU              1024*20
   44 00000000 00000100 
                       ABT_Stack_Size
                               EQU              256
   45 00000000 00000100 
                       FIQ_Stack_Size
                               EQU              256
   46 00000000 00000400 
                       IRQ_Stack_Size
                               EQU              1024*1
   47 00000000 00000400 
                       USR_Stack_Size
                               EQU              1024
   48 00000000         
   50 00000000 00005B00 
                       Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
 + USR_Stack_Size)
   51 00000000         
   52 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   53 00000000         Stack_Mem
                               SPACE            Stack_Size
   54 00005B00         
   55 00005B00 00005B00 



ARM Macro Assembler    Page 12 


                       Stack_Top
                               EQU              Stack_Mem + Stack_Size
   56 00005B00         
   57 00005B00         
   58 00005B00         ;// <h> Heap Configuration
   59 00005B00         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
   60 00005B00         ;// </h>
   61 00005B00         
   62 00005B00 00001000 
                       Heap_Size
                               EQU              0x00001000
   63 00005B00         
   64 00005B00                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   65 00000000         Heap_Mem
                               SPACE            Heap_Size
   66 00001000         
   67 00001000         
   68 00001000         
   69 00001000         ; :::::::::::::::::::::::::::::::::::::::::::::
   70 00001000         ;           BEGIN: Power Management 
   71 00001000         ; - - - - - - - - - - - - - - - - - - - - - - -
   72 00001000 00000010 
                       Mode_USR
                               EQU              0x10
   73 00001000 00000011 
                       Mode_FIQ
                               EQU              0x11
   74 00001000 00000012 
                       Mode_IRQ
                               EQU              0x12
   75 00001000 00000013 
                       Mode_SVC
                               EQU              0x13
   76 00001000 00000017 
                       Mode_ABT
                               EQU              0x17
   77 00001000 0000001B 
                       Mode_UND
                               EQU              0x1B
   78 00001000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   79 00001000         
   80 00001000 00000080 
                       I_Bit   EQU              0x80
   81 00001000 00000040 
                       F_Bit   EQU              0x40
   82 00001000         ; - - - - - - - - - - - - - - - - - - - - - - -
   83 00001000         ;Check if tasm.exe(armasm -16 ...@ADS 1.0) is used.
   84 00001000                 GBLL             THUMBCODE
   85 00001000                 [                {CONFIG} = 16
   89 00001000 FALSE    
                       THUMBCODE
                               SETL             {FALSE}
   90 00001000                 ]
   91 00001000         
   92 00001000                 MACRO
   93 00001000                 MOV_PC_LR



ARM Macro Assembler    Page 13 


   94 00001000                 [                THUMBCODE
   95 00001000                 bx               lr
   96 00001000                 |
   97 00001000         ;mov pc,lr
   98 00001000                 BX               LR
   99 00001000                 ]
  100 00001000                 MEND
  101 00001000         
  102 00001000                 MACRO
  103 00001000                 MOVEQ_PC_LR
  104 00001000                 [                THUMBCODE
  105 00001000                 bxeq             lr
  106 00001000                 |
  107 00001000                 moveq            pc,lr
  108 00001000                 ]
  109 00001000                 MEND
  110 00001000         
  111 00001000                 MACRO
  112 00001000         $HandlerLabel
                               HANDLER          $HandleLabel
  113 00001000         
  114 00001000         $HandlerLabel
  115 00001000                 sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 00001000                 stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 00001000                 ldr              r0,=$HandleLabel ;load the addr
                                                            ess of HandleXXX to
                                                             r0
  118 00001000                 ldr              r0,[r0]     ;load the contents(
                                                            service routine sta
                                                            rt address) of Hand
                                                            leXXX
  119 00001000                 str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 00001000                 ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  121 00001000                 MEND
  122 00001000         
  123 00001000         
  124 00001000                 IMPORT           |Image$$RO$$Limit| ; End of ROM
                                                             code (=start of RO
                                                            M data)
  125 00001000                 IMPORT           |Image$$RW$$Base| ; Base of RAM
                                                             to initialise
  126 00001000                 IMPORT           |Image$$ZI$$Base| ; Base and li
                                                            mit of area
  127 00001000                 IMPORT           |Image$$ZI$$Limit| ; to zero in
                                                            itialise
  128 00001000         
  129 00001000                 IMPORT           MMU_SetAsyncBusMode
  130 00001000         
  131 00001000         ;IMPORT  main    ; The main entry of mon program
  132 00001000                 IMPORT           OS_CPU_IRQ_ISR ;uCOS_II IrqISR



ARM Macro Assembler    Page 14 


  133 00001000                 EXPORT           HandleEINT0 ;for os_cpu_a.s  
  134 00001000         
  135 00001000         
  136 00001000         
  137 00001000                 EXPORT           __ENTRY
  138 00001000         
  139 00001000                 PRESERVE8
  140 00001000         
  141 00001000                 AREA             RESET,CODE,READONLY
  142 00000000         
  143 00000000                 ARM
  144 00000000         
  145 00000000         
  146 00000000         __ENTRY
  147 00000000         
  148 00000000         ;1)The code, which converts to Big-endian, should be in 
                       little endian code.
  149 00000000         ;2)The following little endian code will be compiled in 
                       Big-Endian mode.
  150 00000000         ;  The code byte order should be changed as the memory b
                       us width.
  151 00000000         ;3)The pseudo instruction,DCD can not be used here becau
                       se the linker generates error.
  152 00000000                 ASSERT           :DEF:ENDIAN_CHANGE
  153 00000000                 [                ENDIAN_CHANGE
  167 00000000 EAFFFFFE        b                ResetHandler
  168 00000004                 ]
  169 00000004 EA000052        b                HandlerUndef ;handler for Undef
                                                            ined mode
  170 00000008 EA000057        b                HandlerSWI  ;handler for SWI in
                                                            terrupt
  171 0000000C EA000062        b                HandlerPabort 
                                                            ;handler for PAbort
                                                            
  172 00000010 EA00005B        b                HandlerDabort 
                                                            ;handler for DAbort
                                                            
  173 00000014 EAFFFFFE        b                .           ;reserved
  174 00000018 EA000047        b                HandlerIRQ  ;handler for IRQ in
                                                            terrupt
  175 0000001C EA000040        b                HandlerFIQ  ;handler for FIQ in
                                                            terrupt
  176 00000020         
  177 00000020         ;@0x20
  178 00000020 EA000008        b                EnterPWDN   ; Must be @0x20.
  179 00000024         ChangeBigEndian
  180 00000024         ;@0x24
  181 00000024                 [                ENTRY_BUS_WIDTH=32
  185                          ]
  186 00000024                 [                ENTRY_BUS_WIDTH=16
  187 00000024 0F10EE11        DCD              0x0f10ee11
  188 00000028 0080E380        DCD              0x0080e380
  189 0000002C 0F10EE01        DCD              0x0f10ee01
  190 00000030                 ]
  191 00000030                 [                ENTRY_BUS_WIDTH=8
  195                          ]
  196 00000030 FFFFFFFF        DCD              0xffffffff  ;swinv 0xffffff is 
                                                            similar with NOP an
                                                            d run well in both 



ARM Macro Assembler    Page 15 


                                                            endian mode.
  197 00000034 FFFFFFFF        DCD              0xffffffff
  198 00000038 FFFFFFFF        DCD              0xffffffff
  199 0000003C FFFFFFFF        DCD              0xffffffff
  200 00000040 FFFFFFFF        DCD              0xffffffff
  201 00000044 EAFFFFFE        b                ResetHandler
  202 00000048         
  203 00000048         ;Function for entering power down mode
  204 00000048         ; 1. SDRAM should be in self-refresh mode.
  205 00000048         ; 2. All interrupt should be maksked for SDRAM/DRAM self
                       -refresh.
  206 00000048         ; 3. LCD controller should be disabled for SDRAM/DRAM se
                       lf-refresh.
  207 00000048         ; 4. The I-cache may have to be turned on.
  208 00000048         ; 5. The location of the following code may have not to 
                       be changed.
  209 00000048         
  210 00000048         ;void EnterPWDN(int CLKCON);
  211 00000048         EnterPWDN
  212 00000048 E1A02000        mov              r2,r0       ;r2=rCLKCON
  213 0000004C E3100008        tst              r0,#0x8     ;SLEEP mode?
  214 00000050 1A00000F        bne              ENTER_SLEEP
  215 00000054         
  216 00000054         ENTER_STOP
  217 00000054 E59F00B4        ldr              r0,=REFRESH
  218 00000058 E5903000        ldr              r3,[r0]     ;r3=rREFRESH
  219 0000005C E1A01003        mov              r1, r3
  220 00000060 E3811501        orr              r1, r1, #BIT_SELFREFRESH
  221 00000064 E5801000        str              r1, [r0]    ;Enable SDRAM self-
                                                            refresh
  222 00000068         
  223 00000068 E3A01010        mov              r1,#16      ;wait until self-re
                                                            fresh is issued. ma
                                                            y not be needed.
  224 0000006C E2511001 
                       0       subs             r1,r1,#1
  225 00000070 1AFFFFFD        bne              %B0
  226 00000074         
  227 00000074 E59F0098        ldr              r0,=CLKCON  ;enter STOP mode.
  228 00000078 E5802000        str              r2,[r0]
  229 0000007C         
  230 0000007C E3A01020        mov              r1,#32
  231 00000080 E2511001 
                       0       subs             r1,r1,#1    ;1) wait until the 
                                                            STOP mode is in eff
                                                            ect.
  232 00000084 1AFFFFFD        bne              %B0         ;2) Or wait here un
                                                            til the CPU&Periphe
                                                            rals will be turned
                                                            -off
  233 00000088         ;   Entering SLEEP mode, only the reset by wake-up is av
                       ailable.
  234 00000088         
  235 00000088 E59F0080        ldr              r0,=REFRESH ;exit from SDRAM se
                                                            lf refresh mode.
  236 0000008C E5803000        str              r3,[r0]
  237 00000090         
  238 00000090                 MOV_PC_LR
   94 00000090                 [                THUMBCODE



ARM Macro Assembler    Page 16 


   97 00000090         ;mov pc,lr
   98 00000090 E12FFF1E        BX               LR
   99 00000094                 ]
  239 00000094         
  240 00000094         ENTER_SLEEP
  241 00000094         ;NOTE.
  242 00000094         ;1) rGSTATUS3 should have the return address after wake-
                       up from SLEEP mode.
  243 00000094         
  244 00000094 E59F0074        ldr              r0,=REFRESH
  245 00000098 E5901000        ldr              r1,[r0]     ;r1=rREFRESH
  246 0000009C E3811501        orr              r1, r1, #BIT_SELFREFRESH
  247 000000A0 E5801000        str              r1, [r0]    ;Enable SDRAM self-
                                                            refresh
  248 000000A4         
  249 000000A4 E3A01010        mov              r1,#16      ;Wait until self-re
                                                            fresh is issued,whi
                                                            ch may not be neede
                                                            d.
  250 000000A8 E2511001 
                       0       subs             r1,r1,#1
  251 000000AC 1AFFFFFD        bne              %B0
  252 000000B0         
  253 000000B0 E59F1060        ldr              r1,=MISCCR
  254 000000B4 E5910000        ldr              r0,[r1]
  255 000000B8 E380080E        orr              r0,r0,#(7<<17) ;Set SCLK0=0, SC
                                                            LK1=0, SCKE=0.
  256 000000BC E5810000        str              r0,[r1]
  257 000000C0         
  258 000000C0 E59F004C        ldr              r0,=CLKCON  ; Enter sleep mode
  259 000000C4 E5802000        str              r2,[r0]
  260 000000C8         
  261 000000C8 EAFFFFFE        b                .           ;CPU will die here.
                                                            
  262 000000CC         
  263 000000CC         
  264 000000CC         WAKEUP_SLEEP
  265 000000CC         ;Release SCLKn after wake-up from the SLEEP mode.
  266 000000CC E59F1044        ldr              r1,=MISCCR
  267 000000D0 E5910000        ldr              r0,[r1]
  268 000000D4 E3C0080E        bic              r0,r0,#(7<<17) ;SCLK0:0->SCLK, 
                                                            SCLK1:0->SCLK, SCKE
                                                            :0->=SCKE.
  269 000000D8 E5810000        str              r0,[r1]
  270 000000DC         
  271 000000DC         ;Set memory control registers
  272 000000DC E59F0038        ldr              r0,=SMRDATA
  273 000000E0 E3A01312        ldr              r1,=BWSCON  ;BWSCON Address
  274 000000E4 E2802034        add              r2, r0, #52 ;End address of SMR
                                                            DATA
  275 000000E8         0
  276 000000E8 E4903004        ldr              r3, [r0], #4
  277 000000EC E4813004        str              r3, [r1], #4
  278 000000F0 E1520000        cmp              r2, r0
  279 000000F4 1AFFFFFB        bne              %B0
  280 000000F8         
  281 000000F8 E3A01C01        mov              r1,#256
  282 000000FC E2511001 
                       0       subs             r1,r1,#1    ;1) wait until the 



ARM Macro Assembler    Page 17 


                                                            SelfRefresh is rele
                                                            ased.
  283 00000100 1AFFFFFD        bne              %B0
  284 00000104         
  285 00000104 E59F1014        ldr              r1,=GSTATUS3 ;GSTATUS3 has the 
                                                            start address just 
                                                            after SLEEP wake-up
                                                            
  286 00000108 E5910000        ldr              r0,[r1]
  287 0000010C         
  288 0000010C         ;mov pc,r0
  289 0000010C         
  290 0000010C E12FFF10        bx               r0
  291 00000110         
  292 00000110 48000024 
              4C00000C 
              56000080 
              00000000 
              560000B8         LTORG
  293 00000124         HandlerFIQ
                               HANDLER          HandleFIQ
  113 00000124         
  114 00000124         HandlerFIQ
  115 00000124 E24DD004        sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 00000128 E92D0001        stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 0000012C E59F04CC        ldr              r0,=HandleFIQ ;load the address
                                                             of HandleXXX to r0
                                                            
  118 00000130 E5900000        ldr              r0,[r0]     ;load the contents(
                                                            service routine sta
                                                            rt address) of Hand
                                                            leXXX
  119 00000134 E58D0004        str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 00000138 E8BD8001        ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  294 0000013C         HandlerIRQ
                               HANDLER          HandleIRQ
  113 0000013C         
  114 0000013C         HandlerIRQ
  115 0000013C E24DD004        sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 00000140 E92D0001        stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 00000144 E59F04B8        ldr              r0,=HandleIRQ ;load the address
                                                             of HandleXXX to r0
                                                            
  118 00000148 E5900000        ldr              r0,[r0]     ;load the contents(
                                                            service routine sta



ARM Macro Assembler    Page 18 


                                                            rt address) of Hand
                                                            leXXX
  119 0000014C E58D0004        str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 00000150 E8BD8001        ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  295 00000154         HandlerUndef
                               HANDLER          HandleUndef
  113 00000154         
  114 00000154         HandlerUndef
  115 00000154 E24DD004        sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 00000158 E92D0001        stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 0000015C E59F04A4        ldr              r0,=HandleUndef ;load the addre
                                                            ss of HandleXXX to 
                                                            r0
  118 00000160 E5900000        ldr              r0,[r0]     ;load the contents(
                                                            service routine sta
                                                            rt address) of Hand
                                                            leXXX
  119 00000164 E58D0004        str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 00000168 E8BD8001        ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  296 0000016C         HandlerSWI
                               HANDLER          HandleSWI
  113 0000016C         
  114 0000016C         HandlerSWI
  115 0000016C E24DD004        sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 00000170 E92D0001        stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 00000174 E59F0490        ldr              r0,=HandleSWI ;load the address
                                                             of HandleXXX to r0
                                                            
  118 00000178 E5900000        ldr              r0,[r0]     ;load the contents(
                                                            service routine sta
                                                            rt address) of Hand
                                                            leXXX
  119 0000017C E58D0004        str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 00000180 E8BD8001        ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  297 00000184         HandlerDabort
                               HANDLER          HandleDabort
  113 00000184         



ARM Macro Assembler    Page 19 


  114 00000184         HandlerDabort
  115 00000184 E24DD004        sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 00000188 E92D0001        stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 0000018C E59F047C        ldr              r0,=HandleDabort ;load the addr
                                                            ess of HandleXXX to
                                                             r0
  118 00000190 E5900000        ldr              r0,[r0]     ;load the contents(
                                                            service routine sta
                                                            rt address) of Hand
                                                            leXXX
  119 00000194 E58D0004        str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 00000198 E8BD8001        ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  298 0000019C         HandlerPabort
                               HANDLER          HandlePabort
  113 0000019C         
  114 0000019C         HandlerPabort
  115 0000019C E24DD004        sub              sp,sp,#4    ;decrement sp(to st
                                                            ore jump address)
  116 000001A0 E92D0001        stmfd            sp!,{r0}    ;PUSH the work regi
                                                            ster to stack(lr do
                                                            es''t push because 
                                                            it return to origin
                                                            al address)
  117 000001A4 E59F0468        ldr              r0,=HandlePabort ;load the addr
                                                            ess of HandleXXX to
                                                             r0
  118 000001A8 E5900000        ldr              r0,[r0]     ;load the contents(
                                                            service routine sta
                                                            rt address) of Hand
                                                            leXXX
  119 000001AC E58D0004        str              r0,[sp,#4]  ;store the contents
                                                            (ISR) of HandleXXX 
                                                            to stack
  120 000001B0 E8BD8001        ldmfd            sp!,{r0,pc} ;POP the work regis
                                                            ter and pc(jump to 
                                                            ISR)
  299 000001B4         
  300 000001B4         IsrIRQ
  301 000001B4 E24DD004        sub              sp,sp,#4    ;reserved for PC
  302 000001B8 E92D0300        stmfd            sp!,{r8-r9}
  303 000001BC         
  304 000001BC E59F9454        ldr              r9,=INTOFFSET
  305 000001C0 E5999000        ldr              r9,[r9]
  306 000001C4 E59F8450        ldr              r8,=HandleEINT0
  307 000001C8 E0888109        add              r8,r8,r9,lsl #2
  308 000001CC E5988000        ldr              r8,[r8]
  309 000001D0 E58D8008        str              r8,[sp,#8]
  310 000001D4 E8BD8300        ldmfd            sp!,{r8-r9,pc}
  311 000001D8         
  312 000001D8         ;=======



ARM Macro Assembler    Page 20 


  313 000001D8         ; ENTRY
  314 000001D8         ;=======
  315 000001D8                 EXPORT           ResetHandler
  316 000001D8         
  317 000001D8         ResetHandler
  318 000001D8 E3A00453        ldr              r0,=WTCON   ;watch dog disable
  319 000001DC E3A01000        ldr              r1,=0x0
  320 000001E0 E5801000        str              r1,[r0]
  321 000001E4         
  322 000001E4 E59F0434        ldr              r0,=INTMSK
  323 000001E8 E59F1434        ldr              r1,=0xffffffff ;all interrupt d
                                                            isable
  324 000001EC E5801000        str              r1,[r0]
  325 000001F0         
  326 000001F0 E59F0430        ldr              r0,=INTSUBMSK
  327 000001F4 E59F1430        ldr              r1,=0x7fff  ;all sub interrupt 
                                                            disable
  328 000001F8 E5801000        str              r1,[r0]
  329 000001FC         
  330 000001FC                 [                {TRUE}
  331 000001FC         ; GPBDAT = (rGPFDAT & ~(0xf<<4)) | ((~data & 0xf)<<4);
  332 000001FC         ; Led_Display
  333 000001FC E59F042C        ldr              r0,=GPBCON
  334 00000200 E59F142C        ldr              r1,=0x00555555
  335 00000204 E5801000        str              r1,[r0]
  336 00000208 E59F0428        ldr              r0,=GPBDAT
  337 0000020C E59F1428        ldr              r1,=0x07fe
  338 00000210 E5801000        str              r1,[r0]
  339 00000214                 ]
  340 00000214         
  341 00000214         
  342 00000214         
  343 00000214         ;To reduce PLL lock time, adjust the LOCKTIME register.
  344 00000214 E3A00313        ldr              r0,=LOCKTIME
  345 00000218 E59F1420        ldr              r1,=0xffffff
  346 0000021C E5801000        str              r1,[r0]
  347 00000220         
  348 00000220                 [                PLL_ON_START
  349 00000220         ; Added for confirm clock divide. for 2440.
  350 00000220         ; Setting value Fclk:Hclk:Pclk
  351 00000220 E59F041C        ldr              r0,=CLKDIVN
  352 00000224 E3A01005        ldr              r1,=CLKDIV_VAL ; 0=1:1:1, 1=1:1
                                                            :2, 2=1:2:2, 3=1:2:
                                                            4, 4=1:4:4, 5=1:4:8
                                                            , 6=1:3:3, 7=1:3:6.
                                                            
  353 00000228 E5801000        str              r1,[r0]
  354 0000022C         
  355 0000022C         ;[ CLKDIV_VAL>1   ; means Fclk:Hclk is not 1:1.
  356 0000022C         ;bl MMU_SetAsyncBusMode
  357 0000022C         ;|
  358 0000022C         ;bl MMU_SetFastBusMode ; default value.
  359 0000022C         ;]
  360 0000022C         
  361 0000022C         ;Configure UPLL
  362 0000022C E59F0414        ldr              r0,=UPLLCON
  363 00000230 E59F1414        ldr              r1,=((U_MDIV<<12)+(U_PDIV<<4)+U
_SDIV)
  364 00000234 E5801000        str              r1,[r0]



ARM Macro Assembler    Page 21 


  365 00000238 E1A00000        nop                          ; Caution: After UP
                                                            LL setting, at leas
                                                            t 7-clocks delay mu
                                                            st be inserted for 
                                                            setting hardware be
                                                             completed.
  366 0000023C E1A00000        nop
  367 00000240 E1A00000        nop
  368 00000244 E1A00000        nop
  369 00000248 E1A00000        nop
  370 0000024C E1A00000        nop
  371 00000250 E1A00000        nop
  372 00000254         ;Configure MPLL
  373 00000254 E59F03F4        ldr              r0,=MPLLCON
  374 00000258 E59F13F4        ldr              r1,=((M_MDIV<<12)+(M_PDIV<<4)+M
_SDIV) 
                                                            ;Fin=16.9344MHz
  375 0000025C E5801000        str              r1,[r0]
  376 00000260                 ]
  377 00000260         
  378 00000260         ;Check if the boot is caused by the wake-up from SLEEP m
                       ode.
  379 00000260 E59F13F0        ldr              r1,=GSTATUS2
  380 00000264 E5910000        ldr              r0,[r1]
  381 00000268 E3100002        tst              r0,#0x2
  382 0000026C         ;In case of the wake-up from SLEEP mode, go to SLEEP_WAK
                       EUP handler.
  383 0000026C 1AFFFF96        bne              WAKEUP_SLEEP
  384 00000270         
  385 00000270         
  386 00000270         
  387 00000270                 EXPORT           StartPointAfterSleepWakeUp
  388 00000270         StartPointAfterSleepWakeUp
  389 00000270         
  390 00000270         
  391 00000270         ;Set memory control registers
  392 00000270 E28F00F0        adr              r0,SMRDATA
  393 00000274 E3A01312        ldr              r1,=BWSCON  ;BWSCON Address
  394 00000278 E2802034        add              r2, r0, #52 ;End address of SMR
                                                            DATA
  395 0000027C         
  396 0000027C         
  397 0000027C         0
  398 0000027C E4903004        ldr              r3, [r0], #4
  399 00000280 E4813004        str              r3, [r1], #4
  400 00000284 E1520000        cmp              r2, r0
  401 00000288 1AFFFFFB        bne              %B0
  402 0000028C         
  403 0000028C         
  404 0000028C         
  405 0000028C         
  406 0000028C         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  407 0000028C         ;;;;;;;;;;;;;       When EINT0 is pressed,  Clear SDRAM 
                       
  408 0000028C         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  409 0000028C         ; check if EIN0 button is pressed
  410 0000028C         



ARM Macro Assembler    Page 22 


  411 0000028C E59F03C8        ldr              r0,=GPFCON
  412 00000290 E3A01000        ldr              r1,=0x0
  413 00000294 E5801000        str              r1,[r0]
  414 00000298 E59F03C0        ldr              r0,=GPFUP
  415 0000029C E3A010FF        ldr              r1,=0xff
  416 000002A0 E5801000        str              r1,[r0]
  417 000002A4         
  418 000002A4 E59F13B8        ldr              r1,=GPFDAT
  419 000002A8 E5910000        ldr              r0,[r1]
  420 000002AC E3C0003C        bic              r0,r0,#(0x1e<<1) ; bit clear
  421 000002B0 E3100001        tst              r0,#0x1
  422 000002B4 1A000012        bne              %F1
  423 000002B8         
  424 000002B8         
  425 000002B8         
  426 000002B8         ; Clear SDRAM Start
  427 000002B8         
  428 000002B8 E59F039C        ldr              r0,=GPFCON
  429 000002BC E59F13A4        ldr              r1,=0x55aa
  430 000002C0 E5801000        str              r1,[r0]
  431 000002C4         ; ldr r0,=GPFUP
  432 000002C4         ; ldr r1,=0xff
  433 000002C4         ; str r1,[r0]
  434 000002C4 E59F0398        ldr              r0,=GPFDAT
  435 000002C8 E3A01000        ldr              r1,=0x0
  436 000002CC E5801000        str              r1,[r0]     ;LED=****
  437 000002D0         
  438 000002D0 E3A01000        mov              r1,#0
  439 000002D4 E3A02000        mov              r2,#0
  440 000002D8 E3A03000        mov              r3,#0
  441 000002DC E3A04000        mov              r4,#0
  442 000002E0 E3A05000        mov              r5,#0
  443 000002E4 E3A06000        mov              r6,#0
  444 000002E8 E3A07000        mov              r7,#0
  445 000002EC E3A08000        mov              r8,#0
  446 000002F0         
  447 000002F0 E3A09301        ldr              r9,=0x4000000 ;64MB
  448 000002F4 E3A00203        ldr              r0,=0x30000000
  449 000002F8         0
  450 000002F8 E8A001FE        stmia            r0!,{r1-r8}
  451 000002FC E2599020        subs             r9,r9,#32
  452 00000300 1AFFFFFC        bne              %B0
  453 00000304         
  454 00000304         ;Clear SDRAM End
  455 00000304         
  456 00000304         1
  457 00000304         
  458 00000304         ;Initialize stacks
  459 00000304 EB000024        bl               InitStacks
  460 00000308         
  461 00000308         
  462 00000308         ; Setup IRQ handler
  463 00000308 E59F02F4        ldr              r0,=HandleIRQ ;This routine is 
                                                            needed
  464 0000030C         ;ldr r1,=IsrIRQ   ;if there isn''t 'subs pc,lr,#4' at 0x
                       18, 0x1c
  465 0000030C E59F135C        ldr              r1, =OS_CPU_IRQ_ISR ;modify by 
                                                            txf, for ucos 
  466 00000310 E5801000        str              r1,[r0]



ARM Macro Assembler    Page 23 


  467 00000314         
  468 00000314         
  469 00000314         
  470 00000314         
  471 00000314         ;Check boot mode
  472 00000314         
  473 00000314 E3A00312        ldr              r0, =BWSCON
  474 00000318 E5900000        ldr              r0, [r0]
  475 0000031C E2000003        bic              r0,r0, # 0xfffffffc
  476 00000320 E3500000        cmp              r0, #0      ;OM[1:0] != 0, NOR 
                                                            FLash boot
  477 00000324 1AFFFFFF        bne              on_the_ram  ;don''t read nand f
                                                            lash
  478 00000328         
  479 00000328         on_the_ram
  480 00000328         ;Copy and paste RW data/zero initialized data
  481 00000328 E59F0344        ldr              r0, =|Image$$RO$$Limit| ; Get p
                                                            ointer to ROM data
  482 0000032C E59F1344        ldr              r1, =|Image$$RW$$Base| 
                                                            ; and RAM copy
  483 00000330 E59F3344        ldr              r3, =|Image$$ZI$$Base|
  484 00000334         
  485 00000334         ;Zero init base => top of initialised data
  486 00000334 E1500001        cmp              r0, r1      ; Check that they a
                                                            re different
  487 00000338 0A000003        beq              %F2
  488 0000033C         1
  489 0000033C E1510003        cmp              r1, r3      ; Copy init data
  490 00000340 34902004        ldrcc            r2, [r0], #4 ;--> LDRCC r2, [r0
                                                            ] + ADD r0, r0, #4
  491 00000344 34812004        strcc            r2, [r1], #4 ;--> STRCC r2, [r1
                                                            ] + ADD r1, r1, #4
  492 00000348 3AFFFFFB        bcc              %B1
  493 0000034C         2
  494 0000034C E59F132C        ldr              r1, =|Image$$ZI$$Limit| ; Top o
                                                            f zero init segment
                                                            
  495 00000350 E3A02000        mov              r2, #0
  496 00000354         3
  497 00000354 E1530001        cmp              r3, r1      ; Zero init
  498 00000358 34832004        strcc            r2, [r3], #4
  499 0000035C 3AFFFFFC        bcc              %B3
  500 00000360         
  501 00000360         
  502 00000360         ;[ :LNOT:THUMBCODE
  503 00000360         ;bl main ;Don''t use main() because ......
  504 00000360         ;b .
  505 00000360         ;]
  506 00000360         
  507 00000360         ;[ THUMBCODE  ;for start-up code for Thumb mode
  508 00000360         ;orr lr,pc,#1
  509 00000360         ;bx lr
  510 00000360         ;CODE16
  511 00000360         ;bl Main ;Don''t use main() because ......
  512 00000360         ;b .
  513 00000360         ;CODE32
  514 00000360         ;]
  515 00000360         
  516 00000360                 IMPORT           __main



ARM Macro Assembler    Page 24 


  517 00000360 E59F031C        LDR              R0, =__main
  518 00000364 E12FFF10        BX               R0
  519 00000368         
  520 00000368         
  521 00000368         SMRDATA DATA
  522 00000368         ; Memory configuration should be optimized for best perf
                       ormance
  523 00000368         ; The following parameter is not optimized.
  524 00000368         ; Memory access cycle parameter strategy
  525 00000368         ; 1) The memory settings is  safe parameters even at HCL
                       K=75Mhz.
  526 00000368         ; 2) SDRAM refresh period is for HCLK<=75Mhz.
  527 00000368         
  528 00000368 2211D120        DCD              (0+(B1_BWSCON<<4)+(B2_BWSCON<<8
)+(B3_BWSCON<<12)+(B4_BWSCON<<16)+(B5_BWSCON<<20)+(B6_BWSCON<<24)+(B7_BWSCON<<2
8))
  529 0000036C 00000700        DCD              ((B0_Tacs<<13)+(B0_Tcos<<11)+(B
0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC)) 
                                                            ;GCS0
  530 00000370 00000700        DCD              ((B1_Tacs<<13)+(B1_Tcos<<11)+(B
1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC)) 
                                                            ;GCS1
  531 00000374 00000700        DCD              ((B2_Tacs<<13)+(B2_Tcos<<11)+(B
2_Tacc<<8)+(B2_Tcoh<<6)+(B2_Tah<<4)+(B2_Tacp<<2)+(B2_PMC)) 
                                                            ;GCS2
  532 00000378 00003F9C        DCD              ((B3_Tacs<<13)+(B3_Tcos<<11)+(B
3_Tacc<<8)+(B3_Tcoh<<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC)) 
                                                            ;GCS3
  533 0000037C 00000700        DCD              ((B4_Tacs<<13)+(B4_Tcos<<11)+(B
4_Tacc<<8)+(B4_Tcoh<<6)+(B4_Tah<<4)+(B4_Tacp<<2)+(B4_PMC)) 
                                                            ;GCS4
  534 00000380 00000700        DCD              ((B5_Tacs<<13)+(B5_Tcos<<11)+(B
5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC)) 
                                                            ;GCS5
  535 00000384 00018009        DCD              ((B6_MT<<15)+(B6_Trcd<<2)+(B6_S
CAN)) 
                                                            ;GCS6
  536 00000388 00018009        DCD              ((B7_MT<<15)+(B7_Trcd<<2)+(B7_S
CAN)) 
                                                            ;GCS7
  537 0000038C 00AA04F5        DCD              ((REFEN<<23)+(TREFMD<<22)+(Trp<
<20)+(Trc<<18)+(Tchr<<16)+REFCNT)
  538 00000390         
  539 00000390 00000032        DCD              0x32        ;SCLK power saving 
                                                            mode, BANKSIZE 128M
                                                            /128M
  540 00000394         
  541 00000394 00000030        DCD              0x30        ;MRSR6 CL=3clk
  542 00000398 00000030        DCD              0x30        ;MRSR7 CL=3clk
  543 0000039C         
  544 0000039C         ;function initializing stacks
  545 0000039C         InitStacks
  546 0000039C         ;Don''t use DRAM,such as stmfd,ldmfd......
  547 0000039C         ;SVCstack is initialized before
  548 0000039C         ;Under toolkit ver 2.5, 'msr cpsr,r1' can be used instea
                       d of 'msr cpsr_cxsf,r1'
  549 0000039C E10F0000        mrs              r0,cpsr
  550 000003A0 E3C0001F        bic              r0,r0,#MODEMASK
  551 000003A4 E38010DB        orr              r1,r0,#UNDEFMODE :OR: NOINT



ARM Macro Assembler    Page 25 


  552 000003A8 E12FF001        msr              cpsr_cxsf,r1 ;UndefMode
  553 000003AC E59FD2D4        ldr              sp,=UndefStack ; UndefStack=0x3
                                                            3FF_5C00
  554 000003B0         
  555 000003B0 E38010D7        orr              r1,r0,#ABORTMODE:OR:NOINT
  556 000003B4 E12FF001        msr              cpsr_cxsf,r1 ;AbortMode
  557 000003B8 E59FD2CC        ldr              sp,=AbortStack ; AbortStack=0x3
                                                            3FF_6000
  558 000003BC         
  559 000003BC E38010D2        orr              r1,r0,#IRQMODE:OR:NOINT
  560 000003C0 E12FF001        msr              cpsr_cxsf,r1 ;IRQMode
  561 000003C4 E59FD2C4        ldr              sp,=IRQStack ; IRQStack=0x33FF_
                                                            7000
  562 000003C8         
  563 000003C8 E38010D1        orr              r1,r0,#FIQMODE:OR:NOINT
  564 000003CC E12FF001        msr              cpsr_cxsf,r1 ;FIQMode
  565 000003D0 E59FD2BC        ldr              sp,=FIQStack ; FIQStack=0x33FF_
                                                            8000
  566 000003D4         
  567 000003D4 E3C000DF        bic              r0,r0,#MODEMASK:OR:NOINT
  568 000003D8 E3801013        orr              r1,r0,#SVCMODE
  569 000003DC E12FF001        msr              cpsr_cxsf,r1 ;SVCMode
  570 000003E0 E59FD2B0        ldr              sp,=SVCStack ; SVCStack=0x33FF_
                                                            5800
  571 000003E4         
  572 000003E4         ;USER mode has not be initialized.
  573 000003E4         
  574 000003E4         ;mov pc,lr
  575 000003E4 E12FFF1E        bx               lr
  576 000003E8         ;The LR register won''t be valid if the current mode is 
                       not SVC mode.
  577 000003E8         
  578 000003E8         
  579 000003E8         ;=======================================================
                       ======
  580 000003E8         ;Nand Flash
  581 000003E8         ;
  582 000003E8         ;=======================================================
                       ======
  583 000003E8         ReadNandID
  584 000003E8 E3A0744E        mov              r7,#NFCONF
  585 000003EC E5970004        ldr              r0,[r7,#4]  ;NFChipEn();
  586 000003F0 E3C00002        bic              r0,r0,#0x02
  587 000003F4 E5870004        str              r0,[r7,#4]
  588 000003F8         
  589 000003F8 E3A00090        mov              r0,#0x90    ;WrNFCmd(RdIDCMD);
  590 000003FC E5C70008        strb             r0,[r7,#8]  ;NFCMD
  591 00000400 E3A04000        mov              r4,#0       ;WrNFAddr(0);
  592 00000404 E5C7400C        strb             r4,[r7,#0x0c] ;NFADDR
  593 00000408         1                                    ;while(NFIsBusy());
                                                            
  594 00000408 E5970020        ldr              r0,[r7,#0x20] ;NFSTAT
  595 0000040C E3100001        tst              r0,#1
  596 00000410 0AFFFFFC        beq              %B1
  597 00000414 E5D70010        ldrb             r0,[r7,#0x10] ;NFDATA id  = RdN
                                                            FDat()<<8;
  598 00000418 E1A00400        mov              r0,r0,lsl #8
  599 0000041C E5D71010        ldrb             r1,[r7,#0x10] ;id |= RdNFDat();
                                                            



ARM Macro Assembler    Page 26 


  600 00000420 E1815000        orr              r5,r1,r0
  601 00000424         
  602 00000424 E5970004        ldr              r0,[r7,#4]  ;NFChipDs();
  603 00000428 E3800002        orr              r0,r0,#0x02
  604 0000042C E5870004        str              r0,[r7,#4]
  605 00000430         ;mov   pc,lr 
  606 00000430 E12FFF1E        bx               lr
  607 00000434         
  608 00000434         ReadNandStatus
  609 00000434 E3A0744E        mov              r7,#NFCONF
  610 00000438 E5970004        ldr              r0,[r7,#4]  ;NFChipEn();
  611 0000043C E3C00002        bic              r0,r0,#0x02
  612 00000440 E5870004        str              r0,[r7,#4]
  613 00000444         
  614 00000444 E3A00070        mov              r0,#0x70    ;WrNFCmd(QUERYCMD);
                                                            
  615 00000448 E5C70008        strb             r0,[r7,#8]  ;NFCMD
  616 0000044C E5D71010        ldrb             r1,[r7,#0x10] ;r1 = RdNFDat();
  617 00000450         
  618 00000450 E5970004        ldr              r0,[r7,#4]  ;NFChipDs();
  619 00000454 E3800002        orr              r0,r0,#0x02
  620 00000458 E5870004        str              r0,[r7,#4]
  621 0000045C         ;mov   pc,lr
  622 0000045C E12FFF1E        bx               lr
  623 00000460         
  624 00000460         WaitNandBusy
  625 00000460 E3A00070        mov              r0,#0x70    ;WrNFCmd(QUERYCMD);
                                                            
  626 00000464 E3A0144E        mov              r1,#NFCONF
  627 00000468 E5C10008        strb             r0,[r1,#8]  ;NFCMD
  628 0000046C         1                                    ;while(!(RdNFDat()&
                                                            0x40)); 
  629 0000046C E5D10010        ldrb             r0,[r1,#0x10] ;NFDATA
  630 00000470 E3100040        tst              r0,#0x40
  631 00000474 0AFFFFFC        beq              %B1
  632 00000478 E3A00000        mov              r0,#0       ;WrNFCmd(READCMD0);
                                                            
  633 0000047C E5C10008        strb             r0,[r1,#8]
  634 00000480         ;mov      pc,lr
  635 00000480 E12FFF1E        bx               lr
  636 00000484         
  637 00000484         CheckBadBlk
  638 00000484 E1A0700E        mov              r7, lr
  639 00000488 E3A0544E        mov              r5, #NFCONF
  640 0000048C         
  641 0000048C E3C0001F        bic              r0, r0, #0x1f ;addr &= ~0x1f;
  642 00000490 E5951004        ldr              r1,[r5,#4]  ;NFChipEn()
  643 00000494 E3C11002        bic              r1,r1,#0x02
  644 00000498 E5851004        str              r1,[r5,#4]
  645 0000049C         
  646 0000049C E3A01050        mov              r1,#0x50    ;WrNFCmd(READCMD2)
  647 000004A0 E5C51008        strb             r1,[r5,#8]  ;NFCMD
  648 000004A4 E3A01006        mov              r1, #6
  649 000004A8 E5C5100C        strb             r1,[r5,#0x0c] ;WrNFAddr(6)
  650 000004AC E5C5000C        strb             r0,[r5,#0x0c] ;WrNFAddr(addr)
  651 000004B0 E1A01420        mov              r1,r0,lsr #8 ;WrNFAddr(addr>>8)
                                                            
  652 000004B4 E5C5100C        strb             r1,[r5,#0x0c]
  653 000004B8 E3560000        cmp              r6,#0       ;if(NandAddr)  



ARM Macro Assembler    Page 27 


  654 000004BC 11A00820        movne            r0,r0,lsr #16 
                                                            ;WrNFAddr(addr>>16)
                                                            
  655 000004C0 15C5000C        strneb           r0,[r5,#0x0c]
  656 000004C4         
  657 000004C4 EBFFFFE5        bl               WaitNandBusy ;WaitNFBusy()
  658 000004C8         
  659 000004C8 E5D50010        ldrb             r0, [r5,#0x10] ;RdNFDat()
  660 000004CC E24000FF        sub              r0, r0, #0xff
  661 000004D0         
  662 000004D0 E3A01000        mov              r1,#0       ;WrNFCmd(READCMD0)
  663 000004D4 E5C51008        strb             r1,[r5,#8]
  664 000004D8         
  665 000004D8 E5951004        ldr              r1,[r5,#4]  ;NFChipDs()
  666 000004DC E3811002        orr              r1,r1,#0x02
  667 000004E0 E5851004        str              r1,[r5,#4]
  668 000004E4         
  669 000004E4         ;mov  pc, r7
  670 000004E4 E12FFF17        bx               r7
  671 000004E8         
  672 000004E8         
  673 000004E8         ReadNandPage
  674 000004E8 E1A0700E        mov              r7,lr
  675 000004EC E1A04001        mov              r4,r1
  676 000004F0 E3A0544E        mov              r5,#NFCONF
  677 000004F4         
  678 000004F4 E5951004        ldr              r1,[r5,#4]  ;NFChipEn()
  679 000004F8 E3C11002        bic              r1,r1,#0x02
  680 000004FC E5851004        str              r1,[r5,#4]
  681 00000500         
  682 00000500 E3A01000        mov              r1,#0       ;WrNFCmd(READCMD0)
  683 00000504 E5C51008        strb             r1,[r5,#8]
  684 00000508 E5C5100C        strb             r1,[r5,#0x0c] ;WrNFAddr(0)
  685 0000050C E5C5000C        strb             r0,[r5,#0x0c] ;WrNFAddr(addr)
  686 00000510 E1A01420        mov              r1,r0,lsr #8 ;WrNFAddr(addr>>8)
                                                            
  687 00000514 E5C5100C        strb             r1,[r5,#0x0c]
  688 00000518 E3560000        cmp              r6,#0       ;if(NandAddr)  
  689 0000051C 11A00820        movne            r0,r0,lsr #16 
                                                            ;WrNFAddr(addr>>16)
                                                            
  690 00000520 15C5000C        strneb           r0,[r5,#0x0c]
  691 00000524         
  692 00000524 E5950000        ldr              r0,[r5,#0]  ;InitEcc()
  693 00000528 E3800010        orr              r0,r0,#0x0010
  694 0000052C E5850000        str              r0,[r5,#0]
  695 00000530         
  696 00000530 EBFFFFCA        bl               WaitNandBusy ;WaitNFBusy()
  697 00000534         
  698 00000534 E3A00000        mov              r0,#0       ;for(i=0; i<512; i+
                                                            +)
  699 00000538         1
  700 00000538 E5D51010        ldrb             r1,[r5,#0x10] 
                                                            ;buf[i] = RdNFDat()
                                                            
  701 0000053C E7C41000        strb             r1,[r4,r0]
  702 00000540 E2800001        add              r0,r0,#1
  703 00000544 E3C00801        bic              r0,r0,#0x10000
  704 00000548 E3500C02        cmp              r0,#0x200



ARM Macro Assembler    Page 28 


  705 0000054C 3AFFFFF9        bcc              %B1
  706 00000550         
  707 00000550 E5950004        ldr              r0,[r5,#4]  ;NFChipDs()
  708 00000554 E3800002        orr              r0,r0,#0x02
  709 00000558 E5850004        str              r0,[r5,#4]
  710 0000055C         
  711 0000055C         ;mov   pc,r7
  712 0000055C E12FFF17        bx               r7
  713 00000560         
  714 00000560         
  715 00000560         ;=======================================================
                       ==============
  716 00000560         ; Clock division test
  717 00000560         ; Assemble code, because VSYNC time is very short
  718 00000560         ;=======================================================
                       ==============
  719 00000560                 EXPORT           CLKDIV124
  720 00000560                 EXPORT           CLKDIV144
  721 00000560         
  722 00000560         CLKDIV124
  723 00000560         
  724 00000560 E59F00DC        ldr              r0, = CLKDIVN
  725 00000564 E3A01003        ldr              r1, = 0x3   ; 0x3 = 1:2:4
  726 00000568 E5801000        str              r1, [r0]
  727 0000056C         ; wait until clock is stable
  728 0000056C E1A00000        nop
  729 00000570 E1A00000        nop
  730 00000574 E1A00000        nop
  731 00000578 E1A00000        nop
  732 0000057C E1A00000        nop
  733 00000580         
  734 00000580 E51F0478        ldr              r0, = REFRESH
  735 00000584 E5901000        ldr              r1, [r0]
  736 00000588 E3C110FF        bic              r1, r1, #0xff
  737 0000058C E3C11C07        bic              r1, r1, #(0x7<<8)
  738 00000590 E3811E47        orr              r1, r1, #0x470 ; REFCNT135
  739 00000594 E5801000        str              r1, [r0]
  740 00000598 E1A00000        nop
  741 0000059C E1A00000        nop
  742 000005A0 E1A00000        nop
  743 000005A4 E1A00000        nop
  744 000005A8 E1A00000        nop
  745 000005AC         ;mov     pc, lr
  746 000005AC E12FFF1E        bx               lr
  747 000005B0         
  748 000005B0         CLKDIV144
  749 000005B0 E59F008C        ldr              r0, = CLKDIVN
  750 000005B4 E3A01004        ldr              r1, = 0x4   ; 0x4 = 1:4:4
  751 000005B8 E5801000        str              r1, [r0]
  752 000005BC         ; wait until clock is stable
  753 000005BC E1A00000        nop
  754 000005C0 E1A00000        nop
  755 000005C4 E1A00000        nop
  756 000005C8 E1A00000        nop
  757 000005CC E1A00000        nop
  758 000005D0         
  759 000005D0 E51F04C8        ldr              r0, = REFRESH
  760 000005D4 E5901000        ldr              r1, [r0]
  761 000005D8 E3C110FF        bic              r1, r1, #0xff



ARM Macro Assembler    Page 29 


  762 000005DC E3C11C07        bic              r1, r1, #(0x7<<8)
  763 000005E0 E3811E63        orr              r1, r1, #0x630 
                                                            ; REFCNT675 - 1520
  764 000005E4 E5801000        str              r1, [r0]
  765 000005E8 E1A00000        nop
  766 000005EC E1A00000        nop
  767 000005F0 E1A00000        nop
  768 000005F4 E1A00000        nop
  769 000005F8 E1A00000        nop
  770 000005FC         ;mov     pc, lr
  771 000005FC E12FFF1E        bx               lr
  772 00000600         
  773 00000600 33FFFF1C 
              33FFFF18 
              33FFFF04 
              33FFFF08 
              33FFFF10 
              33FFFF0C 
              4A000014 
              33FFFF20 
              4A000008 
              FFFFFFFF 
              4A00001C 
              00007FFF 
              56000010 
              00555555 
              56000014 
              000007FE 
              00FFFFFF 
              4C000014 
              4C000008 
              00038022 
              4C000004 
              0005C011 
              560000B4 
              56000050 
              56000058 
              56000054 
              000055AA 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              33FF5C00 
              33FF6000 
              33FF7000 
              33FF8000 
              33FF5800         LTORG
  774 0000069C         
  775 0000069C         
  776 0000069C         
  777 0000069C         
  778 0000069C                 ALIGN
  779 0000069C         
  780 0000069C                 AREA             RamData, DATA, READWRITE
  781 00000000         



ARM Macro Assembler    Page 30 


  782 00000000                 ^                _ISR_STARTADDRESS ; _ISR_STARTA
                                                            DDRESS=0x33FF_FF00
  783 00000000 33FFFF00 
                       HandleReset
                               #                4
  784 00000000 33FFFF04 
                       HandleUndef
                               #                4
  785 00000000 33FFFF08 
                       HandleSWI
                               #                4
  786 00000000 33FFFF0C 
                       HandlePabort
                               #                4
  787 00000000 33FFFF10 
                       HandleDabort
                               #                4
  788 00000000 33FFFF14 
                       HandleReserved
                               #                4
  789 00000000 33FFFF18 
                       HandleIRQ
                               #                4
  790 00000000 33FFFF1C 
                       HandleFIQ
                               #                4
  791 00000000         
  792 00000000         ;Don''t use the label 'IntVectorTable',
  793 00000000         ;The value of IntVectorTable is different with the addre
                       ss you think it may be.
  794 00000000         ;IntVectorTable
  795 00000000         ;@0x33FF_FF20
  796 00000000 33FFFF20 
                       HandleEINT0
                               #                4
  797 00000000 33FFFF24 
                       HandleEINT1
                               #                4
  798 00000000 33FFFF28 
                       HandleEINT2
                               #                4
  799 00000000 33FFFF2C 
                       HandleEINT3
                               #                4
  800 00000000 33FFFF30 
                       HandleEINT4_7
                               #                4
  801 00000000 33FFFF34 
                       HandleEINT8_23
                               #                4
  802 00000000 33FFFF38 
                       HandleCAM
                               #                4           ; Added for 2440.
  803 00000000 33FFFF3C 
                       HandleBATFLT
                               #                4
  804 00000000 33FFFF40 
                       HandleTICK
                               #                4



ARM Macro Assembler    Page 31 


  805 00000000 33FFFF44 
                       HandleWDT
                               #                4
  806 00000000 33FFFF48 
                       HandleTIMER0
                               #                4
  807 00000000 33FFFF4C 
                       HandleTIMER1
                               #                4
  808 00000000 33FFFF50 
                       HandleTIMER2
                               #                4
  809 00000000 33FFFF54 
                       HandleTIMER3
                               #                4
  810 00000000 33FFFF58 
                       HandleTIMER4
                               #                4
  811 00000000 33FFFF5C 
                       HandleUART2
                               #                4
  812 00000000         ;@0x33FF_FF60
  813 00000000 33FFFF60 
                       HandleLCD
                               #                4
  814 00000000 33FFFF64 
                       HandleDMA0
                               #                4
  815 00000000 33FFFF68 
                       HandleDMA1
                               #                4
  816 00000000 33FFFF6C 
                       HandleDMA2
                               #                4
  817 00000000 33FFFF70 
                       HandleDMA3
                               #                4
  818 00000000 33FFFF74 
                       HandleMMC
                               #                4
  819 00000000 33FFFF78 
                       HandleSPI0
                               #                4
  820 00000000 33FFFF7C 
                       HandleUART1
                               #                4
  821 00000000 33FFFF80 
                       HandleNFCON
                               #                4           ; Added for 2440.
  822 00000000 33FFFF84 
                       HandleUSBD
                               #                4
  823 00000000 33FFFF88 
                       HandleUSBH
                               #                4
  824 00000000 33FFFF8C 
                       HandleIIC
                               #                4
  825 00000000 33FFFF90 



ARM Macro Assembler    Page 32 


                       HandleUART0
                               #                4
  826 00000000 33FFFF94 
                       HandleSPI1
                               #                4
  827 00000000 33FFFF98 
                       HandleRTC
                               #                4
  828 00000000 33FFFF9C 
                       HandleADC
                               #                4
  829 00000000         ;@0x33FF_FFA0
  830 00000000         
  831 00000000         ; User Initial Stack & Heap
  832 00000000                 AREA             |.text|, CODE, READONLY
  833 00000000         
  834 00000000                 IMPORT           __use_two_region_memory
  835 00000000                 EXPORT           __user_initial_stackheap
  836 00000000         __user_initial_stackheap
  837 00000000         
  838 00000000 E59F000C        LDR              R0, =  Heap_Mem
  839 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
  840 00000008 E59F200C        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
  841 0000000C E59F300C        LDR              R3, = Stack_Mem
  842 00000010 E12FFF1E        BX               LR
  843 00000014         
  844 00000014                 END
              00000000 
              00000400 
              00001000 
              00000000 
Command Line: --debug --xref --cpu=ARM920T --depend=.\out-files\2440init.d -o.\
out-files\2440init.o -IE:\Keil\ARM\CMSIS\Include -IE:\Keil\ARM\INC\Samsung --li
st=.\list-files\2440init.lst S3C2440\source\2440init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 52 in file S3C2440\source\2440init.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 53 in file S3C2440\source\2440init.s
   Uses
      At line 55 in file S3C2440\source\2440init.s
      At line 839 in file S3C2440\source\2440init.s
      At line 841 in file S3C2440\source\2440init.s

Stack_Top 00005B00

Symbol: Stack_Top
   Definitions
      At line 55 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Stack_Top unused
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 64 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 65 in file S3C2440\source\2440init.s
   Uses
      At line 838 in file S3C2440\source\2440init.s
      At line 840 in file S3C2440\source\2440init.s

2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

 0000006C

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 00000080

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 000000A8

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 000000E8

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 000000FC

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 0000027C

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 000002F8

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 00000304

Symbol: 



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 0000033C

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 00000408

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 0000046C

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 00000538

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 0000034C

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
 00000354

Symbol: 
   Definitions
      None
   Uses
      None
Warning:  undefinedComment:  unused
CLKDIV124 00000560

Symbol: CLKDIV124
   Definitions
      At line 722 in file S3C2440\source\2440init.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 719 in file S3C2440\source\2440init.s
Comment: CLKDIV124 used once
CLKDIV144 000005B0

Symbol: CLKDIV144
   Definitions
      At line 748 in file S3C2440\source\2440init.s
   Uses
      At line 720 in file S3C2440\source\2440init.s
Comment: CLKDIV144 used once
ChangeBigEndian 00000024

Symbol: ChangeBigEndian
   Definitions
      At line 179 in file S3C2440\source\2440init.s
   Uses
      None
Comment: ChangeBigEndian unused
CheckBadBlk 00000484

Symbol: CheckBadBlk
   Definitions
      At line 637 in file S3C2440\source\2440init.s
   Uses
      None
Comment: CheckBadBlk unused
ENTER_SLEEP 00000094

Symbol: ENTER_SLEEP
   Definitions
      At line 240 in file S3C2440\source\2440init.s
   Uses
      At line 214 in file S3C2440\source\2440init.s
Comment: ENTER_SLEEP used once
ENTER_STOP 00000054

Symbol: ENTER_STOP
   Definitions
      At line 216 in file S3C2440\source\2440init.s
   Uses
      None
Comment: ENTER_STOP unused
EnterPWDN 00000048

Symbol: EnterPWDN
   Definitions
      At line 211 in file S3C2440\source\2440init.s
   Uses
      At line 178 in file S3C2440\source\2440init.s
Comment: EnterPWDN used once
HandlerDabort 00000184

Symbol: HandlerDabort
   Definitions
      At line 114 in macro 
      at line 297 in file S3C2440\source\2440init.s
   Uses
      At line 172 in file S3C2440\source\2440init.s
Comment: HandlerDabort used once



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

HandlerFIQ 00000124

Symbol: HandlerFIQ
   Definitions
      At line 114 in macro 
      at line 293 in file S3C2440\source\2440init.s
   Uses
      At line 175 in file S3C2440\source\2440init.s
Comment: HandlerFIQ used once
HandlerIRQ 0000013C

Symbol: HandlerIRQ
   Definitions
      At line 114 in macro 
      at line 294 in file S3C2440\source\2440init.s
   Uses
      At line 174 in file S3C2440\source\2440init.s
Comment: HandlerIRQ used once
HandlerPabort 0000019C

Symbol: HandlerPabort
   Definitions
      At line 114 in macro 
      at line 298 in file S3C2440\source\2440init.s
   Uses
      At line 171 in file S3C2440\source\2440init.s
Comment: HandlerPabort used once
HandlerSWI 0000016C

Symbol: HandlerSWI
   Definitions
      At line 114 in macro 
      at line 296 in file S3C2440\source\2440init.s
   Uses
      At line 170 in file S3C2440\source\2440init.s
Comment: HandlerSWI used once
HandlerUndef 00000154

Symbol: HandlerUndef
   Definitions
      At line 114 in macro 
      at line 295 in file S3C2440\source\2440init.s
   Uses
      At line 169 in file S3C2440\source\2440init.s
Comment: HandlerUndef used once
InitStacks 0000039C

Symbol: InitStacks
   Definitions
      At line 545 in file S3C2440\source\2440init.s
   Uses
      At line 459 in file S3C2440\source\2440init.s
Comment: InitStacks used once
IsrIRQ 000001B4

Symbol: IsrIRQ
   Definitions
      At line 300 in file S3C2440\source\2440init.s
   Uses



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Relocatable symbols

      None
Comment: IsrIRQ unused
RESET 00000000

Symbol: RESET
   Definitions
      At line 141 in file S3C2440\source\2440init.s
   Uses
      None
Comment: RESET unused
ReadNandID 000003E8

Symbol: ReadNandID
   Definitions
      At line 583 in file S3C2440\source\2440init.s
   Uses
      None
Comment: ReadNandID unused
ReadNandPage 000004E8

Symbol: ReadNandPage
   Definitions
      At line 673 in file S3C2440\source\2440init.s
   Uses
      None
Comment: ReadNandPage unused
ReadNandStatus 00000434

Symbol: ReadNandStatus
   Definitions
      At line 608 in file S3C2440\source\2440init.s
   Uses
      None
Comment: ReadNandStatus unused
ResetHandler 000001D8

Symbol: ResetHandler
   Definitions
      At line 317 in file S3C2440\source\2440init.s
   Uses
      At line 167 in file S3C2440\source\2440init.s
      At line 201 in file S3C2440\source\2440init.s
      At line 315 in file S3C2440\source\2440init.s

SMRDATA 00000368

Symbol: SMRDATA
   Definitions
      At line 521 in file S3C2440\source\2440init.s
   Uses
      At line 272 in file S3C2440\source\2440init.s
      At line 392 in file S3C2440\source\2440init.s

StartPointAfterSleepWakeUp 00000270

Symbol: StartPointAfterSleepWakeUp
   Definitions
      At line 388 in file S3C2440\source\2440init.s
   Uses



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Relocatable symbols

      At line 387 in file S3C2440\source\2440init.s
Comment: StartPointAfterSleepWakeUp used once
WAKEUP_SLEEP 000000CC

Symbol: WAKEUP_SLEEP
   Definitions
      At line 264 in file S3C2440\source\2440init.s
   Uses
      At line 383 in file S3C2440\source\2440init.s
Comment: WAKEUP_SLEEP used once
WaitNandBusy 00000460

Symbol: WaitNandBusy
   Definitions
      At line 624 in file S3C2440\source\2440init.s
   Uses
      At line 657 in file S3C2440\source\2440init.s
      At line 696 in file S3C2440\source\2440init.s

__ENTRY 00000000

Symbol: __ENTRY
   Definitions
      At line 146 in file S3C2440\source\2440init.s
   Uses
      At line 137 in file S3C2440\source\2440init.s
Comment: __ENTRY used once
on_the_ram 00000328

Symbol: on_the_ram
   Definitions
      At line 479 in file S3C2440\source\2440init.s
   Uses
      At line 477 in file S3C2440\source\2440init.s
Comment: on_the_ram used once
40 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

RamData 00000000

Symbol: RamData
   Definitions
      At line 780 in file S3C2440\source\2440init.s
   Uses
      None
Comment: RamData unused
1 symbol



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 832 in file S3C2440\source\2440init.s
   Uses
      None
Comment: .text unused
__user_initial_stackheap 00000000

Symbol: __user_initial_stackheap
   Definitions
      At line 836 in file S3C2440\source\2440init.s
   Uses
      At line 835 in file S3C2440\source\2440init.s
Comment: __user_initial_stackheap used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABORTMODE 00000017

Symbol: ABORTMODE
   Definitions
      At line 25 in file S3C2440\source\2440init.s
   Uses
      At line 555 in file S3C2440\source\2440init.s
Comment: ABORTMODE used once
ABT_Stack_Size 00000100

Symbol: ABT_Stack_Size
   Definitions
      At line 44 in file S3C2440\source\2440init.s
   Uses
      At line 50 in file S3C2440\source\2440init.s
Comment: ABT_Stack_Size used once
AbortStack 33FF6000

Symbol: AbortStack
   Definitions
      At line 34 in file S3C2440\source\2440init.s
   Uses
      At line 557 in file S3C2440\source\2440init.s
Comment: AbortStack used once
B0_PMC 00000000

Symbol: B0_PMC
   Definitions
      At line 46 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_PMC used once
B0_Tacc 00000007

Symbol: B0_Tacc
   Definitions
      At line 42 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_Tacc used once
B0_Tacp 00000000

Symbol: B0_Tacp
   Definitions
      At line 45 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_Tacp used once
B0_Tacs 00000000

Symbol: B0_Tacs
   Definitions
      At line 40 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_Tacs used once
B0_Tah 00000000

Symbol: B0_Tah



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 44 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_Tah used once
B0_Tcoh 00000000

Symbol: B0_Tcoh
   Definitions
      At line 43 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_Tcoh used once
B0_Tcos 00000000

Symbol: B0_Tcos
   Definitions
      At line 41 in file S3C2440\source\memcfg.inc
   Uses
      At line 529 in file S3C2440\source\2440init.s
Comment: B0_Tcos used once
B1_BWSCON 00000002

Symbol: B1_BWSCON
   Definitions
      At line 29 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B1_BWSCON used once
B1_PMC 00000000

Symbol: B1_PMC
   Definitions
      At line 55 in file S3C2440\source\memcfg.inc
   Uses
      At line 530 in file S3C2440\source\2440init.s
Comment: B1_PMC used once
B1_Tacc 00000007

Symbol: B1_Tacc
   Definitions
      At line 51 in file S3C2440\source\memcfg.inc
   Uses
      At line 530 in file S3C2440\source\2440init.s
Comment: B1_Tacc used once
B1_Tacp 00000000

Symbol: B1_Tacp
   Definitions
      At line 54 in file S3C2440\source\memcfg.inc
   Uses
      At line 530 in file S3C2440\source\2440init.s
Comment: B1_Tacp used once
B1_Tacs 00000000

Symbol: B1_Tacs
   Definitions
      At line 49 in file S3C2440\source\memcfg.inc
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 530 in file S3C2440\source\2440init.s
Comment: B1_Tacs used once
B1_Tah 00000000

Symbol: B1_Tah
   Definitions
      At line 53 in file S3C2440\source\memcfg.inc
   Uses
      At line 530 in file S3C2440\source\2440init.s
Comment: B1_Tah used once
B1_Tcoh 00000000

Symbol: B1_Tcoh
   Definitions
      At line 52 in file S3C2440\source\memcfg.inc
   Uses
      At line 530 in file S3C2440\source\2440init.s
Comment: B1_Tcoh used once
B1_Tcos 00000000

Symbol: B1_Tcos
   Definitions
      At line 50 in file S3C2440\source\memcfg.inc
   Uses
      At line 530 in file S3C2440\source\2440init.s
Comment: B1_Tcos used once
B2_BWSCON 00000001

Symbol: B2_BWSCON
   Definitions
      At line 30 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B2_BWSCON used once
B2_PMC 00000000

Symbol: B2_PMC
   Definitions
      At line 64 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_PMC used once
B2_Tacc 00000007

Symbol: B2_Tacc
   Definitions
      At line 60 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_Tacc used once
B2_Tacp 00000000

Symbol: B2_Tacp
   Definitions
      At line 63 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_Tacp used once
B2_Tacs 00000000



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: B2_Tacs
   Definitions
      At line 58 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_Tacs used once
B2_Tah 00000000

Symbol: B2_Tah
   Definitions
      At line 62 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_Tah used once
B2_Tcoh 00000000

Symbol: B2_Tcoh
   Definitions
      At line 61 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_Tcoh used once
B2_Tcos 00000000

Symbol: B2_Tcos
   Definitions
      At line 59 in file S3C2440\source\memcfg.inc
   Uses
      At line 531 in file S3C2440\source\2440init.s
Comment: B2_Tcos used once
B3_BWSCON 0000000D

Symbol: B3_BWSCON
   Definitions
      At line 31 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B3_BWSCON used once
B3_PMC 00000000

Symbol: B3_PMC
   Definitions
      At line 73 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_PMC used once
B3_Tacc 00000007

Symbol: B3_Tacc
   Definitions
      At line 69 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_Tacc used once
B3_Tacp 00000003

Symbol: B3_Tacp
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 72 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_Tacp used once
B3_Tacs 00000001

Symbol: B3_Tacs
   Definitions
      At line 67 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_Tacs used once
B3_Tah 00000001

Symbol: B3_Tah
   Definitions
      At line 71 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_Tah used once
B3_Tcoh 00000002

Symbol: B3_Tcoh
   Definitions
      At line 70 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_Tcoh used once
B3_Tcos 00000003

Symbol: B3_Tcos
   Definitions
      At line 68 in file S3C2440\source\memcfg.inc
   Uses
      At line 532 in file S3C2440\source\2440init.s
Comment: B3_Tcos used once
B4_BWSCON 00000001

Symbol: B4_BWSCON
   Definitions
      At line 32 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B4_BWSCON used once
B4_PMC 00000000

Symbol: B4_PMC
   Definitions
      At line 82 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s
Comment: B4_PMC used once
B4_Tacc 00000007

Symbol: B4_Tacc
   Definitions
      At line 78 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: B4_Tacc used once
B4_Tacp 00000000

Symbol: B4_Tacp
   Definitions
      At line 81 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s
Comment: B4_Tacp used once
B4_Tacs 00000000

Symbol: B4_Tacs
   Definitions
      At line 76 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s
Comment: B4_Tacs used once
B4_Tah 00000000

Symbol: B4_Tah
   Definitions
      At line 80 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s
Comment: B4_Tah used once
B4_Tcoh 00000000

Symbol: B4_Tcoh
   Definitions
      At line 79 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s
Comment: B4_Tcoh used once
B4_Tcos 00000000

Symbol: B4_Tcos
   Definitions
      At line 77 in file S3C2440\source\memcfg.inc
   Uses
      At line 533 in file S3C2440\source\2440init.s
Comment: B4_Tcos used once
B5_BWSCON 00000001

Symbol: B5_BWSCON
   Definitions
      At line 33 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B5_BWSCON used once
B5_PMC 00000000

Symbol: B5_PMC
   Definitions
      At line 91 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_PMC used once
B5_Tacc 00000007




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: B5_Tacc
   Definitions
      At line 87 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_Tacc used once
B5_Tacp 00000000

Symbol: B5_Tacp
   Definitions
      At line 90 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_Tacp used once
B5_Tacs 00000000

Symbol: B5_Tacs
   Definitions
      At line 85 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_Tacs used once
B5_Tah 00000000

Symbol: B5_Tah
   Definitions
      At line 89 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_Tah used once
B5_Tcoh 00000000

Symbol: B5_Tcoh
   Definitions
      At line 88 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_Tcoh used once
B5_Tcos 00000000

Symbol: B5_Tcos
   Definitions
      At line 86 in file S3C2440\source\memcfg.inc
   Uses
      At line 534 in file S3C2440\source\2440init.s
Comment: B5_Tcos used once
B6_BWSCON 00000002

Symbol: B6_BWSCON
   Definitions
      At line 34 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B6_BWSCON used once
B6_MT 00000003

Symbol: B6_MT
   Definitions
      At line 94 in file S3C2440\source\memcfg.inc



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 535 in file S3C2440\source\2440init.s
Comment: B6_MT used once
B6_SCAN 00000001

Symbol: B6_SCAN
   Definitions
      At line 96 in file S3C2440\source\memcfg.inc
   Uses
      At line 535 in file S3C2440\source\2440init.s
Comment: B6_SCAN used once
B6_Trcd 00000002

Symbol: B6_Trcd
   Definitions
      At line 95 in file S3C2440\source\memcfg.inc
   Uses
      At line 535 in file S3C2440\source\2440init.s
Comment: B6_Trcd used once
B7_BWSCON 00000002

Symbol: B7_BWSCON
   Definitions
      At line 35 in file S3C2440\source\memcfg.inc
   Uses
      At line 528 in file S3C2440\source\2440init.s
Comment: B7_BWSCON used once
B7_MT 00000003

Symbol: B7_MT
   Definitions
      At line 99 in file S3C2440\source\memcfg.inc
   Uses
      At line 536 in file S3C2440\source\2440init.s
Comment: B7_MT used once
B7_SCAN 00000001

Symbol: B7_SCAN
   Definitions
      At line 101 in file S3C2440\source\memcfg.inc
   Uses
      At line 536 in file S3C2440\source\2440init.s
Comment: B7_SCAN used once
B7_Trcd 00000002

Symbol: B7_Trcd
   Definitions
      At line 100 in file S3C2440\source\memcfg.inc
   Uses
      At line 536 in file S3C2440\source\2440init.s
Comment: B7_Trcd used once
BANKCON0 48000004

Symbol: BANKCON0
   Definitions
      At line 16 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON0 unused



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

BANKCON1 48000008

Symbol: BANKCON1
   Definitions
      At line 17 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON1 unused
BANKCON2 4800000C

Symbol: BANKCON2
   Definitions
      At line 18 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON2 unused
BANKCON3 48000010

Symbol: BANKCON3
   Definitions
      At line 19 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON3 unused
BANKCON4 48000014

Symbol: BANKCON4
   Definitions
      At line 20 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON4 unused
BANKCON5 48000018

Symbol: BANKCON5
   Definitions
      At line 21 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON5 unused
BANKCON6 4800001C

Symbol: BANKCON6
   Definitions
      At line 22 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON6 unused
BANKCON7 48000020

Symbol: BANKCON7
   Definitions
      At line 23 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKCON7 unused
BANKSIZE 48000028

Symbol: BANKSIZE



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 25 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: BANKSIZE unused
BIT_SELFREFRESH 00400000

Symbol: BIT_SELFREFRESH
   Definitions
      At line 18 in file S3C2440\source\2440init.s
   Uses
      At line 220 in file S3C2440\source\2440init.s
      At line 246 in file S3C2440\source\2440init.s

BWSCON 48000000

Symbol: BWSCON
   Definitions
      At line 15 in file S3C2440\source\2440addr.inc
   Uses
      At line 273 in file S3C2440\source\2440init.s
      At line 393 in file S3C2440\source\2440init.s
      At line 473 in file S3C2440\source\2440init.s

CLKCON 4C00000C

Symbol: CLKCON
   Definitions
      At line 36 in file S3C2440\source\2440addr.inc
   Uses
      At line 227 in file S3C2440\source\2440init.s
      At line 258 in file S3C2440\source\2440init.s

CLKDIVN 4C000014

Symbol: CLKDIVN
   Definitions
      At line 38 in file S3C2440\source\2440addr.inc
   Uses
      At line 351 in file S3C2440\source\2440init.s
      At line 724 in file S3C2440\source\2440init.s
      At line 749 in file S3C2440\source\2440init.s

CLKDIV_VAL 00000005

Symbol: CLKDIV_VAL
   Definitions
      At line 80 in file S3C2440\source\option.inc
   Uses
      At line 352 in file S3C2440\source\2440init.s
Comment: CLKDIV_VAL used once
CLKSLOW 4C000010

Symbol: CLKSLOW
   Definitions
      At line 37 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: CLKSLOW unused



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

DCKCON 56000084

Symbol: DCKCON
   Definitions
      At line 69 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: DCKCON unused
DW16 00000001

Symbol: DW16
   Definitions
      At line 14 in file S3C2440\source\memcfg.inc
   Uses
      At line 30 in file S3C2440\source\memcfg.inc
      At line 32 in file S3C2440\source\memcfg.inc
      At line 33 in file S3C2440\source\memcfg.inc

DW32 00000002

Symbol: DW32
   Definitions
      At line 15 in file S3C2440\source\memcfg.inc
   Uses
      At line 29 in file S3C2440\source\memcfg.inc
      At line 34 in file S3C2440\source\memcfg.inc
      At line 35 in file S3C2440\source\memcfg.inc

DW8 00000000

Symbol: DW8
   Definitions
      At line 13 in file S3C2440\source\memcfg.inc
   Uses
      None
Comment: DW8 unused
EINTFLT0 56000094

Symbol: EINTFLT0
   Definitions
      At line 73 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EINTFLT0 unused
EINTFLT1 56000098

Symbol: EINTFLT1
   Definitions
      At line 74 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EINTFLT1 unused
EINTFLT2 5600009C

Symbol: EINTFLT2
   Definitions
      At line 75 in file S3C2440\source\2440addr.inc
   Uses
      None



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

Comment: EINTFLT2 unused
EINTFLT3 560000A0

Symbol: EINTFLT3
   Definitions
      At line 76 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EINTFLT3 unused
EINTMASK 560000A4

Symbol: EINTMASK
   Definitions
      At line 77 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EINTMASK unused
EINTPEND 560000A8

Symbol: EINTPEND
   Definitions
      At line 78 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EINTPEND unused
EXTINT0 56000088

Symbol: EXTINT0
   Definitions
      At line 70 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EXTINT0 unused
EXTINT1 5600008C

Symbol: EXTINT1
   Definitions
      At line 71 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EXTINT1 unused
EXTINT2 56000090

Symbol: EXTINT2
   Definitions
      At line 72 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: EXTINT2 unused
FIQMODE 00000011

Symbol: FIQMODE
   Definitions
      At line 22 in file S3C2440\source\2440init.s
   Uses
      At line 563 in file S3C2440\source\2440init.s
Comment: FIQMODE used once
FIQStack 33FF8000




ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

Symbol: FIQStack
   Definitions
      At line 36 in file S3C2440\source\2440init.s
   Uses
      At line 565 in file S3C2440\source\2440init.s
Comment: FIQStack used once
FIQ_Stack_Size 00000100

Symbol: FIQ_Stack_Size
   Definitions
      At line 45 in file S3C2440\source\2440init.s
   Uses
      At line 50 in file S3C2440\source\2440init.s
Comment: FIQ_Stack_Size used once
F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 81 in file S3C2440\source\2440init.s
   Uses
      None
Comment: F_Bit unused
GPBCON 56000010

Symbol: GPBCON
   Definitions
      At line 61 in file S3C2440\source\2440addr.inc
   Uses
      At line 333 in file S3C2440\source\2440init.s
Comment: GPBCON used once
GPBDAT 56000014

Symbol: GPBDAT
   Definitions
      At line 62 in file S3C2440\source\2440addr.inc
   Uses
      At line 336 in file S3C2440\source\2440init.s
Comment: GPBDAT used once
GPFCON 56000050

Symbol: GPFCON
   Definitions
      At line 57 in file S3C2440\source\2440addr.inc
   Uses
      At line 411 in file S3C2440\source\2440init.s
      At line 428 in file S3C2440\source\2440init.s

GPFDAT 56000054

Symbol: GPFDAT
   Definitions
      At line 58 in file S3C2440\source\2440addr.inc
   Uses
      At line 418 in file S3C2440\source\2440init.s
      At line 434 in file S3C2440\source\2440init.s

GPFUP 56000058

Symbol: GPFUP



ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 59 in file S3C2440\source\2440addr.inc
   Uses
      At line 414 in file S3C2440\source\2440init.s
Comment: GPFUP used once
GSTATUS0 560000AC

Symbol: GSTATUS0
   Definitions
      At line 79 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: GSTATUS0 unused
GSTATUS1 560000B0

Symbol: GSTATUS1
   Definitions
      At line 80 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: GSTATUS1 unused
GSTATUS2 560000B4

Symbol: GSTATUS2
   Definitions
      At line 81 in file S3C2440\source\2440addr.inc
   Uses
      At line 379 in file S3C2440\source\2440init.s
Comment: GSTATUS2 used once
GSTATUS3 560000B8

Symbol: GSTATUS3
   Definitions
      At line 82 in file S3C2440\source\2440addr.inc
   Uses
      At line 285 in file S3C2440\source\2440init.s
Comment: GSTATUS3 used once
GSTATUS4 560000BC

Symbol: GSTATUS4
   Definitions
      At line 83 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: GSTATUS4 unused
HandleADC 33FFFF9C

Symbol: HandleADC
   Definitions
      At line 828 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleADC unused
HandleBATFLT 33FFFF3C

Symbol: HandleBATFLT
   Definitions
      At line 803 in file S3C2440\source\2440init.s
   Uses



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

      None
Comment: HandleBATFLT unused
HandleCAM 33FFFF38

Symbol: HandleCAM
   Definitions
      At line 802 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleCAM unused
HandleDMA0 33FFFF64

Symbol: HandleDMA0
   Definitions
      At line 814 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleDMA0 unused
HandleDMA1 33FFFF68

Symbol: HandleDMA1
   Definitions
      At line 815 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleDMA1 unused
HandleDMA2 33FFFF6C

Symbol: HandleDMA2
   Definitions
      At line 816 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleDMA2 unused
HandleDMA3 33FFFF70

Symbol: HandleDMA3
   Definitions
      At line 817 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleDMA3 unused
HandleDabort 33FFFF10

Symbol: HandleDabort
   Definitions
      At line 787 in file S3C2440\source\2440init.s
   Uses
      At line 117 in macro 
      at line 297 in file S3C2440\source\2440init.s
Comment: HandleDabort used once
HandleEINT0 33FFFF20

Symbol: HandleEINT0
   Definitions
      At line 796 in file S3C2440\source\2440init.s
   Uses
      At line 133 in file S3C2440\source\2440init.s
      At line 306 in file S3C2440\source\2440init.s



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols


HandleEINT1 33FFFF24

Symbol: HandleEINT1
   Definitions
      At line 797 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleEINT1 unused
HandleEINT2 33FFFF28

Symbol: HandleEINT2
   Definitions
      At line 798 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleEINT2 unused
HandleEINT3 33FFFF2C

Symbol: HandleEINT3
   Definitions
      At line 799 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleEINT3 unused
HandleEINT4_7 33FFFF30

Symbol: HandleEINT4_7
   Definitions
      At line 800 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleEINT4_7 unused
HandleEINT8_23 33FFFF34

Symbol: HandleEINT8_23
   Definitions
      At line 801 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleEINT8_23 unused
HandleFIQ 33FFFF1C

Symbol: HandleFIQ
   Definitions
      At line 790 in file S3C2440\source\2440init.s
   Uses
      At line 117 in macro 
      at line 293 in file S3C2440\source\2440init.s
Comment: HandleFIQ used once
HandleIIC 33FFFF8C

Symbol: HandleIIC
   Definitions
      At line 824 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleIIC unused
HandleIRQ 33FFFF18



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols


Symbol: HandleIRQ
   Definitions
      At line 789 in file S3C2440\source\2440init.s
   Uses
      At line 117 in macro 
      at line 294 in file S3C2440\source\2440init.s
      At line 463 in file S3C2440\source\2440init.s

HandleLCD 33FFFF60

Symbol: HandleLCD
   Definitions
      At line 813 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleLCD unused
HandleMMC 33FFFF74

Symbol: HandleMMC
   Definitions
      At line 818 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleMMC unused
HandleNFCON 33FFFF80

Symbol: HandleNFCON
   Definitions
      At line 821 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleNFCON unused
HandlePabort 33FFFF0C

Symbol: HandlePabort
   Definitions
      At line 786 in file S3C2440\source\2440init.s
   Uses
      At line 117 in macro 
      at line 298 in file S3C2440\source\2440init.s
Comment: HandlePabort used once
HandleRTC 33FFFF98

Symbol: HandleRTC
   Definitions
      At line 827 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleRTC unused
HandleReserved 33FFFF14

Symbol: HandleReserved
   Definitions
      At line 788 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleReserved unused
HandleReset 33FFFF00



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols


Symbol: HandleReset
   Definitions
      At line 783 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleReset unused
HandleSPI0 33FFFF78

Symbol: HandleSPI0
   Definitions
      At line 819 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleSPI0 unused
HandleSPI1 33FFFF94

Symbol: HandleSPI1
   Definitions
      At line 826 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleSPI1 unused
HandleSWI 33FFFF08

Symbol: HandleSWI
   Definitions
      At line 785 in file S3C2440\source\2440init.s
   Uses
      At line 117 in macro 
      at line 296 in file S3C2440\source\2440init.s
Comment: HandleSWI used once
HandleTICK 33FFFF40

Symbol: HandleTICK
   Definitions
      At line 804 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleTICK unused
HandleTIMER0 33FFFF48

Symbol: HandleTIMER0
   Definitions
      At line 806 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleTIMER0 unused
HandleTIMER1 33FFFF4C

Symbol: HandleTIMER1
   Definitions
      At line 807 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleTIMER1 unused
HandleTIMER2 33FFFF50

Symbol: HandleTIMER2



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 808 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleTIMER2 unused
HandleTIMER3 33FFFF54

Symbol: HandleTIMER3
   Definitions
      At line 809 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleTIMER3 unused
HandleTIMER4 33FFFF58

Symbol: HandleTIMER4
   Definitions
      At line 810 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleTIMER4 unused
HandleUART0 33FFFF90

Symbol: HandleUART0
   Definitions
      At line 825 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleUART0 unused
HandleUART1 33FFFF7C

Symbol: HandleUART1
   Definitions
      At line 820 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleUART1 unused
HandleUART2 33FFFF5C

Symbol: HandleUART2
   Definitions
      At line 811 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleUART2 unused
HandleUSBD 33FFFF84

Symbol: HandleUSBD
   Definitions
      At line 822 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleUSBD unused
HandleUSBH 33FFFF88

Symbol: HandleUSBH
   Definitions
      At line 823 in file S3C2440\source\2440init.s
   Uses



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

      None
Comment: HandleUSBH unused
HandleUndef 33FFFF04

Symbol: HandleUndef
   Definitions
      At line 784 in file S3C2440\source\2440init.s
   Uses
      At line 117 in macro 
      at line 295 in file S3C2440\source\2440init.s
Comment: HandleUndef used once
HandleWDT 33FFFF44

Symbol: HandleWDT
   Definitions
      At line 805 in file S3C2440\source\2440init.s
   Uses
      None
Comment: HandleWDT unused
Heap_Size 00001000

Symbol: Heap_Size
   Definitions
      At line 62 in file S3C2440\source\2440init.s
   Uses
      At line 65 in file S3C2440\source\2440init.s
      At line 840 in file S3C2440\source\2440init.s

INTMOD 4A000004

Symbol: INTMOD
   Definitions
      At line 45 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: INTMOD unused
INTMSK 4A000008

Symbol: INTMSK
   Definitions
      At line 46 in file S3C2440\source\2440addr.inc
   Uses
      At line 322 in file S3C2440\source\2440init.s
Comment: INTMSK used once
INTOFFSET 4A000014

Symbol: INTOFFSET
   Definitions
      At line 49 in file S3C2440\source\2440addr.inc
   Uses
      At line 304 in file S3C2440\source\2440init.s
Comment: INTOFFSET used once
INTPND 4A000010

Symbol: INTPND
   Definitions
      At line 48 in file S3C2440\source\2440addr.inc
   Uses
      None



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

Comment: INTPND unused
INTSUBMSK 4A00001C

Symbol: INTSUBMSK
   Definitions
      At line 51 in file S3C2440\source\2440addr.inc
   Uses
      At line 326 in file S3C2440\source\2440init.s
Comment: INTSUBMSK used once
IRQMODE 00000012

Symbol: IRQMODE
   Definitions
      At line 23 in file S3C2440\source\2440init.s
   Uses
      At line 559 in file S3C2440\source\2440init.s
Comment: IRQMODE used once
IRQStack 33FF7000

Symbol: IRQStack
   Definitions
      At line 35 in file S3C2440\source\2440init.s
   Uses
      At line 561 in file S3C2440\source\2440init.s
Comment: IRQStack used once
IRQ_Stack_Size 00000400

Symbol: IRQ_Stack_Size
   Definitions
      At line 46 in file S3C2440\source\2440init.s
   Uses
      At line 50 in file S3C2440\source\2440init.s
Comment: IRQ_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions
      At line 80 in file S3C2440\source\2440init.s
   Uses
      None
Comment: I_Bit unused
LOCKTIME 4C000000

Symbol: LOCKTIME
   Definitions
      At line 33 in file S3C2440\source\2440addr.inc
   Uses
      At line 344 in file S3C2440\source\2440init.s
Comment: LOCKTIME used once
MISCCR 56000080

Symbol: MISCCR
   Definitions
      At line 68 in file S3C2440\source\2440addr.inc
   Uses
      At line 253 in file S3C2440\source\2440init.s
      At line 266 in file S3C2440\source\2440init.s

MODEMASK 0000001F



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols


Symbol: MODEMASK
   Definitions
      At line 27 in file S3C2440\source\2440init.s
   Uses
      At line 550 in file S3C2440\source\2440init.s
      At line 567 in file S3C2440\source\2440init.s

MPLLCON 4C000004

Symbol: MPLLCON
   Definitions
      At line 34 in file S3C2440\source\2440addr.inc
   Uses
      At line 373 in file S3C2440\source\2440init.s
Comment: MPLLCON used once
MRSRB6 4800002C

Symbol: MRSRB6
   Definitions
      At line 26 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: MRSRB6 unused
MRSRB7 48000030

Symbol: MRSRB7
   Definitions
      At line 27 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: MRSRB7 unused
MSLCON 560000CC

Symbol: MSLCON
   Definitions
      At line 86 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: MSLCON unused
M_MDIV 0000005C

Symbol: M_MDIV
   Definitions
      At line 81 in file S3C2440\source\option.inc
   Uses
      At line 374 in file S3C2440\source\2440init.s
Comment: M_MDIV used once
M_PDIV 00000001

Symbol: M_PDIV
   Definitions
      At line 82 in file S3C2440\source\option.inc
   Uses
      At line 374 in file S3C2440\source\2440init.s
Comment: M_PDIV used once
M_SDIV 00000001

Symbol: M_SDIV



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 84 in file S3C2440\source\option.inc
   Uses
      At line 374 in file S3C2440\source\2440init.s
Comment: M_SDIV used once
Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 76 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Mode_ABT unused
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 73 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Mode_FIQ unused
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 74 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Mode_IRQ unused
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 75 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Mode_SVC unused
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 78 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 77 in file S3C2440\source\2440init.s
   Uses
      None
Comment: Mode_UND unused
Mode_USR 00000010

Symbol: Mode_USR
   Definitions
      At line 72 in file S3C2440\source\2440init.s
   Uses



ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

      None
Comment: Mode_USR unused
NECONT 4E000004

Symbol: NECONT
   Definitions
      At line 99 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: NECONT unused
NFCONF 4E000000

Symbol: NFCONF
   Definitions
      At line 98 in file S3C2440\source\2440addr.inc
   Uses
      At line 584 in file S3C2440\source\2440init.s
      At line 609 in file S3C2440\source\2440init.s
      At line 626 in file S3C2440\source\2440init.s
      At line 639 in file S3C2440\source\2440init.s
      At line 676 in file S3C2440\source\2440init.s

NOINT 000000C0

Symbol: NOINT
   Definitions
      At line 28 in file S3C2440\source\2440init.s
   Uses
      At line 551 in file S3C2440\source\2440init.s
      At line 555 in file S3C2440\source\2440init.s
      At line 559 in file S3C2440\source\2440init.s
      At line 563 in file S3C2440\source\2440init.s
      At line 567 in file S3C2440\source\2440init.s

PRIORITY 4A00000C

Symbol: PRIORITY
   Definitions
      At line 47 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: PRIORITY unused
REFCNT 000004F5

Symbol: REFCNT
   Definitions
      At line 112 in file S3C2440\source\memcfg.inc
   Uses
      At line 537 in file S3C2440\source\2440init.s
Comment: REFCNT used once
REFEN 00000001

Symbol: REFEN
   Definitions
      At line 104 in file S3C2440\source\memcfg.inc
   Uses
      At line 537 in file S3C2440\source\2440init.s
Comment: REFEN used once
REFRESH 48000024



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols


Symbol: REFRESH
   Definitions
      At line 24 in file S3C2440\source\2440addr.inc
   Uses
      At line 217 in file S3C2440\source\2440init.s
      At line 235 in file S3C2440\source\2440init.s
      At line 244 in file S3C2440\source\2440init.s
      At line 734 in file S3C2440\source\2440init.s
      At line 759 in file S3C2440\source\2440init.s

SRCPND 4A000000

Symbol: SRCPND
   Definitions
      At line 44 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: SRCPND unused
SUSSRCPND 4A000018

Symbol: SUSSRCPND
   Definitions
      At line 50 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: SUSSRCPND unused
SVCMODE 00000013

Symbol: SVCMODE
   Definitions
      At line 24 in file S3C2440\source\2440init.s
   Uses
      At line 568 in file S3C2440\source\2440init.s
Comment: SVCMODE used once
SVCStack 33FF5800

Symbol: SVCStack
   Definitions
      At line 32 in file S3C2440\source\2440init.s
   Uses
      At line 570 in file S3C2440\source\2440init.s
Comment: SVCStack used once
SVC_Stack_Size 00005000

Symbol: SVC_Stack_Size
   Definitions
      At line 43 in file S3C2440\source\2440init.s
   Uses
      At line 50 in file S3C2440\source\2440init.s
Comment: SVC_Stack_Size used once
Stack_Size 00005B00

Symbol: Stack_Size
   Definitions
      At line 50 in file S3C2440\source\2440init.s
   Uses
      At line 53 in file S3C2440\source\2440init.s
      At line 55 in file S3C2440\source\2440init.s



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols


TREFMD 00000000

Symbol: TREFMD
   Definitions
      At line 105 in file S3C2440\source\memcfg.inc
   Uses
      At line 537 in file S3C2440\source\2440init.s
Comment: TREFMD used once
Tchr 00000002

Symbol: Tchr
   Definitions
      At line 109 in file S3C2440\source\memcfg.inc
   Uses
      At line 537 in file S3C2440\source\2440init.s
Comment: Tchr used once
Trc 00000002

Symbol: Trc
   Definitions
      At line 107 in file S3C2440\source\memcfg.inc
   Uses
      At line 537 in file S3C2440\source\2440init.s
Comment: Trc used once
Trp 00000002

Symbol: Trp
   Definitions
      At line 106 in file S3C2440\source\memcfg.inc
   Uses
      At line 537 in file S3C2440\source\2440init.s
Comment: Trp used once
UBLB 00000008

Symbol: UBLB
   Definitions
      At line 17 in file S3C2440\source\memcfg.inc
   Uses
      None
Comment: UBLB unused
UNDEFMODE 0000001B

Symbol: UNDEFMODE
   Definitions
      At line 26 in file S3C2440\source\2440init.s
   Uses
      At line 551 in file S3C2440\source\2440init.s
Comment: UNDEFMODE used once
UND_Stack_Size 00000100

Symbol: UND_Stack_Size
   Definitions
      At line 42 in file S3C2440\source\2440init.s
   Uses
      At line 50 in file S3C2440\source\2440init.s
Comment: UND_Stack_Size used once
UPLLCON 4C000008




ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols

Symbol: UPLLCON
   Definitions
      At line 35 in file S3C2440\source\2440addr.inc
   Uses
      At line 362 in file S3C2440\source\2440init.s
Comment: UPLLCON used once
USERMODE 00000010

Symbol: USERMODE
   Definitions
      At line 21 in file S3C2440\source\2440init.s
   Uses
      None
Comment: USERMODE unused
USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 47 in file S3C2440\source\2440init.s
   Uses
      At line 50 in file S3C2440\source\2440init.s
      At line 839 in file S3C2440\source\2440init.s

U_MDIV 00000038

Symbol: U_MDIV
   Definitions
      At line 92 in file S3C2440\source\option.inc
   Uses
      At line 363 in file S3C2440\source\2440init.s
Comment: U_MDIV used once
U_PDIV 00000002

Symbol: U_PDIV
   Definitions
      At line 93 in file S3C2440\source\option.inc
   Uses
      At line 363 in file S3C2440\source\2440init.s
Comment: U_PDIV used once
U_SDIV 00000002

Symbol: U_SDIV
   Definitions
      At line 94 in file S3C2440\source\option.inc
   Uses
      At line 363 in file S3C2440\source\2440init.s
Comment: U_SDIV used once
UndefStack 33FF5C00

Symbol: UndefStack
   Definitions
      At line 33 in file S3C2440\source\2440init.s
   Uses
      At line 553 in file S3C2440\source\2440init.s
Comment: UndefStack used once
UserStack 33FF4800

Symbol: UserStack
   Definitions



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

      At line 31 in file S3C2440\source\2440init.s
   Uses
      None
Comment: UserStack unused
WAIT 00000004

Symbol: WAIT
   Definitions
      At line 16 in file S3C2440\source\memcfg.inc
   Uses
      None
Comment: WAIT unused
WTCNT 53000008

Symbol: WTCNT
   Definitions
      At line 93 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: WTCNT unused
WTCON 53000000

Symbol: WTCON
   Definitions
      At line 91 in file S3C2440\source\2440addr.inc
   Uses
      At line 318 in file S3C2440\source\2440init.s
Comment: WTCON used once
WTDAT 53000004

Symbol: WTDAT
   Definitions
      At line 92 in file S3C2440\source\2440addr.inc
   Uses
      None
Comment: WTDAT unused
_ISR_STARTADDRESS 33FFFF00

Symbol: _ISR_STARTADDRESS
   Definitions
      At line 13 in file S3C2440\source\option.inc
   Uses
      At line 782 in file S3C2440\source\2440init.s
Comment: _ISR_STARTADDRESS used once
_MMUTT_STARTADDRESS 33FF8000

Symbol: _MMUTT_STARTADDRESS
   Definitions
      At line 12 in file S3C2440\source\option.inc
   Uses
      None
Comment: _MMUTT_STARTADDRESS unused
_STACK_BASEADDRESS 33FF8000

Symbol: _STACK_BASEADDRESS
   Definitions
      At line 11 in file S3C2440\source\option.inc
   Uses
      At line 31 in file S3C2440\source\2440init.s



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      At line 32 in file S3C2440\source\2440init.s
      At line 33 in file S3C2440\source\2440init.s
      At line 34 in file S3C2440\source\2440init.s
      At line 35 in file S3C2440\source\2440init.s
      At line 36 in file S3C2440\source\2440init.s

202 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

Image$$RO$$Limit 00000000

Symbol: Image$$RO$$Limit
   Definitions
      At line 124 in file S3C2440\source\2440init.s
   Uses
      At line 481 in file S3C2440\source\2440init.s
Comment: Image$$RO$$Limit used once
Image$$RW$$Base 00000000

Symbol: Image$$RW$$Base
   Definitions
      At line 125 in file S3C2440\source\2440init.s
   Uses
      At line 482 in file S3C2440\source\2440init.s
Comment: Image$$RW$$Base used once
Image$$ZI$$Base 00000000

Symbol: Image$$ZI$$Base
   Definitions
      At line 126 in file S3C2440\source\2440init.s
   Uses
      At line 483 in file S3C2440\source\2440init.s
Comment: Image$$ZI$$Base used once
Image$$ZI$$Limit 00000000

Symbol: Image$$ZI$$Limit
   Definitions
      At line 127 in file S3C2440\source\2440init.s
   Uses
      At line 494 in file S3C2440\source\2440init.s
Comment: Image$$ZI$$Limit used once
MMU_SetAsyncBusMode 00000000

Symbol: MMU_SetAsyncBusMode
   Definitions
      At line 129 in file S3C2440\source\2440init.s
   Uses
      None
Comment: MMU_SetAsyncBusMode unused
OS_CPU_IRQ_ISR 00000000

Symbol: OS_CPU_IRQ_ISR
   Definitions
      At line 132 in file S3C2440\source\2440init.s
   Uses
      At line 465 in file S3C2440\source\2440init.s
Comment: OS_CPU_IRQ_ISR used once
__main 00000000

Symbol: __main
   Definitions
      At line 516 in file S3C2440\source\2440init.s
   Uses
      At line 517 in file S3C2440\source\2440init.s
Comment: __main used once
__use_two_region_memory 00000000

Symbol: __use_two_region_memory



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

   Definitions
      At line 834 in file S3C2440\source\2440init.s
   Uses
      None
Comment: __use_two_region_memory unused
8 symbols
598 symbols in table
