[INF:CM0023] Creating log file ../../build/regression/ClassVirtual/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "pack".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "pack".

[INF:CP0302] dut.sv:6:1: Compile class "pack::Base".

[INF:CP0302] dut.sv:9:1: Compile class "pack::uvm_port_base1".

[INF:CP0302] dut.sv:12:1: Compile class "pack::uvm_port_base2".

[INF:CP0302] dut.sv:3:1: Compile class "pack::uvm_void".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClassVirtual/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClassVirtual/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClassVirtual/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed), id:16
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pack (pack::), id:17 dut.sv:1:1: , endln:16:11, parent:unnamed, parID:16
  |vpiName:pack
  |vpiFullName:pack::
  |vpiDefName:pack
  |vpiParent:
  \_design: (unnamed), id:16
|uhdmtopPackages:
\_package: pack (pack::), id:0 dut.sv:1:1: , endln:16:11, parent:unnamed, parID:16
  |vpiName:pack
  |vpiFullName:pack::
  |vpiDefName:pack
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pack::Base), id:2 dut.sv:6:1: , endln:7:9, parent:pack::, parID:0
    |vpiName:Base
    |vpiFullName:pack::Base
    |vpiParent:
    \_package: pack (pack::), id:0 dut.sv:1:1: , endln:16:11, parent:unnamed, parID:16
    |vpiDerivedClasses:
    \_class_defn: (pack::uvm_port_base2), id:4 dut.sv:12:1: , endln:13:9, parent:pack::, parID:0
      |vpiName:uvm_port_base2
      |vpiFullName:pack::uvm_port_base2
      |vpiParameter:
      \_type_parameter: (pack::uvm_port_base2::IF), id:9, line:12:29, endln:12:29, parent:pack::uvm_port_base2, parID:4
        |vpiName:IF
        |vpiParent:
        \_class_defn: (pack::uvm_port_base2), id:4 dut.sv:12:1: , endln:13:9, parent:pack::, parID:0
        |vpiFullName:pack::uvm_port_base2::IF
        |vpiTypespec:
        \_class_typespec: (uvm_void), id:10, line:12:32, endln:12:40, parent:pack::uvm_port_base2::IF, parID:9
          |vpiName:uvm_void
          |vpiParent:
          \_type_parameter: (pack::uvm_port_base2::IF), id:9, line:12:29, endln:12:29, parent:pack::uvm_port_base2, parID:4
          |vpiClassDefn:
          \_class_defn: (pack::uvm_void), id:1 dut.sv:3:1: , endln:4:9, parent:pack::, parID:0
      |vpiParent:
      \_package: pack (pack::), id:0 dut.sv:1:1: , endln:16:11, parent:unnamed, parID:16
      |vpiExtends:
      \_extends: , id:18, line:12:50, endln:12:54, parent:pack::uvm_port_base2, parID:4
        |vpiParent:
        \_class_defn: (pack::uvm_port_base2), id:4 dut.sv:12:1: , endln:13:9, parent:pack::, parID:0
        |vpiClassTypespec:
        \_class_typespec: (Base), id:19, line:12:50, endln:12:54, parID:18
          |vpiName:Base
          |vpiParent:
          \_extends: , id:18, line:12:50, endln:12:54, parent:pack::uvm_port_base2, parID:4
          |vpiClassDefn:
          \_class_defn: (pack::Base), id:2 dut.sv:6:1: , endln:7:9, parent:pack::, parID:0
  |vpiClassDefn:
  \_class_defn: (pack::uvm_port_base1), id:3 dut.sv:9:9: , endln:10:9, parent:pack::, parID:0
    |vpiName:uvm_port_base1
    |vpiFullName:pack::uvm_port_base1
    |vpiParameter:
    \_type_parameter: (pack::uvm_port_base1::IF), id:6, line:9:37, endln:9:37, parent:pack::uvm_port_base1, parID:3
      |vpiName:IF
      |vpiParent:
      \_class_defn: (pack::uvm_port_base1), id:3 dut.sv:9:9: , endln:10:9, parent:pack::, parID:0
      |vpiFullName:pack::uvm_port_base1::IF
      |vpiTypespec:
      \_class_typespec: (uvm_void), id:7, line:9:40, endln:9:48, parent:pack::uvm_port_base1::IF, parID:6
        |vpiName:uvm_void
        |vpiParent:
        \_type_parameter: (pack::uvm_port_base1::IF), id:6, line:9:37, endln:9:37, parent:pack::uvm_port_base1, parID:3
        |vpiClassDefn:
        \_class_defn: (pack::uvm_void), id:1 dut.sv:3:1: , endln:4:9, parent:pack::, parID:0
    |vpiParent:
    \_package: pack (pack::), id:0 dut.sv:1:1: , endln:16:11, parent:unnamed, parID:16
    |vpiVirtual:1
    |vpiExtends:
    \_extends: , id:20, line:9:58, endln:9:60, parent:pack::uvm_port_base1, parID:3
      |vpiParent:
      \_class_defn: (pack::uvm_port_base1), id:3 dut.sv:9:9: , endln:10:9, parent:pack::, parID:0
      |vpiClassTypespec:
      \_class_typespec: (IF), id:21, parID:20
        |vpiName:IF
        |vpiParent:
        \_extends: , id:20, line:9:58, endln:9:60, parent:pack::uvm_port_base1, parID:3
  |vpiClassDefn:
  \_class_defn: (pack::uvm_port_base2), id:4 dut.sv:12:1: , endln:13:9, parent:pack::, parID:0
  |vpiClassDefn:
  \_class_defn: (pack::uvm_void), id:1 dut.sv:3:1: , endln:4:9, parent:pack::, parID:0
    |vpiName:uvm_void
    |vpiFullName:pack::uvm_void
    |vpiParent:
    \_package: pack (pack::), id:0 dut.sv:1:1: , endln:16:11, parent:unnamed, parID:16
  |vpiParent:
  \_design: (unnamed), id:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv | ${SURELOG_DIR}/build/regression/ClassVirtual/roundtrip/dut_000.sv | 2 | 16 | 

