-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compress_soft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    n_empty_n : IN STD_LOGIC;
    n_read : OUT STD_LOGIC;
    fec_type_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fec_type_empty_n : IN STD_LOGIC;
    fec_type_read : OUT STD_LOGIC;
    soft_words_tx_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    soft_words_tx_empty_n : IN STD_LOGIC;
    soft_words_tx_read : OUT STD_LOGIC;
    soft_words_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    soft_words_TVALID : OUT STD_LOGIC;
    soft_words_TREADY : IN STD_LOGIC;
    soft_words_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    soft_data_i_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    soft_data_i_V_V_empty_n : IN STD_LOGIC;
    soft_data_i_V_V_read : OUT STD_LOGIC;
    soft_data_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    soft_data_TVALID : OUT STD_LOGIC;
    soft_data_TREADY : IN STD_LOGIC;
    soft_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of compress_soft is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv128_lc_3 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv16_F : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal n_blk_n : STD_LOGIC;
    signal fec_type_blk_n : STD_LOGIC;
    signal soft_words_tx_blk_n : STD_LOGIC;
    signal soft_words_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_i_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_i_reg_909 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_tmp_last_V_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_30_i_reg_1132 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_i_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_data_i_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_data_TDATA_blk_n : STD_LOGIC;
    signal p_Val2_9_reg_242 : STD_LOGIC_VECTOR (127 downto 0);
    signal i_i_reg_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_read_reg_876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal fec_type_read_reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal soft_words_tx_read_reg_887 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_74_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_74_reg_903 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_ioackin_soft_words_TREADY : STD_LOGIC;
    signal ap_block_state2_io : BOOLEAN;
    signal tmp_29_i_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_reg_913 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal s_i_2_load_reg_918 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state5 : BOOLEAN;
    signal ap_sig_ioackin_soft_data_TREADY : STD_LOGIC;
    signal ap_predicate_op143_write_state11 : BOOLEAN;
    signal ap_predicate_op145_write_state11 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal exitcond_i_fu_312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_exitcond_i_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_317_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_928 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_i_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_47_i_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_938 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_last_V_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_last_V_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_last_V_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_last_V_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_last_V_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal soft_src_V_fu_344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal soft_src_V_reg_948 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter3_soft_src_V_reg_948 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_pp0_iter4_soft_src_V_reg_948 : STD_LOGIC_VECTOR (15 downto 0);
    signal signbit_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_signbit_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_signbit_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_signbit_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_reg_964 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter3_p_Val2_2_reg_964 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_15_fu_367_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_reg_969 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_3_reg_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_p_Val2_3_reg_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_i_reg_979 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_11_i_reg_984 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_15_i_reg_990 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_16_i_reg_995 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_reg_1001 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_reg_1006 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_not_s_i_i_i_reg_1006 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_reg_1013 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_Range2_all_ones_reg_1013 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_Range1_all_ones_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_Range1_all_ones_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_Range1_all_zeros_reg_1025 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_reg_1030 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_Range2_all_ones_1_reg_1030 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_Range1_all_ones_1_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_Range1_all_ones_1_reg_1035 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_Range1_all_zeros_1_reg_1042 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_482_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_5_reg_1047 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp0_iter5_p_Val2_5_reg_1047 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_6_fu_491_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_reg_1053 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_p_Val2_6_reg_1053 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_p_Val2_6_reg_1053 : STD_LOGIC_VECTOR (7 downto 0);
    signal newsignbit_reg_1059 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_2_reg_1066 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_512_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_22_reg_1073 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_23_fu_516_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_23_reg_1078 : STD_LOGIC_VECTOR (6 downto 0);
    signal carry_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_reg_1083 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_reg_1088 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_overflow_1_reg_1099 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_i4_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_i4_reg_1105 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i5_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i5_reg_1110 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_1115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ldpc_soft_V_fu_764_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ldpc_soft_V_reg_1122 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_out_V_fu_832_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_30_i_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal s_i_fu_846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal s_i_reg_1136 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal data_out_V_1_fu_862_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_predicate_op160_write_state14 : BOOLEAN;
    signal ap_predicate_op162_write_state14 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal i_i_phi_fu_258_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_i_2_i_reg_265 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_reg_274 : STD_LOGIC_VECTOR (127 downto 0);
    signal s_i_2_fu_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal s_i_1_fu_329_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ioackin_soft_words_TREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_soft_data_TREADY : STD_LOGIC := '0';
    signal r_i_i_i_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_fu_461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_i_fu_478_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_i_fu_487_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_i_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_i_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_i_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_i_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i1_i_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_552_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_593_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i1_i_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i1_i_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_fu_661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i_i_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_i_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_i1_i_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i1_i_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_i_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_not_i_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_i_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_mux_i_fu_740_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_3_i_fu_757_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal underflow_5_not_i_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_i_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ldpc_soft_ext_V_fu_799_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_i_fu_793_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge2_i_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_mux_i_fu_786_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp_fu_802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Repl2_s_fu_814_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_i_fu_822_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal p_Result_i_fu_852_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_block_state14_io = ap_const_boolean_0) and ((ap_const_lv1_1 = tmp_32_i_fu_871_p2) or (ap_const_lv1_1 = tmp_30_i_reg_1132)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = exitcond_i_fu_312_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and not((ap_const_lv1_1 = exitcond_i_fu_312_p2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = exitcond_i_fu_312_p2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_soft_data_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_soft_data_TREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op160_write_state14) and (ap_block_state14_io = ap_const_boolean_0)))) then 
                    ap_reg_ioackin_soft_data_TREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = soft_data_TREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op160_write_state14) and (ap_const_logic_1 = soft_data_TREADY)))) then 
                    ap_reg_ioackin_soft_data_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_soft_words_TREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_soft_words_TREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_289_p2 = ap_const_lv1_1) and (ap_block_state2_io = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op143_write_state11) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op145_write_state11) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op162_write_state14) and (ap_block_state14_io = ap_const_boolean_0)))) then 
                    ap_reg_ioackin_soft_words_TREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_289_p2 = ap_const_lv1_1) and (ap_const_logic_1 = soft_words_TREADY)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op143_write_state11) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = soft_words_TREADY)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op145_write_state11) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_1 = soft_words_TREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op162_write_state14) and (ap_const_logic_1 = soft_words_TREADY)))) then 
                    ap_reg_ioackin_soft_words_TREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_i_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond_i_reg_924) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))))) then 
                i_i_reg_254 <= i_reg_928;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_i_reg_254 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_Val2_4_reg_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_0 = tmp_30_i_fu_841_p2))) then 
                p_Val2_4_reg_274 <= p_Val2_9_reg_242;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_block_state14_io = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_32_i_fu_871_p2))) then 
                p_Val2_4_reg_274 <= data_out_V_1_fu_862_p3;
            end if; 
        end if;
    end process;

    p_Val2_9_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter6_exitcond_i_reg_924))) then 
                p_Val2_9_reg_242 <= data_out_V_fu_832_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                p_Val2_9_reg_242 <= ap_const_lv128_lc_3;
            end if; 
        end if;
    end process;

    s_i_2_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = exitcond_i_fu_312_p2) and (ap_const_lv1_0 = tmp_47_i_fu_323_p2))) then 
                s_i_2_fu_190 <= s_i_1_fu_329_p2;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_block_state2_io = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = exitcond_i_fu_312_p2) and (ap_const_lv1_1 = tmp_47_i_fu_323_p2)))) then 
                s_i_2_fu_190 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    s_i_2_i_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_0 = tmp_30_i_fu_841_p2))) then 
                s_i_2_i_reg_265 <= s_i_2_load_reg_918;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_block_state14_io = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_32_i_fu_871_p2))) then 
                s_i_2_i_reg_265 <= s_i_reg_1136;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_i_reg_924))) then
                Range1_all_ones_1_reg_1035 <= Range1_all_ones_1_fu_451_p2;
                Range1_all_zeros_1_reg_1042 <= Range1_all_zeros_1_fu_456_p2;
                Range2_all_ones_1_reg_1030 <= Range2_all_ones_1_fu_446_p2;
                not_s_i_i_i_reg_1006 <= not_s_i_i_i_fu_426_p2;
                r_reg_1001 <= r_fu_421_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = tmp_i_74_reg_903) and (ap_const_lv1_0 = ap_reg_pp0_iter2_exitcond_i_reg_924))) then
                Range1_all_ones_reg_1018 <= Range1_all_ones_fu_436_p2;
                Range1_all_zeros_reg_1025 <= Range1_all_zeros_fu_441_p2;
                Range2_all_ones_reg_1013 <= Range2_all_ones_fu_431_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))))) then
                ap_reg_pp0_iter1_exitcond_i_reg_924 <= exitcond_i_reg_924;
                ap_reg_pp0_iter1_tmp_47_i_reg_934 <= tmp_47_i_reg_934;
                exitcond_i_reg_924 <= exitcond_i_fu_312_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io))))) then
                ap_reg_pp0_iter2_exitcond_i_reg_924 <= ap_reg_pp0_iter1_exitcond_i_reg_924;
                ap_reg_pp0_iter2_tmp_47_i_reg_934 <= ap_reg_pp0_iter1_tmp_47_i_reg_934;
                ap_reg_pp0_iter2_tmp_last_V_reg_943 <= tmp_last_V_reg_943;
                ap_reg_pp0_iter3_exitcond_i_reg_924 <= ap_reg_pp0_iter2_exitcond_i_reg_924;
                ap_reg_pp0_iter3_p_Val2_2_reg_964 <= p_Val2_2_reg_964;
                ap_reg_pp0_iter3_p_Val2_3_reg_974 <= p_Val2_3_reg_974;
                ap_reg_pp0_iter3_signbit_reg_957 <= signbit_reg_957;
                ap_reg_pp0_iter3_soft_src_V_reg_948 <= soft_src_V_reg_948;
                ap_reg_pp0_iter3_tmp_47_i_reg_934 <= ap_reg_pp0_iter2_tmp_47_i_reg_934;
                ap_reg_pp0_iter3_tmp_last_V_reg_943 <= ap_reg_pp0_iter2_tmp_last_V_reg_943;
                ap_reg_pp0_iter4_Range1_all_ones_1_reg_1035 <= Range1_all_ones_1_reg_1035;
                ap_reg_pp0_iter4_Range1_all_ones_reg_1018 <= Range1_all_ones_reg_1018;
                ap_reg_pp0_iter4_Range1_all_zeros_1_reg_1042 <= Range1_all_zeros_1_reg_1042;
                ap_reg_pp0_iter4_Range1_all_zeros_reg_1025 <= Range1_all_zeros_reg_1025;
                ap_reg_pp0_iter4_Range2_all_ones_1_reg_1030 <= Range2_all_ones_1_reg_1030;
                ap_reg_pp0_iter4_Range2_all_ones_reg_1013 <= Range2_all_ones_reg_1013;
                ap_reg_pp0_iter4_exitcond_i_reg_924 <= ap_reg_pp0_iter3_exitcond_i_reg_924;
                ap_reg_pp0_iter4_not_s_i_i_i_reg_1006 <= not_s_i_i_i_reg_1006;
                ap_reg_pp0_iter4_signbit_reg_957 <= ap_reg_pp0_iter3_signbit_reg_957;
                ap_reg_pp0_iter4_soft_src_V_reg_948 <= ap_reg_pp0_iter3_soft_src_V_reg_948;
                ap_reg_pp0_iter4_tmp_47_i_reg_934 <= ap_reg_pp0_iter3_tmp_47_i_reg_934;
                ap_reg_pp0_iter4_tmp_last_V_reg_943 <= ap_reg_pp0_iter3_tmp_last_V_reg_943;
                ap_reg_pp0_iter5_Range1_all_ones_1_reg_1035 <= ap_reg_pp0_iter4_Range1_all_ones_1_reg_1035;
                ap_reg_pp0_iter5_Range1_all_ones_reg_1018 <= ap_reg_pp0_iter4_Range1_all_ones_reg_1018;
                ap_reg_pp0_iter5_exitcond_i_reg_924 <= ap_reg_pp0_iter4_exitcond_i_reg_924;
                ap_reg_pp0_iter5_p_Val2_5_reg_1047 <= p_Val2_5_reg_1047;
                ap_reg_pp0_iter5_p_Val2_6_reg_1053 <= p_Val2_6_reg_1053;
                ap_reg_pp0_iter5_signbit_reg_957 <= ap_reg_pp0_iter4_signbit_reg_957;
                ap_reg_pp0_iter5_tmp_47_i_reg_934 <= ap_reg_pp0_iter4_tmp_47_i_reg_934;
                ap_reg_pp0_iter5_tmp_last_V_reg_943 <= ap_reg_pp0_iter4_tmp_last_V_reg_943;
                ap_reg_pp0_iter6_exitcond_i_reg_924 <= ap_reg_pp0_iter5_exitcond_i_reg_924;
                ap_reg_pp0_iter6_overflow_1_reg_1099 <= overflow_1_reg_1099;
                ap_reg_pp0_iter6_p_Val2_6_reg_1053 <= ap_reg_pp0_iter5_p_Val2_6_reg_1053;
                ap_reg_pp0_iter6_tmp_47_i_reg_934 <= ap_reg_pp0_iter5_tmp_47_i_reg_934;
                ap_reg_pp0_iter6_tmp_last_V_reg_943 <= ap_reg_pp0_iter5_tmp_last_V_reg_943;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter4_exitcond_i_reg_924))) then
                carry_1_reg_1088 <= carry_1_fu_563_p2;
                overflow_1_reg_1099 <= overflow_1_fu_656_p2;
                tmp_45_i5_reg_1110 <= tmp_45_i5_fu_688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = tmp_i_74_reg_903) and (ap_const_lv1_0 = ap_reg_pp0_iter4_exitcond_i_reg_924))) then
                carry_reg_1083 <= carry_fu_539_p2;
                overflow_reg_1093 <= overflow_fu_629_p2;
                tmp_43_i4_reg_1105 <= tmp_43_i4_fu_677_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_block_state1 = ap_const_boolean_0))) then
                fec_type_read_reg_882 <= fec_type_dout;
                n_read_reg_876 <= n_dout;
                soft_words_tx_read_reg_887 <= soft_words_tx_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))))) then
                i_reg_928 <= i_fu_317_p2;
                s_i_2_load_reg_918 <= s_i_2_fu_190;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = tmp_i_74_reg_903) and (ap_const_lv1_0 = ap_reg_pp0_iter5_exitcond_i_reg_924))) then
                ldpc_soft_V_reg_1122 <= ldpc_soft_V_fu_764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_i_reg_924))) then
                newsignbit_2_reg_1066 <= p_Val2_6_fu_491_p2(7 downto 7);
                p_Val2_6_reg_1053 <= p_Val2_6_fu_491_p2;
                tmp_23_reg_1078 <= tmp_23_fu_516_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = tmp_i_74_reg_903) and (ap_const_lv1_0 = ap_reg_pp0_iter3_exitcond_i_reg_924))) then
                newsignbit_reg_1059 <= p_Val2_5_fu_482_p2(5 downto 5);
                p_Val2_5_reg_1047 <= p_Val2_5_fu_482_p2;
                tmp_22_reg_1073 <= tmp_22_fu_512_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_i_reg_924) and (ap_const_lv1_1 = tmp_i_74_reg_903))) then
                p_Result_10_i_reg_979 <= soft_src_V_fu_344_p2(15 downto 11);
                p_Result_11_i_reg_984 <= soft_src_V_fu_344_p2(15 downto 10);
                p_Val2_2_reg_964 <= soft_src_V_fu_344_p2(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_i_reg_924))) then
                p_Result_15_i_reg_990 <= soft_src_V_fu_344_p2(15 downto 13);
                p_Result_16_i_reg_995 <= soft_src_V_fu_344_p2(15 downto 12);
                p_Val2_3_reg_974 <= soft_src_V_fu_344_p2(11 downto 4);
                signbit_reg_957 <= soft_src_V_fu_344_p2(15 downto 15);
                soft_src_V_reg_948 <= soft_src_V_fu_344_p2;
                tmp_15_reg_969 <= tmp_15_fu_367_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                s_i_reg_1136 <= s_i_fu_846_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sel_tmp1_reg_913 <= sel_tmp1_fu_304_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_block_state2_io = ap_const_boolean_0))) then
                tmp_29_i_reg_909 <= tmp_29_i_fu_299_p2;
                tmp_i_74_reg_903 <= tmp_i_74_fu_294_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                tmp_30_i_reg_1132 <= tmp_30_i_fu_841_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = exitcond_i_fu_312_p2))) then
                tmp_47_i_reg_934 <= tmp_47_i_fu_323_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_i_reg_924) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))))) then
                tmp_V_reg_938 <= soft_data_i_V_V_dout;
                tmp_last_V_reg_943 <= tmp_last_V_fu_340_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_0 = ap_reg_pp0_iter5_exitcond_i_reg_924))) then
                underflow_1_reg_1115 <= underflow_1_fu_752_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_enable_reg_pp0_iter7, tmp_30_i_reg_1132, tmp_32_i_fu_871_p2, ap_enable_reg_pp0_iter1, ap_block_state1, ap_block_state2_io, ap_enable_reg_pp0_iter0, ap_block_state5, ap_block_state11_io, exitcond_i_fu_312_p2, tmp_30_i_fu_841_p2, ap_block_state14_io, ap_enable_reg_pp0_iter6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((ap_block_state1 = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((ap_block_state2_io = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = exitcond_i_fu_312_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))) and (ap_const_lv1_1 = exitcond_i_fu_312_p2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                if ((ap_const_lv1_0 = tmp_30_i_fu_841_p2)) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_block_state14_io = ap_const_boolean_0) and ((ap_const_lv1_1 = tmp_32_i_fu_871_p2) or (ap_const_lv1_1 = tmp_30_i_reg_1132)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_block_state14_io = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_32_i_fu_871_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_451_p2 <= "1" when (p_Result_16_i_reg_995 = ap_const_lv4_F) else "0";
    Range1_all_ones_fu_436_p2 <= "1" when (p_Result_11_i_reg_984 = ap_const_lv6_3F) else "0";
    Range1_all_zeros_1_fu_456_p2 <= "1" when (p_Result_16_i_reg_995 = ap_const_lv4_0) else "0";
    Range1_all_zeros_fu_441_p2 <= "1" when (p_Result_11_i_reg_984 = ap_const_lv6_0) else "0";
    Range2_all_ones_1_fu_446_p2 <= "1" when (p_Result_15_i_reg_990 = ap_const_lv3_7) else "0";
    Range2_all_ones_fu_431_p2 <= "1" when (p_Result_10_i_reg_979 = ap_const_lv5_1F) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(4);
    ap_CS_fsm_state13 <= ap_CS_fsm(5);
    ap_CS_fsm_state14 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, n_empty_n, fec_type_empty_n, soft_words_tx_empty_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = n_empty_n) or (ap_const_logic_0 = fec_type_empty_n) or (ap_const_logic_0 = soft_words_tx_empty_n));
    end process;


    ap_block_state11_io_assign_proc : process(ap_reg_pp0_iter6_tmp_47_i_reg_934, ap_sig_ioackin_soft_words_TREADY, ap_sig_ioackin_soft_data_TREADY, ap_predicate_op143_write_state11, ap_predicate_op145_write_state11)
    begin
                ap_block_state11_io <= (((ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and (ap_const_logic_0 = ap_sig_ioackin_soft_data_TREADY)) or ((ap_const_logic_0 = ap_sig_ioackin_soft_words_TREADY) and (ap_const_boolean_1 = ap_predicate_op143_write_state11)) or ((ap_const_logic_0 = ap_sig_ioackin_soft_words_TREADY) and (ap_const_boolean_1 = ap_predicate_op145_write_state11)));
    end process;


    ap_block_state14_io_assign_proc : process(ap_sig_ioackin_soft_words_TREADY, ap_sig_ioackin_soft_data_TREADY, ap_predicate_op160_write_state14, ap_predicate_op162_write_state14)
    begin
                ap_block_state14_io <= (((ap_const_logic_0 = ap_sig_ioackin_soft_data_TREADY) and (ap_const_boolean_1 = ap_predicate_op160_write_state14)) or ((ap_const_logic_0 = ap_sig_ioackin_soft_words_TREADY) and (ap_const_boolean_1 = ap_predicate_op162_write_state14)));
    end process;


    ap_block_state2_io_assign_proc : process(tmp_i_fu_289_p2, ap_sig_ioackin_soft_words_TREADY)
    begin
                ap_block_state2_io <= ((tmp_i_fu_289_p2 = ap_const_lv1_1) and (ap_const_logic_0 = ap_sig_ioackin_soft_words_TREADY));
    end process;


    ap_block_state5_assign_proc : process(soft_data_i_V_V_empty_n, exitcond_i_reg_924)
    begin
                ap_block_state5 <= ((ap_const_lv1_0 = exitcond_i_reg_924) and (ap_const_logic_0 = soft_data_i_V_V_empty_n));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state14, tmp_30_i_reg_1132, tmp_32_i_fu_871_p2, ap_block_state14_io)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_block_state14_io = ap_const_boolean_0) and ((ap_const_lv1_1 = tmp_32_i_fu_871_p2) or (ap_const_lv1_1 = tmp_30_i_reg_1132))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op143_write_state11_assign_proc : process(ap_reg_pp0_iter6_tmp_47_i_reg_934, tmp_29_i_reg_909, ap_reg_pp0_iter6_tmp_last_V_reg_943)
    begin
                ap_predicate_op143_write_state11 <= ((ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and (ap_const_lv1_1 = tmp_29_i_reg_909) and (ap_reg_pp0_iter6_tmp_last_V_reg_943 = ap_const_lv1_0));
    end process;


    ap_predicate_op145_write_state11_assign_proc : process(ap_reg_pp0_iter6_tmp_47_i_reg_934, tmp_29_i_reg_909, ap_reg_pp0_iter6_tmp_last_V_reg_943)
    begin
                ap_predicate_op145_write_state11 <= ((ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and (ap_const_lv1_1 = tmp_29_i_reg_909) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_last_V_reg_943));
    end process;


    ap_predicate_op160_write_state14_assign_proc : process(tmp_30_i_reg_1132, tmp_32_i_fu_871_p2)
    begin
                ap_predicate_op160_write_state14 <= ((ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_const_lv1_1 = tmp_32_i_fu_871_p2));
    end process;


    ap_predicate_op162_write_state14_assign_proc : process(tmp_29_i_reg_909, tmp_30_i_reg_1132, tmp_32_i_fu_871_p2)
    begin
                ap_predicate_op162_write_state14 <= ((ap_const_lv1_1 = tmp_29_i_reg_909) and (ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_const_lv1_1 = tmp_32_i_fu_871_p2));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14, tmp_30_i_reg_1132, tmp_32_i_fu_871_p2, ap_block_state14_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_block_state14_io = ap_const_boolean_0) and ((ap_const_lv1_1 = tmp_32_i_fu_871_p2) or (ap_const_lv1_1 = tmp_30_i_reg_1132)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_soft_data_TREADY_assign_proc : process(soft_data_TREADY, ap_reg_ioackin_soft_data_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_soft_data_TREADY)) then 
            ap_sig_ioackin_soft_data_TREADY <= soft_data_TREADY;
        else 
            ap_sig_ioackin_soft_data_TREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_soft_words_TREADY_assign_proc : process(soft_words_TREADY, ap_reg_ioackin_soft_words_TREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_soft_words_TREADY)) then 
            ap_sig_ioackin_soft_words_TREADY <= soft_words_TREADY;
        else 
            ap_sig_ioackin_soft_words_TREADY <= ap_const_logic_1;
        end if; 
    end process;

    brmerge2_i_fu_781_p2 <= (ap_reg_pp0_iter6_overflow_1_reg_1099 or underflow_5_not_i_fu_776_p2);
    brmerge40_demorgan_i_1_fu_661_p2 <= (newsignbit_2_reg_1066 and deleted_ones_1_fu_611_p3);
    brmerge40_demorgan_i_fu_634_p2 <= (newsignbit_reg_1059 and deleted_ones_fu_593_p3);
    brmerge40_i1_i_fu_666_p2 <= (brmerge40_demorgan_i_1_fu_661_p2 xor ap_const_lv1_1);
    brmerge40_i_i_fu_639_p2 <= (brmerge40_demorgan_i_fu_634_p2 xor ap_const_lv1_1);
    brmerge_i1_i_fu_651_p2 <= (newsignbit_2_reg_1066 or p_not_i1_i_fu_645_p2);
    brmerge_i_fu_735_p2 <= (overflow_reg_1093 or underflow_4_not_i_fu_729_p2);
    brmerge_i_i1_i_fu_772_p2 <= (underflow_1_reg_1115 or ap_reg_pp0_iter6_overflow_1_reg_1099);
    brmerge_i_i_fu_624_p2 <= (newsignbit_reg_1059 or p_not_i_i_fu_618_p2);
    brmerge_i_i_i_fu_724_p2 <= (underflow_fu_719_p2 or overflow_reg_1093);
    carry_1_fu_563_p2 <= (tmp_17_fu_527_p3 and tmp_37_i_fu_558_p2);
    carry_fu_539_p2 <= (tmp_16_fu_520_p3 and tmp_36_i_fu_534_p2);
    data_out_V_1_fu_862_p3 <= (ap_const_lv8_0 & p_Result_i_fu_852_p4);
    data_out_V_fu_832_p3 <= (p_Repl2_s_fu_814_p3 & p_Result_19_i_fu_822_p4);
    deleted_ones_1_fu_611_p3 <= 
        p_41_i1_i_fu_606_p2 when (carry_1_fu_563_p2(0) = '1') else 
        ap_reg_pp0_iter4_Range1_all_ones_1_reg_1035;
    deleted_ones_fu_593_p3 <= 
        p_41_i_i_fu_588_p2 when (carry_fu_539_p2(0) = '1') else 
        ap_reg_pp0_iter4_Range1_all_ones_reg_1018;
    deleted_zeros_1_fu_576_p3 <= 
        ap_reg_pp0_iter4_Range1_all_ones_1_reg_1035 when (carry_1_fu_563_p2(0) = '1') else 
        ap_reg_pp0_iter4_Range1_all_zeros_1_reg_1042;
    deleted_zeros_fu_552_p3 <= 
        ap_reg_pp0_iter4_Range1_all_ones_reg_1018 when (carry_fu_539_p2(0) = '1') else 
        ap_reg_pp0_iter4_Range1_all_zeros_reg_1025;
    exitcond_i_fu_312_p2 <= "1" when (i_i_phi_fu_258_p4 = n_read_reg_876) else "0";

    fec_type_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, fec_type_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            fec_type_blk_n <= fec_type_empty_n;
        else 
            fec_type_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fec_type_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_block_state1 = ap_const_boolean_0))) then 
            fec_type_read <= ap_const_logic_1;
        else 
            fec_type_read <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_317_p2 <= std_logic_vector(unsigned(i_i_phi_fu_258_p4) + unsigned(ap_const_lv32_1));

    i_i_phi_fu_258_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_924, i_i_reg_254, i_reg_928)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond_i_reg_924))) then 
            i_i_phi_fu_258_p4 <= i_reg_928;
        else 
            i_i_phi_fu_258_p4 <= i_i_reg_254;
        end if; 
    end process;

    ldpc_soft_V_fu_764_p3 <= 
        p_Val2_3_mux_i_fu_740_p3 when (brmerge_i_fu_735_p2(0) = '1') else 
        p_Val2_3_i_fu_757_p3;
        ldpc_soft_ext_V_fu_799_p1 <= std_logic_vector(resize(signed(ldpc_soft_V_reg_1122),8));


    n_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            n_blk_n <= n_empty_n;
        else 
            n_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    n_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_block_state1 = ap_const_boolean_0))) then 
            n_read <= ap_const_logic_1;
        else 
            n_read <= ap_const_logic_0;
        end if; 
    end process;

    not_s_i_i_i_fu_426_p2 <= (signbit_reg_957 xor ap_const_lv1_1);
    overflow_1_fu_656_p2 <= (brmerge_i1_i_fu_651_p2 and ap_reg_pp0_iter4_not_s_i_i_i_reg_1006);
    overflow_fu_629_p2 <= (brmerge_i_i_fu_624_p2 and ap_reg_pp0_iter4_not_s_i_i_i_reg_1006);
    p_38_i1_i_fu_704_p2 <= (carry_1_reg_1088 and ap_reg_pp0_iter5_Range1_all_ones_1_reg_1035);
    p_38_i_i_fu_694_p2 <= (carry_reg_1083 and ap_reg_pp0_iter5_Range1_all_ones_reg_1018);
    p_41_i1_i_fu_606_p2 <= (ap_reg_pp0_iter4_Range2_all_ones_1_reg_1030 and tmp_39_i_fu_600_p2);
    p_41_i_i_fu_588_p2 <= (ap_reg_pp0_iter4_Range2_all_ones_reg_1013 and tmp_38_i_fu_582_p2);
    p_Repl2_s_fu_814_p3 <= 
        p_Val2_5_mux_i_fu_786_p3 when (sel_tmp2_fu_809_p2(0) = '1') else 
        sel_tmp_fu_802_p3;
    p_Result_19_i_fu_822_p4 <= p_Val2_9_reg_242(127 downto 8);
    p_Result_i_fu_852_p4 <= p_Val2_4_reg_274(127 downto 8);
    p_Val2_3_i_fu_757_p3 <= 
        ap_const_lv6_21 when (underflow_fu_719_p2(0) = '1') else 
        ap_reg_pp0_iter5_p_Val2_5_reg_1047;
    p_Val2_3_mux_i_fu_740_p3 <= 
        ap_const_lv6_1F when (brmerge_i_i_i_fu_724_p2(0) = '1') else 
        ap_reg_pp0_iter5_p_Val2_5_reg_1047;
    p_Val2_5_fu_482_p2 <= std_logic_vector(unsigned(tmp_33_i_fu_478_p1) + unsigned(ap_reg_pp0_iter3_p_Val2_2_reg_964));
    p_Val2_5_i_fu_793_p3 <= 
        ap_const_lv8_81 when (underflow_1_reg_1115(0) = '1') else 
        ap_reg_pp0_iter6_p_Val2_6_reg_1053;
    p_Val2_5_mux_i_fu_786_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i1_i_fu_772_p2(0) = '1') else 
        ap_reg_pp0_iter6_p_Val2_6_reg_1053;
    p_Val2_6_fu_491_p2 <= std_logic_vector(unsigned(tmp_35_i_fu_487_p1) + unsigned(ap_reg_pp0_iter3_p_Val2_3_reg_974));
    p_not_i1_i_fu_645_p2 <= (deleted_zeros_1_fu_576_p3 xor ap_const_lv1_1);
    p_not_i_i_fu_618_p2 <= (deleted_zeros_fu_552_p3 xor ap_const_lv1_1);
    qb_assign_1_fu_472_p2 <= (r_i_i_i_fu_468_p2 and qbit_fu_461_p3);
    qbit_fu_461_p3 <= ap_reg_pp0_iter3_soft_src_V_reg_948(3 downto 3);
    r_fu_421_p2 <= "0" when (tmp_15_reg_969 = ap_const_lv3_0) else "1";
    r_i_i_i_fu_468_p2 <= (r_reg_1001 or not_s_i_i_i_reg_1006);
    s_i_1_fu_329_p2 <= std_logic_vector(unsigned(s_i_2_fu_190) + unsigned(ap_const_lv16_1));
    s_i_fu_846_p2 <= std_logic_vector(unsigned(s_i_2_i_reg_265) + unsigned(ap_const_lv16_1));
    sel_tmp1_fu_304_p2 <= (tmp_i_74_reg_903 xor ap_const_lv1_1);
    sel_tmp2_fu_809_p2 <= (brmerge2_i_fu_781_p2 and sel_tmp1_reg_913);
    sel_tmp_fu_802_p3 <= 
        ldpc_soft_ext_V_fu_799_p1 when (tmp_i_74_reg_903(0) = '1') else 
        p_Val2_5_i_fu_793_p3;

    soft_data_TDATA_assign_proc : process(ap_enable_reg_pp0_iter7, ap_reg_pp0_iter6_tmp_47_i_reg_934, ap_CS_fsm_state14, ap_enable_reg_pp0_iter1, ap_block_state5, data_out_V_fu_832_p3, data_out_V_1_fu_862_p3, ap_predicate_op160_write_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op160_write_state14))) then 
            soft_data_TDATA <= data_out_V_1_fu_862_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))))) then 
            soft_data_TDATA <= data_out_V_fu_832_p3;
        else 
            soft_data_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    soft_data_TDATA_blk_n_assign_proc : process(soft_data_TREADY, ap_enable_reg_pp0_iter7, ap_reg_pp0_iter6_tmp_47_i_reg_934, ap_CS_fsm_state14, tmp_30_i_reg_1132, tmp_32_i_fu_871_p2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_const_lv1_1 = tmp_32_i_fu_871_p2)))) then 
            soft_data_TDATA_blk_n <= soft_data_TREADY;
        else 
            soft_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    soft_data_TLAST_assign_proc : process(ap_enable_reg_pp0_iter7, ap_reg_pp0_iter6_tmp_47_i_reg_934, ap_reg_pp0_iter6_tmp_last_V_reg_943, ap_CS_fsm_state14, ap_enable_reg_pp0_iter1, ap_block_state5, ap_predicate_op160_write_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op160_write_state14))) then 
            soft_data_TLAST <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))))) then 
            soft_data_TLAST <= ap_reg_pp0_iter6_tmp_last_V_reg_943;
        else 
            soft_data_TLAST <= "X";
        end if; 
    end process;


    soft_data_TVALID_assign_proc : process(ap_enable_reg_pp0_iter7, ap_reg_pp0_iter6_tmp_47_i_reg_934, ap_CS_fsm_state14, ap_enable_reg_pp0_iter1, ap_block_state5, ap_predicate_op160_write_state14, ap_reg_ioackin_soft_data_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_0 = ap_reg_ioackin_soft_data_TREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op160_write_state14) and (ap_const_logic_0 = ap_reg_ioackin_soft_data_TREADY)))) then 
            soft_data_TVALID <= ap_const_logic_1;
        else 
            soft_data_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    soft_data_i_V_V_blk_n_assign_proc : process(soft_data_i_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_924)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond_i_reg_924))) then 
            soft_data_i_V_V_blk_n <= soft_data_i_V_V_empty_n;
        else 
            soft_data_i_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    soft_data_i_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_924, ap_block_state5, ap_block_state11_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond_i_reg_924) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_block_state11_io)))))) then 
            soft_data_i_V_V_read <= ap_const_logic_1;
        else 
            soft_data_i_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    soft_src_V_fu_344_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_V_reg_938));
    soft_words_TDATA <= ap_const_lv8_10;

    soft_words_TDATA_blk_n_assign_proc : process(soft_words_TREADY, ap_CS_fsm_state2, tmp_i_fu_289_p2, ap_enable_reg_pp0_iter7, ap_reg_pp0_iter6_tmp_47_i_reg_934, tmp_29_i_reg_909, ap_reg_pp0_iter6_tmp_last_V_reg_943, ap_CS_fsm_state14, tmp_30_i_reg_1132, tmp_32_i_fu_871_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_289_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and (ap_const_lv1_1 = tmp_29_i_reg_909) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_last_V_reg_943)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_lv1_1 = ap_reg_pp0_iter6_tmp_47_i_reg_934) and (ap_const_lv1_1 = tmp_29_i_reg_909) and (ap_reg_pp0_iter6_tmp_last_V_reg_943 = ap_const_lv1_0)) or ((ap_const_lv1_1 = tmp_29_i_reg_909) and (ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv1_0 = tmp_30_i_reg_1132) and (ap_const_lv1_1 = tmp_32_i_fu_871_p2)))) then 
            soft_words_TDATA_blk_n <= soft_words_TREADY;
        else 
            soft_words_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    soft_words_TLAST_assign_proc : process(ap_CS_fsm_state2, tmp_i_fu_289_p2, ap_enable_reg_pp0_iter7, ap_CS_fsm_state14, ap_enable_reg_pp0_iter1, ap_block_state5, ap_predicate_op143_write_state11, ap_predicate_op145_write_state11, ap_predicate_op162_write_state14)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op143_write_state11) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))))) then 
            soft_words_TLAST <= ap_const_lv1_0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_289_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op145_write_state11) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5)))) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op162_write_state14)))) then 
            soft_words_TLAST <= ap_const_lv1_1;
        else 
            soft_words_TLAST <= "X";
        end if; 
    end process;


    soft_words_TVALID_assign_proc : process(ap_CS_fsm_state2, tmp_i_fu_289_p2, ap_enable_reg_pp0_iter7, ap_CS_fsm_state14, ap_enable_reg_pp0_iter1, ap_block_state5, ap_predicate_op143_write_state11, ap_predicate_op145_write_state11, ap_predicate_op162_write_state14, ap_reg_ioackin_soft_words_TREADY)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_i_fu_289_p2 = ap_const_lv1_1) and (ap_const_logic_0 = ap_reg_ioackin_soft_words_TREADY)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op143_write_state11) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_0 = ap_reg_ioackin_soft_words_TREADY)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter7) and (ap_const_boolean_1 = ap_predicate_op145_write_state11) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_block_state5))) and (ap_const_logic_0 = ap_reg_ioackin_soft_words_TREADY)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_1 = ap_predicate_op162_write_state14) and (ap_const_logic_0 = ap_reg_ioackin_soft_words_TREADY)))) then 
            soft_words_TVALID <= ap_const_logic_1;
        else 
            soft_words_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    soft_words_tx_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, soft_words_tx_empty_n)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and not(((ap_const_logic_0 = ap_start) or (ap_done_reg = ap_const_logic_1))))) then 
            soft_words_tx_blk_n <= soft_words_tx_empty_n;
        else 
            soft_words_tx_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    soft_words_tx_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_block_state1 = ap_const_boolean_0))) then 
            soft_words_tx_read <= ap_const_logic_1;
        else 
            soft_words_tx_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp6_fu_747_p2 <= (tmp_45_i5_reg_1110 and tmp_41_i_fu_708_p2);
    tmp_15_fu_367_p1 <= soft_src_V_fu_344_p2(3 - 1 downto 0);
    tmp_16_fu_520_p3 <= ap_reg_pp0_iter4_soft_src_V_reg_948(9 downto 9);
    tmp_17_fu_527_p3 <= ap_reg_pp0_iter4_soft_src_V_reg_948(11 downto 11);
    tmp_19_fu_545_p3 <= ap_reg_pp0_iter4_soft_src_V_reg_948(10 downto 10);
    tmp_21_fu_569_p3 <= ap_reg_pp0_iter4_soft_src_V_reg_948(12 downto 12);
    tmp_22_fu_512_p1 <= p_Val2_5_fu_482_p2(5 - 1 downto 0);
    tmp_23_fu_516_p1 <= p_Val2_6_fu_491_p2(7 - 1 downto 0);
    tmp_29_i_fu_299_p2 <= "1" when (soft_words_tx_read_reg_887 = ap_const_lv32_1) else "0";
    tmp_30_i_fu_841_p2 <= "1" when (s_i_2_load_reg_918 = ap_const_lv16_0) else "0";
    tmp_32_i_fu_871_p2 <= "1" when (s_i_reg_1136 = ap_const_lv16_10) else "0";
    tmp_33_i_fu_478_p1 <= std_logic_vector(resize(unsigned(qb_assign_1_fu_472_p2),6));
    tmp_35_i_fu_487_p1 <= std_logic_vector(resize(unsigned(qb_assign_1_fu_472_p2),8));
    tmp_36_i_fu_534_p2 <= (newsignbit_reg_1059 xor ap_const_lv1_1);
    tmp_37_i_fu_558_p2 <= (newsignbit_2_reg_1066 xor ap_const_lv1_1);
    tmp_38_i_fu_582_p2 <= (tmp_19_fu_545_p3 xor ap_const_lv1_1);
    tmp_39_i_fu_600_p2 <= (tmp_21_fu_569_p3 xor ap_const_lv1_1);
    tmp_40_i_fu_698_p2 <= (p_38_i_i_fu_694_p2 xor ap_const_lv1_1);
    tmp_41_i_fu_708_p2 <= (p_38_i1_i_fu_704_p2 xor ap_const_lv1_1);
    tmp_42_i_fu_672_p2 <= "1" when (tmp_22_reg_1073 = ap_const_lv5_0) else "0";
    tmp_43_i4_fu_677_p2 <= (tmp_42_i_fu_672_p2 or brmerge40_i_i_fu_639_p2);
    tmp_44_i_fu_683_p2 <= "1" when (tmp_23_reg_1078 = ap_const_lv7_0) else "0";
    tmp_45_i5_fu_688_p2 <= (tmp_44_i_fu_683_p2 or brmerge40_i1_i_fu_666_p2);
    tmp_47_i_fu_323_p2 <= "1" when (s_i_2_fu_190 = ap_const_lv16_F) else "0";
    tmp_fu_714_p2 <= (tmp_43_i4_reg_1105 and tmp_40_i_fu_698_p2);
    tmp_i_74_fu_294_p2 <= "1" when (fec_type_read_reg_882 = ap_const_lv32_0) else "0";
    tmp_i_fu_289_p2 <= "1" when (soft_words_tx_read_reg_887 = ap_const_lv32_0) else "0";
    tmp_last_V_fu_340_p2 <= "1" when (i_reg_928 = n_read_reg_876) else "0";
    underflow_1_fu_752_p2 <= (tmp6_fu_747_p2 and ap_reg_pp0_iter5_signbit_reg_957);
    underflow_4_not_i_fu_729_p2 <= (underflow_fu_719_p2 xor ap_const_lv1_1);
    underflow_5_not_i_fu_776_p2 <= (underflow_1_reg_1115 xor ap_const_lv1_1);
    underflow_fu_719_p2 <= (tmp_fu_714_p2 and ap_reg_pp0_iter5_signbit_reg_957);
end behav;
