LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE work.lib_mc613_grupo1.all ;

ENTITY q01 IS
	PORT ( x : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
			Clear , clk : IN STD_LOGIC ;
			s : OUT STD_LOGIC_VECTOR(5 DOWNTO 0)
			
	) ;
END q01 ;

ARCHITECTURE Behavior OF q01 IS
BEGIN
	componente0 : ffd PORT MAP(x(0), Clk, Clear, s(0));
	componente1 : ffSR PORT MAP(x(1), x(2),Clk, Clear, s(1));
	componente2	: ffJK PORT MAP(x(1), x(2),Clk, Clear, s(2));
	componente3	: fft PORT MAP(x(3), Clk, Clear, s(3));
	componente4 : latchD PORT MAP(x(0), Clk, Clear, s(4));
	componente5 : latchSR  PORT MAP(x(1), x(2),Clk, Clear, s(5));
END Behavior ;