// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module knuth_yao_single_num (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rnd_read,
        lfsr32_i,
        lfsr32_o,
        lfsr32_o_ap_vld,
        lfsr31_i,
        lfsr31_o,
        lfsr31_o_ap_vld,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] rnd_read;
input  [31:0] lfsr32_i;
output  [31:0] lfsr32_o;
output   lfsr32_o_ap_vld;
input  [31:0] lfsr31_i;
output  [31:0] lfsr31_o;
output   lfsr31_o_ap_vld;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] lfsr32_o;
reg lfsr32_o_ap_vld;
reg[31:0] lfsr31_o;
reg lfsr31_o_ap_vld;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] lut1_address0;
reg    lut1_ce0;
wire   [4:0] lut1_q0;
wire   [7:0] lut2_address0;
reg    lut2_ce0;
wire   [5:0] lut2_q0;
wire   [12:0] pmat_address0;
reg    pmat_ce0;
wire   [0:0] pmat_q0;
wire   [31:0] grp_get_rand_fu_231_ap_return;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_20_fu_311_p3;
wire   [0:0] tmp_22_fu_319_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] grp_fu_279_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_21_fu_370_p2;
wire   [5:0] grp_clz_fu_240_ap_return;
reg   [5:0] reg_269;
wire    ap_CS_fsm_state4;
wire    grp_clz_fu_240_ap_done;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_32_fu_404_p2;
wire    ap_CS_fsm_state11;
reg   [23:0] rnd_assign_reg_648;
wire   [31:0] tmp_6_fu_304_p1;
reg   [31:0] tmp_6_reg_660;
reg   [4:0] lut1_load_reg_666;
wire   [3:0] sample_fu_307_p1;
reg   [3:0] sample_reg_671;
reg   [0:0] tmp_20_reg_676;
wire   [30:0] rnd_assign_cast1_fu_324_p1;
reg   [30:0] rnd_assign_cast1_reg_683;
wire   [0:0] tmp_33_fu_328_p1;
reg   [0:0] tmp_33_reg_688;
wire    ap_CS_fsm_state3;
reg   [30:0] tmp_29_reg_693;
wire   [13:0] sample_5_cast_fu_363_p1;
wire   [31:0] tmp_9_fu_367_p1;
wire   [2:0] tmp_25_fu_376_p1;
reg   [2:0] tmp_25_reg_716;
wire   [31:0] tmp_10_fu_400_p1;
wire   [0:0] tmp_35_fu_415_p1;
reg   [0:0] tmp_35_reg_734;
wire    ap_CS_fsm_state9;
wire   [4:0] sample_5_fu_423_p1;
reg   [4:0] sample_5_reg_739;
wire   [0:0] tmp_40_fu_427_p3;
reg   [0:0] tmp_40_reg_744;
reg   [30:0] tmp_38_reg_748;
wire   [13:0] sample_1_cast_fu_480_p1;
wire   [31:0] tmp_12_fu_484_p1;
wire    ap_CS_fsm_state12;
wire   [0:0] tmp_42_fu_487_p2;
reg   [0:0] tmp_42_reg_789;
wire   [12:0] tmp_49_cast_fu_529_p1;
reg   [12:0] tmp_49_cast_reg_796;
wire    ap_CS_fsm_state13;
wire   [0:0] tmp_49_fu_538_p3;
wire   [6:0] column_1_fu_554_p2;
wire   [6:0] row_fu_578_p2;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_50_fu_570_p3;
wire   [0:0] tmp_51_fu_589_p1;
reg   [0:0] tmp_51_reg_822;
wire   [30:0] grp_fu_251_p4;
reg   [30:0] tmp_52_reg_827;
wire    grp_get_rand_fu_231_ap_ready;
wire   [31:0] grp_get_rand_fu_231_lfsr32_o;
wire    grp_get_rand_fu_231_lfsr32_o_ap_vld;
wire   [31:0] grp_get_rand_fu_231_lfsr31_o;
wire    grp_get_rand_fu_231_lfsr31_o_ap_vld;
wire    grp_clz_fu_240_ap_start;
wire    grp_clz_fu_240_ap_idle;
wire    grp_clz_fu_240_ap_ready;
reg   [30:0] grp_clz_fu_240_a;
reg   [31:0] tmp_28_reg_140;
reg   [31:0] rnd_1_reg_149;
reg   [31:0] rnd_2_reg_158;
reg   [6:0] column_reg_167;
reg   [6:0] sample_7_reg_179;
reg   [31:0] ap_phi_mux_rnd_7_phi_fu_194_p14;
reg   [31:0] rnd_7_reg_191;
wire    ap_CS_fsm_state16;
wire   [31:0] tmp_16_fu_620_p1;
reg   [13:0] ap_phi_mux_p_0_phi_fu_214_p14;
reg   [13:0] p_0_reg_210;
wire   [13:0] sample_2_cast_fu_614_p1;
wire   [0:0] tmp_47_fu_513_p2;
reg    ap_reg_grp_clz_fu_240_ap_start;
wire   [63:0] tmp_fu_299_p1;
wire   [63:0] tmp_36_fu_410_p1;
wire   [63:0] tmp_15_cast_fu_550_p1;
reg   [31:0] distance_fu_90;
wire   [31:0] distance_cast_fu_446_p1;
wire   [31:0] distance_2_fu_501_p3;
wire   [31:0] distance_3_fu_564_p2;
reg   [31:0] rnd_4_fu_94;
wire   [31:0] tmp_13_fu_509_p1;
wire   [7:0] index_fu_285_p1;
wire   [10:0] sample_3_cast_cast_fu_343_p1;
wire   [10:0] sample_3_fu_346_p2;
wire   [10:0] sample_4_fu_352_p3;
wire  signed [12:0] sample_5_cast1_fu_359_p1;
wire   [4:0] tmp_24_fu_379_p1;
wire   [26:0] tmp_26_fu_390_p4;
wire   [7:0] index_1_fu_383_p3;
wire   [3:0] distance_1_fu_419_p1;
wire   [10:0] sample_7_cast_cast_fu_460_p1;
wire   [10:0] sample_6_fu_463_p2;
wire   [10:0] sample_1_fu_469_p3;
wire  signed [12:0] sample_1_cast8_fu_476_p1;
wire   [30:0] tmp_44_fu_493_p1;
wire   [0:0] tmp_45_fu_497_p1;
wire   [12:0] grp_fu_640_p3;
wire   [31:0] pmat_load_cast_fu_560_p1;
wire   [10:0] sample_9_cast1_cast_s_fu_593_p1;
wire   [10:0] sample_8_fu_597_p2;
wire   [10:0] sample_2_fu_603_p3;
wire  signed [12:0] sample_2_cast7_fu_610_p1;
wire  signed [31:0] p_0_cast_fu_624_p1;
wire   [6:0] grp_fu_640_p0;
wire   [7:0] grp_fu_640_p1;
wire   [6:0] grp_fu_640_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [15:0] ap_NS_fsm;
wire   [12:0] grp_fu_640_p00;
reg    ap_condition_526;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_reg_grp_clz_fu_240_ap_start = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
end

knuth_yao_single_bkb #(
    .DataWidth( 5 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut1_address0),
    .ce0(lut1_ce0),
    .q0(lut1_q0)
);

knuth_yao_single_cud #(
    .DataWidth( 6 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
lut2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut2_address0),
    .ce0(lut2_ce0),
    .q0(lut2_q0)
);

knuth_yao_single_dEe #(
    .DataWidth( 1 ),
    .AddressRange( 5995 ),
    .AddressWidth( 13 ))
pmat_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pmat_address0),
    .ce0(pmat_ce0),
    .q0(pmat_q0)
);

get_rand grp_get_rand_fu_231(
    .ap_ready(grp_get_rand_fu_231_ap_ready),
    .lfsr32_i(lfsr32_i),
    .lfsr32_o(grp_get_rand_fu_231_lfsr32_o),
    .lfsr32_o_ap_vld(grp_get_rand_fu_231_lfsr32_o_ap_vld),
    .lfsr31_i(lfsr31_i),
    .lfsr31_o(grp_get_rand_fu_231_lfsr31_o),
    .lfsr31_o_ap_vld(grp_get_rand_fu_231_lfsr31_o_ap_vld),
    .ap_return(grp_get_rand_fu_231_ap_return)
);

clz grp_clz_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_clz_fu_240_ap_start),
    .ap_done(grp_clz_fu_240_ap_done),
    .ap_idle(grp_clz_fu_240_ap_idle),
    .ap_ready(grp_clz_fu_240_ap_ready),
    .a(grp_clz_fu_240_a),
    .ap_return(grp_clz_fu_240_ap_return)
);

RLWE_enc2_mac_muleOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
RLWE_enc2_mac_muleOg_U4(
    .din0(grp_fu_640_p0),
    .din1(grp_fu_640_p1),
    .din2(grp_fu_640_p2),
    .dout(grp_fu_640_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_clz_fu_240_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((tmp_20_fu_311_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_50_fu_570_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((tmp_40_fu_427_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
            ap_reg_grp_clz_fu_240_ap_start <= 1'b1;
        end else if ((grp_clz_fu_240_ap_ready == 1'b1)) begin
            ap_reg_grp_clz_fu_240_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_return_0_preg <= p_0_cast_fu_624_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_return_1_preg <= ap_phi_mux_rnd_7_phi_fu_194_p14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_49_fu_538_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        column_reg_167 <= column_1_fu_554_p2;
    end else if (((tmp_40_fu_427_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        column_reg_167 <= 7'd13;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_50_fu_570_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        distance_fu_90 <= distance_3_fu_564_p2;
    end else if (((tmp_42_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        distance_fu_90 <= distance_2_fu_501_p3;
    end else if (((tmp_40_fu_427_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        distance_fu_90 <= distance_cast_fu_446_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_42_fu_487_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        p_0_reg_210 <= 14'd16383;
    end else if ((((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        p_0_reg_210 <= sample_2_cast_fu_614_p1;
    end else if ((((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        p_0_reg_210 <= sample_1_cast_fu_480_p1;
    end else if ((((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        p_0_reg_210 <= sample_5_cast_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        if ((tmp_21_fu_370_p2 == 1'd0)) begin
            rnd_1_reg_149 <= tmp_6_reg_660;
        end else if ((tmp_21_fu_370_p2 == 1'd1)) begin
            rnd_1_reg_149 <= grp_get_rand_fu_231_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((tmp_32_fu_404_p2 == 1'd0)) begin
            rnd_2_reg_158 <= tmp_10_fu_400_p1;
        end else if ((tmp_32_fu_404_p2 == 1'd1)) begin
            rnd_2_reg_158 <= grp_get_rand_fu_231_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_47_fu_513_p2 == 1'd1) & (tmp_42_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        rnd_4_fu_94 <= grp_get_rand_fu_231_ap_return;
    end else if (((tmp_42_fu_487_p2 == 1'd1) & (tmp_47_fu_513_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        rnd_4_fu_94 <= tmp_13_fu_509_p1;
    end else if (((tmp_40_fu_427_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        rnd_4_fu_94 <= rnd_2_reg_158;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_42_fu_487_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        rnd_7_reg_191 <= rnd_4_fu_94;
    end else if (((tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        rnd_7_reg_191 <= tmp_16_fu_620_p1;
    end else if (((grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        rnd_7_reg_191 <= tmp_12_fu_484_p1;
    end else if (((grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        rnd_7_reg_191 <= tmp_9_fu_367_p1;
    end else if ((((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        rnd_7_reg_191 <= grp_get_rand_fu_231_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_50_fu_570_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        sample_7_reg_179 <= row_fu_578_p2;
    end else if (((tmp_42_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        sample_7_reg_179 <= 7'd54;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_20_fu_311_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        if ((tmp_22_fu_319_p2 == 1'd0)) begin
            tmp_28_reg_140 <= tmp_6_fu_304_p1;
        end else if ((tmp_22_fu_319_p2 == 1'd1)) begin
            tmp_28_reg_140 <= grp_get_rand_fu_231_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        lut1_load_reg_666 <= lut1_q0;
        sample_reg_671 <= sample_fu_307_p1;
        tmp_20_reg_676 <= lut1_q0[32'd4];
        tmp_6_reg_660[23 : 0] <= tmp_6_fu_304_p1[23 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state15) & (grp_clz_fu_240_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (grp_clz_fu_240_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state6) & (grp_clz_fu_240_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (grp_clz_fu_240_ap_done == 1'b1)))) begin
        reg_269 <= grp_clz_fu_240_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_20_fu_311_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rnd_assign_cast1_reg_683[23 : 0] <= rnd_assign_cast1_fu_324_p1[23 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rnd_assign_reg_648 <= {{rnd_read[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sample_5_reg_739 <= sample_5_fu_423_p1;
        tmp_35_reg_734 <= tmp_35_fu_415_p1;
        tmp_40_reg_744 <= lut2_q0[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_25_reg_716 <= tmp_25_fu_376_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_29_reg_693 <= {{tmp_28_reg_140[31:1]}};
        tmp_33_reg_688 <= tmp_33_fu_328_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_40_fu_427_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        tmp_38_reg_748 <= {{rnd_2_reg_158[31:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_42_reg_789 <= tmp_42_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_42_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        tmp_49_cast_reg_796[6 : 0] <= tmp_49_cast_fu_529_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_50_fu_570_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        tmp_51_reg_822 <= tmp_51_fu_589_p1;
        tmp_52_reg_827 <= {{rnd_4_fu_94[31:1]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (grp_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ap_phi_mux_p_0_phi_fu_214_p14 = sample_2_cast_fu_614_p1;
    end else begin
        ap_phi_mux_p_0_phi_fu_214_p14 = p_0_reg_210;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_526)) begin
        if ((grp_fu_279_p2 == 1'd0)) begin
            ap_phi_mux_rnd_7_phi_fu_194_p14 = tmp_16_fu_620_p1;
        end else if ((grp_fu_279_p2 == 1'd1)) begin
            ap_phi_mux_rnd_7_phi_fu_194_p14 = grp_get_rand_fu_231_ap_return;
        end else begin
            ap_phi_mux_rnd_7_phi_fu_194_p14 = rnd_7_reg_191;
        end
    end else begin
        ap_phi_mux_rnd_7_phi_fu_194_p14 = rnd_7_reg_191;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_return_0 = p_0_cast_fu_624_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_return_1 = ap_phi_mux_rnd_7_phi_fu_194_p14;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_clz_fu_240_a = tmp_52_reg_827;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_clz_fu_240_a = tmp_38_reg_748;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_clz_fu_240_a = tmp_29_reg_693;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_clz_fu_240_a = rnd_assign_cast1_reg_683;
    end else begin
        grp_clz_fu_240_a = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1)) | ((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1)) | ((grp_fu_279_p2 == 1'd1) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1)) | ((tmp_22_fu_319_p2 == 1'd1) & (tmp_20_fu_311_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1)) | ((tmp_47_fu_513_p2 == 1'd1) & (tmp_42_fu_487_p2 == 1'd1) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((tmp_32_fu_404_p2 == 1'd1) & (grp_get_rand_fu_231_lfsr31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        lfsr31_o = grp_get_rand_fu_231_lfsr31_o;
    end else begin
        lfsr31_o = lfsr31_i;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_22_fu_319_p2 == 1'd1) & (tmp_20_fu_311_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_47_fu_513_p2 == 1'd1) & (tmp_42_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((tmp_32_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        lfsr31_o_ap_vld = grp_get_rand_fu_231_lfsr31_o_ap_vld;
    end else begin
        lfsr31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1)) | ((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1)) | ((grp_fu_279_p2 == 1'd1) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1)) | ((tmp_22_fu_319_p2 == 1'd1) & (tmp_20_fu_311_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1)) | ((tmp_47_fu_513_p2 == 1'd1) & (tmp_42_fu_487_p2 == 1'd1) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((tmp_32_fu_404_p2 == 1'd1) & (grp_get_rand_fu_231_lfsr32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        lfsr32_o = grp_get_rand_fu_231_lfsr32_o;
    end else begin
        lfsr32_o = lfsr32_i;
    end
end

always @ (*) begin
    if ((((tmp_21_fu_370_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((grp_fu_279_p2 == 1'd1) & (tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((tmp_22_fu_319_p2 == 1'd1) & (tmp_20_fu_311_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((tmp_47_fu_513_p2 == 1'd1) & (tmp_42_fu_487_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12)) | ((tmp_32_fu_404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        lfsr32_o_ap_vld = grp_get_rand_fu_231_lfsr32_o_ap_vld;
    end else begin
        lfsr32_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lut1_ce0 = 1'b1;
    end else begin
        lut1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        lut2_ce0 = 1'b1;
    end else begin
        lut2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        pmat_ce0 = 1'b1;
    end else begin
        pmat_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_20_fu_311_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_clz_fu_240_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_clz_fu_240_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_40_fu_427_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_clz_fu_240_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state12 : begin
            if (((tmp_42_fu_487_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((tmp_49_fu_538_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((tmp_50_fu_570_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_clz_fu_240_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_526 = ((tmp_42_reg_789 == 1'd1) & (tmp_40_reg_744 == 1'd1) & (tmp_20_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16));
end

assign column_1_fu_554_p2 = (column_reg_167 + 7'd1);

assign distance_1_fu_419_p1 = lut2_q0[3:0];

assign distance_2_fu_501_p3 = {{tmp_44_fu_493_p1}, {tmp_45_fu_497_p1}};

assign distance_3_fu_564_p2 = (distance_fu_90 - pmat_load_cast_fu_560_p1);

assign distance_cast_fu_446_p1 = distance_1_fu_419_p1;

assign grp_clz_fu_240_ap_start = ap_reg_grp_clz_fu_240_ap_start;

assign grp_fu_251_p4 = {{rnd_4_fu_94[31:1]}};

assign grp_fu_279_p2 = ((reg_269 > 6'd23) ? 1'b1 : 1'b0);

assign grp_fu_640_p0 = grp_fu_640_p00;

assign grp_fu_640_p00 = sample_7_reg_179;

assign grp_fu_640_p1 = 13'd109;

assign grp_fu_640_p2 = tmp_49_cast_reg_796;

assign index_1_fu_383_p3 = {{tmp_25_reg_716}, {tmp_24_fu_379_p1}};

assign index_fu_285_p1 = rnd_read[7:0];

assign lut1_address0 = tmp_fu_299_p1;

assign lut2_address0 = tmp_36_fu_410_p1;

assign p_0_cast_fu_624_p1 = $signed(ap_phi_mux_p_0_phi_fu_214_p14);

assign pmat_address0 = tmp_15_cast_fu_550_p1;

assign pmat_load_cast_fu_560_p1 = pmat_q0;

assign rnd_assign_cast1_fu_324_p1 = rnd_assign_reg_648;

assign row_fu_578_p2 = ($signed(sample_7_reg_179) + $signed(7'd127));

assign sample_1_cast8_fu_476_p1 = $signed(sample_1_fu_469_p3);

assign sample_1_cast_fu_480_p1 = $unsigned(sample_1_cast8_fu_476_p1);

assign sample_1_fu_469_p3 = ((tmp_35_reg_734[0:0] === 1'b1) ? sample_6_fu_463_p2 : sample_7_cast_cast_fu_460_p1);

assign sample_2_cast7_fu_610_p1 = $signed(sample_2_fu_603_p3);

assign sample_2_cast_fu_614_p1 = $unsigned(sample_2_cast7_fu_610_p1);

assign sample_2_fu_603_p3 = ((tmp_51_reg_822[0:0] === 1'b1) ? sample_8_fu_597_p2 : sample_9_cast1_cast_s_fu_593_p1);

assign sample_3_cast_cast_fu_343_p1 = sample_reg_671;

assign sample_3_fu_346_p2 = ($signed(11'd1537) - $signed(sample_3_cast_cast_fu_343_p1));

assign sample_4_fu_352_p3 = ((tmp_33_reg_688[0:0] === 1'b1) ? sample_3_fu_346_p2 : sample_3_cast_cast_fu_343_p1);

assign sample_5_cast1_fu_359_p1 = $signed(sample_4_fu_352_p3);

assign sample_5_cast_fu_363_p1 = $unsigned(sample_5_cast1_fu_359_p1);

assign sample_5_fu_423_p1 = lut2_q0[4:0];

assign sample_6_fu_463_p2 = ($signed(11'd1537) - $signed(sample_7_cast_cast_fu_460_p1));

assign sample_7_cast_cast_fu_460_p1 = sample_5_reg_739;

assign sample_8_fu_597_p2 = ($signed(11'd1537) - $signed(sample_9_cast1_cast_s_fu_593_p1));

assign sample_9_cast1_cast_s_fu_593_p1 = sample_7_reg_179;

assign sample_fu_307_p1 = lut1_q0[3:0];

assign tmp_10_fu_400_p1 = tmp_26_fu_390_p4;

assign tmp_12_fu_484_p1 = tmp_38_reg_748;

assign tmp_13_fu_509_p1 = grp_fu_251_p4;

assign tmp_15_cast_fu_550_p1 = grp_fu_640_p3;

assign tmp_16_fu_620_p1 = tmp_52_reg_827;

assign tmp_20_fu_311_p3 = lut1_q0[32'd4];

assign tmp_21_fu_370_p2 = ((reg_269 > 6'd26) ? 1'b1 : 1'b0);

assign tmp_22_fu_319_p2 = ((rnd_assign_reg_648 == 24'd1) ? 1'b1 : 1'b0);

assign tmp_24_fu_379_p1 = rnd_1_reg_149[4:0];

assign tmp_25_fu_376_p1 = lut1_load_reg_666[2:0];

assign tmp_26_fu_390_p4 = {{rnd_1_reg_149[31:5]}};

assign tmp_32_fu_404_p2 = ((tmp_26_fu_390_p4 == 27'd1) ? 1'b1 : 1'b0);

assign tmp_33_fu_328_p1 = tmp_28_reg_140[0:0];

assign tmp_35_fu_415_p1 = rnd_2_reg_158[0:0];

assign tmp_36_fu_410_p1 = index_1_fu_383_p3;

assign tmp_40_fu_427_p3 = lut2_q0[32'd5];

assign tmp_42_fu_487_p2 = ((column_reg_167 < 7'd109) ? 1'b1 : 1'b0);

assign tmp_44_fu_493_p1 = distance_fu_90[30:0];

assign tmp_45_fu_497_p1 = rnd_4_fu_94[0:0];

assign tmp_47_fu_513_p2 = ((grp_fu_251_p4 == 31'd1) ? 1'b1 : 1'b0);

assign tmp_49_cast_fu_529_p1 = column_reg_167;

assign tmp_49_fu_538_p3 = sample_7_reg_179[32'd6];

assign tmp_50_fu_570_p3 = distance_3_fu_564_p2[32'd31];

assign tmp_51_fu_589_p1 = rnd_4_fu_94[0:0];

assign tmp_6_fu_304_p1 = rnd_assign_reg_648;

assign tmp_9_fu_367_p1 = tmp_29_reg_693;

assign tmp_fu_299_p1 = index_fu_285_p1;

always @ (posedge ap_clk) begin
    tmp_6_reg_660[31:24] <= 8'b00000000;
    rnd_assign_cast1_reg_683[30:24] <= 7'b0000000;
    tmp_49_cast_reg_796[12:7] <= 6'b000000;
end

endmodule //knuth_yao_single_num
