// Seed: 1743391207
module module_0;
  parameter id_1 = 1;
  id_2 :
  assert property (@(id_2 / 1) id_2)
  else begin : LABEL_0
    id_2 = -1;
  end
  tri1 id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wand id_5,
    input wire id_6
);
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd42
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout tri1 id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  wire [id_3 : ~  -1] id_4;
  wand id_5 = 1;
endmodule
