INFO: Preparing alessiocaviglia:thesis:vcve2_pkg:0.1
INFO: Preparing lowrisc:dv:dv_fcov_macros:0
INFO: Preparing lowrisc:prim:assert:0.1
INFO: Preparing lowrisc:prim:cipher_pkg:0.1
INFO: Preparing lowrisc:prim:primgen:0.1
INFO: Preparing lowrisc:prim:ram_1p_pkg:0
INFO: Preparing lowrisc:prim:secded:0.1
INFO: Preparing lowrisc:prim:util:0.1
INFO: Preparing lowrisc:prim:util_get_scramble_params:0
INFO: Preparing alessiocaviglia:thesis:vcve2_core:0.1
INFO: Preparing lowrisc:prim:cipher:0
INFO: Preparing lowrisc:prim:lfsr:0.1
INFO: Preparing lowrisc:prim:prim_pkg:0.1
INFO: Preparing lowrisc:prim:buf:0
INFO: Preparing lowrisc:prim:clock_mux2:0
INFO: Preparing lowrisc:prim:flop:0
INFO: Preparing lowrisc:prim:ram_1p:0
INFO: Preparing lowrisc:prim:ram_1p_adv:0.1
INFO: Preparing lowrisc:prim:ram_1p_scr:0.1
INFO: Preparing alessiocaviglia:thesis:vcve2_top:0.1
INFO: Generating lowrisc:prim:prim_pkg-impl:0.1
Creating prim_pkg.sv
Core file written to prim_pkg.core.
INFO: Generating lowrisc:prim:buf-impl:0
Implementations for primitive buf: generic, xilinx
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_buf-impl_0/prim_buf.core
INFO: Generating lowrisc:prim:clock_mux2-impl:0
Implementations for primitive clock_mux2: xilinx, generic
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
INFO: Generating lowrisc:prim:flop-impl:0
Implementations for primitive flop: generic, xilinx
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_flop-impl_0/prim_flop.core
INFO: Generating lowrisc:prim:ram_1p-impl:0
Implementations for primitive ram_1p: generic
Inspecting generic module /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.sv
Creating core file for primitive ram_1p.
Core file written to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.core
INFO: Wrote dependency graph to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/alessiocaviglia_thesis_vcve2_top_0.1.deps-after-generators.dot
INFO: Wrote Makefile fragment to /home/thesis/alessio.caviglia/repo/thesis/hw/cve2/syn/build/synth-design_compiler/core-deps.mk
INFO: Setting up project
INFO: Building
INFO: (running make, which runs dc_shell which has an unbelievably long lag before printing. be patient)

