INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/impl/func/circuito_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clkdiv
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity disp7
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-307] analyzing entity fpga_basicIO
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
WARNING: [VRFC 10-1193] overwriting existing primary unit control [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd:11]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
WARNING: [VRFC 10-1193] overwriting existing primary unit datapath [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd:32]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
WARNING: [VRFC 10-1193] overwriting existing primary unit circuito [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd:11]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
